Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sun Apr 10 19:02:19 2016
| Host         : Study running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zybo_receiver_wrapper_timing_summary_routed.rpt -rpx zybo_receiver_wrapper_timing_summary_routed.rpx
| Design       : zybo_receiver_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 170 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.591        0.000                      0                22319        0.017        0.000                      0                22319       -0.455       -6.404                      15                  8657  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
clk                                     {0.000 4.000}        8.000           125.000         
  clk_out1_zybo_receiver_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
  clk_out2_zybo_receiver_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_zybo_receiver_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
clk_fpga_0                              {0.000 5.000}        10.000          100.000         
hdmi_clk_p                              {0.000 3.030}        6.060           165.017         
  CLKFBIN                               {0.000 3.030}        6.060           165.017         
  DVI_ClkGenerator_n_4                  {0.000 0.606}        1.212           825.083         
    PixelClk_int                        {0.000 2.424}        6.060           165.017         
sys_clk_pin                             {0.000 4.000}        8.000           125.000         
  clk_out1_zybo_receiver_clk_wiz_0_0_1  {0.000 2.500}        5.000           200.000         
  clk_out2_zybo_receiver_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_zybo_receiver_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_zybo_receiver_clk_wiz_0_0          1.639        0.000                      0                  248        0.122        0.000                      0                  248        0.264        0.000                       0                   103  
  clk_out2_zybo_receiver_clk_wiz_0_0         32.126        0.000                      0                  164        0.136        0.000                      0                  164       19.500        0.000                       0                    72  
  clkfbout_zybo_receiver_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
clk_fpga_0                                    0.591        0.000                      0                20243        0.017        0.000                      0                20243        3.750        0.000                       0                  7986  
hdmi_clk_p                                                                                                                                                                                1.530        0.000                       0                     1  
  CLKFBIN                                                                                                                                                                                 4.811        0.000                       0                     2  
  DVI_ClkGenerator_n_4                                                                                                                                                                   -0.455       -6.404                      15                    15  
    PixelClk_int                              1.174        0.000                      0                 1214        0.033        0.000                      0                 1214        1.174        0.000                       0                   474  
sys_clk_pin                                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_zybo_receiver_clk_wiz_0_0_1        1.639        0.000                      0                  248        0.122        0.000                      0                  248        0.264        0.000                       0                   103  
  clk_out2_zybo_receiver_clk_wiz_0_0_1       32.128        0.000                      0                  164        0.136        0.000                      0                  164       19.500        0.000                       0                    72  
  clkfbout_zybo_receiver_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_zybo_receiver_clk_wiz_0_0_1  clk_out1_zybo_receiver_clk_wiz_0_0          1.639        0.000                      0                  248        0.057        0.000                      0                  248  
clk_out2_zybo_receiver_clk_wiz_0_0_1  clk_out2_zybo_receiver_clk_wiz_0_0         32.126        0.000                      0                  164        0.046        0.000                      0                  164  
clk_out1_zybo_receiver_clk_wiz_0_0    clk_out1_zybo_receiver_clk_wiz_0_0_1        1.639        0.000                      0                  248        0.057        0.000                      0                  248  
clk_out2_zybo_receiver_clk_wiz_0_0    clk_out2_zybo_receiver_clk_wiz_0_0_1       32.126        0.000                      0                  164        0.046        0.000                      0                  164  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            ----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                     PixelClk_int                          PixelClk_int                                3.542        0.000                      0                    3        0.590        0.000                      0                    3  
**async_default**                     clk_fpga_0                            clk_fpga_0                                  1.987        0.000                      0                  444        0.221        0.000                      0                  444  
**async_default**                     clk_out1_zybo_receiver_clk_wiz_0_0    clk_out1_zybo_receiver_clk_wiz_0_0          3.120        0.000                      0                    3        0.372        0.000                      0                    3  
**async_default**                     clk_out1_zybo_receiver_clk_wiz_0_0_1  clk_out1_zybo_receiver_clk_wiz_0_0          3.120        0.000                      0                    3        0.307        0.000                      0                    3  
**async_default**                     clk_out1_zybo_receiver_clk_wiz_0_0    clk_out1_zybo_receiver_clk_wiz_0_0_1        3.120        0.000                      0                    3        0.307        0.000                      0                    3  
**async_default**                     clk_out1_zybo_receiver_clk_wiz_0_0_1  clk_out1_zybo_receiver_clk_wiz_0_0_1        3.121        0.000                      0                    3        0.372        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.766ns (24.700%)  route 2.335ns (75.300%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.673     0.896    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.703    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169     2.534    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.766ns (24.700%)  route 2.335ns (75.300%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.673     0.896    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.703    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169     2.534    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.766ns (24.700%)  route 2.335ns (75.300%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.673     0.896    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.703    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169     2.534    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.766ns (24.700%)  route 2.335ns (75.300%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.673     0.896    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.703    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169     2.534    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.766ns (25.104%)  route 2.285ns (74.896%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.736    -2.131    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y89         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.613 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.976    -0.636    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.124    -0.512 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.651     0.139    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.263 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.658     0.921    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X38Y84         FDRE (Setup_fdre_C_CE)      -0.169     2.606    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.606    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.766ns (25.104%)  route 2.285ns (74.896%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.736    -2.131    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y89         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.613 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.976    -0.636    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.124    -0.512 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.651     0.139    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.263 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.658     0.921    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X38Y84         FDRE (Setup_fdre_C_CE)      -0.169     2.606    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.606    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.766ns (25.104%)  route 2.285ns (74.896%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.736    -2.131    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y89         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.613 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.976    -0.636    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.124    -0.512 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.651     0.139    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.263 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.658     0.921    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X38Y84         FDRE (Setup_fdre_C_CE)      -0.169     2.606    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.606    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.766ns (25.104%)  route 2.285ns (74.896%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.736    -2.131    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y89         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.613 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.976    -0.636    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.124    -0.512 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.651     0.139    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.263 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.658     0.921    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X38Y84         FDRE (Setup_fdre_C_CE)      -0.169     2.606    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.606    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.766ns (25.164%)  route 2.278ns (74.836%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.616     0.838    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y97         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.488     3.138    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y97         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/C
                         clock pessimism             -0.368     2.769    
                         clock uncertainty           -0.065     2.704    
    SLICE_X32Y97         FDRE (Setup_fdre_C_CE)      -0.169     2.535    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.766ns (25.164%)  route 2.278ns (74.836%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.616     0.838    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y97         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.488     3.138    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y97         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/C
                         clock pessimism             -0.368     2.769    
                         clock uncertainty           -0.065     2.704    
    SLICE_X32Y97         FDRE (Setup_fdre_C_CE)      -0.169     2.535    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  1.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.583    -0.426    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y87         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.285 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.229    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y87         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.852    -0.190    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y87         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.426    
    SLICE_X37Y87         FDPE (Hold_fdpe_C_D)         0.075    -0.351    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.309 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.828    -0.214    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.450    
    SLICE_X33Y96         FDPE (Hold_fdpe_C_D)         0.075    -0.375    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.309 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.828    -0.214    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.450    
    SLICE_X33Y96         FDPE (Hold_fdpe_C_D)         0.071    -0.379    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/Q
                         net (fo=3, routed)           0.076    -0.217    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/Q[0]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.045    -0.172 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdFallingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.172    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync_n_2
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                         clock pessimism             -0.221    -0.421    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.121    -0.300    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.227    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X40Y74         FDPE (Hold_fdpe_C_D)         0.075    -0.359    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.270 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.214    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.060    -0.374    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.164    -0.269 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.213    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y76         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.433    
    SLICE_X42Y76         FDPE (Hold_fdpe_C_D)         0.060    -0.373    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.285 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.226    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y73         LUT2 (Prop_lut2_I1_O)        0.098    -0.128 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.433    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.120    -0.313    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.286 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/Q
                         net (fo=3, routed)           0.086    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[1]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.098    -0.102 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdRisingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.102    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync_n_1
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.121    -0.313    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.114%)  route 0.202ns (58.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.202    -0.091    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg_n_0_[0]
    SLICE_X42Y77         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.201    -0.398    
    SLICE_X42Y77         FDCE (Hold_fdce_C_D)         0.059    -0.339    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zybo_receiver_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y1   zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X34Y90     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X34Y92     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X34Y92     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X34Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X34Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X34Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X34Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1   zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y94     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y94     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y94     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y94     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y90     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y92     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y92     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y90     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y90     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y90     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_receiver_clk_wiz_0_0
  To Clock:  clk_out2_zybo_receiver_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.126ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 0.952ns (12.979%)  route 6.383ns (87.021%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 38.195 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.666    -2.201    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.745 f  zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=4, routed)           0.835    -0.909    zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X10Y24         LUT6 (Prop_lut6_I4_O)        0.124    -0.785 f  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.897     0.112    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.236 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           1.853     2.089    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.213 r  zybo_receiver_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=3, routed)           2.088     4.301    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X10Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.425 r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.709     5.134    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.545    38.195    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.402    37.793    
                         clock uncertainty           -0.090    37.703    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.260    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         37.260    
                         arrival time                          -5.134    
  -------------------------------------------------------------------
                         slack                                 32.126    

Slack (MET) :             32.387ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 0.952ns (13.467%)  route 6.117ns (86.533%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.810ns = ( 38.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.666    -2.201    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.745 f  zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=4, routed)           0.835    -0.909    zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X10Y24         LUT6 (Prop_lut6_I4_O)        0.124    -0.785 f  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.897     0.112    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.236 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           1.853     2.089    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.213 r  zybo_receiver_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=3, routed)           1.841     4.054    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X10Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.178 r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.691     4.868    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.540    38.190    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.402    37.788    
                         clock uncertainty           -0.090    37.698    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.255    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         37.255    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                 32.387    

Slack (MET) :             34.078ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.828ns (15.193%)  route 4.622ns (84.807%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.849     3.247    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                 34.078    

Slack (MET) :             34.078ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.828ns (15.193%)  route 4.622ns (84.807%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.849     3.247    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                 34.078    

Slack (MET) :             34.078ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.828ns (15.193%)  route 4.622ns (84.807%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.849     3.247    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                 34.078    

Slack (MET) :             34.078ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.828ns (15.193%)  route 4.622ns (84.807%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.849     3.247    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[7]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                 34.078    

Slack (MET) :             34.218ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 0.828ns (15.593%)  route 4.482ns (84.407%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.709     3.107    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.107    
  -------------------------------------------------------------------
                         slack                                 34.218    

Slack (MET) :             34.218ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 0.828ns (15.593%)  route 4.482ns (84.407%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.709     3.107    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.107    
  -------------------------------------------------------------------
                         slack                                 34.218    

Slack (MET) :             34.218ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 0.828ns (15.593%)  route 4.482ns (84.407%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.709     3.107    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.107    
  -------------------------------------------------------------------
                         slack                                 34.218    

Slack (MET) :             34.218ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 0.828ns (15.593%)  route 4.482ns (84.407%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.709     3.107    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.107    
  -------------------------------------------------------------------
                         slack                                 34.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.653%)  route 0.230ns (58.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y15          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/Q
                         net (fo=3, routed)           0.230    -0.051    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.578%)  route 0.230ns (58.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y15          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/Q
                         net (fo=3, routed)           0.230    -0.050    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.985%)  route 0.246ns (60.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.563    -0.446    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y16          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.282 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/Q
                         net (fo=3, routed)           0.246    -0.036    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.807%)  route 0.259ns (61.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y15          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/Q
                         net (fo=3, routed)           0.259    -0.022    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.928%)  route 0.280ns (63.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y14          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[2]/Q
                         net (fo=3, routed)           0.280    -0.001    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.693%)  route 0.283ns (63.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y15          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/Q
                         net (fo=3, routed)           0.283     0.002    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.316%)  route 0.117ns (38.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.556    -0.453    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           0.117    -0.195    zybo_receiver_i/o_buf_controller/inst/h_count_reg[5]
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.150 r  zybo_receiver_i/o_buf_controller/inst/hsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.150    zybo_receiver_i/o_buf_controller/inst/hsync_next0
    SLICE_X13Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.821    -0.221    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X13Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/C
                         clock pessimism             -0.219    -0.440    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.092    -0.348    zybo_receiver_i/o_buf_controller/inst/hsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.499%)  route 0.298ns (64.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.563    -0.446    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y16          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.282 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=3, routed)           0.298     0.016    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.110%)  route 0.303ns (64.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y14          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[5]/Q
                         net (fo=3, routed)           0.303     0.022    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.557%)  route 0.325ns (66.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y14          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/Q
                         net (fo=3, routed)           0.325     0.044    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zybo_receiver_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3     zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4     zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y16     zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y16     zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y16     zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y16     zybo_receiver_i/o_buf_controller/inst/addr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y14     zybo_receiver_i/o_buf_controller/inst/addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y14     zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y16     zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y16     zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y16     zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y16     zybo_receiver_i/o_buf_controller/inst/addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y24    zybo_receiver_i/o_buf_controller/inst/h_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y24    zybo_receiver_i/o_buf_controller/inst/h_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y25    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y24    zybo_receiver_i/o_buf_controller/inst/h_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y24    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y24     zybo_receiver_i/o_buf_controller/inst/o_data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y21     zybo_receiver_i/o_buf_controller/inst/o_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y21     zybo_receiver_i/o_buf_controller/inst/o_data_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y21     zybo_receiver_i/o_buf_controller/inst/o_data_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y66    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y66    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y66    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y66    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y65    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y66    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y66    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zybo_receiver_clk_wiz_0_0
  To Clock:  clkfbout_zybo_receiver_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zybo_receiver_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19  zybo_receiver_i/ref_clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.299ns  (logic 3.224ns (34.669%)  route 6.075ns (65.331%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.674     2.982    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X34Y5          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDRE (Prop_fdre_C_Q)         0.478     3.460 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[1]/Q
                         net (fo=1, routed)           0.864     4.324    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/num_transactions_q_reg[2][1]
    SLICE_X35Y2          LUT6 (Prop_lut6_I5_O)        0.301     4.625 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_24/O
                         net (fo=1, routed)           0.000     4.625    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_24_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.157 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_21/CO[3]
                         net (fo=1, routed)           0.699     5.856    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/last_incr_split0
    SLICE_X36Y2          LUT5 (Prop_lut5_I3_O)        0.124     5.980 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20/O
                         net (fo=1, routed)           0.440     6.420    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20_n_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I5_O)        0.124     6.544 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1/O
                         net (fo=3, routed)           0.322     6.866    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.124     6.990 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[4]_INST_0_i_8/O
                         net (fo=15, routed)          0.468     7.458    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/gpr1.dout_i_reg[7]_2
    SLICE_X37Y2          LUT5 (Prop_lut5_I3_O)        0.124     7.582 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.465     8.047    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue_n_42
    SLICE_X39Y2          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     8.662 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[0]_INST_0/O[3]
                         net (fo=6, routed)           0.627     9.288    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arlen[3]
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.306     9.594 f  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4/O
                         net (fo=2, routed)           0.646    10.240    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.364 f  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_2/O
                         net (fo=5, routed)           0.528    10.892    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst1
    SLICE_X41Y6          LUT6 (Prop_lut6_I2_O)        0.124    11.016 r  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_4/O
                         net (fo=1, routed)           0.574    11.589    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_4_n_0
    SLICE_X40Y7          LUT5 (Prop_lut5_I4_O)        0.124    11.713 r  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2/O
                         net (fo=1, routed)           0.444    12.157    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2_n_0
    SLICE_X40Y7          LUT4 (Prop_lut4_I3_O)        0.124    12.281 r  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_1/O
                         net (fo=1, routed)           0.000    12.281    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr0
    SLICE_X40Y7          FDRE                                         r  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.575    12.767    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X40Y7          FDRE                                         r  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/C
                         clock pessimism              0.230    12.998    
                         clock uncertainty           -0.154    12.844    
    SLICE_X40Y7          FDRE (Setup_fdre_C_D)        0.029    12.873    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 1.700ns (20.364%)  route 6.648ns (79.636%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.751     3.059    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X41Y11         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     3.515 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=4, routed)           0.940     4.455    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.152     4.607 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5/O
                         net (fo=2, routed)           0.832     5.439    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5_n_0
    SLICE_X43Y10         LUT5 (Prop_lut5_I3_O)        0.348     5.787 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.430     6.217    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.341 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.599     6.940    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.124     7.064 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.997     8.061    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[1]
    SLICE_X23Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.185 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.516     8.701    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X20Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.697     9.522    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X20Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.646 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.674    10.320    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X19Y13         LUT4 (Prop_lut4_I0_O)        0.124    10.444 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          0.963    11.407    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.500    12.692    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X16Y5          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X16Y5          FDRE (Setup_fdre_C_R)       -0.524    12.144    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.144    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 1.700ns (20.364%)  route 6.648ns (79.636%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.751     3.059    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X41Y11         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     3.515 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=4, routed)           0.940     4.455    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.152     4.607 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5/O
                         net (fo=2, routed)           0.832     5.439    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5_n_0
    SLICE_X43Y10         LUT5 (Prop_lut5_I3_O)        0.348     5.787 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.430     6.217    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.341 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.599     6.940    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.124     7.064 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.997     8.061    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[1]
    SLICE_X23Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.185 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.516     8.701    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X20Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.697     9.522    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X20Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.646 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.674    10.320    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X19Y13         LUT4 (Prop_lut4_I0_O)        0.124    10.444 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          0.963    11.407    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.500    12.692    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X16Y5          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X16Y5          FDRE (Setup_fdre_C_R)       -0.524    12.144    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5]
  -------------------------------------------------------------------
                         required time                         12.144    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 1.700ns (20.119%)  route 6.750ns (79.881%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.751     3.059    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X41Y11         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     3.515 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=4, routed)           0.940     4.455    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.152     4.607 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5/O
                         net (fo=2, routed)           0.832     5.439    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5_n_0
    SLICE_X43Y10         LUT5 (Prop_lut5_I3_O)        0.348     5.787 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.430     6.217    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.341 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.599     6.940    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.124     7.064 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.997     8.061    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[1]
    SLICE_X23Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.185 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.516     8.701    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X20Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.697     9.522    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X20Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.646 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.674    10.320    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X19Y13         LUT4 (Prop_lut4_I0_O)        0.124    10.444 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          1.065    11.509    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X13Y5          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.507    12.699    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X13Y5          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[8]/C
                         clock pessimism              0.130    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X13Y5          FDRE (Setup_fdre_C_R)       -0.429    12.246    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[8]
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                         -11.509    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 1.700ns (20.444%)  route 6.615ns (79.556%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.751     3.059    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X41Y11         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     3.515 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=4, routed)           0.940     4.455    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.152     4.607 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5/O
                         net (fo=2, routed)           0.832     5.439    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5_n_0
    SLICE_X43Y10         LUT5 (Prop_lut5_I3_O)        0.348     5.787 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.430     6.217    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.341 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.599     6.940    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.124     7.064 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.997     8.061    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[1]
    SLICE_X23Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.185 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.516     8.701    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X20Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.697     9.522    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X20Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.646 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.674    10.320    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X19Y13         LUT4 (Prop_lut4_I0_O)        0.124    10.444 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          0.931    11.374    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.500    12.692    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X16Y4          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[40]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.524    12.144    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[40]
  -------------------------------------------------------------------
                         required time                         12.144    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 1.700ns (20.444%)  route 6.615ns (79.556%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.751     3.059    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X41Y11         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     3.515 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=4, routed)           0.940     4.455    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.152     4.607 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5/O
                         net (fo=2, routed)           0.832     5.439    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5_n_0
    SLICE_X43Y10         LUT5 (Prop_lut5_I3_O)        0.348     5.787 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.430     6.217    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.341 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.599     6.940    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.124     7.064 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.997     8.061    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[1]
    SLICE_X23Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.185 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.516     8.701    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X20Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.697     9.522    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X20Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.646 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.674    10.320    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X19Y13         LUT4 (Prop_lut4_I0_O)        0.124    10.444 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          0.931    11.374    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.500    12.692    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X16Y4          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[41]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.524    12.144    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[41]
  -------------------------------------------------------------------
                         required time                         12.144    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 1.700ns (20.444%)  route 6.615ns (79.556%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.751     3.059    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X41Y11         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     3.515 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=4, routed)           0.940     4.455    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.152     4.607 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5/O
                         net (fo=2, routed)           0.832     5.439    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5_n_0
    SLICE_X43Y10         LUT5 (Prop_lut5_I3_O)        0.348     5.787 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.430     6.217    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.341 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.599     6.940    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.124     7.064 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.997     8.061    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[1]
    SLICE_X23Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.185 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.516     8.701    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X20Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.697     9.522    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X20Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.646 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.674    10.320    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X19Y13         LUT4 (Prop_lut4_I0_O)        0.124    10.444 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          0.931    11.374    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[42]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.500    12.692    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X16Y4          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[42]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.524    12.144    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[42]
  -------------------------------------------------------------------
                         required time                         12.144    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 1.700ns (20.444%)  route 6.615ns (79.556%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.751     3.059    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X41Y11         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     3.515 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=4, routed)           0.940     4.455    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.152     4.607 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5/O
                         net (fo=2, routed)           0.832     5.439    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5_n_0
    SLICE_X43Y10         LUT5 (Prop_lut5_I3_O)        0.348     5.787 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.430     6.217    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.341 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.599     6.940    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.124     7.064 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.997     8.061    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[1]
    SLICE_X23Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.185 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.516     8.701    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X20Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.697     9.522    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X20Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.646 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.674    10.320    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X19Y13         LUT4 (Prop_lut4_I0_O)        0.124    10.444 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          0.931    11.374    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[43]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.500    12.692    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X16Y4          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[43]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.524    12.144    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[43]
  -------------------------------------------------------------------
                         required time                         12.144    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 1.700ns (20.444%)  route 6.615ns (79.556%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.751     3.059    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X41Y11         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     3.515 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=4, routed)           0.940     4.455    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.152     4.607 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5/O
                         net (fo=2, routed)           0.832     5.439    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5_n_0
    SLICE_X43Y10         LUT5 (Prop_lut5_I3_O)        0.348     5.787 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.430     6.217    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.341 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.599     6.940    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.124     7.064 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.997     8.061    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[1]
    SLICE_X23Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.185 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.516     8.701    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X20Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.697     9.522    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X20Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.646 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.674    10.320    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X19Y13         LUT4 (Prop_lut4_I0_O)        0.124    10.444 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          0.931    11.374    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.500    12.692    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X16Y4          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[44]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.524    12.144    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[44]
  -------------------------------------------------------------------
                         required time                         12.144    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 1.700ns (20.444%)  route 6.615ns (79.556%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.751     3.059    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X41Y11         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     3.515 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=4, routed)           0.940     4.455    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.152     4.607 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5/O
                         net (fo=2, routed)           0.832     5.439    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5_n_0
    SLICE_X43Y10         LUT5 (Prop_lut5_I3_O)        0.348     5.787 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.430     6.217    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.341 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.599     6.940    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X39Y9          LUT6 (Prop_lut6_I1_O)        0.124     7.064 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.997     8.061    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[1]
    SLICE_X23Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.185 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.516     8.701    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X20Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.825 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.697     9.522    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X20Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.646 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.674    10.320    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X19Y13         LUT4 (Prop_lut4_I0_O)        0.124    10.444 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          0.931    11.374    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X16Y4          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.500    12.692    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X16Y4          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[45]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X16Y4          FDRE (Setup_fdre_C_R)       -0.524    12.144    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[45]
  -------------------------------------------------------------------
                         required time                         12.144    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  0.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_end_strb_ireg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.938%)  route 0.280ns (60.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.559     0.900    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/m_axi_aclk
    SLICE_X25Y40         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_end_strb_ireg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_end_strb_ireg3_reg[2]/Q
                         net (fo=1, routed)           0.126     1.167    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_end_strb_ireg3[2]
    SLICE_X23Y41         LUT5 (Prop_lut5_I3_O)        0.045     1.212 r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/INFERRED_GEN.data_reg[3][20]_srl4_i_1__0/O
                         net (fo=1, routed)           0.153     1.365    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[14]
    SLICE_X20Y40         SRL16E                                       r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.829     1.199    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_aclk
    SLICE_X20Y40         SRL16E                                       r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4/CLK
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.348    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.375%)  route 0.217ns (60.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.560     0.901    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/s_ready_i_reg_0
    SLICE_X23Y5          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y5          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg[53]/Q
                         net (fo=2, routed)           0.217     1.259    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/Q[53]
    SLICE_X20Y7          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.829     1.199    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_ready_i_reg
    SLICE_X20Y7          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[53]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y7          FDRE (Hold_fdre_C_D)         0.063     1.228    zybo_receiver_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.451%)  route 0.182ns (46.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.556     0.897    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg
    SLICE_X20Y34         FDRE                                         r  zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[7]/Q
                         net (fo=2, routed)           0.182     1.243    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]_0[7]
    SLICE_X23Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.288 r  zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.288    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q[7]_i_1__0_n_0
    SLICE_X23Y34         FDRE                                         r  zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.822     1.192    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_ready_i_reg
    SLICE_X23Y34         FDRE                                         r  zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X23Y34         FDRE (Hold_fdre_C_D)         0.092     1.250    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.744%)  route 0.243ns (63.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.562     0.903    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X31Y50         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[21]/Q
                         net (fo=2, routed)           0.243     1.286    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_sa_register_lsb_reg[31][45]
    SLICE_X31Y45         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.831     1.201    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X31Y45         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.071     1.243    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.378%)  route 0.215ns (53.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.561     0.902    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/m_axi_aclk
    SLICE_X21Y47         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[12]/Q
                         net (fo=1, routed)           0.215     1.258    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg_n_0_[12]
    SLICE_X22Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.303 r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.303    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[12]_i_1__0_n_0
    SLICE_X22Y48         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.829     1.199    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/m_axi_aclk
    SLICE_X22Y48         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[12]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.091     1.256    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.473%)  route 0.235ns (62.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.555     0.896    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X25Y16         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[24]/Q
                         net (fo=1, routed)           0.235     1.272    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[23]
    SLICE_X16Y13         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.826     1.196    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X16Y13         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[23]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X16Y13         FDRE (Hold_fdre_C_D)         0.063     1.225    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.256ns (61.217%)  route 0.162ns (38.783%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.561     0.902    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/m_axi_aclk
    SLICE_X22Y48         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[12]/Q
                         net (fo=2, routed)           0.162     1.205    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg_n_0_[12]
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.320 r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.320    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7
    SLICE_X21Y47         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.831     1.201    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/m_axi_aclk
    SLICE_X21Y47         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[12]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.105     1.272    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 zybo_receiver_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.091%)  route 0.226ns (54.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.562     0.903    zybo_receiver_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y50         FDRE                                         r  zybo_receiver_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  zybo_receiver_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/Q
                         net (fo=1, routed)           0.226     1.270    zybo_receiver_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[34]
    SLICE_X27Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.315 r  zybo_receiver_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_2/O
                         net (fo=1, routed)           0.000     1.315    zybo_receiver_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]
    SLICE_X27Y45         FDRE                                         r  zybo_receiver_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.831     1.201    zybo_receiver_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y45         FDRE                                         r  zybo_receiver_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X27Y45         FDRE (Hold_fdre_C_D)         0.092     1.264    zybo_receiver_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/awvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.wr_in_progress_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.227ns (55.766%)  route 0.180ns (44.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.559     0.900    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/s_axi_lite_aclk
    SLICE_X21Y52         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/awvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/awvalid_reg/Q
                         net (fo=3, routed)           0.180     1.208    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/awvalid
    SLICE_X23Y51         LUT3 (Prop_lut3_I0_O)        0.099     1.307 r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.wr_in_progress_i_2/O
                         net (fo=1, routed)           0.000     1.307    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.wr_in_progress_i_2_n_0
    SLICE_X23Y51         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.wr_in_progress_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.828     1.198    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/s_axi_lite_aclk
    SLICE_X23Y51         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.wr_in_progress_reg/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.091     1.255    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.wr_in_progress_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.883%)  route 0.241ns (63.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.561     0.902    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X23Y49         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]/Q
                         net (fo=2, routed)           0.241     1.284    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/Q[54]
    SLICE_X16Y48         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.832     1.202    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/m_axi_aclk
    SLICE_X16Y48         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[29]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X16Y48         FDRE (Hold_fdre_C_D)         0.064     1.232    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y25  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y24  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y24  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y10   zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y10   zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y8    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y8    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y8    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y8    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y8    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y8    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y8    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y8    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_clk_p
  To Clock:  hdmi_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_clk_p
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { hdmi_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.060       4.811      MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.060       93.940     MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.060       4.811      MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.060       4.811      MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.060       93.940     MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.060       207.300    MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  DVI_ClkGenerator_n_4
  To Clock:  DVI_ClkGenerator_n_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           15  Failing Endpoints,  Worst Slack       -0.455ns,  Total Violation       -6.404ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DVI_ClkGenerator_n_4
Waveform(ns):       { 0.000 0.606 }
Period(ns):         1.212
Sources:            { zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y92     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y92     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y98     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y98     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y97     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y97     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y96     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y96     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.212       212.148    MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        1.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/o_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.671ns (37.119%)  route 2.831ns (62.881%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 12.222 - 6.060 ) 
    Source Clock Delay      (SCD):    6.856ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.744     6.856    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X37Y18         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     7.312 r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=4, routed)           1.060     8.372    zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.496 r  zybo_receiver_i/i_buf_controller/inst/we_i_16/O
                         net (fo=1, routed)           0.000     8.496    zybo_receiver_i/i_buf_controller/inst/we_i_16_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.046 r  zybo_receiver_i/i_buf_controller/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.046    zybo_receiver_i/i_buf_controller/inst/we_reg_i_3_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.274 r  zybo_receiver_i/i_buf_controller/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.555     9.828    zybo_receiver_i/i_buf_controller/inst/we_reg_i_2_n_1
    SLICE_X38Y20         LUT2 (Prop_lut2_I1_O)        0.313    10.141 r  zybo_receiver_i/i_buf_controller/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.216    11.358    zybo_receiver_i/i_buf_controller/inst/addr[16]_i_2_n_0
    SLICE_X35Y6          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.503    12.222    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X35Y6          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[0]/C
                         clock pessimism              0.568    12.790    
                         clock uncertainty           -0.053    12.737    
    SLICE_X35Y6          FDRE (Setup_fdre_C_CE)      -0.205    12.532    zybo_receiver_i/i_buf_controller/inst/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -11.358    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/o_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.671ns (37.119%)  route 2.831ns (62.881%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 12.222 - 6.060 ) 
    Source Clock Delay      (SCD):    6.856ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.744     6.856    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X37Y18         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     7.312 r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=4, routed)           1.060     8.372    zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.496 r  zybo_receiver_i/i_buf_controller/inst/we_i_16/O
                         net (fo=1, routed)           0.000     8.496    zybo_receiver_i/i_buf_controller/inst/we_i_16_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.046 r  zybo_receiver_i/i_buf_controller/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.046    zybo_receiver_i/i_buf_controller/inst/we_reg_i_3_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.274 r  zybo_receiver_i/i_buf_controller/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.555     9.828    zybo_receiver_i/i_buf_controller/inst/we_reg_i_2_n_1
    SLICE_X38Y20         LUT2 (Prop_lut2_I1_O)        0.313    10.141 r  zybo_receiver_i/i_buf_controller/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.216    11.358    zybo_receiver_i/i_buf_controller/inst/addr[16]_i_2_n_0
    SLICE_X35Y6          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.503    12.222    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X35Y6          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[10]/C
                         clock pessimism              0.568    12.790    
                         clock uncertainty           -0.053    12.737    
    SLICE_X35Y6          FDRE (Setup_fdre_C_CE)      -0.205    12.532    zybo_receiver_i/i_buf_controller/inst/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -11.358    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/o_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.671ns (37.119%)  route 2.831ns (62.881%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 12.222 - 6.060 ) 
    Source Clock Delay      (SCD):    6.856ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.744     6.856    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X37Y18         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     7.312 r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=4, routed)           1.060     8.372    zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.496 r  zybo_receiver_i/i_buf_controller/inst/we_i_16/O
                         net (fo=1, routed)           0.000     8.496    zybo_receiver_i/i_buf_controller/inst/we_i_16_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.046 r  zybo_receiver_i/i_buf_controller/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.046    zybo_receiver_i/i_buf_controller/inst/we_reg_i_3_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.274 r  zybo_receiver_i/i_buf_controller/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.555     9.828    zybo_receiver_i/i_buf_controller/inst/we_reg_i_2_n_1
    SLICE_X38Y20         LUT2 (Prop_lut2_I1_O)        0.313    10.141 r  zybo_receiver_i/i_buf_controller/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.216    11.358    zybo_receiver_i/i_buf_controller/inst/addr[16]_i_2_n_0
    SLICE_X35Y6          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.503    12.222    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X35Y6          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[1]/C
                         clock pessimism              0.568    12.790    
                         clock uncertainty           -0.053    12.737    
    SLICE_X35Y6          FDRE (Setup_fdre_C_CE)      -0.205    12.532    zybo_receiver_i/i_buf_controller/inst/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -11.358    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/o_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.671ns (37.119%)  route 2.831ns (62.881%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 12.222 - 6.060 ) 
    Source Clock Delay      (SCD):    6.856ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.744     6.856    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X37Y18         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     7.312 r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=4, routed)           1.060     8.372    zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.496 r  zybo_receiver_i/i_buf_controller/inst/we_i_16/O
                         net (fo=1, routed)           0.000     8.496    zybo_receiver_i/i_buf_controller/inst/we_i_16_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.046 r  zybo_receiver_i/i_buf_controller/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.046    zybo_receiver_i/i_buf_controller/inst/we_reg_i_3_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.274 r  zybo_receiver_i/i_buf_controller/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.555     9.828    zybo_receiver_i/i_buf_controller/inst/we_reg_i_2_n_1
    SLICE_X38Y20         LUT2 (Prop_lut2_I1_O)        0.313    10.141 r  zybo_receiver_i/i_buf_controller/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.216    11.358    zybo_receiver_i/i_buf_controller/inst/addr[16]_i_2_n_0
    SLICE_X35Y6          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.503    12.222    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X35Y6          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[2]/C
                         clock pessimism              0.568    12.790    
                         clock uncertainty           -0.053    12.737    
    SLICE_X35Y6          FDRE (Setup_fdre_C_CE)      -0.205    12.532    zybo_receiver_i/i_buf_controller/inst/o_data_reg[2]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -11.358    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/o_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.671ns (37.119%)  route 2.831ns (62.881%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 12.222 - 6.060 ) 
    Source Clock Delay      (SCD):    6.856ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.744     6.856    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X37Y18         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     7.312 r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=4, routed)           1.060     8.372    zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.496 r  zybo_receiver_i/i_buf_controller/inst/we_i_16/O
                         net (fo=1, routed)           0.000     8.496    zybo_receiver_i/i_buf_controller/inst/we_i_16_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.046 r  zybo_receiver_i/i_buf_controller/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.046    zybo_receiver_i/i_buf_controller/inst/we_reg_i_3_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.274 r  zybo_receiver_i/i_buf_controller/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.555     9.828    zybo_receiver_i/i_buf_controller/inst/we_reg_i_2_n_1
    SLICE_X38Y20         LUT2 (Prop_lut2_I1_O)        0.313    10.141 r  zybo_receiver_i/i_buf_controller/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.216    11.358    zybo_receiver_i/i_buf_controller/inst/addr[16]_i_2_n_0
    SLICE_X35Y6          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.503    12.222    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X35Y6          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[8]/C
                         clock pessimism              0.568    12.790    
                         clock uncertainty           -0.053    12.737    
    SLICE_X35Y6          FDRE (Setup_fdre_C_CE)      -0.205    12.532    zybo_receiver_i/i_buf_controller/inst/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -11.358    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/o_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.671ns (37.119%)  route 2.831ns (62.881%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 12.222 - 6.060 ) 
    Source Clock Delay      (SCD):    6.856ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.744     6.856    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X37Y18         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     7.312 r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=4, routed)           1.060     8.372    zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.496 r  zybo_receiver_i/i_buf_controller/inst/we_i_16/O
                         net (fo=1, routed)           0.000     8.496    zybo_receiver_i/i_buf_controller/inst/we_i_16_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.046 r  zybo_receiver_i/i_buf_controller/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.046    zybo_receiver_i/i_buf_controller/inst/we_reg_i_3_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.274 r  zybo_receiver_i/i_buf_controller/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.555     9.828    zybo_receiver_i/i_buf_controller/inst/we_reg_i_2_n_1
    SLICE_X38Y20         LUT2 (Prop_lut2_I1_O)        0.313    10.141 r  zybo_receiver_i/i_buf_controller/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.216    11.358    zybo_receiver_i/i_buf_controller/inst/addr[16]_i_2_n_0
    SLICE_X35Y6          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.503    12.222    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X35Y6          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[9]/C
                         clock pessimism              0.568    12.790    
                         clock uncertainty           -0.053    12.737    
    SLICE_X35Y6          FDRE (Setup_fdre_C_CE)      -0.205    12.532    zybo_receiver_i/i_buf_controller/inst/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -11.358    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/o_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.671ns (37.973%)  route 2.730ns (62.027%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.159ns = ( 12.219 - 6.060 ) 
    Source Clock Delay      (SCD):    6.856ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.744     6.856    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X37Y18         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     7.312 r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=4, routed)           1.060     8.372    zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.496 r  zybo_receiver_i/i_buf_controller/inst/we_i_16/O
                         net (fo=1, routed)           0.000     8.496    zybo_receiver_i/i_buf_controller/inst/we_i_16_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.046 r  zybo_receiver_i/i_buf_controller/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.046    zybo_receiver_i/i_buf_controller/inst/we_reg_i_3_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.274 r  zybo_receiver_i/i_buf_controller/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.555     9.828    zybo_receiver_i/i_buf_controller/inst/we_reg_i_2_n_1
    SLICE_X38Y20         LUT2 (Prop_lut2_I1_O)        0.313    10.141 r  zybo_receiver_i/i_buf_controller/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.115    11.257    zybo_receiver_i/i_buf_controller/inst/addr[16]_i_2_n_0
    SLICE_X31Y9          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.500    12.219    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X31Y9          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[17]/C
                         clock pessimism              0.568    12.787    
                         clock uncertainty           -0.053    12.734    
    SLICE_X31Y9          FDRE (Setup_fdre_C_CE)      -0.205    12.529    zybo_receiver_i/i_buf_controller/inst/o_data_reg[17]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/o_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.671ns (37.973%)  route 2.730ns (62.027%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.159ns = ( 12.219 - 6.060 ) 
    Source Clock Delay      (SCD):    6.856ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.744     6.856    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X37Y18         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     7.312 r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=4, routed)           1.060     8.372    zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.496 r  zybo_receiver_i/i_buf_controller/inst/we_i_16/O
                         net (fo=1, routed)           0.000     8.496    zybo_receiver_i/i_buf_controller/inst/we_i_16_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.046 r  zybo_receiver_i/i_buf_controller/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.046    zybo_receiver_i/i_buf_controller/inst/we_reg_i_3_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.274 r  zybo_receiver_i/i_buf_controller/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.555     9.828    zybo_receiver_i/i_buf_controller/inst/we_reg_i_2_n_1
    SLICE_X38Y20         LUT2 (Prop_lut2_I1_O)        0.313    10.141 r  zybo_receiver_i/i_buf_controller/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.115    11.257    zybo_receiver_i/i_buf_controller/inst/addr[16]_i_2_n_0
    SLICE_X31Y9          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.500    12.219    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X31Y9          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[18]/C
                         clock pessimism              0.568    12.787    
                         clock uncertainty           -0.053    12.734    
    SLICE_X31Y9          FDRE (Setup_fdre_C_CE)      -0.205    12.529    zybo_receiver_i/i_buf_controller/inst/o_data_reg[18]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/o_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.671ns (37.973%)  route 2.730ns (62.027%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.159ns = ( 12.219 - 6.060 ) 
    Source Clock Delay      (SCD):    6.856ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.744     6.856    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X37Y18         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     7.312 r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=4, routed)           1.060     8.372    zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.496 r  zybo_receiver_i/i_buf_controller/inst/we_i_16/O
                         net (fo=1, routed)           0.000     8.496    zybo_receiver_i/i_buf_controller/inst/we_i_16_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.046 r  zybo_receiver_i/i_buf_controller/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.046    zybo_receiver_i/i_buf_controller/inst/we_reg_i_3_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.274 r  zybo_receiver_i/i_buf_controller/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.555     9.828    zybo_receiver_i/i_buf_controller/inst/we_reg_i_2_n_1
    SLICE_X38Y20         LUT2 (Prop_lut2_I1_O)        0.313    10.141 r  zybo_receiver_i/i_buf_controller/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.115    11.257    zybo_receiver_i/i_buf_controller/inst/addr[16]_i_2_n_0
    SLICE_X31Y9          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.500    12.219    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X31Y9          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[19]/C
                         clock pessimism              0.568    12.787    
                         clock uncertainty           -0.053    12.734    
    SLICE_X31Y9          FDRE (Setup_fdre_C_CE)      -0.205    12.529    zybo_receiver_i/i_buf_controller/inst/o_data_reg[19]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/o_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.671ns (37.973%)  route 2.730ns (62.027%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.159ns = ( 12.219 - 6.060 ) 
    Source Clock Delay      (SCD):    6.856ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.744     6.856    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X37Y18         FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     7.312 r  zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=4, routed)           1.060     8.372    zybo_receiver_i/i_buf_controller/inst/h_count_reg[2]
    SLICE_X35Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.496 r  zybo_receiver_i/i_buf_controller/inst/we_i_16/O
                         net (fo=1, routed)           0.000     8.496    zybo_receiver_i/i_buf_controller/inst/we_i_16_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.046 r  zybo_receiver_i/i_buf_controller/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.046    zybo_receiver_i/i_buf_controller/inst/we_reg_i_3_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.274 r  zybo_receiver_i/i_buf_controller/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.555     9.828    zybo_receiver_i/i_buf_controller/inst/we_reg_i_2_n_1
    SLICE_X38Y20         LUT2 (Prop_lut2_I1_O)        0.313    10.141 r  zybo_receiver_i/i_buf_controller/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.115    11.257    zybo_receiver_i/i_buf_controller/inst/addr[16]_i_2_n_0
    SLICE_X31Y9          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=106, routed)         1.500    12.219    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X31Y9          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[3]/C
                         clock pessimism              0.568    12.787    
                         clock uncertainty           -0.053    12.734    
    SLICE_X31Y9          FDRE (Setup_fdre_C_CE)      -0.205    12.529    zybo_receiver_i/i_buf_controller/inst/o_data_reg[3]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  1.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.263     1.834    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X43Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.121    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y95         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y95         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
                         clock pessimism             -0.314     1.847    
    SLICE_X42Y95         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.087    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.263     1.834    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X43Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.121    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y95         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y95         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
                         clock pessimism             -0.314     1.847    
    SLICE_X42Y95         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.087    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.263     1.834    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X43Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.121    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y95         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y95         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/CLK
                         clock pessimism             -0.314     1.847    
    SLICE_X42Y95         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.087    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.263     1.834    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X43Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.121    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y95         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y95         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/CLK
                         clock pessimism             -0.314     1.847    
    SLICE_X42Y95         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.087    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.263     1.834    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X43Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.121    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y95         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y95         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/CLK
                         clock pessimism             -0.314     1.847    
    SLICE_X42Y95         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.087    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.263     1.834    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X43Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.121    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y95         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y95         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/CLK
                         clock pessimism             -0.314     1.847    
    SLICE_X42Y95         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.087    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.263     1.834    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X43Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.121    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y95         RAMS32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y95         RAMS32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/CLK
                         clock pessimism             -0.314     1.847    
    SLICE_X42Y95         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.087    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.263     1.834    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X43Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.121    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y95         RAMS32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y95         RAMS32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/CLK
                         clock pessimism             -0.314     1.847    
    SLICE_X42Y95         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.087    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.263     1.834    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X43Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.216    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X42Y95         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y95         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
                         clock pessimism             -0.314     1.847    
    SLICE_X42Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.157    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.263     1.834    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X43Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.216    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X42Y95         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y95         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
                         clock pessimism             -0.314     1.847    
    SLICE_X42Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.157    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_int
Waveform(ns):       { 0.000 2.424 }
Period(ns):         6.060
Sources:            { zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X2Y0   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X2Y3   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X1Y0   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X2Y2   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X1Y2   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X1Y1   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X1Y3   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X2Y1   zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.060       3.700      IDELAY_X0Y92  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.060       3.700      IDELAY_X0Y98  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputDelay/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y92  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y92  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y91  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y92  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y92  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.766ns (24.700%)  route 2.335ns (75.300%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.673     0.896    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.704    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169     2.535    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.766ns (24.700%)  route 2.335ns (75.300%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.673     0.896    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.704    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169     2.535    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.766ns (24.700%)  route 2.335ns (75.300%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.673     0.896    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.704    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169     2.535    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.766ns (24.700%)  route 2.335ns (75.300%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.673     0.896    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.704    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169     2.535    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.766ns (25.104%)  route 2.285ns (74.896%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.736    -2.131    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y89         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.613 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.976    -0.636    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.124    -0.512 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.651     0.139    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.263 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.658     0.921    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.776    
    SLICE_X38Y84         FDRE (Setup_fdre_C_CE)      -0.169     2.607    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.607    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.766ns (25.104%)  route 2.285ns (74.896%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.736    -2.131    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y89         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.613 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.976    -0.636    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.124    -0.512 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.651     0.139    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.263 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.658     0.921    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.776    
    SLICE_X38Y84         FDRE (Setup_fdre_C_CE)      -0.169     2.607    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.607    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.766ns (25.104%)  route 2.285ns (74.896%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.736    -2.131    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y89         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.613 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.976    -0.636    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.124    -0.512 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.651     0.139    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.263 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.658     0.921    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.776    
    SLICE_X38Y84         FDRE (Setup_fdre_C_CE)      -0.169     2.607    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.607    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.766ns (25.104%)  route 2.285ns (74.896%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.736    -2.131    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y89         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.613 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.976    -0.636    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.124    -0.512 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.651     0.139    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.263 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.658     0.921    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.776    
    SLICE_X38Y84         FDRE (Setup_fdre_C_CE)      -0.169     2.607    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.607    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.766ns (25.164%)  route 2.278ns (74.836%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.616     0.838    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y97         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.488     3.138    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y97         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/C
                         clock pessimism             -0.368     2.769    
                         clock uncertainty           -0.065     2.705    
    SLICE_X32Y97         FDRE (Setup_fdre_C_CE)      -0.169     2.536    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.766ns (25.164%)  route 2.278ns (74.836%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.616     0.838    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y97         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.488     3.138    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y97         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/C
                         clock pessimism             -0.368     2.769    
                         clock uncertainty           -0.065     2.705    
    SLICE_X32Y97         FDRE (Setup_fdre_C_CE)      -0.169     2.536    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  1.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.583    -0.426    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y87         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.285 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.229    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y87         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.852    -0.190    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y87         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.426    
    SLICE_X37Y87         FDPE (Hold_fdpe_C_D)         0.075    -0.351    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.309 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.828    -0.214    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.450    
    SLICE_X33Y96         FDPE (Hold_fdpe_C_D)         0.075    -0.375    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.309 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.828    -0.214    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.450    
    SLICE_X33Y96         FDPE (Hold_fdpe_C_D)         0.071    -0.379    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/Q
                         net (fo=3, routed)           0.076    -0.217    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/Q[0]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.045    -0.172 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdFallingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.172    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync_n_2
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                         clock pessimism             -0.221    -0.421    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.121    -0.300    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.227    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X40Y74         FDPE (Hold_fdpe_C_D)         0.075    -0.359    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.270 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.214    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.060    -0.374    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.164    -0.269 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.213    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y76         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.433    
    SLICE_X42Y76         FDPE (Hold_fdpe_C_D)         0.060    -0.373    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.285 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.226    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y73         LUT2 (Prop_lut2_I1_O)        0.098    -0.128 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.433    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.120    -0.313    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.286 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/Q
                         net (fo=3, routed)           0.086    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[1]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.098    -0.102 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdRisingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.102    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync_n_1
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.121    -0.313    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.114%)  route 0.202ns (58.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.202    -0.091    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg_n_0_[0]
    SLICE_X42Y77         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.201    -0.398    
    SLICE_X42Y77         FDCE (Hold_fdce_C_D)         0.059    -0.339    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zybo_receiver_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y1   zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X34Y90     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X34Y92     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X34Y92     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X34Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X34Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X34Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X34Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1   zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y94     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y94     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y94     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y94     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y90     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y92     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y92     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y90     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y90     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y90     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_receiver_clk_wiz_0_0_1
  To Clock:  clk_out2_zybo_receiver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.128ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 0.952ns (12.979%)  route 6.383ns (87.021%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 38.195 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.666    -2.201    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.745 f  zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=4, routed)           0.835    -0.909    zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X10Y24         LUT6 (Prop_lut6_I4_O)        0.124    -0.785 f  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.897     0.112    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.236 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           1.853     2.089    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.213 r  zybo_receiver_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=3, routed)           2.088     4.301    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X10Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.425 r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.709     5.134    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.545    38.195    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.402    37.793    
                         clock uncertainty           -0.088    37.705    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.262    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         37.262    
                         arrival time                          -5.134    
  -------------------------------------------------------------------
                         slack                                 32.128    

Slack (MET) :             32.389ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 0.952ns (13.467%)  route 6.117ns (86.533%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.810ns = ( 38.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.666    -2.201    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.745 f  zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=4, routed)           0.835    -0.909    zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X10Y24         LUT6 (Prop_lut6_I4_O)        0.124    -0.785 f  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.897     0.112    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.236 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           1.853     2.089    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.213 r  zybo_receiver_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=3, routed)           1.841     4.054    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X10Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.178 r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.691     4.868    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.540    38.190    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.402    37.788    
                         clock uncertainty           -0.088    37.700    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.257    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         37.257    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                 32.389    

Slack (MET) :             34.080ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.828ns (15.193%)  route 4.622ns (84.807%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.849     3.247    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.088    37.532    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.205    37.327    zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                 34.080    

Slack (MET) :             34.080ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.828ns (15.193%)  route 4.622ns (84.807%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.849     3.247    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.088    37.532    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.205    37.327    zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                 34.080    

Slack (MET) :             34.080ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.828ns (15.193%)  route 4.622ns (84.807%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.849     3.247    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.088    37.532    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.205    37.327    zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                 34.080    

Slack (MET) :             34.080ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.828ns (15.193%)  route 4.622ns (84.807%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.849     3.247    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[7]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.088    37.532    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.205    37.327    zybo_receiver_i/o_buf_controller/inst/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                 34.080    

Slack (MET) :             34.220ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 0.828ns (15.593%)  route 4.482ns (84.407%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.709     3.107    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.088    37.532    
    SLICE_X17Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.327    zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                          -3.107    
  -------------------------------------------------------------------
                         slack                                 34.220    

Slack (MET) :             34.220ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 0.828ns (15.593%)  route 4.482ns (84.407%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.709     3.107    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.088    37.532    
    SLICE_X17Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.327    zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                          -3.107    
  -------------------------------------------------------------------
                         slack                                 34.220    

Slack (MET) :             34.220ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 0.828ns (15.593%)  route 4.482ns (84.407%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.709     3.107    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.088    37.532    
    SLICE_X17Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.327    zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                          -3.107    
  -------------------------------------------------------------------
                         slack                                 34.220    

Slack (MET) :             34.220ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 0.828ns (15.593%)  route 4.482ns (84.407%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.709     3.107    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.088    37.532    
    SLICE_X17Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.327    zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                          -3.107    
  -------------------------------------------------------------------
                         slack                                 34.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.653%)  route 0.230ns (58.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y15          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/Q
                         net (fo=3, routed)           0.230    -0.051    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.578%)  route 0.230ns (58.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y15          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/Q
                         net (fo=3, routed)           0.230    -0.050    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.985%)  route 0.246ns (60.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.563    -0.446    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y16          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.282 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/Q
                         net (fo=3, routed)           0.246    -0.036    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.807%)  route 0.259ns (61.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y15          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/Q
                         net (fo=3, routed)           0.259    -0.022    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.928%)  route 0.280ns (63.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y14          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[2]/Q
                         net (fo=3, routed)           0.280    -0.001    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.693%)  route 0.283ns (63.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y15          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/Q
                         net (fo=3, routed)           0.283     0.002    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.316%)  route 0.117ns (38.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.556    -0.453    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           0.117    -0.195    zybo_receiver_i/o_buf_controller/inst/h_count_reg[5]
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.150 r  zybo_receiver_i/o_buf_controller/inst/hsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.150    zybo_receiver_i/o_buf_controller/inst/hsync_next0
    SLICE_X13Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.821    -0.221    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X13Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/C
                         clock pessimism             -0.219    -0.440    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.092    -0.348    zybo_receiver_i/o_buf_controller/inst/hsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.499%)  route 0.298ns (64.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.563    -0.446    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y16          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.282 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=3, routed)           0.298     0.016    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.110%)  route 0.303ns (64.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y14          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[5]/Q
                         net (fo=3, routed)           0.303     0.022    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.557%)  route 0.325ns (66.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y14          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/Q
                         net (fo=3, routed)           0.325     0.044    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zybo_receiver_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3     zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4     zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y16     zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y16     zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y16     zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y16     zybo_receiver_i/o_buf_controller/inst/addr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y14     zybo_receiver_i/o_buf_controller/inst/addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y14     zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y16     zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y16     zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y16     zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y16     zybo_receiver_i/o_buf_controller/inst/addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y24    zybo_receiver_i/o_buf_controller/inst/h_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y24    zybo_receiver_i/o_buf_controller/inst/h_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y25    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y24    zybo_receiver_i/o_buf_controller/inst/h_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y24    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y24     zybo_receiver_i/o_buf_controller/inst/o_data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y21     zybo_receiver_i/o_buf_controller/inst/o_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y21     zybo_receiver_i/o_buf_controller/inst/o_data_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y21     zybo_receiver_i/o_buf_controller/inst/o_data_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y66    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y66    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y66    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y66    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y65    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y66    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y66    zybo_receiver_i/rgb2vga_0/U0/int_pData_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zybo_receiver_clk_wiz_0_0_1
  To Clock:  clkfbout_zybo_receiver_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zybo_receiver_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19  zybo_receiver_i/ref_clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.766ns (24.700%)  route 2.335ns (75.300%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.673     0.896    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.703    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169     2.534    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.766ns (24.700%)  route 2.335ns (75.300%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.673     0.896    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.703    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169     2.534    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.766ns (24.700%)  route 2.335ns (75.300%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.673     0.896    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.703    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169     2.534    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.766ns (24.700%)  route 2.335ns (75.300%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.673     0.896    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.703    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169     2.534    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.766ns (25.104%)  route 2.285ns (74.896%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.736    -2.131    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y89         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.613 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.976    -0.636    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.124    -0.512 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.651     0.139    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.263 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.658     0.921    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X38Y84         FDRE (Setup_fdre_C_CE)      -0.169     2.606    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.606    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.766ns (25.104%)  route 2.285ns (74.896%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.736    -2.131    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y89         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.613 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.976    -0.636    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.124    -0.512 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.651     0.139    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.263 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.658     0.921    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X38Y84         FDRE (Setup_fdre_C_CE)      -0.169     2.606    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.606    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.766ns (25.104%)  route 2.285ns (74.896%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.736    -2.131    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y89         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.613 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.976    -0.636    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.124    -0.512 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.651     0.139    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.263 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.658     0.921    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X38Y84         FDRE (Setup_fdre_C_CE)      -0.169     2.606    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.606    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.766ns (25.104%)  route 2.285ns (74.896%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.736    -2.131    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y89         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.613 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.976    -0.636    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.124    -0.512 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.651     0.139    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.263 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.658     0.921    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X38Y84         FDRE (Setup_fdre_C_CE)      -0.169     2.606    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.606    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.766ns (25.164%)  route 2.278ns (74.836%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.616     0.838    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y97         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.488     3.138    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y97         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/C
                         clock pessimism             -0.368     2.769    
                         clock uncertainty           -0.065     2.704    
    SLICE_X32Y97         FDRE (Setup_fdre_C_CE)      -0.169     2.535    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.766ns (25.164%)  route 2.278ns (74.836%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.616     0.838    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y97         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.488     3.138    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y97         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/C
                         clock pessimism             -0.368     2.769    
                         clock uncertainty           -0.065     2.704    
    SLICE_X32Y97         FDRE (Setup_fdre_C_CE)      -0.169     2.535    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  1.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.583    -0.426    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y87         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.285 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.229    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y87         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.852    -0.190    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y87         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.426    
                         clock uncertainty            0.065    -0.361    
    SLICE_X37Y87         FDPE (Hold_fdpe_C_D)         0.075    -0.286    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.309 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.828    -0.214    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.450    
                         clock uncertainty            0.065    -0.385    
    SLICE_X33Y96         FDPE (Hold_fdpe_C_D)         0.075    -0.310    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.309 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.828    -0.214    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.450    
                         clock uncertainty            0.065    -0.385    
    SLICE_X33Y96         FDPE (Hold_fdpe_C_D)         0.071    -0.314    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/Q
                         net (fo=3, routed)           0.076    -0.217    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/Q[0]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.045    -0.172 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdFallingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.172    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync_n_2
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                         clock pessimism             -0.221    -0.421    
                         clock uncertainty            0.065    -0.356    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.121    -0.235    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.227    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.065    -0.369    
    SLICE_X40Y74         FDPE (Hold_fdpe_C_D)         0.075    -0.294    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.270 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.214    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.065    -0.369    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.060    -0.309    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.164    -0.269 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.213    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y76         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.433    
                         clock uncertainty            0.065    -0.368    
    SLICE_X42Y76         FDPE (Hold_fdpe_C_D)         0.060    -0.308    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.285 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.226    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y73         LUT2 (Prop_lut2_I1_O)        0.098    -0.128 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.433    
                         clock uncertainty            0.065    -0.368    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.120    -0.248    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.286 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/Q
                         net (fo=3, routed)           0.086    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[1]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.098    -0.102 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdRisingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.102    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync_n_1
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.065    -0.369    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.121    -0.248    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.114%)  route 0.202ns (58.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.202    -0.091    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg_n_0_[0]
    SLICE_X42Y77         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.201    -0.398    
                         clock uncertainty            0.065    -0.333    
    SLICE_X42Y77         FDCE (Hold_fdce_C_D)         0.059    -0.274    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_receiver_clk_wiz_0_0_1
  To Clock:  clk_out2_zybo_receiver_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.126ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 0.952ns (12.979%)  route 6.383ns (87.021%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 38.195 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.666    -2.201    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.745 f  zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=4, routed)           0.835    -0.909    zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X10Y24         LUT6 (Prop_lut6_I4_O)        0.124    -0.785 f  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.897     0.112    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.236 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           1.853     2.089    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.213 r  zybo_receiver_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=3, routed)           2.088     4.301    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X10Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.425 r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.709     5.134    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.545    38.195    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.402    37.793    
                         clock uncertainty           -0.090    37.703    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.260    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         37.260    
                         arrival time                          -5.134    
  -------------------------------------------------------------------
                         slack                                 32.126    

Slack (MET) :             32.387ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 0.952ns (13.467%)  route 6.117ns (86.533%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.810ns = ( 38.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.666    -2.201    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.745 f  zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=4, routed)           0.835    -0.909    zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X10Y24         LUT6 (Prop_lut6_I4_O)        0.124    -0.785 f  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.897     0.112    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.236 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           1.853     2.089    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.213 r  zybo_receiver_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=3, routed)           1.841     4.054    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X10Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.178 r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.691     4.868    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.540    38.190    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.402    37.788    
                         clock uncertainty           -0.090    37.698    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.255    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         37.255    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                 32.387    

Slack (MET) :             34.078ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.828ns (15.193%)  route 4.622ns (84.807%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.849     3.247    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                 34.078    

Slack (MET) :             34.078ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.828ns (15.193%)  route 4.622ns (84.807%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.849     3.247    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                 34.078    

Slack (MET) :             34.078ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.828ns (15.193%)  route 4.622ns (84.807%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.849     3.247    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                 34.078    

Slack (MET) :             34.078ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.828ns (15.193%)  route 4.622ns (84.807%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.849     3.247    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[7]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                 34.078    

Slack (MET) :             34.218ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 0.828ns (15.593%)  route 4.482ns (84.407%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.709     3.107    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.107    
  -------------------------------------------------------------------
                         slack                                 34.218    

Slack (MET) :             34.218ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 0.828ns (15.593%)  route 4.482ns (84.407%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.709     3.107    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.107    
  -------------------------------------------------------------------
                         slack                                 34.218    

Slack (MET) :             34.218ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 0.828ns (15.593%)  route 4.482ns (84.407%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.709     3.107    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.107    
  -------------------------------------------------------------------
                         slack                                 34.218    

Slack (MET) :             34.218ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 0.828ns (15.593%)  route 4.482ns (84.407%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.709     3.107    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.107    
  -------------------------------------------------------------------
                         slack                                 34.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.653%)  route 0.230ns (58.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y15          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/Q
                         net (fo=3, routed)           0.230    -0.051    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
                         clock uncertainty            0.090    -0.280    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.097    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.578%)  route 0.230ns (58.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y15          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/Q
                         net (fo=3, routed)           0.230    -0.050    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
                         clock uncertainty            0.090    -0.280    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.097    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.985%)  route 0.246ns (60.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.563    -0.446    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y16          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.282 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/Q
                         net (fo=3, routed)           0.246    -0.036    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
                         clock uncertainty            0.090    -0.280    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.097    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.807%)  route 0.259ns (61.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y15          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/Q
                         net (fo=3, routed)           0.259    -0.022    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
                         clock uncertainty            0.090    -0.280    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.097    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.928%)  route 0.280ns (63.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y14          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[2]/Q
                         net (fo=3, routed)           0.280    -0.001    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
                         clock uncertainty            0.090    -0.280    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.097    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.693%)  route 0.283ns (63.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y15          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/Q
                         net (fo=3, routed)           0.283     0.002    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
                         clock uncertainty            0.090    -0.280    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.097    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.316%)  route 0.117ns (38.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.556    -0.453    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           0.117    -0.195    zybo_receiver_i/o_buf_controller/inst/h_count_reg[5]
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.150 r  zybo_receiver_i/o_buf_controller/inst/hsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.150    zybo_receiver_i/o_buf_controller/inst/hsync_next0
    SLICE_X13Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.821    -0.221    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X13Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/C
                         clock pessimism             -0.219    -0.440    
                         clock uncertainty            0.090    -0.350    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.092    -0.258    zybo_receiver_i/o_buf_controller/inst/hsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.499%)  route 0.298ns (64.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.563    -0.446    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y16          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.282 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=3, routed)           0.298     0.016    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
                         clock uncertainty            0.090    -0.280    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.097    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.110%)  route 0.303ns (64.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y14          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[5]/Q
                         net (fo=3, routed)           0.303     0.022    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
                         clock uncertainty            0.090    -0.280    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.097    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.557%)  route 0.325ns (66.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y14          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/Q
                         net (fo=3, routed)           0.325     0.044    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
                         clock uncertainty            0.090    -0.280    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.097    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.766ns (24.700%)  route 2.335ns (75.300%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.673     0.896    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.703    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169     2.534    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.766ns (24.700%)  route 2.335ns (75.300%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.673     0.896    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.703    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169     2.534    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.766ns (24.700%)  route 2.335ns (75.300%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.673     0.896    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.703    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169     2.534    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.766ns (24.700%)  route 2.335ns (75.300%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.673     0.896    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y94         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.703    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169     2.534    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.766ns (25.104%)  route 2.285ns (74.896%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.736    -2.131    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y89         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.613 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.976    -0.636    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.124    -0.512 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.651     0.139    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.263 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.658     0.921    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X38Y84         FDRE (Setup_fdre_C_CE)      -0.169     2.606    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.606    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.766ns (25.104%)  route 2.285ns (74.896%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.736    -2.131    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y89         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.613 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.976    -0.636    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.124    -0.512 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.651     0.139    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.263 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.658     0.921    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X38Y84         FDRE (Setup_fdre_C_CE)      -0.169     2.606    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.606    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.766ns (25.104%)  route 2.285ns (74.896%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.736    -2.131    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y89         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.613 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.976    -0.636    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.124    -0.512 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.651     0.139    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.263 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.658     0.921    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X38Y84         FDRE (Setup_fdre_C_CE)      -0.169     2.606    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.606    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.766ns (25.104%)  route 2.285ns (74.896%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.736    -2.131    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y89         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.613 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.976    -0.636    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.124    -0.512 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.651     0.139    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.263 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.658     0.921    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X38Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X38Y84         FDRE (Setup_fdre_C_CE)      -0.169     2.606    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.606    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.766ns (25.164%)  route 2.278ns (74.836%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.616     0.838    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y97         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.488     3.138    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y97         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/C
                         clock pessimism             -0.368     2.769    
                         clock uncertainty           -0.065     2.704    
    SLICE_X32Y97         FDRE (Setup_fdre_C_CE)      -0.169     2.535    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.766ns (25.164%)  route 2.278ns (74.836%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 3.138 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y99         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.967    -0.721    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124    -0.597 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.695     0.098    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.222 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.616     0.838    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y97         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.488     3.138    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y97         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/C
                         clock pessimism             -0.368     2.769    
                         clock uncertainty           -0.065     2.704    
    SLICE_X32Y97         FDRE (Setup_fdre_C_CE)      -0.169     2.535    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  1.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.583    -0.426    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y87         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.285 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.229    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y87         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.852    -0.190    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y87         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.426    
                         clock uncertainty            0.065    -0.361    
    SLICE_X37Y87         FDPE (Hold_fdpe_C_D)         0.075    -0.286    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.309 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.828    -0.214    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.450    
                         clock uncertainty            0.065    -0.385    
    SLICE_X33Y96         FDPE (Hold_fdpe_C_D)         0.075    -0.310    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.309 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.828    -0.214    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.450    
                         clock uncertainty            0.065    -0.385    
    SLICE_X33Y96         FDPE (Hold_fdpe_C_D)         0.071    -0.314    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/Q
                         net (fo=3, routed)           0.076    -0.217    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/Q[0]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.045    -0.172 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdFallingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.172    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync_n_2
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                         clock pessimism             -0.221    -0.421    
                         clock uncertainty            0.065    -0.356    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.121    -0.235    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.227    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.065    -0.369    
    SLICE_X40Y74         FDPE (Hold_fdpe_C_D)         0.075    -0.294    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.270 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.214    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.065    -0.369    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.060    -0.309    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.164    -0.269 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.213    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y76         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.433    
                         clock uncertainty            0.065    -0.368    
    SLICE_X42Y76         FDPE (Hold_fdpe_C_D)         0.060    -0.308    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.285 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.226    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y73         LUT2 (Prop_lut2_I1_O)        0.098    -0.128 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.433    
                         clock uncertainty            0.065    -0.368    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.120    -0.248    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.286 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/Q
                         net (fo=3, routed)           0.086    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[1]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.098    -0.102 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdRisingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.102    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync_n_1
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.065    -0.369    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.121    -0.248    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.114%)  route 0.202ns (58.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y74         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.202    -0.091    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg_n_0_[0]
    SLICE_X42Y77         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.201    -0.398    
                         clock uncertainty            0.065    -0.333    
    SLICE_X42Y77         FDCE (Hold_fdce_C_D)         0.059    -0.274    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_receiver_clk_wiz_0_0
  To Clock:  clk_out2_zybo_receiver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.126ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 0.952ns (12.979%)  route 6.383ns (87.021%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 38.195 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.666    -2.201    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.745 f  zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=4, routed)           0.835    -0.909    zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X10Y24         LUT6 (Prop_lut6_I4_O)        0.124    -0.785 f  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.897     0.112    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.236 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           1.853     2.089    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.213 r  zybo_receiver_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=3, routed)           2.088     4.301    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X10Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.425 r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.709     5.134    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.545    38.195    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.402    37.793    
                         clock uncertainty           -0.090    37.703    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.260    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         37.260    
                         arrival time                          -5.134    
  -------------------------------------------------------------------
                         slack                                 32.126    

Slack (MET) :             32.387ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 0.952ns (13.467%)  route 6.117ns (86.533%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.810ns = ( 38.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.201ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.666    -2.201    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.745 f  zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=4, routed)           0.835    -0.909    zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X10Y24         LUT6 (Prop_lut6_I4_O)        0.124    -0.785 f  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_7/O
                         net (fo=1, routed)           0.897     0.112    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_7_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.236 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           1.853     2.089    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.213 r  zybo_receiver_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=3, routed)           1.841     4.054    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X10Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.178 r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.691     4.868    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.540    38.190    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.402    37.788    
                         clock uncertainty           -0.090    37.698    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.255    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         37.255    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                 32.387    

Slack (MET) :             34.078ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.828ns (15.193%)  route 4.622ns (84.807%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.849     3.247    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                 34.078    

Slack (MET) :             34.078ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.828ns (15.193%)  route 4.622ns (84.807%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.849     3.247    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                 34.078    

Slack (MET) :             34.078ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.828ns (15.193%)  route 4.622ns (84.807%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.849     3.247    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                 34.078    

Slack (MET) :             34.078ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.828ns (15.193%)  route 4.622ns (84.807%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.849     3.247    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y55         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[7]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y55         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                 34.078    

Slack (MET) :             34.218ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 0.828ns (15.593%)  route 4.482ns (84.407%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.709     3.107    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.107    
  -------------------------------------------------------------------
                         slack                                 34.218    

Slack (MET) :             34.218ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 0.828ns (15.593%)  route 4.482ns (84.407%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.709     3.107    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.107    
  -------------------------------------------------------------------
                         slack                                 34.218    

Slack (MET) :             34.218ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 0.828ns (15.593%)  route 4.482ns (84.407%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.709     3.107    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.107    
  -------------------------------------------------------------------
                         slack                                 34.218    

Slack (MET) :             34.218ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 0.828ns (15.593%)  route 4.482ns (84.407%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.203ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.664    -2.203    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y24         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.747 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=5, routed)           1.366    -0.381    zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124    -0.257 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=1, routed)           0.599     0.342    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.466 f  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=12, routed)          1.808     2.274    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X11Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          0.709     3.107    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.487    38.137    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y56         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/C
                         clock pessimism             -0.517    37.620    
                         clock uncertainty           -0.090    37.530    
    SLICE_X17Y56         FDRE (Setup_fdre_C_CE)      -0.205    37.325    zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -3.107    
  -------------------------------------------------------------------
                         slack                                 34.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.653%)  route 0.230ns (58.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y15          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/Q
                         net (fo=3, routed)           0.230    -0.051    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
                         clock uncertainty            0.090    -0.280    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.097    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.578%)  route 0.230ns (58.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y15          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/Q
                         net (fo=3, routed)           0.230    -0.050    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
                         clock uncertainty            0.090    -0.280    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.097    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.985%)  route 0.246ns (60.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.563    -0.446    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y16          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.282 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/Q
                         net (fo=3, routed)           0.246    -0.036    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
                         clock uncertainty            0.090    -0.280    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.097    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.807%)  route 0.259ns (61.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y15          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/Q
                         net (fo=3, routed)           0.259    -0.022    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
                         clock uncertainty            0.090    -0.280    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.097    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.928%)  route 0.280ns (63.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y14          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[2]/Q
                         net (fo=3, routed)           0.280    -0.001    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
                         clock uncertainty            0.090    -0.280    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.097    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.693%)  route 0.283ns (63.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y15          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/Q
                         net (fo=3, routed)           0.283     0.002    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
                         clock uncertainty            0.090    -0.280    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.097    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.316%)  route 0.117ns (38.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.556    -0.453    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X11Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           0.117    -0.195    zybo_receiver_i/o_buf_controller/inst/h_count_reg[5]
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.150 r  zybo_receiver_i/o_buf_controller/inst/hsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.150    zybo_receiver_i/o_buf_controller/inst/hsync_next0
    SLICE_X13Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.821    -0.221    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X13Y23         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/hsync_next_reg/C
                         clock pessimism             -0.219    -0.440    
                         clock uncertainty            0.090    -0.350    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.092    -0.258    zybo_receiver_i/o_buf_controller/inst/hsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.499%)  route 0.298ns (64.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.563    -0.446    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y16          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.282 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=3, routed)           0.298     0.016    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
                         clock uncertainty            0.090    -0.280    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.097    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.110%)  route 0.303ns (64.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y14          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[5]/Q
                         net (fo=3, routed)           0.303     0.022    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
                         clock uncertainty            0.090    -0.280    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.097    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.557%)  route 0.325ns (66.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.445    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X8Y14          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/Q
                         net (fo=3, routed)           0.325     0.044    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.871    -0.171    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.370    
                         clock uncertainty            0.090    -0.280    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.097    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        3.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.478ns (24.839%)  route 1.446ns (75.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 10.830 - 6.060 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.808     5.202    zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X42Y78         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDPE (Prop_fdpe_C_Q)         0.478     5.680 f  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.446     7.127    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X40Y97         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.763    10.830    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X40Y97         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.422    11.252    
                         clock uncertainty           -0.053    11.199    
    SLICE_X40Y97         FDPE (Recov_fdpe_C_PRE)     -0.530    10.669    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.478ns (27.188%)  route 1.280ns (72.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 10.830 - 6.060 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.808     5.202    zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X42Y78         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDPE (Prop_fdpe_C_Q)         0.478     5.680 f  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.280     6.960    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X37Y97         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.763    10.830    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X37Y97         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    11.217    
                         clock uncertainty           -0.053    11.164    
    SLICE_X37Y97         FDPE (Recov_fdpe_C_PRE)     -0.530    10.634    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         10.634    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.478ns (37.428%)  route 0.799ns (62.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 10.825 - 6.060 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.808     5.202    zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X42Y78         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDPE (Prop_fdpe_C_Q)         0.478     5.680 f  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.799     6.479    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X39Y87         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.758    10.825    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PixelClk_int
    SLICE_X39Y87         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    11.212    
                         clock uncertainty           -0.053    11.159    
    SLICE_X39Y87         FDPE (Recov_fdpe_C_PRE)     -0.530    10.629    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  4.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.148ns (30.507%)  route 0.337ns (69.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.253     1.824    zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X42Y78         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDPE (Prop_fdpe_C_Q)         0.148     1.972 f  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.337     2.310    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X39Y87         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.296     2.158    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PixelClk_int
    SLICE_X39Y87         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.867    
    SLICE_X39Y87         FDPE (Remov_fdpe_C_PRE)     -0.148     1.719    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.148ns (21.539%)  route 0.539ns (78.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.253     1.824    zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X42Y78         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDPE (Prop_fdpe_C_Q)         0.148     1.972 f  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.539     2.512    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X37Y97         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.301     2.163    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X37Y97         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.872    
    SLICE_X37Y97         FDPE (Remov_fdpe_C_PRE)     -0.148     1.724    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.148ns (19.362%)  route 0.616ns (80.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.253     1.824    zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X42Y78         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDPE (Prop_fdpe_C_Q)         0.148     1.972 f  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.616     2.589    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X40Y97         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.301     2.163    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X40Y97         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.311     1.851    
    SLICE_X40Y97         FDPE (Remov_fdpe_C_PRE)     -0.148     1.703    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.885    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 0.580ns (7.945%)  route 6.720ns (92.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.743     3.051    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y54         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.235     7.742    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.124     7.866 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.485    10.351    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y39          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.545    12.737    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y39          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X0Y39          FDPE (Recov_fdpe_C_PRE)     -0.361    12.338    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 0.580ns (7.945%)  route 6.720ns (92.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.743     3.051    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y54         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.235     7.742    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.124     7.866 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.485    10.351    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y39          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.545    12.737    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y39          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X0Y39          FDPE (Recov_fdpe_C_PRE)     -0.319    12.380    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 0.580ns (8.028%)  route 6.645ns (91.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.743     3.051    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y54         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.235     7.742    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.124     7.866 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.410    10.276    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y30          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.536    12.728    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y30          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X0Y30          FDPE (Recov_fdpe_C_PRE)     -0.361    12.329    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.095ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 0.580ns (8.028%)  route 6.645ns (91.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.743     3.051    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y54         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.235     7.742    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.124     7.866 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.410    10.276    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y30          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.536    12.728    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y30          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X0Y30          FDPE (Recov_fdpe_C_PRE)     -0.319    12.371    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  2.095    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 0.580ns (8.261%)  route 6.441ns (91.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.743     3.051    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y54         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.235     7.742    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.124     7.866 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.206    10.072    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y37          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.543    12.735    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y37          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X1Y37          FDPE (Recov_fdpe_C_PRE)     -0.359    12.338    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 0.580ns (8.261%)  route 6.441ns (91.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.743     3.051    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y54         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.235     7.742    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.124     7.866 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.206    10.072    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y37          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.543    12.735    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y37          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X1Y37          FDPE (Recov_fdpe_C_PRE)     -0.359    12.338    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.580ns (8.351%)  route 6.366ns (91.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.743     3.051    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y54         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.235     7.742    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.124     7.866 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.131     9.997    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y28          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.535    12.727    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y28          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X0Y28          FDPE (Recov_fdpe_C_PRE)     -0.361    12.328    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.580ns (8.351%)  route 6.366ns (91.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.743     3.051    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y54         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.235     7.742    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.124     7.866 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.131     9.997    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y28          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.535    12.727    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y28          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X0Y28          FDPE (Recov_fdpe_C_PRE)     -0.319    12.370    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.580ns (8.446%)  route 6.287ns (91.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.743     3.051    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y54         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.429     7.936    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X14Y12         LUT1 (Prop_lut1_I0_O)        0.124     8.060 f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.858     9.918    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X3Y11          FDPE                                         f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.548    12.740    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y11          FDPE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X3Y11          FDPE (Recov_fdpe_C_PRE)     -0.359    12.343    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.580ns (8.446%)  route 6.287ns (91.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.743     3.051    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y54         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.429     7.936    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X14Y12         LUT1 (Prop_lut1_I0_O)        0.124     8.060 f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.858     9.918    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X3Y11          FDPE                                         f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        1.548    12.740    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y11          FDPE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X3Y11          FDPE (Recov_fdpe_C_PRE)     -0.359    12.343    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  2.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.640%)  route 0.231ns (64.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.558     0.899    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y11         FDPE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDPE (Prop_fdpe_C_Q)         0.128     1.026 f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.231     1.258    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X24Y11         FDPE                                         f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.826     1.196    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y11         FDPE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.034     1.162    
    SLICE_X24Y11         FDPE (Remov_fdpe_C_PRE)     -0.125     1.037    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.323%)  route 0.224ns (63.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.558     0.899    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y38         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDPE (Prop_fdpe_C_Q)         0.128     1.026 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.224     1.251    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X19Y39         FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.829     1.199    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y39         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y39         FDPE (Remov_fdpe_C_PRE)     -0.149     1.016    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.226ns (45.618%)  route 0.269ns (54.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.558     0.899    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y11         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y11         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.086     1.112    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X23Y11         LUT2 (Prop_lut2_I1_O)        0.098     1.210 f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.184     1.394    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X20Y11         FDPE                                         f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.828     1.198    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y11         FDPE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y11         FDPE (Remov_fdpe_C_PRE)     -0.071     1.093    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.226ns (45.618%)  route 0.269ns (54.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.558     0.899    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y11         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y11         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.086     1.112    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X23Y11         LUT2 (Prop_lut2_I1_O)        0.098     1.210 f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.184     1.394    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X20Y11         FDPE                                         f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.828     1.198    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y11         FDPE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y11         FDPE (Remov_fdpe_C_PRE)     -0.071     1.093    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.588     0.929    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y14         FDPE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.070 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.136     1.206    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X42Y13         FDCE                                         f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.856     1.226    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y13         FDCE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.282     0.944    
    SLICE_X42Y13         FDCE (Remov_fdce_C_CLR)     -0.067     0.877    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.588     0.929    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y14         FDPE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.070 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.136     1.206    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X42Y13         FDCE                                         f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.856     1.226    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y13         FDCE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.282     0.944    
    SLICE_X42Y13         FDCE (Remov_fdce_C_CLR)     -0.067     0.877    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.588     0.929    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y14         FDPE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.070 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.136     1.206    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X42Y13         FDCE                                         f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.856     1.226    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y13         FDCE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.282     0.944    
    SLICE_X42Y13         FDCE (Remov_fdce_C_CLR)     -0.067     0.877    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.588     0.929    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y14         FDPE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.070 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.136     1.206    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X42Y13         FDCE                                         f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.856     1.226    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y13         FDCE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.282     0.944    
    SLICE_X42Y13         FDCE (Remov_fdce_C_CLR)     -0.067     0.877    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.585%)  route 0.132ns (48.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.574     0.915    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y29          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDPE (Prop_fdpe_C_Q)         0.141     1.056 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.132     1.188    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X3Y29          FDCE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.842     1.212    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y29          FDCE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.262     0.950    
    SLICE_X3Y29          FDCE (Remov_fdce_C_CLR)     -0.092     0.858    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.585%)  route 0.132ns (48.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.574     0.915    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y29          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDPE (Prop_fdpe_C_Q)         0.141     1.056 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.132     1.188    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X3Y29          FDCE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7988, routed)        0.842     1.212    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y29          FDCE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.262     0.950    
    SLICE_X3Y29          FDCE (Remov_fdce_C_CLR)     -0.092     0.858    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.330    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.419ns (33.284%)  route 0.840ns (66.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.840    -0.888    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.548     3.198    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.364     2.833    
                         clock uncertainty           -0.065     2.768    
    SLICE_X42Y73         FDPE (Recov_fdpe_C_PRE)     -0.536     2.232    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.419ns (33.284%)  route 0.840ns (66.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.840    -0.888    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.548     3.198    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.364     2.833    
                         clock uncertainty           -0.065     2.768    
    SLICE_X42Y73         FDPE (Recov_fdpe_C_PRE)     -0.494     2.274    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.274    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.145ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.722    -2.145    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.478    -1.667 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.343    -1.324    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.549     3.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.490     2.279    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.279    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  3.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.148    -0.285 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.166    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.120    -0.538    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.128ns (26.956%)  route 0.347ns (73.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.347     0.041    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.221    -0.420    
    SLICE_X42Y73         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.545    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.128ns (26.956%)  route 0.347ns (73.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.347     0.041    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.420    
    SLICE_X42Y73         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.545    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.586    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.419ns (33.284%)  route 0.840ns (66.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.840    -0.888    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.548     3.198    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.364     2.833    
                         clock uncertainty           -0.065     2.768    
    SLICE_X42Y73         FDPE (Recov_fdpe_C_PRE)     -0.536     2.232    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.419ns (33.284%)  route 0.840ns (66.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.840    -0.888    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.548     3.198    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.364     2.833    
                         clock uncertainty           -0.065     2.768    
    SLICE_X42Y73         FDPE (Recov_fdpe_C_PRE)     -0.494     2.274    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.274    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.145ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.722    -2.145    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.478    -1.667 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.343    -1.324    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.549     3.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.490     2.279    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.279    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  3.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.148    -0.285 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.166    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.120    -0.473    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.128ns (26.956%)  route 0.347ns (73.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.347     0.041    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.221    -0.420    
                         clock uncertainty            0.065    -0.355    
    SLICE_X42Y73         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.480    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.128ns (26.956%)  route 0.347ns (73.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.347     0.041    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.420    
                         clock uncertainty            0.065    -0.355    
    SLICE_X42Y73         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.480    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.521    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.419ns (33.284%)  route 0.840ns (66.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.840    -0.888    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.548     3.198    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.364     2.833    
                         clock uncertainty           -0.065     2.768    
    SLICE_X42Y73         FDPE (Recov_fdpe_C_PRE)     -0.536     2.232    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.419ns (33.284%)  route 0.840ns (66.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.840    -0.888    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.548     3.198    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.364     2.833    
                         clock uncertainty           -0.065     2.768    
    SLICE_X42Y73         FDPE (Recov_fdpe_C_PRE)     -0.494     2.274    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.274    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.145ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.722    -2.145    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.478    -1.667 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.343    -1.324    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.549     3.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.490     2.279    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.279    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  3.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.148    -0.285 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.166    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.120    -0.473    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.128ns (26.956%)  route 0.347ns (73.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.347     0.041    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.221    -0.420    
                         clock uncertainty            0.065    -0.355    
    SLICE_X42Y73         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.480    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.128ns (26.956%)  route 0.347ns (73.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.347     0.041    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.420    
                         clock uncertainty            0.065    -0.355    
    SLICE_X42Y73         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.480    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.521    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.121ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.419ns (33.284%)  route 0.840ns (66.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.840    -0.888    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.548     3.198    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.364     2.833    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y73         FDPE (Recov_fdpe_C_PRE)     -0.536     2.233    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.233    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  3.121    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.419ns (33.284%)  route 0.840ns (66.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.840    -0.888    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.548     3.198    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.364     2.833    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y73         FDPE (Recov_fdpe_C_PRE)     -0.494     2.275    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.275    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.145ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.722    -2.145    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.478    -1.667 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.343    -1.324    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.549     3.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.770    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.490     2.280    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.280    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  3.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.148    -0.285 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.166    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.845    -0.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.120    -0.538    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.128ns (26.956%)  route 0.347ns (73.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.347     0.041    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.221    -0.420    
    SLICE_X42Y73         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.545    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.128ns (26.956%)  route 0.347ns (73.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.347     0.041    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.420    
    SLICE_X42Y73         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.545    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.586    





