
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000619                       # Number of seconds simulated
sim_ticks                                   618916000                       # Number of ticks simulated
final_tick                                  618916000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151204                       # Simulator instruction rate (inst/s)
host_op_rate                                   295462                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               45876472                       # Simulator tick rate (ticks/s)
host_mem_usage                                 453148                       # Number of bytes of host memory used
host_seconds                                    13.49                       # Real time elapsed on the host
sim_insts                                     2039872                       # Number of instructions simulated
sim_ops                                       3986056                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    618916000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         101056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         195328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             296384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       101056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101056                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4631                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         163279023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         315596947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             478875970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    163279023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        163279023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        163279023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        315596947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            478875970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000406778500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           62                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           62                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10000                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                949                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4632                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1064                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4632                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1064                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 291200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   64576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  296448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                68096                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     82                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    30                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     618914000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4632                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1064                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    361.381001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   219.921270                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   345.825548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          285     29.11%     29.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          247     25.23%     54.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          102     10.42%     64.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           68      6.95%     71.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           43      4.39%     76.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           38      3.88%     79.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      3.37%     83.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      1.84%     85.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          145     14.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          979                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           62                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      73.225806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.243284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    168.513406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             44     70.97%     70.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            10     16.13%     87.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      3.23%     90.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      1.61%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.61%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      1.61%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.61%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      1.61%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      1.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            62                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           62                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.274194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.256846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.792782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               54     87.10%     87.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      3.23%     90.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      6.45%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.61%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            62                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        95872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       195328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        64576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 154903088.625920176506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 315596946.920099020004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 104337260.629875466228                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1580                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1064                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     61456000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    100498750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15018679500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38896.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32928.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14115300.28                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     76642250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               161954750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   22750000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16844.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35594.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       470.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       104.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    478.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    110.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.48                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3790                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     776                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.05                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     108657.65                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4469640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2352900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19520760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2808360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             40081830                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1257120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       102206130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        19420800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         64041240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              284432220                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            459.565143                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            527544500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1899750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    253034000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     50574250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      77297250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    224150750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2620380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1362405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                12959100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2458620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             41531340                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1835040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        94578390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        24214080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         64488180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              274320975                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            443.228120                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            523058000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3235000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    252593000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     63052500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      80663000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    207412500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    618916000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  204634                       # Number of BP lookups
system.cpu.branchPred.condPredicted            204634                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10711                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                74538                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   23052                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           74538                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              71476                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3062                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1447                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    618916000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      821423                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      138064                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1723                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           135                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    618916000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    618916000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      230796                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           272                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       618916000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1237833                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             271985                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2361594                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      204634                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              94528                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        870635                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   21656                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   96                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1416                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          108                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          245                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    230632                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3343                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1155313                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.963252                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.701640                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   473695     41.00%     41.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14014      1.21%     42.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    52665      4.56%     46.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    29143      2.52%     49.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    41798      3.62%     52.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    30431      2.63%     55.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    15138      1.31%     56.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    25584      2.21%     59.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   472845     40.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1155313                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.165316                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.907845                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   268377                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                222986                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    637446                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 15676                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10828                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4483396                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10828                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   278605                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  133863                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4524                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    640955                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 86538                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4431901                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2897                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   9879                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    140                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  72042                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5021278                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9780696                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4222135                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3351626                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4494668                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   526610                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                174                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            134                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     62760                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               821323                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              145690                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             36023                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11000                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4346111                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 301                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4231910                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4143                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          360355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       523297                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            237                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1155313                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.662999                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.813443                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              269822     23.35%     23.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               68240      5.91%     29.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              120772     10.45%     39.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               91846      7.95%     47.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              126693     10.97%     58.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              115423      9.99%     68.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              108070      9.35%     77.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              121295     10.50%     88.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              133152     11.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1155313                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14610      7.16%      7.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 17312      8.48%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.01%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.01%     15.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2510      1.23%     16.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     16.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             82485     40.42%     57.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            49984     24.49%     81.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1369      0.67%     82.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   690      0.34%     82.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             35031     17.17%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               44      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10155      0.24%      0.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1714487     40.51%     40.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10077      0.24%     40.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1594      0.04%     41.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              551866     13.04%     54.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     54.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  734      0.02%     54.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21891      0.52%     54.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1978      0.05%     54.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              381295      9.01%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                947      0.02%     63.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317500      7.50%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7572      0.18%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      6.14%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               262993      6.21%     83.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              103910      2.46%     86.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          549180     12.98%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35667      0.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4231910                       # Type of FU issued
system.cpu.iq.rate                           3.418805                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      204068                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.048221                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4648398                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2192857                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1700453                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5178946                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2513964                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2489362                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1741576                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2684247                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108757                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        52011                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           57                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14420                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2512                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           392                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10828                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   92638                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2569                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4346412                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               511                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                821323                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               145690                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                186                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    608                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1613                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             57                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1981                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12247                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14228                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4208782                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                806274                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23128                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       944329                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   152296                       # Number of branches executed
system.cpu.iew.exec_stores                     138055                       # Number of stores executed
system.cpu.iew.exec_rate                     3.400121                       # Inst execution rate
system.cpu.iew.wb_sent                        4196664                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4189815                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2645101                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4178256                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.384798                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.633063                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          360384                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10787                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1099470                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.625434                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.137039                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       292619     26.61%     26.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       129895     11.81%     38.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        68993      6.28%     44.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        68275      6.21%     50.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       100091      9.10%     60.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        74096      6.74%     66.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        63670      5.79%     72.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        54162      4.93%     77.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       247669     22.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1099470                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2039872                       # Number of instructions committed
system.cpu.commit.committedOps                3986056                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900582                       # Number of memory references committed
system.cpu.commit.loads                        769312                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     136379                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2482866                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2078346                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4544      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1530900     38.41%     38.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.25%     38.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     38.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.80%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20746      0.52%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     53.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.55%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.97%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.19%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.52%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225574      5.66%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.40%     85.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.64%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3986056                       # Class of committed instruction
system.cpu.commit.bw_lim_events                247669                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5198241                       # The number of ROB reads
system.cpu.rob.rob_writes                     8749751                       # The number of ROB writes
system.cpu.timesIdled                             773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82520                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2039872                       # Number of Instructions Simulated
system.cpu.committedOps                       3986056                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.606819                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.606819                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.647938                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.647938                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3842582                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1455729                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3329572                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2453432                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    654623                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   817979                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1262207                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    618916000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2166.653704                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2166.653704                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.132242                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.132242                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3052                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3043                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.186279                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1681834                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1681834                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    618916000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       695197                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          695197                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130282                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130282                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       825479                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           825479                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       825479                       # number of overall hits
system.cpu.dcache.overall_hits::total          825479                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12921                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12921                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          991                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          991                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        13912                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13912                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        13912                       # number of overall misses
system.cpu.dcache.overall_misses::total         13912                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    678593500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    678593500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     63766500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     63766500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    742360000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    742360000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    742360000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    742360000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       708118                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       708118                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       839391                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       839391                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       839391                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       839391                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018247                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018247                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007549                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007549                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016574                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016574                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016574                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016574                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52518.651807                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52518.651807                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64345.610494                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64345.610494                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53361.127085                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53361.127085                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53361.127085                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53361.127085                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11795                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           24                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               160                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.718750                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           12                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10856                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10856                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        10860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10860                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10860                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2065                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2065                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          987                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3052                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3052                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3052                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3052                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    134522000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    134522000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     62590500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     62590500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    197112500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    197112500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    197112500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    197112500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002916                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002916                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007519                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007519                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003636                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003636                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003636                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003636                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65143.825666                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65143.825666                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63414.893617                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63414.893617                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64584.698558                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64584.698558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64584.698558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64584.698558                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    618916000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           492.551493                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46829                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1067                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             43.888472                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   492.551493                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.962015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            462841                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           462841                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    618916000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       228347                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          228347                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       228347                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           228347                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       228347                       # number of overall hits
system.cpu.icache.overall_hits::total          228347                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2284                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2284                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2284                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2284                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2284                       # number of overall misses
system.cpu.icache.overall_misses::total          2284                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    147575496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    147575496                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    147575496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    147575496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    147575496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    147575496                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       230631                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       230631                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       230631                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       230631                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       230631                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       230631                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009903                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009903                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009903                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009903                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009903                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009903                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64612.739054                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64612.739054                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64612.739054                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64612.739054                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64612.739054                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64612.739054                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2404                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.777778                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1067                       # number of writebacks
system.cpu.icache.writebacks::total              1067                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          704                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          704                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          704                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          704                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          704                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          704                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1580                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1580                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1580                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1580                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1580                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1580                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    111807996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    111807996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    111807996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    111807996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    111807996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    111807996                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006851                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006851                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006851                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006851                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006851                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006851                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70764.554430                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70764.554430                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70764.554430                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70764.554430                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70764.554430                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70764.554430                       # average overall mshr miss latency
system.cpu.icache.replacements                   1067                       # number of replacements
system.membus.snoop_filter.tot_requests          5699                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1073                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    618916000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3644                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1067                       # Transaction distribution
system.membus.trans_dist::ReadExReq               987                       # Transaction distribution
system.membus.trans_dist::ReadExResp              987                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1580                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2065                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       169344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       169344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       195328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       195328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  364672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4632                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001943                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.044041                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4623     99.81%     99.81% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.19%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4632                       # Request fanout histogram
system.membus.reqLayer2.occupancy            10896000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8354749                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           16127000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
