Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat May  3 21:48:13 2025
| Host         : FT-6K64K74 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   195 |
|    Minimum number of control sets                        |   195 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1030 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   195 |
| >= 0 to < 4        |   129 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     3 |
| >= 16              |    25 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             188 |           64 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             215 |           61 |
| Yes          | No                    | No                     |             677 |          149 |
| Yes          | No                    | Yes                    |             128 |          128 |
| Yes          | Yes                   | No                     |             306 |           95 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[92].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[93].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[94].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[95].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[96].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[97].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[98].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[99].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[9].PUF/carry_out                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[75].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[76].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[77].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[78].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[79].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[7].PUF/carry_out                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[80].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[81].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[82].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[83].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[84].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[85].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[126].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[127].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[12].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[26].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[13].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[0].PUF/carry_out                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[100].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[101].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[102].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[103].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[104].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[105].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[106].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[108].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[107].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[109].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[10].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[110].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[111].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[112].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[113].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[114].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[115].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[117].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[118].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[119].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[11].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[120].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[121].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[122].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[123].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[124].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[125].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[60].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[61].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[63].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[62].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[64].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[65].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[66].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[68].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[67].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[69].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[6].PUF/carry_out                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[71].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[70].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[72].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[73].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[74].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[45].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[46].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[47].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[48].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[49].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[4].PUF/carry_out                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[50].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[52].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[51].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[53].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[54].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[55].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[56].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[57].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[58].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[59].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[5].PUF/carry_out                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[18].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[19].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[1].PUF/carry_out                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[20].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[22].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[21].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[23].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[24].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[25].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[27].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[116].PUF/carry_out                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[28].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[29].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[2].PUF/carry_out                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[30].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[31].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[32].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[33].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[34].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[35].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[36].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[37].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[38].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[39].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[3].PUF/carry_out                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[40].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[41].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[42].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[43].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[44].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[14].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[16].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[15].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[17].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[86].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[87].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[89].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[88].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[8].PUF/carry_out                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[90].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ff_reset                                                                                                        | design_1_i/CHOICE_PUF_gen_0/U0/GEN_PUF[91].PUF/carry_out                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/D[6]                                                                                                                  | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_top_indx                                                                                                   |                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/pattern_ctrl_unit_i/ASR_top_indx_0                                                                                              |                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/pattern_ctrl_unit_i/count                                                                                                       |                                                                                                                                     |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/p_0_in                                                                     |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cnt0                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                     | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_0_in                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                    | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_0_in                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                    | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_0_in                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                    | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_0_in                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                    | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_0_in                                                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                     | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_0_in                                                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_1_in[7]                                                                                               | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_0_in                                                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_1_in[15]                                                                                              | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_0_in                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_1_in[23]                                                                                              | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_0_in                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_1_in[31]                                                                                              | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_0_in                                                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                    | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_0_in                                                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                    | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_0_in                                                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                    | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_0_in                                                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                    | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_0_in                                                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                     | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_0_in                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                    | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_0_in                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_0_in                                                                       |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/tune_ctrl_unit_i/ASR_tuning_set                                                                                                 |                                                                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                     |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                     |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                     |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                     |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                          |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                     |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                     |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                    | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |               10 |             25 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/slv_reg_rden                                                                                          | design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/p_0_in                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/slv_reg_rden                                                                                            | design_1_i/read_adapter_0/U0/read_adapter_S00_AXI_inst/p_0_in                                                                       |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/pattern_ctrl_unit_i/top_in_pattern                                                                                              |                                                                                                                                     |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/pattern_ctrl_unit_i/bottom_in_pattern                                                                                           |                                                                                                                                     |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                     |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                     |                9 |             35 |         3.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                     |                6 |             47 |         7.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                     |                6 |             47 |         7.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                      |                                                                                                                                     |                8 |             48 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |               11 |             48 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |                8 |             48 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                     |               11 |             48 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                          |               27 |            115 |         4.26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/write_adapter_0/U0/write_adapter_S00_AXI_inst/r_reg_ready0                                                                                          |                                                                                                                                     |               21 |            128 |         6.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                     |               65 |            189 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PUF_controller_0/U0/req_ctrl_unit_i/ASR_enable                                                                                                      |                                                                                                                                     |              128 |            512 |         4.00 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


