<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/4A348A76-B2D0-4DDD-804A-CE735A6D3798"><gtr:id>4A348A76-B2D0-4DDD-804A-CE735A6D3798</gtr:id><gtr:name>University of Bristol</gtr:name><gtr:department>Computer Science</gtr:department><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line4>Bristol</gtr:line4><gtr:line5>Avon</gtr:line5><gtr:postCode>BS8 1TH</gtr:postCode><gtr:region>South West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/4A348A76-B2D0-4DDD-804A-CE735A6D3798"><gtr:id>4A348A76-B2D0-4DDD-804A-CE735A6D3798</gtr:id><gtr:name>University of Bristol</gtr:name><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line4>Bristol</gtr:line4><gtr:line5>Avon</gtr:line5><gtr:postCode>BS8 1TH</gtr:postCode><gtr:region>South West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/3F7ADAFE-3449-48A1-B89F-E6289529F2E2"><gtr:id>3F7ADAFE-3449-48A1-B89F-E6289529F2E2</gtr:id><gtr:name>Hewlett-Packard Company Inc</gtr:name><gtr:address><gtr:line1>India Software Operation Pvt Ltd</gtr:line1><gtr:line2>Sy No. 192, White Field Road</gtr:line2><gtr:line3>Mahaclevopura post</gtr:line3><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/92BED6E6-D64C-46AC-9396-87F84F3A232C"><gtr:id>92BED6E6-D64C-46AC-9396-87F84F3A232C</gtr:id><gtr:name>Intel Corporation</gtr:name><gtr:address><gtr:line1>2200 Mission College Blvd</gtr:line1><gtr:line2>PO Box 58119</gtr:line2><gtr:line4>Santa Clara</gtr:line4><gtr:line5>CA 95052-8119</gtr:line5><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/5E9F6A0A-2289-4D51-A2A9-221EC4F964E4"><gtr:id>5E9F6A0A-2289-4D51-A2A9-221EC4F964E4</gtr:id><gtr:name>ST Microelectronics</gtr:name><gtr:address><gtr:line1>39, Chemin du Champ des FillesPlan-Les</gtr:line1><gtr:line2>-Ouates</gtr:line2><gtr:line4>GENEVA</gtr:line4><gtr:line5>CH 1228</gtr:line5><gtr:region>Outside UK</gtr:region><gtr:country>Italy</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/D9B5BF07-896E-4C67-9452-0B11D8CA5BD1"><gtr:id>D9B5BF07-896E-4C67-9452-0B11D8CA5BD1</gtr:id><gtr:firstName>Dhiraj</gtr:firstName><gtr:surname>Pradhan</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FJ015563%2F1"><gtr:id>34DEC3E5-DF31-4A76-B35F-04583262B06F</gtr:id><gtr:title>Yield and reliability enhancement techniques for novel memory devices</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/J015563/1</gtr:grantReference><gtr:abstractText>Describe the proposed research in simple terms in a way that could be publicised to a general audience [up to 4000 chars]. Note that this summary will be automatically published on EPSRC's website in the event that a grant is awarded.

The recently developed memory architectures based on resistive-variable devices such as Phase Charge Memories, Programmable Metallization Cell or memristors have reliability issues that are drastically different from those affecting CMOS based memories. These novel memories although based on different technologies, they all share the principle of storing information as the resistance value imposed to a resistive-variable devices and consequently also the possible type of faults that may occur.
This project proposes to leverage data obtained from experimental results to characterize resistive-variable devices and to exploit both information and architectural redundancies to enhance reliability and yield of these devices. 
To face the presence of a massive number of defects suitable spare resources, such as spare row and/or columns will be used combined with suitable error detection methods and efficient readdressing scheme to substitute faulty elements. To leverage the use of spares resources, codes novel models and algorithms to estimate the reliability versus overhead trade-off will be developed, with the aim of obtaining a reliability-aware driven synthesis tool for these memory devices.</gtr:abstractText><gtr:potentialImpactText>The project &amp;quot;Yield and reliability enhancement techniques for novel memory devices&amp;quot; addresses a challenging topic of current trend in design and manufacturing of electronic devices. 
The introduction of novel devices for designing high density, low power, non-volatile memories is one of the upcoming major technological innovations, however together with this innovation it will be required a deep rethinking with respect to yield and reliability issues due to the high defect rate and the new kind of faults that affect devices based on these technologies. 

The main beneficiaries of this research will therefore be industry, both manufacturing and software houses providing tools for Computer-Aided Design. The former will be able to produce memory devices with impressive memory capacity and extraordinary characteristics in terms of power consumption starting from devices so small that are very prone to faults. The latter will be able to provide design flow and CAD tools that are reliability-aware, and that enable the design of circuits based on totally different technology paradigms.

Industrial beneficiaries who have expressed interest to use the project results immediately through collaborative links include:

Intel: The main microprocessor manufacturer considers the development of novel technologies for memory manufacturing crucial for achieving performance scalability for emerging applications and workloads (see support letter from Dr. Priyadarsan Patra).
HP: The first company that developed memristor in its research labs supports our proposal and considers that its success will significantly advance the area of memory design and computing (see letter from Dr. Prith Banerjee)
ST Microelectronics: The largest European based semiconductor company expressed strong interest in our proposal.

The impact of a positive result of the proposed activity will eventually affect the final users who will be able to benefit from continuous improvement of the performances and low power of consumer devices.</gtr:potentialImpactText><gtr:fund><gtr:end>2015-12-23</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2012-08-24</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>274137</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>Various models to assist the designers for design memories and a model for efficient read write was proposed. The write scheme minimizes the overall power consumption compared to the previously proposed write schemes and reduces the state drift problem. We also propose two read schemes, namely, assisted-restoring and self-resetting read.</gtr:description><gtr:exploitationPathways>More accurate memeristor models needs to be developed</gtr:exploitationPathways><gtr:id>231238D6-7CBA-46CF-8B9F-E47BA97810C4</gtr:id><gtr:outcomeId>56daad69284a93.11711977</gtr:outcomeId><gtr:sectors><gtr:sector>Electronics</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>FAED9746-6097-4AAB-8F8C-6FBDC6687227</gtr:id><gtr:title>2T2M memristor based TCAM cell for low power applications</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/614499d6dfd60e0aac13fcc6156c92cd"><gtr:id>614499d6dfd60e0aac13fcc6156c92cd</gtr:id><gtr:otherNames>Yang Y</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56dabdefb5c899.60679395</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>3A8DD3F6-B664-4C13-9579-29CDE497D8BA</gtr:id><gtr:title>Using memristor state change behavior to identify faults in photovoltaic arrays</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/af1dfc2ae326b1dedbdd9bea5b8f3b58"><gtr:id>af1dfc2ae326b1dedbdd9bea5b8f3b58</gtr:id><gtr:otherNames>Mathew J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>56dadc030c93d5.96438822</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>0E97CBED-07C4-4F62-BCDC-631480BFB9AC</gtr:id><gtr:title>Fault detection and repair of DSC arrays through memristor sensing</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/af1dfc2ae326b1dedbdd9bea5b8f3b58"><gtr:id>af1dfc2ae326b1dedbdd9bea5b8f3b58</gtr:id><gtr:otherNames>Mathew J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56dc425ea813f1.70317397</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>4FCB9922-F88E-4B9B-80C2-9FB925C5F700</gtr:id><gtr:title>Exploring error-tolerant low-power multiple-output read scheme for memristor-based memory arrays</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/d8b2bc0c775dd4e313ecec14cd1e8c57"><gtr:id>d8b2bc0c775dd4e313ecec14cd1e8c57</gtr:id><gtr:otherNames>Adeyemo A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56dc428c830481.14037610</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>3C0DC7E5-D14A-449F-9D9F-8F76F848F273</gtr:id><gtr:title>A Novel Memristor-Based Hardware Security Primitive</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Embedded Computing Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/af1dfc2ae326b1dedbdd9bea5b8f3b58"><gtr:id>af1dfc2ae326b1dedbdd9bea5b8f3b58</gtr:id><gtr:otherNames>Mathew J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56dabdae53cf44.21585957</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>50A4E5A8-7CB5-4FDF-B1AE-59F4F8411E67</gtr:id><gtr:title>Complementary Resistive Switch-Based Arithmetic Logic Implementations Using Material Implication</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Nanotechnology</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/614499d6dfd60e0aac13fcc6156c92cd"><gtr:id>614499d6dfd60e0aac13fcc6156c92cd</gtr:id><gtr:otherNames>Yang Y</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>585d41be935302.60158984</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>4DFD35A5-36D5-453E-A1D3-C3594661EB71</gtr:id><gtr:title>Multinomial based memristor modelling methodology for simulations and analysis</gtr:title><gtr:parentPublicationTitle>International Journal of Electronics Letters</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/747f7b0d12d1162d224e79f7d1d30723"><gtr:id>747f7b0d12d1162d224e79f7d1d30723</gtr:id><gtr:otherNames>Li G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>56dadddf982670.68255105</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>38C1586F-3C12-4622-B5E7-50FD4BF85EFB</gtr:id><gtr:title>Verilog-A based Effective Complementary Resistive Switch Model for Simulations and Analysis</gtr:title><gtr:parentPublicationTitle>IEEE Embedded Systems Letters</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5fd69f5bad41c21420aafc241dd3beff"><gtr:id>5fd69f5bad41c21420aafc241dd3beff</gtr:id><gtr:otherNames>Dhiraj Pradhan (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>m_480227411113699bec</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>1203459B-F43F-46BF-A377-3E4D85048DBC</gtr:id><gtr:title>A novel memristor based physically unclonable function</gtr:title><gtr:parentPublicationTitle>Integration, the VLSI Journal</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/af1dfc2ae326b1dedbdd9bea5b8f3b58"><gtr:id>af1dfc2ae326b1dedbdd9bea5b8f3b58</gtr:id><gtr:otherNames>Mathew J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56dc40a0dba133.81730297</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>A369FC37-C937-494A-ABC8-CF79A985F807</gtr:id><gtr:title>Matching in memristor based auto-associative memory with application to pattern recognition</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/614499d6dfd60e0aac13fcc6156c92cd"><gtr:id>614499d6dfd60e0aac13fcc6156c92cd</gtr:id><gtr:otherNames>Yang Y</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:isbn>978-1-4799-2188-1</gtr:isbn><gtr:outcomeId>56dada8f837fd0.68788173</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>CE9D7306-6224-48D0-8610-7E80BA7C4037</gtr:id><gtr:title>Novel Complementary Resistive Switch Crossbar Memory Write and Read Schemes</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Nanotechnology</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/614499d6dfd60e0aac13fcc6156c92cd"><gtr:id>614499d6dfd60e0aac13fcc6156c92cd</gtr:id><gtr:otherNames>Yang Y</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56dadb96a6a993.30503842</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>54CFEEEB-1E01-4142-97EB-AB2899C2E0E7</gtr:id><gtr:title>Lifetime Reliability Analysis of Complementary Resistive Switches Under Threshold and Doping Interface Speed Variations</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Nanotechnology</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/747f7b0d12d1162d224e79f7d1d30723"><gtr:id>747f7b0d12d1162d224e79f7d1d30723</gtr:id><gtr:otherNames>Li G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56dabea4b3de24.09232755</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/J015563/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>67935C1F-34EE-43B3-9BBC-F5A8E0FB2365</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Electronic Devices &amp; Subsys.</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>