{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745237769391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745237769391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 21 15:16:09 2025 " "Processing started: Mon Apr 21 15:16:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745237769391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1745237769391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1745237769391 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1745237770091 ""}
{ "Info" "IWSC_CONVERT_ARRAY_MEMBER_W_NEGATIVE_INDEX_INTO_SINGLE_BIT_PORT" "o_d_out_sfi\[-14\] o_d_out_sfi_neg_14 " "Port o_d_out_sfi\[-14\] is changed into o_d_out_sfi_neg_14 because it has negative index" {  } { { "Vilnius_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Design_oscillator/Vilnius_oscillator.vhdl" 32 0 0 } }  } 0 204000 "Port %1!s! is changed into %2!s! because it has negative index" 0 0 "EDA Netlist Writer" 0 -1 1745237770101 ""}
{ "Info" "IWSC_CONVERT_ARRAY_MEMBER_W_NEGATIVE_INDEX_INTO_SINGLE_BIT_PORT" "o_d_out_sfi\[-13\] o_d_out_sfi_neg_13 " "Port o_d_out_sfi\[-13\] is changed into o_d_out_sfi_neg_13 because it has negative index" {  } { { "Vilnius_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Design_oscillator/Vilnius_oscillator.vhdl" 32 0 0 } }  } 0 204000 "Port %1!s! is changed into %2!s! because it has negative index" 0 0 "EDA Netlist Writer" 0 -1 1745237770101 ""}
{ "Info" "IWSC_CONVERT_ARRAY_MEMBER_W_NEGATIVE_INDEX_INTO_SINGLE_BIT_PORT" "o_d_out_sfi\[-12\] o_d_out_sfi_neg_12 " "Port o_d_out_sfi\[-12\] is changed into o_d_out_sfi_neg_12 because it has negative index" {  } { { "Vilnius_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Design_oscillator/Vilnius_oscillator.vhdl" 32 0 0 } }  } 0 204000 "Port %1!s! is changed into %2!s! because it has negative index" 0 0 "EDA Netlist Writer" 0 -1 1745237770101 ""}
{ "Info" "IWSC_CONVERT_ARRAY_MEMBER_W_NEGATIVE_INDEX_INTO_SINGLE_BIT_PORT" "o_d_out_sfi\[-11\] o_d_out_sfi_neg_11 " "Port o_d_out_sfi\[-11\] is changed into o_d_out_sfi_neg_11 because it has negative index" {  } { { "Vilnius_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Design_oscillator/Vilnius_oscillator.vhdl" 32 0 0 } }  } 0 204000 "Port %1!s! is changed into %2!s! because it has negative index" 0 0 "EDA Netlist Writer" 0 -1 1745237770101 ""}
{ "Info" "IWSC_CONVERT_ARRAY_MEMBER_W_NEGATIVE_INDEX_INTO_SINGLE_BIT_PORT" "o_d_out_sfi\[-10\] o_d_out_sfi_neg_10 " "Port o_d_out_sfi\[-10\] is changed into o_d_out_sfi_neg_10 because it has negative index" {  } { { "Vilnius_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Design_oscillator/Vilnius_oscillator.vhdl" 32 0 0 } }  } 0 204000 "Port %1!s! is changed into %2!s! because it has negative index" 0 0 "EDA Netlist Writer" 0 -1 1745237770101 ""}
{ "Info" "IWSC_CONVERT_ARRAY_MEMBER_W_NEGATIVE_INDEX_INTO_SINGLE_BIT_PORT" "o_d_out_sfi\[-9\] o_d_out_sfi_neg_9 " "Port o_d_out_sfi\[-9\] is changed into o_d_out_sfi_neg_9 because it has negative index" {  } { { "Vilnius_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Design_oscillator/Vilnius_oscillator.vhdl" 32 0 0 } }  } 0 204000 "Port %1!s! is changed into %2!s! because it has negative index" 0 0 "EDA Netlist Writer" 0 -1 1745237770102 ""}
{ "Info" "IWSC_CONVERT_ARRAY_MEMBER_W_NEGATIVE_INDEX_INTO_SINGLE_BIT_PORT" "o_d_out_sfi\[-8\] o_d_out_sfi_neg_8 " "Port o_d_out_sfi\[-8\] is changed into o_d_out_sfi_neg_8 because it has negative index" {  } { { "Vilnius_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Design_oscillator/Vilnius_oscillator.vhdl" 32 0 0 } }  } 0 204000 "Port %1!s! is changed into %2!s! because it has negative index" 0 0 "EDA Netlist Writer" 0 -1 1745237770102 ""}
{ "Info" "IWSC_CONVERT_ARRAY_MEMBER_W_NEGATIVE_INDEX_INTO_SINGLE_BIT_PORT" "o_d_out_sfi\[-7\] o_d_out_sfi_neg_7 " "Port o_d_out_sfi\[-7\] is changed into o_d_out_sfi_neg_7 because it has negative index" {  } { { "Vilnius_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Design_oscillator/Vilnius_oscillator.vhdl" 32 0 0 } }  } 0 204000 "Port %1!s! is changed into %2!s! because it has negative index" 0 0 "EDA Netlist Writer" 0 -1 1745237770102 ""}
{ "Info" "IWSC_CONVERT_ARRAY_MEMBER_W_NEGATIVE_INDEX_INTO_SINGLE_BIT_PORT" "o_d_out_sfi\[-6\] o_d_out_sfi_neg_6 " "Port o_d_out_sfi\[-6\] is changed into o_d_out_sfi_neg_6 because it has negative index" {  } { { "Vilnius_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Design_oscillator/Vilnius_oscillator.vhdl" 32 0 0 } }  } 0 204000 "Port %1!s! is changed into %2!s! because it has negative index" 0 0 "EDA Netlist Writer" 0 -1 1745237770102 ""}
{ "Info" "IWSC_CONVERT_ARRAY_MEMBER_W_NEGATIVE_INDEX_INTO_SINGLE_BIT_PORT" "o_d_out_sfi\[-5\] o_d_out_sfi_neg_5 " "Port o_d_out_sfi\[-5\] is changed into o_d_out_sfi_neg_5 because it has negative index" {  } { { "Vilnius_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Design_oscillator/Vilnius_oscillator.vhdl" 32 0 0 } }  } 0 204000 "Port %1!s! is changed into %2!s! because it has negative index" 0 0 "EDA Netlist Writer" 0 -1 1745237770102 ""}
{ "Info" "IWSC_CONVERT_ARRAY_MEMBER_W_NEGATIVE_INDEX_INTO_SINGLE_BIT_PORT" "o_d_out_sfi\[-4\] o_d_out_sfi_neg_4 " "Port o_d_out_sfi\[-4\] is changed into o_d_out_sfi_neg_4 because it has negative index" {  } { { "Vilnius_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Design_oscillator/Vilnius_oscillator.vhdl" 32 0 0 } }  } 0 204000 "Port %1!s! is changed into %2!s! because it has negative index" 0 0 "EDA Netlist Writer" 0 -1 1745237770102 ""}
{ "Info" "IWSC_CONVERT_ARRAY_MEMBER_W_NEGATIVE_INDEX_INTO_SINGLE_BIT_PORT" "o_d_out_sfi\[-3\] o_d_out_sfi_neg_3 " "Port o_d_out_sfi\[-3\] is changed into o_d_out_sfi_neg_3 because it has negative index" {  } { { "Vilnius_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Design_oscillator/Vilnius_oscillator.vhdl" 32 0 0 } }  } 0 204000 "Port %1!s! is changed into %2!s! because it has negative index" 0 0 "EDA Netlist Writer" 0 -1 1745237770102 ""}
{ "Info" "IWSC_CONVERT_ARRAY_MEMBER_W_NEGATIVE_INDEX_INTO_SINGLE_BIT_PORT" "o_d_out_sfi\[-2\] o_d_out_sfi_neg_2 " "Port o_d_out_sfi\[-2\] is changed into o_d_out_sfi_neg_2 because it has negative index" {  } { { "Vilnius_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Design_oscillator/Vilnius_oscillator.vhdl" 32 0 0 } }  } 0 204000 "Port %1!s! is changed into %2!s! because it has negative index" 0 0 "EDA Netlist Writer" 0 -1 1745237770102 ""}
{ "Info" "IWSC_CONVERT_ARRAY_MEMBER_W_NEGATIVE_INDEX_INTO_SINGLE_BIT_PORT" "o_d_out_sfi\[-1\] o_d_out_sfi_neg_1 " "Port o_d_out_sfi\[-1\] is changed into o_d_out_sfi_neg_1 because it has negative index" {  } { { "Vilnius_oscillator.vhdl" "" { Text "C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Design_oscillator/Vilnius_oscillator.vhdl" 32 0 0 } }  } 0 204000 "Port %1!s! is changed into %2!s! because it has negative index" 0 0 "EDA Netlist Writer" 0 -1 1745237770102 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main.vho C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Design_oscillator/simulation/questa/ simulation " "Generated file main.vho in folder \"C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/Vilnius_FPGA_update/Design_oscillator/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1745237770153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745237770195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 21 15:16:10 2025 " "Processing ended: Mon Apr 21 15:16:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745237770195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745237770195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745237770195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1745237770195 ""}
