\section{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+dcmi.h File Reference}
\label{stm32f4xx__dcmi_8h}\index{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+dcmi.\+h@{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+dcmi.\+h}}


This file contains all the functions prototypes for the D\+C\+MI firmware library.  


{\ttfamily \#include \char`\"{}stm32f4xx.\+h\char`\"{}}\newline
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ D\+C\+M\+I\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em D\+C\+MI Init structure definition. \end{DoxyCompactList}\item 
struct \textbf{ D\+C\+M\+I\+\_\+\+C\+R\+O\+P\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em D\+C\+MI C\+R\+OP Init structure definition. \end{DoxyCompactList}\item 
struct \textbf{ D\+C\+M\+I\+\_\+\+Codes\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em D\+C\+MI Embedded Synchronisation C\+O\+DE Init structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+Capture\+Mode\+\_\+\+Continuous}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+Capture\+Mode\+\_\+\+Snap\+Shot}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+C\+M\+I\+\_\+\+C\+A\+P\+T\+U\+R\+E\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+Synchro\+Mode\+\_\+\+Hardware}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+Synchro\+Mode\+\_\+\+Embedded}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+C\+M\+I\+\_\+\+S\+Y\+N\+C\+H\+RO}(M\+O\+DE)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+P\+C\+K\+Polarity\+\_\+\+Falling}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+P\+C\+K\+Polarity\+\_\+\+Rising}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+C\+M\+I\+\_\+\+P\+C\+K\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+V\+S\+Polarity\+\_\+\+Low}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+V\+S\+Polarity\+\_\+\+High}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+C\+M\+I\+\_\+\+V\+S\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+H\+S\+Polarity\+\_\+\+Low}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+H\+S\+Polarity\+\_\+\+High}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+C\+M\+I\+\_\+\+H\+S\+P\+O\+L\+A\+R\+I\+TY}(P\+O\+L\+A\+R\+I\+TY)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+Capture\+Rate\+\_\+\+All\+\_\+\+Frame}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+Capture\+Rate\+\_\+1of2\+\_\+\+Frame}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+Capture\+Rate\+\_\+1of4\+\_\+\+Frame}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+C\+M\+I\+\_\+\+C\+A\+P\+T\+U\+R\+E\+\_\+\+R\+A\+TE}(R\+A\+TE)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+Extended\+Data\+Mode\+\_\+8b}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+Extended\+Data\+Mode\+\_\+10b}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+Extended\+Data\+Mode\+\_\+12b}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+Extended\+Data\+Mode\+\_\+14b}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+C\+M\+I\+\_\+\+E\+X\+T\+E\+N\+D\+E\+D\+\_\+\+D\+A\+TA}(D\+A\+TA)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+I\+T\+\_\+\+F\+R\+A\+ME}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+I\+T\+\_\+\+O\+VF}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+I\+T\+\_\+\+E\+RR}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+I\+T\+\_\+\+V\+S\+Y\+NC}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+I\+T\+\_\+\+L\+I\+NE}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+C\+M\+I\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+IT}(IT)~((((IT) \& (uint16\+\_\+t)0x\+F\+F\+E0) == 0x0000) \&\& ((\+I\+T) != 0x0000))
\item 
\#define \textbf{ I\+S\+\_\+\+D\+C\+M\+I\+\_\+\+G\+E\+T\+\_\+\+IT}(IT)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+F\+L\+A\+G\+\_\+\+H\+S\+Y\+NC}~((uint16\+\_\+t)0x2001)
\begin{DoxyCompactList}\small\item\em D\+C\+MI SR register. \end{DoxyCompactList}\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+F\+L\+A\+G\+\_\+\+V\+S\+Y\+NC}~((uint16\+\_\+t)0x2002)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+F\+L\+A\+G\+\_\+\+F\+NE}~((uint16\+\_\+t)0x2004)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+F\+L\+A\+G\+\_\+\+F\+R\+A\+M\+E\+RI}~((uint16\+\_\+t)0x0001)
\begin{DoxyCompactList}\small\item\em D\+C\+MI R\+I\+SR register. \end{DoxyCompactList}\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+F\+L\+A\+G\+\_\+\+O\+V\+F\+RI}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+F\+L\+A\+G\+\_\+\+E\+R\+R\+RI}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+F\+L\+A\+G\+\_\+\+V\+S\+Y\+N\+C\+RI}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+F\+L\+A\+G\+\_\+\+L\+I\+N\+E\+RI}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+F\+L\+A\+G\+\_\+\+F\+R\+A\+M\+E\+MI}~((uint16\+\_\+t)0x1001)
\begin{DoxyCompactList}\small\item\em D\+C\+MI M\+I\+SR register. \end{DoxyCompactList}\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+F\+L\+A\+G\+\_\+\+O\+V\+F\+MI}~((uint16\+\_\+t)0x1002)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+F\+L\+A\+G\+\_\+\+E\+R\+R\+MI}~((uint16\+\_\+t)0x1004)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+F\+L\+A\+G\+\_\+\+V\+S\+Y\+N\+C\+MI}~((uint16\+\_\+t)0x1008)
\item 
\#define \textbf{ D\+C\+M\+I\+\_\+\+F\+L\+A\+G\+\_\+\+L\+I\+N\+E\+MI}~((uint16\+\_\+t)0x1010)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+C\+M\+I\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}(F\+L\+AG)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+C\+M\+I\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}(F\+L\+AG)~((((F\+L\+AG) \& (uint16\+\_\+t)0x\+F\+F\+E0) == 0x0000) \&\& ((\+F\+L\+A\+G) != 0x0000))
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ D\+C\+M\+I\+\_\+\+De\+Init} (void)
\begin{DoxyCompactList}\small\item\em Deinitializes the D\+C\+MI registers to their default reset values. \end{DoxyCompactList}\item 
void \textbf{ D\+C\+M\+I\+\_\+\+Init} (\textbf{ D\+C\+M\+I\+\_\+\+Init\+Type\+Def} $\ast$D\+C\+M\+I\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the D\+C\+MI according to the specified parameters in the D\+C\+M\+I\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ D\+C\+M\+I\+\_\+\+Struct\+Init} (\textbf{ D\+C\+M\+I\+\_\+\+Init\+Type\+Def} $\ast$D\+C\+M\+I\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each D\+C\+M\+I\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ D\+C\+M\+I\+\_\+\+C\+R\+O\+P\+Config} (\textbf{ D\+C\+M\+I\+\_\+\+C\+R\+O\+P\+Init\+Type\+Def} $\ast$D\+C\+M\+I\+\_\+\+C\+R\+O\+P\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the D\+C\+MI peripheral C\+R\+OP mode according to the specified parameters in the D\+C\+M\+I\+\_\+\+C\+R\+O\+P\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ D\+C\+M\+I\+\_\+\+C\+R\+O\+P\+Cmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the D\+C\+MI Crop feature. \end{DoxyCompactList}\item 
void \textbf{ D\+C\+M\+I\+\_\+\+Set\+Embedded\+Synchro\+Codes} (\textbf{ D\+C\+M\+I\+\_\+\+Codes\+Init\+Type\+Def} $\ast$D\+C\+M\+I\+\_\+\+Codes\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Sets the embedded synchronization codes. \end{DoxyCompactList}\item 
void \textbf{ D\+C\+M\+I\+\_\+\+J\+P\+E\+G\+Cmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the D\+C\+MI J\+P\+EG format. \end{DoxyCompactList}\item 
void \textbf{ D\+C\+M\+I\+\_\+\+Cmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the D\+C\+MI interface. \end{DoxyCompactList}\item 
void \textbf{ D\+C\+M\+I\+\_\+\+Capture\+Cmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the D\+C\+MI Capture. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ D\+C\+M\+I\+\_\+\+Read\+Data} (void)
\begin{DoxyCompactList}\small\item\em Reads the data stored in the DR register. \end{DoxyCompactList}\item 
void \textbf{ D\+C\+M\+I\+\_\+\+I\+T\+Config} (uint16\+\_\+t D\+C\+M\+I\+\_\+\+IT, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the D\+C\+MI interface interrupts. \end{DoxyCompactList}\item 
\textbf{ Flag\+Status} \textbf{ D\+C\+M\+I\+\_\+\+Get\+Flag\+Status} (uint16\+\_\+t D\+C\+M\+I\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the D\+C\+MI interface flag is set or not. \end{DoxyCompactList}\item 
void \textbf{ D\+C\+M\+I\+\_\+\+Clear\+Flag} (uint16\+\_\+t D\+C\+M\+I\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Clears the D\+C\+MI\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\textbf{ I\+T\+Status} \textbf{ D\+C\+M\+I\+\_\+\+Get\+I\+T\+Status} (uint16\+\_\+t D\+C\+M\+I\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the D\+C\+MI interrupt has occurred or not. \end{DoxyCompactList}\item 
void \textbf{ D\+C\+M\+I\+\_\+\+Clear\+I\+T\+Pending\+Bit} (uint16\+\_\+t D\+C\+M\+I\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the D\+C\+MI\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file contains all the functions prototypes for the D\+C\+MI firmware library. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/\+September-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }

Definition in file \textbf{ stm32f4xx\+\_\+dcmi.\+h}.

