@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "D:/Xilinx/Vivado_HLS/2017.2/msys/bin/g++.exe"
   Compiling apatb_fir.cpp
   Compiling (apcc) fir.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'd:/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'Entvex' on host 'desktop-mbd2ksk' (Windows NT_amd64 version 6.2) on Tue Sep 25 11:35:49 +0200 2018
INFO: [HLS 200-10] In directory 'D:/Xilinx/Assignment_2/HLS_labs/lab4/fir.prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) fir_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'd:/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'Entvex' on host 'desktop-mbd2ksk' (Windows NT_amd64 version 6.2) on Tue Sep 25 11:35:51 +0200 2018
INFO: [HLS 200-10] In directory 'D:/Xilinx/Assignment_2/HLS_labs/lab4/fir.prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-322] Starting VHDL simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
0 -32768 378
1 0 73
2 0 -27
3 0 -170
4 0 -298
5 0 -352
6 0 -302
7 0 -168
8 0 -14
9 0 80
10 0 64
11 0 -53
12 0 -186
13 0 -216
14 0 -40
15 0 356
16 0 867
17 0 1283
18 0 1366
19 0 954
20 0 51
21 0 -1132
22 0 -2227
23 0 -2829
24 0 -2647
25 0 -1633
26 0 -25
27 0 1712
28 0 3042
29 0 -29229
30 0 3042
31 0 1712
32 0 -25
33 0 -1633
34 0 -2647
35 0 -2829
36 0 -2227
37 0 -1132
38 0 51
39 0 954
40 0 1366
41 0 1283
42 0 867
43 0 356
44 0 -40
45 0 -216
46 0 -186
47 0 -53
48 0 64
49 0 80
50 0 -14
51 0 -168
52 0 -302
53 0 -352
54 0 -298
55 0 -170
56 0 -27
57 0 73
58 0 378
59 0 0
60 0 0
61 0 0
62 0 0
63 0 0
64 0 0
65 0 0
66 0 0
67 0 0

D:\Xilinx\Assignment_2\HLS_labs\lab4\fir.prj\solution1\sim\vhdl>call D:/Xilinx/Vivado/2017.2/bin/xelab xil_defaultlib.apatb_fir_top -prj fir.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile "D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s fir  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fir_top -prj fir.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile D:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fir 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Assignment_2/HLS_labs/lab4/fir.prj/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Assignment_2/HLS_labs/lab4/fir.prj/solution1/sim/vhdl/fir.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_fir_top
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Assignment_2/HLS_labs/lab4/fir.prj/solution1/sim/vhdl/fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Assignment_2/HLS_labs/lab4/fir.prj/solution1/sim/vhdl/fir_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_c_rom
INFO: [VRFC 10-307] analyzing entity fir_c
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Assignment_2/HLS_labs/lab4/fir.prj/solution1/sim/vhdl/fir_mac_muladd_10dEe.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_mac_muladd_10dEe_DSP48_2
INFO: [VRFC 10-307] analyzing entity fir_mac_muladd_10dEe
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Assignment_2/HLS_labs/lab4/fir.prj/solution1/sim/vhdl/fir_mac_muladd_16cud.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_mac_muladd_16cud_DSP48_1
INFO: [VRFC 10-307] analyzing entity fir_mac_muladd_16cud
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Assignment_2/HLS_labs/lab4/fir.prj/solution1/sim/vhdl/fir_mul_mul_16s_1bkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_mul_mul_16s_1bkb_DSP48_0
INFO: [VRFC 10-307] analyzing entity fir_mul_mul_16s_1bkb
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Assignment_2/HLS_labs/lab4/fir.prj/solution1/sim/vhdl/fir_shift_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_shift_reg_ram
INFO: [VRFC 10-307] analyzing entity fir_shift_reg
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.fir_shift_reg_ram [\fir_shift_reg_ram(1,11)\]
Compiling architecture arch of entity xil_defaultlib.fir_shift_reg [fir_shift_reg_default]
Compiling architecture rtl of entity xil_defaultlib.fir_c_rom [fir_c_rom_default]
Compiling architecture arch of entity xil_defaultlib.fir_c [fir_c_default]
Compiling architecture behav of entity xil_defaultlib.fir_mul_mul_16s_1bkb_DSP48_0 [fir_mul_mul_16s_1bkb_dsp48_0_def...]
Compiling architecture arch of entity xil_defaultlib.fir_mul_mul_16s_1bkb [\fir_mul_mul_16s_1bkb(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.fir_mac_muladd_16cud_DSP48_1 [fir_mac_muladd_16cud_dsp48_1_def...]
Compiling architecture arch of entity xil_defaultlib.fir_mac_muladd_16cud [\fir_mac_muladd_16cud(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.fir_mac_muladd_10dEe_DSP48_2 [fir_mac_muladd_10dee_dsp48_2_def...]
Compiling architecture arch of entity xil_defaultlib.fir_mac_muladd_10dEe [\fir_mac_muladd_10dEe(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.fir [fir_default]
Compiling architecture behav of entity xil_defaultlib.apatb_fir_top
Built simulation snapshot fir

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Xilinx/Assignment_2/HLS_labs/lab4/fir.prj/solution1/sim/vhdl/xsim.dir/fir/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Xilinx/Assignment_2/HLS_labs/lab4/fir.prj/solution1/sim/vhdl/xsim.dir/fir/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Sep 25 11:36:08 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 25 11:36:08 2018...

****** xsim v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -autoloadwcfg -tclbatch {fir.tcl}
Vivado Simulator 2017.2
Time resolution is 1 ps
source fir.tcl
## run all
Note: simulation done!
Time: 43015 ns  Iteration: 1  Process: /apatb_fir_top/generate_sim_done_proc  File: D:/Xilinx/Assignment_2/HLS_labs/lab4/fir.prj/solution1/sim/vhdl/fir.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 43015 ns  Iteration: 1  Process: /apatb_fir_top/generate_sim_done_proc  File: D:/Xilinx/Assignment_2/HLS_labs/lab4/fir.prj/solution1/sim/vhdl/fir.autotb.vhd
$finish called at time : 43015 ns
## quit
INFO: [Common 17-206] Exiting xsim at Tue Sep 25 11:36:22 2018...
0 -32768 378
1 0 73
2 0 -27
3 0 -170
4 0 -298
5 0 -352
6 0 -302
7 0 -168
8 0 -14
9 0 80
10 0 64
11 0 -53
12 0 -186
13 0 -216
14 0 -40
15 0 356
16 0 867
17 0 1283
18 0 1366
19 0 954
20 0 51
21 0 -1132
22 0 -2227
23 0 -2829
24 0 -2647
25 0 -1633
26 0 -25
27 0 1712
28 0 3042
29 0 -29229
30 0 3042
31 0 1712
32 0 -25
33 0 -1633
34 0 -2647
35 0 -2829
36 0 -2227
37 0 -1132
38 0 51
39 0 954
40 0 1366
41 0 1283
42 0 867
43 0 356
44 0 -40
45 0 -216
46 0 -186
47 0 -53
48 0 64
49 0 80
50 0 -14
51 0 -168
52 0 -302
53 0 -352
54 0 -298
55 0 -170
56 0 -27
57 0 73
58 0 378
59 0 0
60 0 0
61 0 0
62 0 0
63 0 0
64 0 0
65 0 0
66 0 0
67 0 0
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
