{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643370742239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643370742244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 28 12:52:22 2022 " "Processing started: Fri Jan 28 12:52:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643370742244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370742244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_processor -c mips_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_processor -c mips_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370742244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643370742776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643370742776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_8_bit-rtl " "Found design unit 1: register_8_bit-rtl" {  } { { "register_8_bit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/register_8_bit.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643370749825 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_8_bit " "Found entity 1: register_8_bit" {  } { { "register_8_bit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/register_8_bit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643370749825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programcounter-rtl " "Found design unit 1: programcounter-rtl" {  } { { "programcounter.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/programcounter.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643370749827 ""} { "Info" "ISGN_ENTITY_NAME" "1 programcounter " "Found entity 1: programcounter" {  } { { "programcounter.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/programcounter.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643370749827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file op_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 op_unit-rlt " "Found design unit 1: op_unit-rlt" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643370749829 ""} { "Info" "ISGN_ENTITY_NAME" "1 op_unit " "Found entity 1: op_unit" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643370749829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_processor-rtl " "Found design unit 1: mips_processor-rtl" {  } { { "mips_processor.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/mips_processor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643370749831 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_processor " "Found entity 1: mips_processor" {  } { { "mips_processor.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/mips_processor.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643370749831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Found design unit 1: memory-rtl" {  } { { "memory.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/memory.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643370749832 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/memory.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643370749832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-rtl " "Found design unit 1: control_unit-rtl" {  } { { "control_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/control_unit.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643370749834 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/control_unit.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643370749834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749834 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_processor " "Elaborating entity \"mips_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643370749865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_unit op_unit:op_inst " "Elaborating entity \"op_unit\" for hierarchy \"op_unit:op_inst\"" {  } { { "mips_processor.vhd" "op_inst" { Text "D:/Arbeit/Projekte/MIPS_processor/mips_processor.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643370749880 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "status_out op_unit.vhd(31) " "VHDL Signal Declaration warning at op_unit.vhd(31): used implicit default value for signal \"status_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1643370749880 "|mips_processor|op_unit:op_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adr_reg_out op_unit.vhd(32) " "VHDL Signal Declaration warning at op_unit.vhd(32): used implicit default value for signal \"adr_reg_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1643370749881 "|mips_processor|op_unit:op_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_d_s op_unit.vhd(85) " "VHDL Process Statement warning at op_unit.vhd(85): inferring latch(es) for signal or variable \"pc_d_s\", which holds its previous value in one or more paths through the process" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643370749882 "|mips_processor|op_unit:op_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_d_s op_unit.vhd(85) " "VHDL Process Statement warning at op_unit.vhd(85): inferring latch(es) for signal or variable \"reg_d_s\", which holds its previous value in one or more paths through the process" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643370749882 "|mips_processor|op_unit:op_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regb_q_s op_unit.vhd(104) " "VHDL Process Statement warning at op_unit.vhd(104): signal \"regb_q_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643370749882 "|mips_processor|op_unit:op_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out op_unit.vhd(99) " "VHDL Process Statement warning at op_unit.vhd(99): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643370749882 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] op_unit.vhd(99) " "Inferred latch for \"data_out\[0\]\" at op_unit.vhd(99)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749883 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] op_unit.vhd(99) " "Inferred latch for \"data_out\[1\]\" at op_unit.vhd(99)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749883 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] op_unit.vhd(99) " "Inferred latch for \"data_out\[2\]\" at op_unit.vhd(99)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749883 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] op_unit.vhd(99) " "Inferred latch for \"data_out\[3\]\" at op_unit.vhd(99)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749883 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] op_unit.vhd(99) " "Inferred latch for \"data_out\[4\]\" at op_unit.vhd(99)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749883 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] op_unit.vhd(99) " "Inferred latch for \"data_out\[5\]\" at op_unit.vhd(99)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749883 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] op_unit.vhd(99) " "Inferred latch for \"data_out\[6\]\" at op_unit.vhd(99)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749883 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] op_unit.vhd(99) " "Inferred latch for \"data_out\[7\]\" at op_unit.vhd(99)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749883 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d_s\[0\] op_unit.vhd(85) " "Inferred latch for \"reg_d_s\[0\]\" at op_unit.vhd(85)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749883 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d_s\[1\] op_unit.vhd(85) " "Inferred latch for \"reg_d_s\[1\]\" at op_unit.vhd(85)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749883 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d_s\[2\] op_unit.vhd(85) " "Inferred latch for \"reg_d_s\[2\]\" at op_unit.vhd(85)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749883 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d_s\[3\] op_unit.vhd(85) " "Inferred latch for \"reg_d_s\[3\]\" at op_unit.vhd(85)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749883 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d_s\[4\] op_unit.vhd(85) " "Inferred latch for \"reg_d_s\[4\]\" at op_unit.vhd(85)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749883 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d_s\[5\] op_unit.vhd(85) " "Inferred latch for \"reg_d_s\[5\]\" at op_unit.vhd(85)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749883 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d_s\[6\] op_unit.vhd(85) " "Inferred latch for \"reg_d_s\[6\]\" at op_unit.vhd(85)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749883 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_d_s\[7\] op_unit.vhd(85) " "Inferred latch for \"reg_d_s\[7\]\" at op_unit.vhd(85)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749883 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_d_s\[0\] op_unit.vhd(85) " "Inferred latch for \"pc_d_s\[0\]\" at op_unit.vhd(85)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749883 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_d_s\[1\] op_unit.vhd(85) " "Inferred latch for \"pc_d_s\[1\]\" at op_unit.vhd(85)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749884 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_d_s\[2\] op_unit.vhd(85) " "Inferred latch for \"pc_d_s\[2\]\" at op_unit.vhd(85)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749884 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_d_s\[3\] op_unit.vhd(85) " "Inferred latch for \"pc_d_s\[3\]\" at op_unit.vhd(85)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749884 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_d_s\[4\] op_unit.vhd(85) " "Inferred latch for \"pc_d_s\[4\]\" at op_unit.vhd(85)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749884 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_d_s\[5\] op_unit.vhd(85) " "Inferred latch for \"pc_d_s\[5\]\" at op_unit.vhd(85)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749884 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_d_s\[6\] op_unit.vhd(85) " "Inferred latch for \"pc_d_s\[6\]\" at op_unit.vhd(85)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749884 "|mips_processor|op_unit:op_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_d_s\[7\] op_unit.vhd(85) " "Inferred latch for \"pc_d_s\[7\]\" at op_unit.vhd(85)" {  } { { "op_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370749884 "|mips_processor|op_unit:op_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programcounter op_unit:op_inst\|programcounter:pc_inst " "Elaborating entity \"programcounter\" for hierarchy \"op_unit:op_inst\|programcounter:pc_inst\"" {  } { { "op_unit.vhd" "pc_inst" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643370749888 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d_out programcounter.vhd(38) " "VHDL Signal Declaration warning at programcounter.vhd(38): used implicit default value for signal \"d_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "programcounter.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/programcounter.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1643370749890 "|mips_processor|programcounter:pc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8_bit op_unit:op_inst\|register_8_bit:reg_inst " "Elaborating entity \"register_8_bit\" for hierarchy \"op_unit:op_inst\|register_8_bit:reg_inst\"" {  } { { "op_unit.vhd" "reg_inst" { Text "D:/Arbeit/Projekte/MIPS_processor/op_unit.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643370749890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_inst " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_inst\"" {  } { { "mips_processor.vhd" "control_inst" { Text "D:/Arbeit/Projekte/MIPS_processor/mips_processor.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643370749893 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addr_bus_out control_unit.vhd(36) " "VHDL Signal Declaration warning at control_unit.vhd(36): used implicit default value for signal \"addr_bus_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/control_unit.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1643370749894 "|mips_processor|control_unit:control_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_bus_out control_unit.vhd(37) " "VHDL Signal Declaration warning at control_unit.vhd(37): used implicit default value for signal \"data_bus_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/control_unit.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1643370749894 "|mips_processor|control_unit:control_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inst_bus_out control_unit.vhd(38) " "VHDL Signal Declaration warning at control_unit.vhd(38): used implicit default value for signal \"inst_bus_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/control_unit.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1643370749894 "|mips_processor|control_unit:control_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_reg_s control_unit.vhd(56) " "Verilog HDL or VHDL warning at control_unit.vhd(56): object \"data_reg_s\" assigned a value but never read" {  } { { "control_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/control_unit.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643370749894 "|mips_processor|control_unit:control_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instr_bus_s control_unit.vhd(57) " "Verilog HDL or VHDL warning at control_unit.vhd(57): object \"instr_bus_s\" assigned a value but never read" {  } { { "control_unit.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/control_unit.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643370749894 "|mips_processor|control_unit:control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:ram_inst " "Elaborating entity \"memory\" for hierarchy \"memory:ram_inst\"" {  } { { "mips_processor.vhd" "ram_inst" { Text "D:/Arbeit/Projekte/MIPS_processor/mips_processor.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643370749900 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory:ram_inst\|ram_s_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory:ram_inst\|ram_s_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643370750096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643370750096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643370750096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643370750096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643370750096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643370750096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643370750096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643370750096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643370750096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mips_processor.ram0_memory_e411fb78.hdl.mif " "Parameter INIT_FILE set to db/mips_processor.ram0_memory_e411fb78.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643370750096 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643370750096 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1643370750096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:ram_inst\|altsyncram:ram_s_rtl_0 " "Elaborated megafunction instantiation \"memory:ram_inst\|altsyncram:ram_s_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643370750227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:ram_inst\|altsyncram:ram_s_rtl_0 " "Instantiated megafunction \"memory:ram_inst\|altsyncram:ram_s_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643370750227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643370750227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643370750227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643370750227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643370750227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643370750227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643370750227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643370750227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643370750227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/mips_processor.ram0_memory_e411fb78.hdl.mif " "Parameter \"INIT_FILE\" = \"db/mips_processor.ram0_memory_e411fb78.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643370750227 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643370750227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8f71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8f71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8f71 " "Found entity 1: altsyncram_8f71" {  } { { "db/altsyncram_8f71.tdf" "" { Text "D:/Arbeit/Projekte/MIPS_processor/db/altsyncram_8f71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643370750277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370750277 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a0 " "Synthesized away node \"memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_8f71.tdf" "" { Text "D:/Arbeit/Projekte/MIPS_processor/db/altsyncram_8f71.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mips_processor.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/mips_processor.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643370750441 "|mips_processor|memory:ram_inst|altsyncram:ram_s_rtl_0|altsyncram_8f71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a1 " "Synthesized away node \"memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_8f71.tdf" "" { Text "D:/Arbeit/Projekte/MIPS_processor/db/altsyncram_8f71.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mips_processor.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/mips_processor.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643370750441 "|mips_processor|memory:ram_inst|altsyncram:ram_s_rtl_0|altsyncram_8f71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a2 " "Synthesized away node \"memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_8f71.tdf" "" { Text "D:/Arbeit/Projekte/MIPS_processor/db/altsyncram_8f71.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mips_processor.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/mips_processor.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643370750441 "|mips_processor|memory:ram_inst|altsyncram:ram_s_rtl_0|altsyncram_8f71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a3 " "Synthesized away node \"memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_8f71.tdf" "" { Text "D:/Arbeit/Projekte/MIPS_processor/db/altsyncram_8f71.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mips_processor.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/mips_processor.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643370750441 "|mips_processor|memory:ram_inst|altsyncram:ram_s_rtl_0|altsyncram_8f71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a4 " "Synthesized away node \"memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_8f71.tdf" "" { Text "D:/Arbeit/Projekte/MIPS_processor/db/altsyncram_8f71.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mips_processor.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/mips_processor.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643370750441 "|mips_processor|memory:ram_inst|altsyncram:ram_s_rtl_0|altsyncram_8f71:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a5 " "Synthesized away node \"memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_8f71.tdf" "" { Text "D:/Arbeit/Projekte/MIPS_processor/db/altsyncram_8f71.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mips_processor.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/mips_processor.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643370750441 "|mips_processor|memory:ram_inst|altsyncram:ram_s_rtl_0|altsyncram_8f71:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a6 " "Synthesized away node \"memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_8f71.tdf" "" { Text "D:/Arbeit/Projekte/MIPS_processor/db/altsyncram_8f71.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mips_processor.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/mips_processor.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643370750441 "|mips_processor|memory:ram_inst|altsyncram:ram_s_rtl_0|altsyncram_8f71:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a7 " "Synthesized away node \"memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_8f71.tdf" "" { Text "D:/Arbeit/Projekte/MIPS_processor/db/altsyncram_8f71.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mips_processor.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/mips_processor.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643370750441 "|mips_processor|memory:ram_inst|altsyncram:ram_s_rtl_0|altsyncram_8f71:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a8 " "Synthesized away node \"memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_8f71.tdf" "" { Text "D:/Arbeit/Projekte/MIPS_processor/db/altsyncram_8f71.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mips_processor.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/mips_processor.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643370750441 "|mips_processor|memory:ram_inst|altsyncram:ram_s_rtl_0|altsyncram_8f71:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a9 " "Synthesized away node \"memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_8f71.tdf" "" { Text "D:/Arbeit/Projekte/MIPS_processor/db/altsyncram_8f71.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mips_processor.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/mips_processor.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643370750441 "|mips_processor|memory:ram_inst|altsyncram:ram_s_rtl_0|altsyncram_8f71:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a10 " "Synthesized away node \"memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_8f71.tdf" "" { Text "D:/Arbeit/Projekte/MIPS_processor/db/altsyncram_8f71.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mips_processor.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/mips_processor.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643370750441 "|mips_processor|memory:ram_inst|altsyncram:ram_s_rtl_0|altsyncram_8f71:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a11 " "Synthesized away node \"memory:ram_inst\|altsyncram:ram_s_rtl_0\|altsyncram_8f71:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_8f71.tdf" "" { Text "D:/Arbeit/Projekte/MIPS_processor/db/altsyncram_8f71.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mips_processor.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/mips_processor.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643370750441 "|mips_processor|memory:ram_inst|altsyncram:ram_s_rtl_0|altsyncram_8f71:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1643370750441 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1643370750441 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1643370750477 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643370750683 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643370750683 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n_in " "No output dependent on input pin \"rst_n_in\"" {  } { { "mips_processor.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/mips_processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643370750773 "|mips_processor|rst_n_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_in " "No output dependent on input pin \"clk_in\"" {  } { { "mips_processor.vhd" "" { Text "D:/Arbeit/Projekte/MIPS_processor/mips_processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643370750773 "|mips_processor|clk_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1643370750773 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643370750773 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643370750773 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643370750773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643370750784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 28 12:52:30 2022 " "Processing ended: Fri Jan 28 12:52:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643370750784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643370750784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643370750784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643370750784 ""}
