** 4-bit ALU with Scan Chain ‚Äì A DFT-Based Design**

 Project Overview
This project implements a 4-bit ALU in Verilog with integrated scan chain logic to demonstrate Design-for-Testability (DFT) concepts.

 Features
- 4-bit ALU: ADD, SUB, AND, OR, XOR, NOT
- Scan chain integration: SI, SO, SE for serial scan control
- Testbench and waveform validation using Icarus Verilog and EPWave

üìÇ Files
- `alu.v`: ALU logic
- `scan_alu.v`: ALU with scan logic
- `alu_tb.v`: Testbench
- `wave.vcd`: Waveform output
- `README.md`: Project details

 ‚ñ∂Ô∏è How to Simulate
1. Open [EDA Playground](https://edaplayground.com)
2. Choose **Icarus Verilog + EPWave** simulation tools
3. Paste the Verilog code into code windows
4. Click Run and then view waveforms in EPWave

‚ú® Author
Sudhishna  
B.Tech Final Year ‚Äì ECE  
Passionate about DFT, RTL design, and Verilog simulation
