abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c3540.blif
Line 7: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 8: Skipping line ".default_output_required 0.00 0.00 ".
Line 9: Skipping line ".default_input_drive 0.10 0.10 ".
Line 10: Skipping line ".default_output_load 2.00 ".
Line 11: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc3540                         :[0m i/o =   50/   22  lat =    0  nd =   626  edge =   1568  area =1604.00  delay =55.00  lev = 41
--------------- round 1 ---------------
seed = 3073944972
[105035] is replaced by [104985] with estimated error 0
error = 0
area = 1601
delay = 55
#gates = 627
output circuit result/c3540_1_0_1601_55.blif
time = 7687281 us
--------------- round 2 ---------------
seed = 4243027361
[105170] is replaced by [143455] with inverter with estimated error 0
error = 0
area = 1599
delay = 55
#gates = 627
output circuit result/c3540_2_0_1599_55.blif
time = 15188678 us
--------------- round 3 ---------------
seed = 2936361462
[104840] is replaced by [104824] with estimated error 0
error = 0
area = 1598
delay = 55
#gates = 626
output circuit result/c3540_3_0_1598_55.blif
time = 22691087 us
--------------- round 4 ---------------
seed = 2322840737
[106175] is replaced by [104885] with estimated error 0
error = 0
area = 1597
delay = 55
#gates = 625
output circuit result/c3540_4_0_1597_55.blif
time = 30191323 us
--------------- round 5 ---------------
seed = 3483171732
[106180] is replaced by [104895] with estimated error 0
error = 0
area = 1596
delay = 55
#gates = 624
output circuit result/c3540_5_0_1596_55.blif
time = 37641420 us
--------------- round 6 ---------------
seed = 699607916
[107035] is replaced by [107635] with estimated error 0
error = 0
area = 1595
delay = 55
#gates = 623
output circuit result/c3540_6_0_1595_55.blif
time = 45071614 us
--------------- round 7 ---------------
seed = 866682389
[106628] is replaced by [104912] with estimated error 0
error = 0
area = 1594
delay = 55
#gates = 622
output circuit result/c3540_7_0_1594_55.blif
time = 52563279 us
--------------- round 8 ---------------
seed = 1423654841
[106161] is replaced by [106537] with estimated error 0
error = 0
area = 1593
delay = 55
#gates = 621
output circuit result/c3540_8_0_1593_55.blif
time = 59952228 us
--------------- round 9 ---------------
seed = 241154704
[107023] is replaced by [105064] with estimated error 0
error = 0
area = 1590
delay = 55
#gates = 619
output circuit result/c3540_9_0_1590_55.blif
time = 67311746 us
--------------- round 10 ---------------
seed = 1481190064
[106662] is replaced by [104886] with estimated error 3e-05
error = 3e-05
area = 1589
delay = 55
#gates = 618
output circuit result/c3540_10_3e-05_1589_55.blif
time = 74699936 us
--------------- round 11 ---------------
seed = 2659582837
[106225] is replaced by [104921] with estimated error 5e-05
error = 5e-05
area = 1588
delay = 55
#gates = 617
output circuit result/c3540_11_5e-05_1588_55.blif
time = 82015678 us
--------------- round 12 ---------------
seed = 2453371697
[106187] is replaced by [104911] with estimated error 8e-05
error = 8e-05
area = 1587
delay = 55
#gates = 616
output circuit result/c3540_12_8e-05_1587_55.blif
time = 89343279 us
--------------- round 13 ---------------
seed = 3453179852
[153634] is replaced by zero with estimated error 0.00022
error = 0.00022
area = 1584
delay = 55
#gates = 615
output circuit result/c3540_13_0.00022_1584_55.blif
time = 96633817 us
--------------- round 14 ---------------
seed = 3726332739
[105071] is replaced by [104949] with estimated error 0.00053
error = 0.00053
area = 1581
delay = 55
#gates = 614
output circuit result/c3540_14_0.00053_1581_55.blif
time = 103891107 us
--------------- round 15 ---------------
seed = 3385623302
[104975] is replaced by [140468] with estimated error 0.00081
error = 0.00081
area = 1579
delay = 55
#gates = 613
output circuit result/c3540_15_0.00081_1579_55.blif
time = 111099695 us
--------------- round 16 ---------------
seed = 2211573494
[107554] is replaced by one with estimated error 0.00308
error = 0.00308
area = 1565
delay = 55
#gates = 608
output circuit result/c3540_16_0.00308_1565_55.blif
time = 118320637 us
--------------- round 17 ---------------
seed = 134683097
[156199] is replaced by [143476] with estimated error 0.00398
error = 0.00398
area = 1561
delay = 55
#gates = 607
output circuit result/c3540_17_0.00398_1561_55.blif
time = 125433930 us
--------------- round 18 ---------------
seed = 1255698303
[106681] is replaced by [108186] with estimated error 0.00527
error = 0.00527
area = 1559
delay = 55
#gates = 606
output circuit result/c3540_18_0.00527_1559_55.blif
time = 132538399 us
--------------- round 19 ---------------
seed = 936335888
[105067] is replaced by [168819] with estimated error 0.0047
error = 0.0047
area = 1556
delay = 55
#gates = 605
output circuit result/c3540_19_0.0047_1556_55.blif
time = 139574703 us
--------------- round 20 ---------------
seed = 3414723798
[106369] is replaced by [102589] with estimated error 0.00506
error = 0.00506
area = 1555
delay = 55
#gates = 604
output circuit result/c3540_20_0.00506_1555_55.blif
time = 146571963 us
--------------- round 21 ---------------
seed = 471051744
[105186] is replaced by [107118] with estimated error 0.00949
error = 0.00949
area = 1542
delay = 55
#gates = 600
output circuit result/c3540_21_0.00949_1542_55.blif
time = 153572789 us
--------------- round 22 ---------------
seed = 2530197687
exceed error bound
