// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hls_snn_izikevich_snn_get_synaptic_conductances (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        neuron_type_V_address0,
        neuron_type_V_ce0,
        neuron_type_V_q0,
        v_V_address0,
        v_V_ce0,
        v_V_we0,
        v_V_d0,
        v_V_q0,
        v_V_address1,
        v_V_ce1,
        v_V_we1,
        v_V_d1,
        u_V_address0,
        u_V_ce0,
        u_V_we0,
        u_V_d0,
        u_V_q0,
        u_V_address1,
        u_V_ce1,
        u_V_we1,
        u_V_d1,
        input_stream0_TDATA,
        input_stream0_TVALID,
        input_stream0_TREADY,
        input_stream0_TLAST,
        input_stream1_TDATA,
        input_stream1_TVALID,
        input_stream1_TREADY,
        input_stream1_TLAST,
        input_stream2_TDATA,
        input_stream2_TVALID,
        input_stream2_TREADY,
        input_stream2_TLAST,
        input_stream3_TDATA,
        input_stream3_TVALID,
        input_stream3_TREADY,
        input_stream3_TLAST,
        synapse_s_mem_V_address0,
        synapse_s_mem_V_ce0,
        synapse_s_mem_V_q0,
        firings_mem_V_i,
        firings_mem_V_o,
        firings_mem_V_o_ap_vld
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 9'b1;
parameter    ap_ST_st2_fsm_1 = 9'b10;
parameter    ap_ST_st3_fsm_2 = 9'b100;
parameter    ap_ST_st4_fsm_3 = 9'b1000;
parameter    ap_ST_pp0_stg0_fsm_4 = 9'b10000;
parameter    ap_ST_pp0_stg1_fsm_5 = 9'b100000;
parameter    ap_ST_pp0_stg2_fsm_6 = 9'b1000000;
parameter    ap_ST_pp0_stg3_fsm_7 = 9'b10000000;
parameter    ap_ST_st47_fsm_8 = 9'b100000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv14_0 = 14'b00000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_8 = 5'b1000;
parameter    ap_const_lv5_9 = 5'b1001;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_11 = 5'b10001;
parameter    ap_const_lv5_17 = 5'b10111;
parameter    ap_const_lv5_16 = 5'b10110;
parameter    ap_const_lv5_15 = 5'b10101;
parameter    ap_const_lv5_14 = 5'b10100;
parameter    ap_const_lv5_13 = 5'b10011;
parameter    ap_const_lv5_12 = 5'b10010;
parameter    ap_const_lv5_F = 5'b1111;
parameter    ap_const_lv5_E = 5'b1110;
parameter    ap_const_lv5_D = 5'b1101;
parameter    ap_const_lv5_C = 5'b1100;
parameter    ap_const_lv5_B = 5'b1011;
parameter    ap_const_lv5_A = 5'b1010;
parameter    ap_const_lv5_7 = 5'b111;
parameter    ap_const_lv5_6 = 5'b110;
parameter    ap_const_lv5_5 = 5'b101;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv32_BF000000 = 32'b10111111000000000000000000000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv7_64 = 7'b1100100;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv14_26AC = 14'b10011010101100;
parameter    ap_const_lv14_2710 = 14'b10011100010000;
parameter    ap_const_lv14_1 = 14'b1;
parameter    ap_const_lv14_64 = 14'b1100100;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv7_63 = 7'b1100011;
parameter    ap_const_lv32_23000000 = 32'b100011000000000000000000000000;
parameter    ap_const_lv7_7F = 7'b1111111;
parameter    ap_const_lv32_2000000 = 32'b10000000000000000000000000;
parameter    ap_const_lv32_8000000 = 32'b1000000000000000000000000000;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_41 = 32'b1000001;
parameter    ap_const_lv32_42 = 32'b1000010;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_45 = 32'b1000101;
parameter    ap_const_lv32_46 = 32'b1000110;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_60 = 32'b1100000;
parameter    ap_const_lv32_61 = 32'b1100001;
parameter    ap_const_lv32_62 = 32'b1100010;
parameter    ap_const_lv32_63 = 32'b1100011;
parameter    ap_const_lv52_A3D70 = 52'b10100011110101110000;
parameter    ap_const_lv54_333333 = 54'b1100110011001100110011;
parameter    ap_const_lv52_5000000000000 = 52'b101000000000000000000000000000000000000000000000000;
parameter    ap_const_lv62_3FB99999A0000000 = 62'b11111110111001100110011001100110100000000000000000000000000000;
parameter    ap_const_lv62_3F947AE140000000 = 62'b11111110010100011110101110000101000000000000000000000000000000;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv12_433 = 12'b10000110011;
parameter    ap_const_lv12_FE8 = 12'b111111101000;
parameter    ap_const_lv12_18 = 12'b11000;
parameter    ap_const_lv24_0 = 24'b000000000000000000000000;
parameter    ap_const_lv83_78C000000000000000000 = 83'b11110001100000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv48_0 = 48'b000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv33_1AB000000 = 33'b110101011000000000000000000000000;
parameter    ap_const_lv65_0 = 65'b00000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv53_5000000000000 = 53'b101000000000000000000000000000000000000000000000000;
parameter    ap_const_lv84_F8C000000000000000000 = 84'b111110001100000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] neuron_type_V_address0;
output   neuron_type_V_ce0;
input  [99:0] neuron_type_V_q0;
output  [13:0] v_V_address0;
output   v_V_ce0;
output   v_V_we0;
output  [31:0] v_V_d0;
input  [31:0] v_V_q0;
output  [13:0] v_V_address1;
output   v_V_ce1;
output   v_V_we1;
output  [31:0] v_V_d1;
output  [13:0] u_V_address0;
output   u_V_ce0;
output   u_V_we0;
output  [31:0] u_V_d0;
input  [31:0] u_V_q0;
output  [13:0] u_V_address1;
output   u_V_ce1;
output   u_V_we1;
output  [31:0] u_V_d1;
input  [63:0] input_stream0_TDATA;
input   input_stream0_TVALID;
output   input_stream0_TREADY;
input  [0:0] input_stream0_TLAST;
input  [63:0] input_stream1_TDATA;
input   input_stream1_TVALID;
output   input_stream1_TREADY;
input  [0:0] input_stream1_TLAST;
input  [63:0] input_stream2_TDATA;
input   input_stream2_TVALID;
output   input_stream2_TREADY;
input  [0:0] input_stream2_TLAST;
input  [63:0] input_stream3_TDATA;
input   input_stream3_TVALID;
output   input_stream3_TREADY;
input  [0:0] input_stream3_TLAST;
output  [13:0] synapse_s_mem_V_address0;
output   synapse_s_mem_V_ce0;
input  [15:0] synapse_s_mem_V_q0;
input  [9999:0] firings_mem_V_i;
output  [9999:0] firings_mem_V_o;
output   firings_mem_V_o_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[6:0] neuron_type_V_address0;
reg neuron_type_V_ce0;
reg[13:0] v_V_address0;
reg v_V_ce0;
reg v_V_we0;
reg v_V_ce1;
reg v_V_we1;
reg[13:0] u_V_address0;
reg u_V_ce0;
reg u_V_we0;
reg u_V_ce1;
reg u_V_we1;
reg input_stream0_TREADY;
reg input_stream1_TREADY;
reg input_stream2_TREADY;
reg input_stream3_TREADY;
reg[13:0] synapse_s_mem_V_address0;
reg synapse_s_mem_V_ce0;
reg[9999:0] firings_mem_V_o;
reg firings_mem_V_o_ap_vld;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm = 9'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_27;
reg   [15:0] synapse_cache_V_0_0 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_0_1 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_0_2 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_0_3 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_1_0 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_1_1 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_1_2 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_1_3 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_8_0 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_8_1 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_8_2 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_8_3 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_9_0 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_9_1 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_9_2 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_9_3 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_16_0 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_16_1 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_16_2 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_16_3 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_17_0 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_17_1 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_17_2 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_17_3 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_24_0 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_24_1 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_24_2 = 16'b0000000000000000;
reg   [15:0] synapse_cache_V_24_3 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_0_0 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_0_1 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_0_2 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_0_3 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_1_0 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_1_1 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_1_2 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_1_3 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_8_0 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_8_1 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_8_2 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_8_3 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_9_0 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_9_1 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_9_2 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_9_3 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_16_0 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_16_1 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_16_2 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_16_3 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_17_0 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_17_1 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_17_2 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_17_3 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_24_0 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_24_1 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_24_2 = 16'b0000000000000000;
reg   [15:0] synapse_fetch_V_24_3 = 16'b0000000000000000;
reg   [13:0] indvar_flatten_reg_533;
reg   [6:0] l_reg_544;
reg   [13:0] x_reg_555;
reg   [6:0] xl_reg_566;
reg   [13:0] x_assign_reg_577;
reg   [63:0] reg_605;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_4;
reg    ap_sig_bdd_163;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
wire   [0:0] exitcond_flatten_fu_888_p2;
reg    ap_sig_bdd_182;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_5;
reg    ap_sig_bdd_212;
reg   [0:0] exitcond_flatten_reg_4378;
reg    ap_sig_bdd_224;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_6;
reg    ap_sig_bdd_235;
wire   [0:0] exitcond2_fu_679_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_248;
wire   [6:0] y_1_fu_685_p2;
reg   [6:0] y_1_reg_4362;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it8;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it9;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it10;
wire   [13:0] indvar_flatten_next_fu_894_p2;
reg   [13:0] indvar_flatten_next_reg_4382;
wire   [6:0] xl_mid2_fu_918_p3;
reg   [6:0] xl_mid2_reg_4387;
wire   [13:0] x_assign_mid2_fu_926_p3;
reg   [13:0] x_assign_mid2_reg_4395;
wire   [6:0] l_mid2_fu_934_p3;
reg   [6:0] l_mid2_reg_4402;
wire   [13:0] x_mid2_fu_942_p3;
reg   [13:0] x_mid2_reg_4410;
reg   [4:0] tmp_10_reg_4415;
wire   [1:0] tmp_11_fu_965_p1;
reg   [1:0] tmp_11_reg_4419;
reg   [13:0] v_V_addr_reg_4428;
reg   [13:0] ap_reg_ppstg_v_V_addr_reg_4428_pp0_it1;
reg   [13:0] ap_reg_ppstg_v_V_addr_reg_4428_pp0_it2;
reg   [13:0] ap_reg_ppstg_v_V_addr_reg_4428_pp0_it3;
reg   [13:0] ap_reg_ppstg_v_V_addr_reg_4428_pp0_it4;
reg   [13:0] ap_reg_ppstg_v_V_addr_reg_4428_pp0_it5;
reg   [13:0] ap_reg_ppstg_v_V_addr_reg_4428_pp0_it6;
reg   [13:0] ap_reg_ppstg_v_V_addr_reg_4428_pp0_it7;
reg   [13:0] ap_reg_ppstg_v_V_addr_reg_4428_pp0_it8;
reg   [13:0] ap_reg_ppstg_v_V_addr_reg_4428_pp0_it9;
reg   [13:0] ap_reg_ppstg_v_V_addr_reg_4428_pp0_it10;
reg   [13:0] u_V_addr_reg_4434;
reg   [13:0] ap_reg_ppstg_u_V_addr_reg_4434_pp0_it1;
reg   [13:0] ap_reg_ppstg_u_V_addr_reg_4434_pp0_it2;
reg   [13:0] ap_reg_ppstg_u_V_addr_reg_4434_pp0_it3;
reg   [13:0] ap_reg_ppstg_u_V_addr_reg_4434_pp0_it4;
reg   [13:0] ap_reg_ppstg_u_V_addr_reg_4434_pp0_it5;
reg   [13:0] ap_reg_ppstg_u_V_addr_reg_4434_pp0_it6;
reg   [13:0] ap_reg_ppstg_u_V_addr_reg_4434_pp0_it7;
reg   [13:0] ap_reg_ppstg_u_V_addr_reg_4434_pp0_it8;
reg   [13:0] ap_reg_ppstg_u_V_addr_reg_4434_pp0_it9;
wire   [13:0] tmp_9_fu_987_p2;
reg   [13:0] tmp_9_reg_4440;
wire   [0:0] tmp_20_fu_1221_p2;
reg   [0:0] tmp_20_reg_4525;
wire   [0:0] p_Val2_5_fu_1229_p3;
reg   [0:0] p_Val2_5_reg_4529;
reg   [0:0] ap_reg_ppstg_p_Val2_5_reg_4529_pp0_it1;
reg  signed [31:0] p_Val2_s_reg_4535;
reg  signed [31:0] ap_reg_ppstg_p_Val2_s_reg_4535_pp0_it1;
reg   [31:0] ap_reg_ppstg_p_Val2_s_reg_4535_pp0_it2;
reg   [31:0] ap_reg_ppstg_p_Val2_s_reg_4535_pp0_it3;
reg  signed [31:0] ap_reg_ppstg_p_Val2_s_reg_4535_pp0_it4;
reg   [31:0] ap_reg_ppstg_p_Val2_s_reg_4535_pp0_it5;
reg   [31:0] ap_reg_ppstg_p_Val2_s_reg_4535_pp0_it6;
reg   [31:0] p_Val2_10_reg_4545;
reg   [31:0] ap_reg_ppstg_p_Val2_10_reg_4545_pp0_it1;
reg   [31:0] ap_reg_ppstg_p_Val2_10_reg_4545_pp0_it2;
wire   [0:0] tmp_51_fu_1237_p2;
reg   [0:0] tmp_51_reg_4552;
reg   [0:0] ap_reg_ppstg_tmp_51_reg_4552_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_51_reg_4552_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_51_reg_4552_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_51_reg_4552_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_51_reg_4552_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_51_reg_4552_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_51_reg_4552_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_51_reg_4552_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_51_reg_4552_pp0_it9;
reg   [9999:0] tmp_91_fu_1246_p4;
reg   [9999:0] tmp_90_fu_1259_p4;
wire   [6:0] xl_1_fu_1269_p2;
reg   [6:0] xl_1_reg_4566;
wire   [13:0] tmp_80_fu_1274_p2;
reg   [13:0] tmp_80_reg_4571;
wire   [0:0] tmp_1_fu_1279_p2;
reg   [0:0] tmp_1_reg_4576;
wire   [31:0] sum_g_exh_1_fu_1746_p3;
reg   [31:0] sum_g_exh_1_reg_4698;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_7;
reg    ap_sig_bdd_437;
wire   [31:0] sum_g_inh_1_fu_1754_p3;
reg   [31:0] sum_g_inh_1_reg_4704;
reg   [31:0] p_Val2_9_1_reg_4710;
wire   [0:0] brmerge_1_fu_1786_p2;
reg   [0:0] brmerge_1_reg_4716;
reg   [31:0] p_Val2_9_2_reg_4722;
wire   [0:0] brmerge_2_fu_1815_p2;
reg   [0:0] brmerge_2_reg_4728;
reg   [31:0] p_Val2_9_3_reg_4734;
wire   [0:0] brmerge_3_fu_1844_p2;
reg   [0:0] brmerge_3_reg_4740;
reg   [31:0] p_Val2_9_4_reg_4746;
wire   [0:0] brmerge_4_fu_1873_p2;
reg   [0:0] brmerge_4_reg_4752;
reg   [31:0] p_Val2_9_5_reg_4758;
wire   [0:0] brmerge_5_fu_1902_p2;
reg   [0:0] brmerge_5_reg_4764;
reg   [31:0] p_Val2_9_6_reg_4770;
wire   [0:0] brmerge_6_fu_1931_p2;
reg   [0:0] brmerge_6_reg_4776;
reg   [31:0] p_Val2_9_7_reg_4782;
wire   [0:0] brmerge_7_fu_1960_p2;
reg   [0:0] brmerge_7_reg_4788;
wire   [0:0] brmerge_s_fu_1979_p2;
reg   [0:0] brmerge_s_reg_4794;
wire   [0:0] brmerge_8_fu_1998_p2;
reg   [0:0] brmerge_8_reg_4800;
reg   [0:0] ap_reg_ppstg_brmerge_8_reg_4800_pp0_it1;
wire   [0:0] brmerge_9_fu_2017_p2;
reg   [0:0] brmerge_9_reg_4806;
reg   [0:0] ap_reg_ppstg_brmerge_9_reg_4806_pp0_it1;
wire   [0:0] brmerge_10_fu_2036_p2;
reg   [0:0] brmerge_10_reg_4812;
reg   [0:0] ap_reg_ppstg_brmerge_10_reg_4812_pp0_it1;
wire   [0:0] brmerge_11_fu_2055_p2;
reg   [0:0] brmerge_11_reg_4818;
reg   [0:0] ap_reg_ppstg_brmerge_11_reg_4818_pp0_it1;
wire   [0:0] brmerge_12_fu_2074_p2;
reg   [0:0] brmerge_12_reg_4824;
reg   [0:0] ap_reg_ppstg_brmerge_12_reg_4824_pp0_it1;
wire   [0:0] brmerge_13_fu_2093_p2;
reg   [0:0] brmerge_13_reg_4830;
reg   [0:0] ap_reg_ppstg_brmerge_13_reg_4830_pp0_it1;
wire   [0:0] brmerge_14_fu_2112_p2;
reg   [0:0] brmerge_14_reg_4836;
reg   [0:0] ap_reg_ppstg_brmerge_14_reg_4836_pp0_it1;
wire   [0:0] brmerge_15_fu_2163_p2;
reg   [0:0] brmerge_15_reg_4852;
reg   [0:0] ap_reg_ppstg_brmerge_15_reg_4852_pp0_it1;
wire   [0:0] brmerge_16_fu_2210_p2;
reg   [0:0] brmerge_16_reg_4868;
reg   [0:0] ap_reg_ppstg_brmerge_16_reg_4868_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_16_reg_4868_pp0_it2;
wire   [0:0] brmerge_17_fu_2257_p2;
reg   [0:0] brmerge_17_reg_4884;
reg   [0:0] ap_reg_ppstg_brmerge_17_reg_4884_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_17_reg_4884_pp0_it2;
wire   [0:0] brmerge_18_fu_2304_p2;
reg   [0:0] brmerge_18_reg_4900;
reg   [0:0] ap_reg_ppstg_brmerge_18_reg_4900_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_18_reg_4900_pp0_it2;
wire   [0:0] brmerge_19_fu_2351_p2;
reg   [0:0] brmerge_19_reg_4916;
reg   [0:0] ap_reg_ppstg_brmerge_19_reg_4916_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_19_reg_4916_pp0_it2;
wire   [0:0] brmerge_20_fu_2398_p2;
reg   [0:0] brmerge_20_reg_4932;
reg   [0:0] ap_reg_ppstg_brmerge_20_reg_4932_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_20_reg_4932_pp0_it2;
wire   [0:0] brmerge_21_fu_2445_p2;
reg   [0:0] brmerge_21_reg_4948;
reg   [0:0] ap_reg_ppstg_brmerge_21_reg_4948_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_21_reg_4948_pp0_it2;
wire   [0:0] brmerge_22_fu_2492_p2;
reg   [0:0] brmerge_22_reg_4964;
reg   [0:0] ap_reg_ppstg_brmerge_22_reg_4964_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_22_reg_4964_pp0_it2;
wire   [7:0] tmp_61_fu_2497_p1;
reg   [7:0] tmp_61_reg_4970;
wire   [0:0] brmerge_23_fu_2515_p2;
reg   [0:0] brmerge_23_reg_4975;
reg   [0:0] ap_reg_ppstg_brmerge_23_reg_4975_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_23_reg_4975_pp0_it2;
reg   [7:0] p_Result_20_21_reg_4981;
wire   [0:0] brmerge_24_fu_2544_p2;
reg   [0:0] brmerge_24_reg_4986;
reg   [0:0] ap_reg_ppstg_brmerge_24_reg_4986_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_24_reg_4986_pp0_it2;
reg   [0:0] ap_reg_ppstg_brmerge_24_reg_4986_pp0_it3;
reg   [7:0] p_Result_20_22_reg_4992;
wire   [0:0] brmerge_25_fu_2573_p2;
reg   [0:0] brmerge_25_reg_4997;
reg   [0:0] ap_reg_ppstg_brmerge_25_reg_4997_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_25_reg_4997_pp0_it2;
reg   [0:0] ap_reg_ppstg_brmerge_25_reg_4997_pp0_it3;
reg   [7:0] p_Result_20_23_reg_5003;
wire   [0:0] brmerge_26_fu_2602_p2;
reg   [0:0] brmerge_26_reg_5008;
reg   [0:0] ap_reg_ppstg_brmerge_26_reg_5008_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_26_reg_5008_pp0_it2;
reg   [0:0] ap_reg_ppstg_brmerge_26_reg_5008_pp0_it3;
wire   [31:0] sum_g_exh_1_2_fu_2637_p3;
reg   [31:0] sum_g_exh_1_2_reg_5014;
wire   [31:0] sum_g_inh_1_2_fu_2644_p3;
reg   [31:0] sum_g_inh_1_2_reg_5020;
reg   [31:0] p_Val2_9_s_reg_5026;
reg   [31:0] p_Val2_9_8_reg_5032;
reg   [31:0] p_Val2_9_9_reg_5038;
reg   [31:0] p_Val2_9_10_reg_5044;
reg   [31:0] ap_reg_ppstg_p_Val2_9_10_reg_5044_pp0_it2;
reg   [31:0] p_Val2_9_11_reg_5050;
reg   [31:0] ap_reg_ppstg_p_Val2_9_11_reg_5050_pp0_it2;
reg   [31:0] p_Val2_9_12_reg_5056;
reg   [31:0] ap_reg_ppstg_p_Val2_9_12_reg_5056_pp0_it2;
reg   [31:0] p_Val2_9_13_reg_5062;
reg   [31:0] ap_reg_ppstg_p_Val2_9_13_reg_5062_pp0_it2;
reg   [31:0] p_Val2_9_14_reg_5068;
reg   [31:0] ap_reg_ppstg_p_Val2_9_14_reg_5068_pp0_it2;
wire   [31:0] sum_g_exh_1_4_fu_3167_p3;
reg   [31:0] sum_g_exh_1_4_reg_5124;
wire   [31:0] sum_g_inh_1_4_fu_3174_p3;
reg   [31:0] sum_g_inh_1_4_reg_5130;
reg   [31:0] p_Val2_9_15_reg_5136;
reg   [31:0] ap_reg_ppstg_p_Val2_9_15_reg_5136_pp0_it2;
reg   [31:0] p_Val2_9_16_reg_5142;
reg   [31:0] ap_reg_ppstg_p_Val2_9_16_reg_5142_pp0_it2;
reg   [31:0] p_Val2_9_17_reg_5148;
reg   [31:0] ap_reg_ppstg_p_Val2_9_17_reg_5148_pp0_it2;
reg   [31:0] p_Val2_9_18_reg_5154;
reg   [31:0] ap_reg_ppstg_p_Val2_9_18_reg_5154_pp0_it2;
reg   [31:0] p_Val2_9_19_reg_5160;
reg   [31:0] ap_reg_ppstg_p_Val2_9_19_reg_5160_pp0_it2;
reg   [31:0] p_Val2_9_20_reg_5166;
reg   [31:0] ap_reg_ppstg_p_Val2_9_20_reg_5166_pp0_it2;
reg   [31:0] ap_reg_ppstg_p_Val2_9_20_reg_5166_pp0_it3;
reg   [31:0] p_Val2_9_21_reg_5172;
reg   [31:0] ap_reg_ppstg_p_Val2_9_21_reg_5172_pp0_it2;
reg   [31:0] ap_reg_ppstg_p_Val2_9_21_reg_5172_pp0_it3;
reg   [31:0] p_Val2_9_22_reg_5178;
reg   [31:0] ap_reg_ppstg_p_Val2_9_22_reg_5178_pp0_it2;
reg   [31:0] ap_reg_ppstg_p_Val2_9_22_reg_5178_pp0_it3;
wire   [31:0] sum_g_exh_1_6_fu_3291_p3;
reg   [31:0] sum_g_exh_1_6_reg_5184;
wire   [31:0] sum_g_inh_1_6_fu_3298_p3;
reg   [31:0] sum_g_inh_1_6_reg_5190;
reg   [31:0] p_Val2_9_23_reg_5196;
reg   [31:0] ap_reg_ppstg_p_Val2_9_23_reg_5196_pp0_it2;
reg   [31:0] ap_reg_ppstg_p_Val2_9_23_reg_5196_pp0_it3;
reg   [31:0] p_Val2_9_24_reg_5202;
reg   [31:0] ap_reg_ppstg_p_Val2_9_24_reg_5202_pp0_it2;
reg   [31:0] ap_reg_ppstg_p_Val2_9_24_reg_5202_pp0_it3;
reg   [31:0] p_Val2_9_25_reg_5208;
reg   [31:0] ap_reg_ppstg_p_Val2_9_25_reg_5208_pp0_it2;
reg   [31:0] ap_reg_ppstg_p_Val2_9_25_reg_5208_pp0_it3;
reg   [31:0] p_Val2_9_26_reg_5214;
reg   [31:0] ap_reg_ppstg_p_Val2_9_26_reg_5214_pp0_it2;
reg   [31:0] ap_reg_ppstg_p_Val2_9_26_reg_5214_pp0_it3;
wire   [51:0] grp_fu_3125_p2;
reg   [51:0] p_Val2_3_reg_5220;
wire   [53:0] grp_fu_3131_p2;
reg   [53:0] p_Val2_13_reg_5225;
wire   [31:0] sum_g_exh_1_s_fu_3375_p3;
reg   [31:0] sum_g_exh_1_s_reg_5230;
wire   [31:0] sum_g_inh_1_s_fu_3382_p3;
reg   [31:0] sum_g_inh_1_s_reg_5236;
wire   [51:0] r_V_1_fu_3389_p2;
reg  signed [51:0] r_V_1_reg_5242;
wire   [31:0] sum_g_exh_1_9_fu_3424_p3;
reg   [31:0] sum_g_exh_1_9_reg_5247;
wire   [31:0] sum_g_inh_1_9_fu_3431_p3;
reg   [31:0] sum_g_inh_1_9_reg_5253;
wire   [0:0] tmp_44_fu_3487_p2;
reg   [0:0] tmp_44_reg_5259;
wire   [31:0] tmp_88_fu_3503_p1;
reg   [31:0] tmp_88_reg_5264;
wire   [31:0] tmp_89_fu_3507_p1;
reg   [31:0] tmp_89_reg_5269;
wire   [55:0] tmp_57_fu_3526_p3;
reg   [55:0] tmp_57_reg_5284;
reg   [55:0] ap_reg_ppstg_tmp_57_reg_5284_pp0_it3;
wire   [56:0] r_V_2_fu_3537_p2;
reg  signed [56:0] r_V_2_reg_5289;
wire   [31:0] sum_g_exh_1_11_fu_3573_p3;
reg   [31:0] sum_g_exh_1_11_reg_5294;
wire   [31:0] sum_g_inh_1_11_fu_3580_p3;
reg   [31:0] sum_g_inh_1_11_reg_5300;
wire   [31:0] IZH_A_V_fu_3587_p3;
reg   [31:0] IZH_A_V_reg_5306;
reg   [31:0] ap_reg_ppstg_IZH_A_V_reg_5306_pp0_it3;
reg   [31:0] ap_reg_ppstg_IZH_A_V_reg_5306_pp0_it4;
reg   [31:0] ap_reg_ppstg_IZH_A_V_reg_5306_pp0_it5;
reg   [31:0] ap_reg_ppstg_IZH_A_V_reg_5306_pp0_it6;
reg   [31:0] ap_reg_ppstg_IZH_A_V_reg_5306_pp0_it7;
reg   [31:0] ap_reg_ppstg_IZH_A_V_reg_5306_pp0_it8;
wire   [31:0] sum_g_exh_1_13_fu_3635_p3;
reg   [31:0] sum_g_exh_1_13_reg_5321;
wire   [31:0] sum_g_inh_1_13_fu_3642_p3;
reg   [31:0] sum_g_inh_1_13_reg_5327;
wire   [31:0] sum_g_exh_1_15_fu_3679_p3;
reg   [31:0] sum_g_exh_1_15_reg_5333;
wire   [31:0] sum_g_inh_1_15_fu_3686_p3;
reg   [31:0] sum_g_inh_1_15_reg_5339;
wire   [31:0] sum_g_exh_1_17_fu_3723_p3;
reg   [31:0] sum_g_exh_1_17_reg_5345;
wire   [31:0] sum_g_inh_1_17_fu_3730_p3;
reg   [31:0] sum_g_inh_1_17_reg_5351;
wire   [82:0] grp_fu_3517_p2;
reg   [82:0] p_Val2_6_reg_5357;
wire   [31:0] sum_g_exh_1_19_fu_3767_p3;
reg   [31:0] sum_g_exh_1_19_reg_5362;
wire   [31:0] sum_g_inh_1_19_fu_3774_p3;
reg   [31:0] sum_g_inh_1_19_reg_5368;
wire   [98:0] p_Val2_11_fu_3805_p2;
reg   [98:0] p_Val2_11_reg_5374;
reg   [98:0] ap_reg_ppstg_p_Val2_11_reg_5374_pp0_it4;
reg   [98:0] ap_reg_ppstg_p_Val2_11_reg_5374_pp0_it5;
reg   [98:0] ap_reg_ppstg_p_Val2_11_reg_5374_pp0_it6;
reg   [31:0] tmp_81_reg_5379;
wire   [31:0] sum_g_exh_1_21_fu_3851_p3;
reg   [31:0] sum_g_exh_1_21_reg_5384;
wire   [31:0] sum_g_inh_1_21_fu_3858_p3;
reg   [31:0] sum_g_inh_1_21_reg_5390;
reg   [31:0] tmp_82_reg_5396;
reg   [31:0] ap_reg_ppstg_tmp_82_reg_5396_pp0_it4;
reg   [31:0] ap_reg_ppstg_tmp_82_reg_5396_pp0_it5;
reg   [31:0] ap_reg_ppstg_tmp_82_reg_5396_pp0_it6;
reg   [31:0] ap_reg_ppstg_tmp_82_reg_5396_pp0_it7;
reg   [31:0] ap_reg_ppstg_tmp_82_reg_5396_pp0_it8;
reg   [31:0] ap_reg_ppstg_tmp_82_reg_5396_pp0_it9;
wire   [31:0] sum_g_exh_1_23_fu_3929_p3;
reg   [31:0] sum_g_exh_1_23_reg_5402;
wire   [31:0] sum_g_inh_1_23_fu_3936_p3;
reg   [31:0] sum_g_inh_1_23_reg_5408;
wire   [31:0] sum_g_exh_1_25_fu_3973_p3;
reg   [31:0] sum_g_exh_1_25_reg_5414;
wire   [31:0] sum_g_inh_1_25_fu_3980_p3;
reg   [31:0] sum_g_inh_1_25_reg_5420;
wire   [31:0] sum_g_exh_1_26_fu_3995_p3;
reg  signed [31:0] sum_g_exh_1_26_reg_5426;
wire   [31:0] sum_g_inh_1_26_fu_4001_p3;
reg  signed [31:0] sum_g_inh_1_26_reg_5431;
wire   [63:0] grp_fu_4013_p2;
reg   [63:0] tmp_43_reg_5456;
wire   [63:0] grp_fu_4035_p2;
reg   [63:0] p_Val2_1_reg_5461;
reg   [31:0] tmp_72_reg_5466;
wire  signed [99:0] tmp_65_cast_fu_4083_p1;
reg  signed [99:0] tmp_65_cast_reg_5471;
reg  signed [99:0] ap_reg_ppstg_tmp_65_cast_reg_5471_pp0_it7;
reg  signed [99:0] ap_reg_ppstg_tmp_65_cast_reg_5471_pp0_it8;
reg  signed [99:0] ap_reg_ppstg_tmp_65_cast_reg_5471_pp0_it9;
reg  signed [31:0] p_Val2_17_reg_5476;
reg  signed [31:0] ap_reg_ppstg_p_Val2_17_reg_5476_pp0_it7;
reg   [31:0] ap_reg_ppstg_p_Val2_17_reg_5476_pp0_it8;
reg   [31:0] ap_reg_ppstg_p_Val2_17_reg_5476_pp0_it9;
wire   [51:0] grp_fu_4152_p2;
reg   [51:0] p_Val2_20_reg_5494;
wire   [53:0] grp_fu_4158_p2;
reg   [53:0] p_Val2_25_reg_5499;
wire   [52:0] r_V_3_fu_4167_p2;
reg  signed [52:0] r_V_3_reg_5504;
wire   [55:0] tmp_68_fu_4188_p3;
reg   [55:0] tmp_68_reg_5519;
reg   [55:0] ap_reg_ppstg_tmp_68_reg_5519_pp0_it9;
wire   [56:0] r_V_4_fu_4199_p2;
reg  signed [56:0] r_V_4_reg_5524;
wire   [83:0] grp_fu_4179_p2;
reg   [83:0] p_Val2_21_reg_5539;
wire   [98:0] p_Val2_23_fu_4241_p2;
reg   [98:0] p_Val2_23_reg_5544;
reg   [31:0] tmp_85_reg_5549;
reg   [31:0] tmp_71_reg_5554;
reg   [6:0] y_reg_521;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_949;
reg   [13:0] indvar_flatten_phi_fu_537_p4;
reg   [6:0] l_phi_fu_548_p4;
reg   [13:0] x_phi_fu_559_p4;
reg   [6:0] xl_phi_fu_570_p4;
reg   [13:0] x_assign_phi_fu_581_p4;
reg   [9999:0] ap_reg_phiprechg_storemerge_reg_588pp0_it0;
wire   [63:0] tmp_5_cast_fu_701_p1;
wire   [63:0] tmp_s_fu_950_p1;
wire   [63:0] tmp_30_fu_969_p1;
wire   [63:0] tmp_58_cast_fu_1302_p1;
wire   [63:0] tmp_3_fu_1297_p1;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_977;
wire   [4:0] tmp_4_fu_706_p4;
wire   [1:0] tmp_fu_716_p1;
wire   [13:0] tmp_cast_fu_691_p1;
wire   [13:0] tmp_5_fu_695_p2;
wire   [0:0] exitcond_fu_912_p2;
wire   [13:0] x_1_dup_fu_906_p2;
wire   [6:0] l_1_fu_900_p2;
wire   [6:0] tmp_6_fu_978_p1;
wire   [13:0] tmp_4_cast_fu_984_p1;
wire   [13:0] tmp_6_fu_978_p2;
wire   [7:0] tmp_12_fu_997_p1;
wire  signed [31:0] p_Result_1_fu_1001_p4;
wire   [15:0] grp_fu_1019_p0;
wire   [7:0] grp_fu_609_p4;
wire  signed [31:0] p_Result_21_1_fu_1029_p4;
wire   [15:0] grp_fu_1047_p0;
wire   [7:0] grp_fu_619_p4;
wire  signed [31:0] p_Result_21_2_fu_1057_p4;
wire   [15:0] grp_fu_1075_p0;
wire   [7:0] grp_fu_629_p4;
wire  signed [31:0] p_Result_21_3_fu_1085_p4;
wire   [15:0] grp_fu_1103_p0;
wire   [7:0] grp_fu_639_p4;
wire  signed [31:0] p_Result_21_4_fu_1113_p4;
wire   [15:0] grp_fu_1131_p0;
wire   [7:0] grp_fu_649_p4;
wire  signed [31:0] p_Result_21_5_fu_1141_p4;
wire   [15:0] grp_fu_1159_p0;
wire   [7:0] grp_fu_659_p4;
wire  signed [31:0] p_Result_21_6_fu_1169_p4;
wire   [15:0] grp_fu_1187_p0;
wire   [7:0] grp_fu_669_p4;
wire  signed [31:0] p_Result_21_7_fu_1197_p4;
wire   [15:0] grp_fu_1215_p0;
wire   [7:0] tmp_41_fu_1226_p1;
wire   [14:0] tmp_78_fu_1243_p1;
wire   [14:0] tmp_76_fu_1256_p1;
wire   [6:0] tmp_2_fu_1284_p2;
wire   [6:0] l_pre_fu_1289_p3;
wire   [7:0] tmp_22_fu_1310_p1;
wire  signed [31:0] p_Result_21_s_fu_1314_p4;
wire   [15:0] grp_fu_1332_p0;
wire  signed [31:0] p_Result_21_8_fu_1342_p4;
wire   [15:0] grp_fu_1360_p0;
wire  signed [31:0] p_Result_21_9_fu_1370_p4;
wire   [15:0] grp_fu_1388_p0;
wire  signed [31:0] p_Result_21_10_fu_1398_p4;
wire   [15:0] grp_fu_1416_p0;
wire  signed [31:0] p_Result_21_11_fu_1426_p4;
wire   [15:0] grp_fu_1444_p0;
wire  signed [31:0] p_Result_21_12_fu_1454_p4;
wire   [15:0] grp_fu_1472_p0;
wire  signed [31:0] p_Result_21_13_fu_1482_p4;
wire   [15:0] grp_fu_1500_p0;
wire  signed [31:0] p_Result_21_14_fu_1510_p4;
wire   [15:0] grp_fu_1528_p0;
wire   [31:0] tmp_99_cast_cast_fu_1534_p3;
wire   [47:0] grp_fu_1019_p2;
wire   [0:0] tmp_13_fu_1731_p1;
wire   [0:0] p_not_fu_1735_p2;
wire   [0:0] brmerge_fu_1741_p2;
wire   [31:0] p_Val2_9_fu_1721_p4;
wire   [47:0] grp_fu_1047_p2;
wire   [0:0] tmp_14_fu_1772_p3;
wire   [0:0] p_not_1_fu_1780_p2;
wire   [47:0] grp_fu_1075_p2;
wire   [0:0] tmp_15_fu_1801_p3;
wire   [0:0] p_not_2_fu_1809_p2;
wire   [47:0] grp_fu_1103_p2;
wire   [0:0] tmp_16_fu_1830_p3;
wire   [0:0] p_not_3_fu_1838_p2;
wire   [47:0] grp_fu_1131_p2;
wire   [0:0] tmp_17_fu_1859_p3;
wire   [0:0] p_not_4_fu_1867_p2;
wire   [47:0] grp_fu_1159_p2;
wire   [0:0] tmp_18_fu_1888_p3;
wire   [0:0] p_not_5_fu_1896_p2;
wire   [47:0] grp_fu_1187_p2;
wire   [0:0] tmp_19_fu_1917_p3;
wire   [0:0] p_not_6_fu_1925_p2;
wire   [47:0] grp_fu_1215_p2;
wire   [0:0] tmp_21_fu_1946_p3;
wire   [0:0] p_not_7_fu_1954_p2;
wire   [0:0] tmp_23_fu_1965_p3;
wire   [0:0] p_not_s_fu_1973_p2;
wire   [0:0] tmp_24_fu_1984_p3;
wire   [0:0] p_not_8_fu_1992_p2;
wire   [0:0] tmp_25_fu_2003_p3;
wire   [0:0] p_not_9_fu_2011_p2;
wire   [0:0] tmp_26_fu_2022_p3;
wire   [0:0] p_not_10_fu_2030_p2;
wire   [0:0] tmp_27_fu_2041_p3;
wire   [0:0] p_not_11_fu_2049_p2;
wire   [0:0] tmp_28_fu_2060_p3;
wire   [0:0] p_not_12_fu_2068_p2;
wire   [0:0] tmp_29_fu_2079_p3;
wire   [0:0] p_not_13_fu_2087_p2;
wire   [0:0] tmp_32_fu_2098_p3;
wire   [0:0] p_not_14_fu_2106_p2;
wire   [7:0] tmp_33_fu_2121_p1;
wire  signed [31:0] p_Result_21_15_fu_2125_p4;
wire   [15:0] grp_fu_2143_p0;
wire   [0:0] tmp_34_fu_2149_p3;
wire   [0:0] p_not_15_fu_2157_p2;
wire  signed [31:0] p_Result_21_16_fu_2172_p4;
wire   [15:0] grp_fu_2190_p0;
wire   [0:0] tmp_35_fu_2196_p3;
wire   [0:0] p_not_16_fu_2204_p2;
wire  signed [31:0] p_Result_21_17_fu_2219_p4;
wire   [15:0] grp_fu_2237_p0;
wire   [0:0] tmp_36_fu_2243_p3;
wire   [0:0] p_not_17_fu_2251_p2;
wire  signed [31:0] p_Result_21_18_fu_2266_p4;
wire   [15:0] grp_fu_2284_p0;
wire   [0:0] tmp_37_fu_2290_p3;
wire   [0:0] p_not_18_fu_2298_p2;
wire  signed [31:0] p_Result_21_19_fu_2313_p4;
wire   [15:0] grp_fu_2331_p0;
wire   [0:0] tmp_38_fu_2337_p3;
wire   [0:0] p_not_19_fu_2345_p2;
wire  signed [31:0] p_Result_21_20_fu_2360_p4;
wire   [15:0] grp_fu_2378_p0;
wire   [0:0] tmp_40_fu_2384_p3;
wire   [0:0] p_not_20_fu_2392_p2;
wire  signed [31:0] p_Result_21_21_fu_2407_p4;
wire   [15:0] grp_fu_2425_p0;
wire   [0:0] tmp_56_fu_2431_p3;
wire   [0:0] p_not_21_fu_2439_p2;
wire  signed [31:0] p_Result_21_22_fu_2454_p4;
wire   [15:0] grp_fu_2472_p0;
wire   [0:0] tmp_58_fu_2478_p3;
wire   [0:0] p_not_22_fu_2486_p2;
wire   [0:0] tmp_63_fu_2501_p3;
wire   [0:0] p_not_23_fu_2509_p2;
wire   [0:0] tmp_67_fu_2530_p3;
wire   [0:0] p_not_24_fu_2538_p2;
wire   [0:0] tmp_77_fu_2559_p3;
wire   [0:0] p_not_25_fu_2567_p2;
wire   [0:0] tmp_79_fu_2588_p3;
wire   [0:0] p_not_26_fu_2596_p2;
wire   [31:0] p_Val2_10_1_fu_2607_p2;
wire   [31:0] p_Val2_12_1_fu_2611_p2;
wire   [31:0] sum_g_exh_1_1_fu_2615_p3;
wire   [31:0] sum_g_inh_1_1_fu_2621_p3;
wire   [31:0] p_Val2_10_2_fu_2627_p2;
wire   [31:0] p_Val2_12_2_fu_2632_p2;
wire   [47:0] grp_fu_1332_p2;
wire   [47:0] grp_fu_1360_p2;
wire   [47:0] grp_fu_1388_p2;
wire   [47:0] grp_fu_1416_p2;
wire   [47:0] grp_fu_1444_p2;
wire   [47:0] grp_fu_1472_p2;
wire   [47:0] grp_fu_1500_p2;
wire   [47:0] grp_fu_1528_p2;
wire  signed [31:0] p_Result_21_23_fu_2735_p4;
wire   [15:0] grp_fu_2752_p0;
wire  signed [31:0] p_Result_21_24_fu_2762_p4;
wire   [15:0] grp_fu_2779_p0;
wire  signed [31:0] p_Result_21_25_fu_2789_p4;
wire   [15:0] grp_fu_2806_p0;
wire  signed [31:0] p_Result_21_26_fu_2816_p4;
wire   [15:0] grp_fu_2833_p0;
wire   [20:0] grp_fu_3125_p0;
wire   [22:0] grp_fu_3131_p0;
wire   [31:0] p_Val2_10_3_fu_3137_p2;
wire   [31:0] p_Val2_12_3_fu_3141_p2;
wire   [31:0] sum_g_exh_1_3_fu_3145_p3;
wire   [31:0] sum_g_inh_1_3_fu_3151_p3;
wire   [31:0] p_Val2_10_4_fu_3157_p2;
wire   [31:0] p_Val2_12_4_fu_3162_p2;
wire   [47:0] grp_fu_2143_p2;
wire   [47:0] grp_fu_2190_p2;
wire   [47:0] grp_fu_2237_p2;
wire   [47:0] grp_fu_2284_p2;
wire   [47:0] grp_fu_2331_p2;
wire   [47:0] grp_fu_2378_p2;
wire   [47:0] grp_fu_2425_p2;
wire   [47:0] grp_fu_2472_p2;
wire   [31:0] p_Val2_10_5_fu_3261_p2;
wire   [31:0] p_Val2_12_5_fu_3265_p2;
wire   [31:0] sum_g_exh_1_5_fu_3269_p3;
wire   [31:0] sum_g_inh_1_5_fu_3275_p3;
wire   [31:0] p_Val2_10_6_fu_3281_p2;
wire   [31:0] p_Val2_12_6_fu_3286_p2;
wire   [47:0] grp_fu_2752_p2;
wire   [47:0] grp_fu_2779_p2;
wire   [47:0] grp_fu_2806_p2;
wire   [47:0] grp_fu_2833_p2;
wire   [31:0] p_Val2_10_7_fu_3345_p2;
wire   [31:0] p_Val2_12_7_fu_3349_p2;
wire   [31:0] sum_g_exh_1_7_fu_3353_p3;
wire   [31:0] sum_g_inh_1_7_fu_3359_p3;
wire   [31:0] p_Val2_10_s_fu_3365_p2;
wire   [31:0] p_Val2_12_s_fu_3370_p2;
wire   [31:0] p_Val2_10_8_fu_3394_p2;
wire   [31:0] p_Val2_12_8_fu_3398_p2;
wire   [31:0] sum_g_exh_1_8_fu_3402_p3;
wire   [31:0] sum_g_inh_1_8_fu_3408_p3;
wire   [31:0] p_Val2_10_9_fu_3414_p2;
wire   [31:0] p_Val2_12_9_fu_3419_p2;
wire   [61:0] ireg_V_cast_cast_fu_3438_p3;
wire   [9:0] tmp_84_fu_3445_p4;
wire   [51:0] tmp_86_fu_3459_p1;
wire   [52:0] tmp_48_fu_3463_p3;
wire   [11:0] tmp_39_fu_3455_p1;
wire   [11:0] F2_fu_3475_p2;
wire   [11:0] sh_amt_fu_3481_p2;
wire   [53:0] p_Result_s_fu_3471_p1;
wire   [53:0] tmp_49_fu_3493_p1;
wire   [53:0] tmp_50_fu_3497_p2;
wire  signed [56:0] tmp_67_cast_fu_3523_p1;
wire  signed [56:0] tmp_69_cast_fu_3533_p1;
wire   [31:0] p_Val2_10_10_fu_3543_p2;
wire   [31:0] p_Val2_12_10_fu_3547_p2;
wire   [31:0] sum_g_exh_1_10_fu_3551_p3;
wire   [31:0] sum_g_inh_1_10_fu_3557_p3;
wire   [31:0] p_Val2_10_11_fu_3563_p2;
wire   [31:0] p_Val2_12_11_fu_3568_p2;
wire   [31:0] grp_fu_3599_p1;
wire   [31:0] p_Val2_10_12_fu_3605_p2;
wire   [31:0] p_Val2_12_12_fu_3609_p2;
wire   [31:0] sum_g_exh_1_12_fu_3613_p3;
wire   [31:0] sum_g_inh_1_12_fu_3619_p3;
wire   [31:0] p_Val2_10_13_fu_3625_p2;
wire   [31:0] p_Val2_12_13_fu_3630_p2;
wire   [31:0] p_Val2_10_14_fu_3649_p2;
wire   [31:0] p_Val2_12_14_fu_3653_p2;
wire   [31:0] sum_g_exh_1_14_fu_3657_p3;
wire   [31:0] sum_g_inh_1_14_fu_3663_p3;
wire   [31:0] p_Val2_10_15_fu_3669_p2;
wire   [31:0] p_Val2_12_15_fu_3674_p2;
wire   [31:0] p_Val2_10_16_fu_3693_p2;
wire   [31:0] p_Val2_12_16_fu_3697_p2;
wire   [31:0] sum_g_exh_1_16_fu_3701_p3;
wire   [31:0] sum_g_inh_1_16_fu_3707_p3;
wire   [31:0] p_Val2_10_17_fu_3713_p2;
wire   [31:0] p_Val2_12_17_fu_3718_p2;
wire   [31:0] p_Val2_10_18_fu_3737_p2;
wire   [31:0] p_Val2_12_18_fu_3741_p2;
wire   [31:0] sum_g_exh_1_18_fu_3745_p3;
wire   [31:0] sum_g_inh_1_18_fu_3751_p3;
wire   [31:0] p_Val2_10_19_fu_3757_p2;
wire   [31:0] p_Val2_12_19_fu_3762_p2;
wire   [82:0] p_Val2_8_fu_3781_p2;
wire  signed [97:0] p_Val2_10_cast_fu_3786_p1;
wire   [79:0] tmp_53_fu_3794_p3;
wire   [98:0] tmp_52_fu_3790_p1;
wire   [98:0] tmp_62_cast_fu_3801_p1;
wire   [87:0] grp_fu_3599_p2;
wire   [31:0] p_Val2_10_20_fu_3821_p2;
wire   [31:0] p_Val2_12_20_fu_3825_p2;
wire   [31:0] sum_g_exh_1_20_fu_3829_p3;
wire   [31:0] sum_g_inh_1_20_fu_3835_p3;
wire   [31:0] p_Val2_10_21_fu_3841_p2;
wire   [31:0] p_Val2_12_21_fu_3846_p2;
wire   [54:0] p_Val2_18_fu_3868_p3;
wire  signed [63:0] p_Val2_19_cast_fu_3875_p1;
wire   [64:0] tmp_69_cast1_fu_3865_p1;
wire   [64:0] tmp_62_fu_3879_p1;
wire   [64:0] p_Val2_19_fu_3883_p2;
wire   [31:0] p_Val2_10_22_fu_3899_p2;
wire   [31:0] p_Val2_12_22_fu_3903_p2;
wire   [31:0] sum_g_exh_1_22_fu_3907_p3;
wire   [31:0] sum_g_inh_1_22_fu_3913_p3;
wire   [31:0] p_Val2_10_23_fu_3919_p2;
wire   [31:0] p_Val2_12_23_fu_3924_p2;
wire   [31:0] p_Val2_10_24_fu_3943_p2;
wire   [31:0] p_Val2_12_24_fu_3947_p2;
wire   [31:0] sum_g_exh_1_24_fu_3951_p3;
wire   [31:0] sum_g_inh_1_24_fu_3957_p3;
wire   [31:0] p_Val2_10_25_fu_3963_p2;
wire   [31:0] p_Val2_12_25_fu_3968_p2;
wire   [31:0] p_Val2_10_26_fu_3987_p2;
wire   [31:0] p_Val2_12_26_fu_3991_p2;
wire  signed [32:0] tmp_31_fu_4019_p1;
wire  signed [32:0] r_V_fu_4022_p2;
wire   [64:0] tmp_45_fu_4041_p1;
wire   [64:0] p_Val2_2_fu_4044_p2;
wire   [65:0] tmp_47_fu_4054_p1;
wire   [65:0] tmp_46_fu_4050_p1;
wire   [65:0] p_Val2_4_fu_4057_p2;
wire   [79:0] tmp_55_fu_4076_p3;
wire   [99:0] tmp_54_fu_4073_p1;
wire   [99:0] p_Val2_12_fu_4087_p2;
wire   [31:0] tmp_75_fu_4093_p4;
wire   [54:0] p_Val2_15_fu_4103_p3;
wire   [55:0] tmp_59_fu_4115_p3;
wire  signed [63:0] p_Val2_17_cast_fu_4111_p1;
wire   [64:0] tmp_72_cast_fu_4122_p1;
wire   [64:0] tmp_60_fu_4126_p1;
wire   [64:0] p_Val2_16_fu_4130_p2;
wire   [20:0] grp_fu_4152_p0;
wire   [22:0] grp_fu_4158_p0;
wire  signed [52:0] tmp_77_cast_fu_4164_p1;
wire  signed [56:0] tmp_86_cast_fu_4185_p1;
wire  signed [56:0] tmp_88_cast_fu_4195_p1;
wire   [31:0] grp_fu_4211_p1;
wire   [83:0] p_Val2_22_fu_4217_p2;
wire  signed [97:0] p_Val2_24_cast_fu_4222_p1;
wire   [79:0] tmp_65_fu_4230_p3;
wire   [98:0] tmp_64_fu_4226_p1;
wire   [98:0] tmp_83_cast_fu_4237_p1;
wire   [79:0] grp_fu_4211_p2;
wire   [99:0] tmp_66_fu_4257_p1;
wire   [99:0] p_Val2_24_fu_4260_p2;
wire   [31:0] tmp_83_fu_4265_p4;
wire   [54:0] p_Val2_27_fu_4275_p3;
wire   [55:0] tmp_69_fu_4287_p3;
wire  signed [63:0] p_Val2_29_cast_fu_4283_p1;
wire   [64:0] tmp_91_cast_fu_4294_p1;
wire   [64:0] tmp_70_fu_4298_p1;
wire   [64:0] p_Val2_28_fu_4302_p2;
wire   [54:0] p_Val2_29_fu_4318_p3;
wire  signed [55:0] tmp_96_cast_fu_4325_p1;
wire   [55:0] p_Val2_30_fu_4329_p2;
wire   [0:0] tmp_73_fu_4345_p2;
reg    grp_fu_1019_ce;
reg    grp_fu_1047_ce;
reg    grp_fu_1075_ce;
reg    grp_fu_1103_ce;
reg    grp_fu_1131_ce;
reg    grp_fu_1159_ce;
reg    grp_fu_1187_ce;
reg    grp_fu_1215_ce;
reg    grp_fu_1332_ce;
reg    grp_fu_1360_ce;
reg    grp_fu_1388_ce;
reg    grp_fu_1416_ce;
reg    grp_fu_1444_ce;
reg    grp_fu_1472_ce;
reg    grp_fu_1500_ce;
reg    grp_fu_1528_ce;
reg    grp_fu_2143_ce;
reg    grp_fu_2190_ce;
reg    grp_fu_2237_ce;
reg    grp_fu_2284_ce;
reg    grp_fu_2331_ce;
reg    grp_fu_2378_ce;
reg    grp_fu_2425_ce;
reg    grp_fu_2472_ce;
reg    grp_fu_2752_ce;
reg    grp_fu_2779_ce;
reg    grp_fu_2806_ce;
reg    grp_fu_2833_ce;
reg    grp_fu_3125_ce;
reg    grp_fu_3131_ce;
reg    grp_fu_3517_ce;
reg    grp_fu_3599_ce;
reg    grp_fu_4013_ce;
reg    grp_fu_4035_ce;
reg    grp_fu_4152_ce;
reg    grp_fu_4158_ce;
reg    grp_fu_4179_ce;
reg    grp_fu_4211_ce;
reg    ap_sig_cseq_ST_st47_fsm_8;
reg    ap_sig_bdd_3450;
reg   [8:0] ap_NS_fsm;
wire   [47:0] grp_fu_1019_p00;
wire   [47:0] grp_fu_1047_p00;
wire   [47:0] grp_fu_1075_p00;
wire   [47:0] grp_fu_1103_p00;
wire   [47:0] grp_fu_1131_p00;
wire   [47:0] grp_fu_1159_p00;
wire   [47:0] grp_fu_1187_p00;
wire   [47:0] grp_fu_1215_p00;
wire   [47:0] grp_fu_1332_p00;
wire   [47:0] grp_fu_1360_p00;
wire   [47:0] grp_fu_1388_p00;
wire   [47:0] grp_fu_1416_p00;
wire   [47:0] grp_fu_1444_p00;
wire   [47:0] grp_fu_1472_p00;
wire   [47:0] grp_fu_1500_p00;
wire   [47:0] grp_fu_1528_p00;
wire   [47:0] grp_fu_2143_p00;
wire   [47:0] grp_fu_2190_p00;
wire   [47:0] grp_fu_2237_p00;
wire   [47:0] grp_fu_2284_p00;
wire   [47:0] grp_fu_2331_p00;
wire   [47:0] grp_fu_2378_p00;
wire   [47:0] grp_fu_2425_p00;
wire   [47:0] grp_fu_2472_p00;
wire   [47:0] grp_fu_2752_p00;
wire   [47:0] grp_fu_2779_p00;
wire   [47:0] grp_fu_2806_p00;
wire   [47:0] grp_fu_2833_p00;
wire   [87:0] grp_fu_3599_p10;
wire   [79:0] grp_fu_4211_p10;
wire   [13:0] tmp_6_fu_978_p10;
reg    ap_sig_bdd_229;


hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U12(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1019_p0 ),
    .din1( p_Result_1_fu_1001_p4 ),
    .ce( grp_fu_1019_ce ),
    .dout( grp_fu_1019_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U13(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1047_p0 ),
    .din1( p_Result_21_1_fu_1029_p4 ),
    .ce( grp_fu_1047_ce ),
    .dout( grp_fu_1047_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U14(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1075_p0 ),
    .din1( p_Result_21_2_fu_1057_p4 ),
    .ce( grp_fu_1075_ce ),
    .dout( grp_fu_1075_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U15(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1103_p0 ),
    .din1( p_Result_21_3_fu_1085_p4 ),
    .ce( grp_fu_1103_ce ),
    .dout( grp_fu_1103_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U16(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1131_p0 ),
    .din1( p_Result_21_4_fu_1113_p4 ),
    .ce( grp_fu_1131_ce ),
    .dout( grp_fu_1131_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U17(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1159_p0 ),
    .din1( p_Result_21_5_fu_1141_p4 ),
    .ce( grp_fu_1159_ce ),
    .dout( grp_fu_1159_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U18(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1187_p0 ),
    .din1( p_Result_21_6_fu_1169_p4 ),
    .ce( grp_fu_1187_ce ),
    .dout( grp_fu_1187_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U19(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1215_p0 ),
    .din1( p_Result_21_7_fu_1197_p4 ),
    .ce( grp_fu_1215_ce ),
    .dout( grp_fu_1215_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U20(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1332_p0 ),
    .din1( p_Result_21_s_fu_1314_p4 ),
    .ce( grp_fu_1332_ce ),
    .dout( grp_fu_1332_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U21(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1360_p0 ),
    .din1( p_Result_21_8_fu_1342_p4 ),
    .ce( grp_fu_1360_ce ),
    .dout( grp_fu_1360_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U22(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1388_p0 ),
    .din1( p_Result_21_9_fu_1370_p4 ),
    .ce( grp_fu_1388_ce ),
    .dout( grp_fu_1388_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U23(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1416_p0 ),
    .din1( p_Result_21_10_fu_1398_p4 ),
    .ce( grp_fu_1416_ce ),
    .dout( grp_fu_1416_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U24(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1444_p0 ),
    .din1( p_Result_21_11_fu_1426_p4 ),
    .ce( grp_fu_1444_ce ),
    .dout( grp_fu_1444_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U25(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1472_p0 ),
    .din1( p_Result_21_12_fu_1454_p4 ),
    .ce( grp_fu_1472_ce ),
    .dout( grp_fu_1472_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U26(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1500_p0 ),
    .din1( p_Result_21_13_fu_1482_p4 ),
    .ce( grp_fu_1500_ce ),
    .dout( grp_fu_1500_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U27(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1528_p0 ),
    .din1( p_Result_21_14_fu_1510_p4 ),
    .ce( grp_fu_1528_ce ),
    .dout( grp_fu_1528_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U28(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2143_p0 ),
    .din1( p_Result_21_15_fu_2125_p4 ),
    .ce( grp_fu_2143_ce ),
    .dout( grp_fu_2143_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U29(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2190_p0 ),
    .din1( p_Result_21_16_fu_2172_p4 ),
    .ce( grp_fu_2190_ce ),
    .dout( grp_fu_2190_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U30(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2237_p0 ),
    .din1( p_Result_21_17_fu_2219_p4 ),
    .ce( grp_fu_2237_ce ),
    .dout( grp_fu_2237_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U31(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2284_p0 ),
    .din1( p_Result_21_18_fu_2266_p4 ),
    .ce( grp_fu_2284_ce ),
    .dout( grp_fu_2284_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U32(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2331_p0 ),
    .din1( p_Result_21_19_fu_2313_p4 ),
    .ce( grp_fu_2331_ce ),
    .dout( grp_fu_2331_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U33(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2378_p0 ),
    .din1( p_Result_21_20_fu_2360_p4 ),
    .ce( grp_fu_2378_ce ),
    .dout( grp_fu_2378_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U34(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2425_p0 ),
    .din1( p_Result_21_21_fu_2407_p4 ),
    .ce( grp_fu_2425_ce ),
    .dout( grp_fu_2425_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U35(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2472_p0 ),
    .din1( p_Result_21_22_fu_2454_p4 ),
    .ce( grp_fu_2472_ce ),
    .dout( grp_fu_2472_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U36(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2752_p0 ),
    .din1( p_Result_21_23_fu_2735_p4 ),
    .ce( grp_fu_2752_ce ),
    .dout( grp_fu_2752_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U37(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2779_p0 ),
    .din1( p_Result_21_24_fu_2762_p4 ),
    .ce( grp_fu_2779_ce ),
    .dout( grp_fu_2779_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U38(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2806_p0 ),
    .din1( p_Result_21_25_fu_2789_p4 ),
    .ce( grp_fu_2806_ce ),
    .dout( grp_fu_2806_p2 )
);

hls_snn_izikevich_mul_16ns_32s_48_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
hls_snn_izikevich_mul_16ns_32s_48_3_U39(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2833_p0 ),
    .din1( p_Result_21_26_fu_2816_p4 ),
    .ce( grp_fu_2833_ce ),
    .dout( grp_fu_2833_p2 )
);

hls_snn_izikevich_mul_21ns_32s_52_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
hls_snn_izikevich_mul_21ns_32s_52_3_U40(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3125_p0 ),
    .din1( p_Val2_s_reg_4535 ),
    .ce( grp_fu_3125_ce ),
    .dout( grp_fu_3125_p2 )
);

hls_snn_izikevich_mul_23ns_32s_54_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
hls_snn_izikevich_mul_23ns_32s_54_3_U41(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3131_p0 ),
    .din1( p_Val2_s_reg_4535 ),
    .ce( grp_fu_3131_ce ),
    .dout( grp_fu_3131_p2 )
);

hls_snn_izikevich_mul_52s_32s_83_5 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 52 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 83 ))
hls_snn_izikevich_mul_52s_32s_83_5_U42(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( r_V_1_reg_5242 ),
    .din1( ap_reg_ppstg_p_Val2_s_reg_4535_pp0_it1 ),
    .ce( grp_fu_3517_ce ),
    .dout( grp_fu_3517_p2 )
);

hls_snn_izikevich_mul_57s_32ns_88_5 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 57 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 88 ))
hls_snn_izikevich_mul_57s_32ns_88_5_U43(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( r_V_2_reg_5289 ),
    .din1( grp_fu_3599_p1 ),
    .ce( grp_fu_3599_ce ),
    .dout( grp_fu_3599_p2 )
);

hls_snn_izikevich_mul_32s_32s_64_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
hls_snn_izikevich_mul_32s_32s_64_6_U44(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( sum_g_exh_1_26_reg_5426 ),
    .din1( ap_reg_ppstg_p_Val2_s_reg_4535_pp0_it4 ),
    .ce( grp_fu_4013_ce ),
    .dout( grp_fu_4013_p2 )
);

hls_snn_izikevich_mul_32s_33s_64_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 64 ))
hls_snn_izikevich_mul_32s_33s_64_6_U45(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( sum_g_inh_1_26_reg_5431 ),
    .din1( r_V_fu_4022_p2 ),
    .ce( grp_fu_4035_ce ),
    .dout( grp_fu_4035_p2 )
);

hls_snn_izikevich_mul_21ns_32s_52_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
hls_snn_izikevich_mul_21ns_32s_52_3_U46(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_4152_p0 ),
    .din1( p_Val2_17_reg_5476 ),
    .ce( grp_fu_4152_ce ),
    .dout( grp_fu_4152_p2 )
);

hls_snn_izikevich_mul_23ns_32s_54_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 54 ))
hls_snn_izikevich_mul_23ns_32s_54_3_U47(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_4158_p0 ),
    .din1( p_Val2_17_reg_5476 ),
    .ce( grp_fu_4158_ce ),
    .dout( grp_fu_4158_p2 )
);

hls_snn_izikevich_mul_53s_32s_84_5 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 53 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 84 ))
hls_snn_izikevich_mul_53s_32s_84_5_U48(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( r_V_3_reg_5504 ),
    .din1( ap_reg_ppstg_p_Val2_17_reg_5476_pp0_it7 ),
    .ce( grp_fu_4179_ce ),
    .dout( grp_fu_4179_p2 )
);

hls_snn_izikevich_mul_57s_32ns_80_5 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 57 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 80 ))
hls_snn_izikevich_mul_57s_32ns_80_5_U49(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( r_V_4_reg_5524 ),
    .din1( grp_fu_4211_p1 ),
    .ce( grp_fu_4211_ce ),
    .dout( grp_fu_4211_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(exitcond_flatten_fu_888_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond2_fu_679_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond2_fu_679_p2)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & ~(ap_const_lv1_0 == exitcond_flatten_reg_4378)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond2_fu_679_p2))) begin
            ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_bdd_229) begin
        if ((ap_const_lv1_0 == tmp_51_fu_1237_p2)) begin
            ap_reg_phiprechg_storemerge_reg_588pp0_it0 <= tmp_91_fu_1246_p4;
        end else if (~(ap_const_lv1_0 == tmp_51_fu_1237_p2)) begin
            ap_reg_phiprechg_storemerge_reg_588pp0_it0 <= tmp_90_fu_1259_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond2_fu_679_p2))) begin
        indvar_flatten_reg_533 <= ap_const_lv14_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & (ap_const_lv1_0 == exitcond_flatten_reg_4378))) begin
        indvar_flatten_reg_533 <= indvar_flatten_next_reg_4382;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond2_fu_679_p2))) begin
        l_reg_544 <= ap_const_lv7_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & (ap_const_lv1_0 == exitcond_flatten_reg_4378))) begin
        l_reg_544 <= l_mid2_reg_4402;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_0_0 <= synapse_fetch_V_0_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_4_fu_706_p4 == ap_const_lv5_0) & (tmp_fu_716_p1 == ap_const_lv2_0))) begin
        synapse_cache_V_0_0 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_0_1 <= synapse_fetch_V_0_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_4_fu_706_p4 == ap_const_lv5_0) & (tmp_fu_716_p1 == ap_const_lv2_1))) begin
        synapse_cache_V_0_1 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_0_2 <= synapse_fetch_V_0_2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_4_fu_706_p4 == ap_const_lv5_0) & (tmp_fu_716_p1 == ap_const_lv2_2))) begin
        synapse_cache_V_0_2 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_0_3 <= synapse_fetch_V_0_3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_4_fu_706_p4 == ap_const_lv5_0) & ~(tmp_fu_716_p1 == ap_const_lv2_2) & ~(tmp_fu_716_p1 == ap_const_lv2_1) & ~(tmp_fu_716_p1 == ap_const_lv2_0))) begin
        synapse_cache_V_0_3 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_16_0 <= synapse_fetch_V_16_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_fu_716_p1 == ap_const_lv2_0) & (tmp_4_fu_706_p4 == ap_const_lv5_10))) begin
        synapse_cache_V_16_0 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_16_1 <= synapse_fetch_V_16_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_fu_716_p1 == ap_const_lv2_1) & (tmp_4_fu_706_p4 == ap_const_lv5_10))) begin
        synapse_cache_V_16_1 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_16_2 <= synapse_fetch_V_16_2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_fu_716_p1 == ap_const_lv2_2) & (tmp_4_fu_706_p4 == ap_const_lv5_10))) begin
        synapse_cache_V_16_2 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_16_3 <= synapse_fetch_V_16_3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(tmp_fu_716_p1 == ap_const_lv2_2) & ~(tmp_fu_716_p1 == ap_const_lv2_1) & ~(tmp_fu_716_p1 == ap_const_lv2_0) & (tmp_4_fu_706_p4 == ap_const_lv5_10))) begin
        synapse_cache_V_16_3 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_17_0 <= synapse_fetch_V_17_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_fu_716_p1 == ap_const_lv2_0) & (tmp_4_fu_706_p4 == ap_const_lv5_11))) begin
        synapse_cache_V_17_0 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_17_1 <= synapse_fetch_V_17_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_fu_716_p1 == ap_const_lv2_1) & (tmp_4_fu_706_p4 == ap_const_lv5_11))) begin
        synapse_cache_V_17_1 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_17_2 <= synapse_fetch_V_17_2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_fu_716_p1 == ap_const_lv2_2) & (tmp_4_fu_706_p4 == ap_const_lv5_11))) begin
        synapse_cache_V_17_2 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_17_3 <= synapse_fetch_V_17_3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(tmp_fu_716_p1 == ap_const_lv2_2) & ~(tmp_fu_716_p1 == ap_const_lv2_1) & ~(tmp_fu_716_p1 == ap_const_lv2_0) & (tmp_4_fu_706_p4 == ap_const_lv5_11))) begin
        synapse_cache_V_17_3 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_1_0 <= synapse_fetch_V_1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_fu_716_p1 == ap_const_lv2_0) & (tmp_4_fu_706_p4 == ap_const_lv5_1))) begin
        synapse_cache_V_1_0 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_1_1 <= synapse_fetch_V_1_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_fu_716_p1 == ap_const_lv2_1) & (tmp_4_fu_706_p4 == ap_const_lv5_1))) begin
        synapse_cache_V_1_1 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_1_2 <= synapse_fetch_V_1_2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_fu_716_p1 == ap_const_lv2_2) & (tmp_4_fu_706_p4 == ap_const_lv5_1))) begin
        synapse_cache_V_1_2 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_1_3 <= synapse_fetch_V_1_3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(tmp_fu_716_p1 == ap_const_lv2_2) & ~(tmp_fu_716_p1 == ap_const_lv2_1) & ~(tmp_fu_716_p1 == ap_const_lv2_0) & (tmp_4_fu_706_p4 == ap_const_lv5_1))) begin
        synapse_cache_V_1_3 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_24_0 <= synapse_fetch_V_24_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_fu_716_p1 == ap_const_lv2_0) & ~(tmp_4_fu_706_p4 == ap_const_lv5_17) & ~(tmp_4_fu_706_p4 == ap_const_lv5_16) & ~(tmp_4_fu_706_p4 == ap_const_lv5_15) & ~(tmp_4_fu_706_p4 == ap_const_lv5_14) & ~(tmp_4_fu_706_p4 == ap_const_lv5_13) & ~(tmp_4_fu_706_p4 == ap_const_lv5_12) & ~(tmp_4_fu_706_p4 == ap_const_lv5_11) & ~(tmp_4_fu_706_p4 == ap_const_lv5_10) & ~(tmp_4_fu_706_p4 == ap_const_lv5_F) & ~(tmp_4_fu_706_p4 == ap_const_lv5_E) & ~(tmp_4_fu_706_p4 == ap_const_lv5_D) & ~(tmp_4_fu_706_p4 == ap_const_lv5_C) & ~(tmp_4_fu_706_p4 == ap_const_lv5_B) & ~(tmp_4_fu_706_p4 == ap_const_lv5_A) & ~(tmp_4_fu_706_p4 == ap_const_lv5_9) & ~(tmp_4_fu_706_p4 == ap_const_lv5_8) & ~(tmp_4_fu_706_p4 == ap_const_lv5_7) & ~(tmp_4_fu_706_p4 == ap_const_lv5_6) & ~(tmp_4_fu_706_p4 == ap_const_lv5_5) & ~(tmp_4_fu_706_p4 == ap_const_lv5_4) & ~(tmp_4_fu_706_p4 == ap_const_lv5_3) & ~(tmp_4_fu_706_p4 == ap_const_lv5_2) & ~(tmp_4_fu_706_p4 == ap_const_lv5_1) & ~(tmp_4_fu_706_p4 == ap_const_lv5_0))) begin
        synapse_cache_V_24_0 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_24_1 <= synapse_fetch_V_24_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_fu_716_p1 == ap_const_lv2_1) & ~(tmp_4_fu_706_p4 == ap_const_lv5_17) & ~(tmp_4_fu_706_p4 == ap_const_lv5_16) & ~(tmp_4_fu_706_p4 == ap_const_lv5_15) & ~(tmp_4_fu_706_p4 == ap_const_lv5_14) & ~(tmp_4_fu_706_p4 == ap_const_lv5_13) & ~(tmp_4_fu_706_p4 == ap_const_lv5_12) & ~(tmp_4_fu_706_p4 == ap_const_lv5_11) & ~(tmp_4_fu_706_p4 == ap_const_lv5_10) & ~(tmp_4_fu_706_p4 == ap_const_lv5_F) & ~(tmp_4_fu_706_p4 == ap_const_lv5_E) & ~(tmp_4_fu_706_p4 == ap_const_lv5_D) & ~(tmp_4_fu_706_p4 == ap_const_lv5_C) & ~(tmp_4_fu_706_p4 == ap_const_lv5_B) & ~(tmp_4_fu_706_p4 == ap_const_lv5_A) & ~(tmp_4_fu_706_p4 == ap_const_lv5_9) & ~(tmp_4_fu_706_p4 == ap_const_lv5_8) & ~(tmp_4_fu_706_p4 == ap_const_lv5_7) & ~(tmp_4_fu_706_p4 == ap_const_lv5_6) & ~(tmp_4_fu_706_p4 == ap_const_lv5_5) & ~(tmp_4_fu_706_p4 == ap_const_lv5_4) & ~(tmp_4_fu_706_p4 == ap_const_lv5_3) & ~(tmp_4_fu_706_p4 == ap_const_lv5_2) & ~(tmp_4_fu_706_p4 == ap_const_lv5_1) & ~(tmp_4_fu_706_p4 == ap_const_lv5_0))) begin
        synapse_cache_V_24_1 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_24_2 <= synapse_fetch_V_24_2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_fu_716_p1 == ap_const_lv2_2) & ~(tmp_4_fu_706_p4 == ap_const_lv5_17) & ~(tmp_4_fu_706_p4 == ap_const_lv5_16) & ~(tmp_4_fu_706_p4 == ap_const_lv5_15) & ~(tmp_4_fu_706_p4 == ap_const_lv5_14) & ~(tmp_4_fu_706_p4 == ap_const_lv5_13) & ~(tmp_4_fu_706_p4 == ap_const_lv5_12) & ~(tmp_4_fu_706_p4 == ap_const_lv5_11) & ~(tmp_4_fu_706_p4 == ap_const_lv5_10) & ~(tmp_4_fu_706_p4 == ap_const_lv5_F) & ~(tmp_4_fu_706_p4 == ap_const_lv5_E) & ~(tmp_4_fu_706_p4 == ap_const_lv5_D) & ~(tmp_4_fu_706_p4 == ap_const_lv5_C) & ~(tmp_4_fu_706_p4 == ap_const_lv5_B) & ~(tmp_4_fu_706_p4 == ap_const_lv5_A) & ~(tmp_4_fu_706_p4 == ap_const_lv5_9) & ~(tmp_4_fu_706_p4 == ap_const_lv5_8) & ~(tmp_4_fu_706_p4 == ap_const_lv5_7) & ~(tmp_4_fu_706_p4 == ap_const_lv5_6) & ~(tmp_4_fu_706_p4 == ap_const_lv5_5) & ~(tmp_4_fu_706_p4 == ap_const_lv5_4) & ~(tmp_4_fu_706_p4 == ap_const_lv5_3) & ~(tmp_4_fu_706_p4 == ap_const_lv5_2) & ~(tmp_4_fu_706_p4 == ap_const_lv5_1) & ~(tmp_4_fu_706_p4 == ap_const_lv5_0))) begin
        synapse_cache_V_24_2 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_24_3 <= synapse_fetch_V_24_3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(tmp_fu_716_p1 == ap_const_lv2_2) & ~(tmp_fu_716_p1 == ap_const_lv2_1) & ~(tmp_fu_716_p1 == ap_const_lv2_0) & ~(tmp_4_fu_706_p4 == ap_const_lv5_17) & ~(tmp_4_fu_706_p4 == ap_const_lv5_16) & ~(tmp_4_fu_706_p4 == ap_const_lv5_15) & ~(tmp_4_fu_706_p4 == ap_const_lv5_14) & ~(tmp_4_fu_706_p4 == ap_const_lv5_13) & ~(tmp_4_fu_706_p4 == ap_const_lv5_12) & ~(tmp_4_fu_706_p4 == ap_const_lv5_11) & ~(tmp_4_fu_706_p4 == ap_const_lv5_10) & ~(tmp_4_fu_706_p4 == ap_const_lv5_F) & ~(tmp_4_fu_706_p4 == ap_const_lv5_E) & ~(tmp_4_fu_706_p4 == ap_const_lv5_D) & ~(tmp_4_fu_706_p4 == ap_const_lv5_C) & ~(tmp_4_fu_706_p4 == ap_const_lv5_B) & ~(tmp_4_fu_706_p4 == ap_const_lv5_A) & ~(tmp_4_fu_706_p4 == ap_const_lv5_9) & ~(tmp_4_fu_706_p4 == ap_const_lv5_8) & ~(tmp_4_fu_706_p4 == ap_const_lv5_7) & ~(tmp_4_fu_706_p4 == ap_const_lv5_6) & ~(tmp_4_fu_706_p4 == ap_const_lv5_5) & ~(tmp_4_fu_706_p4 == ap_const_lv5_4) & ~(tmp_4_fu_706_p4 == ap_const_lv5_3) & ~(tmp_4_fu_706_p4 == ap_const_lv5_2) & ~(tmp_4_fu_706_p4 == ap_const_lv5_1) & ~(tmp_4_fu_706_p4 == ap_const_lv5_0))) begin
        synapse_cache_V_24_3 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_8_0 <= synapse_fetch_V_8_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_fu_716_p1 == ap_const_lv2_0) & (tmp_4_fu_706_p4 == ap_const_lv5_8))) begin
        synapse_cache_V_8_0 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_8_1 <= synapse_fetch_V_8_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_fu_716_p1 == ap_const_lv2_1) & (tmp_4_fu_706_p4 == ap_const_lv5_8))) begin
        synapse_cache_V_8_1 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_8_2 <= synapse_fetch_V_8_2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_fu_716_p1 == ap_const_lv2_2) & (tmp_4_fu_706_p4 == ap_const_lv5_8))) begin
        synapse_cache_V_8_2 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_8_3 <= synapse_fetch_V_8_3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(tmp_fu_716_p1 == ap_const_lv2_2) & ~(tmp_fu_716_p1 == ap_const_lv2_1) & ~(tmp_fu_716_p1 == ap_const_lv2_0) & (tmp_4_fu_706_p4 == ap_const_lv5_8))) begin
        synapse_cache_V_8_3 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_9_0 <= synapse_fetch_V_9_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_fu_716_p1 == ap_const_lv2_0) & (tmp_4_fu_706_p4 == ap_const_lv5_9))) begin
        synapse_cache_V_9_0 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_9_1 <= synapse_fetch_V_9_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_fu_716_p1 == ap_const_lv2_1) & (tmp_4_fu_706_p4 == ap_const_lv5_9))) begin
        synapse_cache_V_9_1 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_9_2 <= synapse_fetch_V_9_2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (tmp_fu_716_p1 == ap_const_lv2_2) & (tmp_4_fu_706_p4 == ap_const_lv5_9))) begin
        synapse_cache_V_9_2 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(ap_const_lv1_0 == tmp_20_reg_4525))) begin
        synapse_cache_V_9_3 <= synapse_fetch_V_9_3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(tmp_fu_716_p1 == ap_const_lv2_2) & ~(tmp_fu_716_p1 == ap_const_lv2_1) & ~(tmp_fu_716_p1 == ap_const_lv2_0) & (tmp_4_fu_706_p4 == ap_const_lv5_9))) begin
        synapse_cache_V_9_3 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond2_fu_679_p2))) begin
        x_assign_reg_577 <= ap_const_lv14_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & (ap_const_lv1_0 == exitcond_flatten_reg_4378))) begin
        x_assign_reg_577 <= tmp_80_reg_4571;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond2_fu_679_p2))) begin
        x_reg_555 <= ap_const_lv14_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & (ap_const_lv1_0 == exitcond_flatten_reg_4378))) begin
        x_reg_555 <= x_mid2_reg_4410;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond2_fu_679_p2))) begin
        xl_reg_566 <= ap_const_lv7_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & (ap_const_lv1_0 == exitcond_flatten_reg_4378))) begin
        xl_reg_566 <= xl_1_reg_4566;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        y_reg_521 <= y_1_reg_4362;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        y_reg_521 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224))) begin
        IZH_A_V_reg_5306 <= IZH_A_V_fu_3587_p3;
        ap_reg_ppstg_IZH_A_V_reg_5306_pp0_it3 <= IZH_A_V_reg_5306;
        ap_reg_ppstg_IZH_A_V_reg_5306_pp0_it4 <= ap_reg_ppstg_IZH_A_V_reg_5306_pp0_it3;
        ap_reg_ppstg_IZH_A_V_reg_5306_pp0_it5 <= ap_reg_ppstg_IZH_A_V_reg_5306_pp0_it4;
        ap_reg_ppstg_IZH_A_V_reg_5306_pp0_it6 <= ap_reg_ppstg_IZH_A_V_reg_5306_pp0_it5;
        ap_reg_ppstg_IZH_A_V_reg_5306_pp0_it7 <= ap_reg_ppstg_IZH_A_V_reg_5306_pp0_it6;
        ap_reg_ppstg_IZH_A_V_reg_5306_pp0_it8 <= ap_reg_ppstg_IZH_A_V_reg_5306_pp0_it7;
        ap_reg_ppstg_p_Val2_10_reg_4545_pp0_it1 <= p_Val2_10_reg_4545;
        ap_reg_ppstg_p_Val2_10_reg_4545_pp0_it2 <= ap_reg_ppstg_p_Val2_10_reg_4545_pp0_it1;
        ap_reg_ppstg_p_Val2_11_reg_5374_pp0_it4 <= p_Val2_11_reg_5374;
        ap_reg_ppstg_p_Val2_11_reg_5374_pp0_it5 <= ap_reg_ppstg_p_Val2_11_reg_5374_pp0_it4;
        ap_reg_ppstg_p_Val2_11_reg_5374_pp0_it6 <= ap_reg_ppstg_p_Val2_11_reg_5374_pp0_it5;
        ap_reg_ppstg_p_Val2_5_reg_4529_pp0_it1 <= p_Val2_5_reg_4529;
        ap_reg_ppstg_p_Val2_9_15_reg_5136_pp0_it2 <= p_Val2_9_15_reg_5136;
        ap_reg_ppstg_p_Val2_9_16_reg_5142_pp0_it2 <= p_Val2_9_16_reg_5142;
        ap_reg_ppstg_p_Val2_9_17_reg_5148_pp0_it2 <= p_Val2_9_17_reg_5148;
        ap_reg_ppstg_p_Val2_9_18_reg_5154_pp0_it2 <= p_Val2_9_18_reg_5154;
        ap_reg_ppstg_p_Val2_9_19_reg_5160_pp0_it2 <= p_Val2_9_19_reg_5160;
        ap_reg_ppstg_p_Val2_9_20_reg_5166_pp0_it2 <= p_Val2_9_20_reg_5166;
        ap_reg_ppstg_p_Val2_9_20_reg_5166_pp0_it3 <= ap_reg_ppstg_p_Val2_9_20_reg_5166_pp0_it2;
        ap_reg_ppstg_p_Val2_9_21_reg_5172_pp0_it2 <= p_Val2_9_21_reg_5172;
        ap_reg_ppstg_p_Val2_9_21_reg_5172_pp0_it3 <= ap_reg_ppstg_p_Val2_9_21_reg_5172_pp0_it2;
        ap_reg_ppstg_p_Val2_9_22_reg_5178_pp0_it2 <= p_Val2_9_22_reg_5178;
        ap_reg_ppstg_p_Val2_9_22_reg_5178_pp0_it3 <= ap_reg_ppstg_p_Val2_9_22_reg_5178_pp0_it2;
        ap_reg_ppstg_p_Val2_s_reg_4535_pp0_it1 <= p_Val2_s_reg_4535;
        ap_reg_ppstg_p_Val2_s_reg_4535_pp0_it2 <= ap_reg_ppstg_p_Val2_s_reg_4535_pp0_it1;
        ap_reg_ppstg_p_Val2_s_reg_4535_pp0_it3 <= ap_reg_ppstg_p_Val2_s_reg_4535_pp0_it2;
        ap_reg_ppstg_p_Val2_s_reg_4535_pp0_it4 <= ap_reg_ppstg_p_Val2_s_reg_4535_pp0_it3;
        ap_reg_ppstg_p_Val2_s_reg_4535_pp0_it5 <= ap_reg_ppstg_p_Val2_s_reg_4535_pp0_it4;
        ap_reg_ppstg_p_Val2_s_reg_4535_pp0_it6 <= ap_reg_ppstg_p_Val2_s_reg_4535_pp0_it5;
        ap_reg_ppstg_tmp_51_reg_4552_pp0_it1 <= tmp_51_reg_4552;
        ap_reg_ppstg_tmp_51_reg_4552_pp0_it2 <= ap_reg_ppstg_tmp_51_reg_4552_pp0_it1;
        ap_reg_ppstg_tmp_51_reg_4552_pp0_it3 <= ap_reg_ppstg_tmp_51_reg_4552_pp0_it2;
        ap_reg_ppstg_tmp_51_reg_4552_pp0_it4 <= ap_reg_ppstg_tmp_51_reg_4552_pp0_it3;
        ap_reg_ppstg_tmp_51_reg_4552_pp0_it5 <= ap_reg_ppstg_tmp_51_reg_4552_pp0_it4;
        ap_reg_ppstg_tmp_51_reg_4552_pp0_it6 <= ap_reg_ppstg_tmp_51_reg_4552_pp0_it5;
        ap_reg_ppstg_tmp_51_reg_4552_pp0_it7 <= ap_reg_ppstg_tmp_51_reg_4552_pp0_it6;
        ap_reg_ppstg_tmp_51_reg_4552_pp0_it8 <= ap_reg_ppstg_tmp_51_reg_4552_pp0_it7;
        ap_reg_ppstg_tmp_51_reg_4552_pp0_it9 <= ap_reg_ppstg_tmp_51_reg_4552_pp0_it8;
        p_Val2_9_15_reg_5136 <= {{grp_fu_2143_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_16_reg_5142 <= {{grp_fu_2190_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_17_reg_5148 <= {{grp_fu_2237_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_18_reg_5154 <= {{grp_fu_2284_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_19_reg_5160 <= {{grp_fu_2331_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_20_reg_5166 <= {{grp_fu_2378_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_21_reg_5172 <= {{grp_fu_2425_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_22_reg_5178 <= {{grp_fu_2472_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        sum_g_exh_1_11_reg_5294 <= sum_g_exh_1_11_fu_3573_p3;
        sum_g_exh_1_19_reg_5362 <= sum_g_exh_1_19_fu_3767_p3;
        sum_g_exh_1_26_reg_5426 <= sum_g_exh_1_26_fu_3995_p3;
        sum_g_exh_1_4_reg_5124 <= sum_g_exh_1_4_fu_3167_p3;
        sum_g_inh_1_11_reg_5300 <= sum_g_inh_1_11_fu_3580_p3;
        sum_g_inh_1_19_reg_5368 <= sum_g_inh_1_19_fu_3774_p3;
        sum_g_inh_1_26_reg_5431 <= sum_g_inh_1_26_fu_4001_p3;
        sum_g_inh_1_4_reg_5130 <= sum_g_inh_1_4_fu_3174_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7))) begin
        ap_reg_ppstg_brmerge_10_reg_4812_pp0_it1 <= brmerge_10_reg_4812;
        ap_reg_ppstg_brmerge_11_reg_4818_pp0_it1 <= brmerge_11_reg_4818;
        ap_reg_ppstg_brmerge_12_reg_4824_pp0_it1 <= brmerge_12_reg_4824;
        ap_reg_ppstg_brmerge_13_reg_4830_pp0_it1 <= brmerge_13_reg_4830;
        ap_reg_ppstg_brmerge_14_reg_4836_pp0_it1 <= brmerge_14_reg_4836;
        ap_reg_ppstg_brmerge_15_reg_4852_pp0_it1 <= brmerge_15_reg_4852;
        ap_reg_ppstg_brmerge_16_reg_4868_pp0_it1 <= brmerge_16_reg_4868;
        ap_reg_ppstg_brmerge_16_reg_4868_pp0_it2 <= ap_reg_ppstg_brmerge_16_reg_4868_pp0_it1;
        ap_reg_ppstg_brmerge_17_reg_4884_pp0_it1 <= brmerge_17_reg_4884;
        ap_reg_ppstg_brmerge_17_reg_4884_pp0_it2 <= ap_reg_ppstg_brmerge_17_reg_4884_pp0_it1;
        ap_reg_ppstg_brmerge_18_reg_4900_pp0_it1 <= brmerge_18_reg_4900;
        ap_reg_ppstg_brmerge_18_reg_4900_pp0_it2 <= ap_reg_ppstg_brmerge_18_reg_4900_pp0_it1;
        ap_reg_ppstg_brmerge_19_reg_4916_pp0_it1 <= brmerge_19_reg_4916;
        ap_reg_ppstg_brmerge_19_reg_4916_pp0_it2 <= ap_reg_ppstg_brmerge_19_reg_4916_pp0_it1;
        ap_reg_ppstg_brmerge_20_reg_4932_pp0_it1 <= brmerge_20_reg_4932;
        ap_reg_ppstg_brmerge_20_reg_4932_pp0_it2 <= ap_reg_ppstg_brmerge_20_reg_4932_pp0_it1;
        ap_reg_ppstg_brmerge_21_reg_4948_pp0_it1 <= brmerge_21_reg_4948;
        ap_reg_ppstg_brmerge_21_reg_4948_pp0_it2 <= ap_reg_ppstg_brmerge_21_reg_4948_pp0_it1;
        ap_reg_ppstg_brmerge_22_reg_4964_pp0_it1 <= brmerge_22_reg_4964;
        ap_reg_ppstg_brmerge_22_reg_4964_pp0_it2 <= ap_reg_ppstg_brmerge_22_reg_4964_pp0_it1;
        ap_reg_ppstg_brmerge_23_reg_4975_pp0_it1 <= brmerge_23_reg_4975;
        ap_reg_ppstg_brmerge_23_reg_4975_pp0_it2 <= ap_reg_ppstg_brmerge_23_reg_4975_pp0_it1;
        ap_reg_ppstg_brmerge_24_reg_4986_pp0_it1 <= brmerge_24_reg_4986;
        ap_reg_ppstg_brmerge_24_reg_4986_pp0_it2 <= ap_reg_ppstg_brmerge_24_reg_4986_pp0_it1;
        ap_reg_ppstg_brmerge_24_reg_4986_pp0_it3 <= ap_reg_ppstg_brmerge_24_reg_4986_pp0_it2;
        ap_reg_ppstg_brmerge_25_reg_4997_pp0_it1 <= brmerge_25_reg_4997;
        ap_reg_ppstg_brmerge_25_reg_4997_pp0_it2 <= ap_reg_ppstg_brmerge_25_reg_4997_pp0_it1;
        ap_reg_ppstg_brmerge_25_reg_4997_pp0_it3 <= ap_reg_ppstg_brmerge_25_reg_4997_pp0_it2;
        ap_reg_ppstg_brmerge_26_reg_5008_pp0_it1 <= brmerge_26_reg_5008;
        ap_reg_ppstg_brmerge_26_reg_5008_pp0_it2 <= ap_reg_ppstg_brmerge_26_reg_5008_pp0_it1;
        ap_reg_ppstg_brmerge_26_reg_5008_pp0_it3 <= ap_reg_ppstg_brmerge_26_reg_5008_pp0_it2;
        ap_reg_ppstg_brmerge_8_reg_4800_pp0_it1 <= brmerge_8_reg_4800;
        ap_reg_ppstg_brmerge_9_reg_4806_pp0_it1 <= brmerge_9_reg_4806;
        sum_g_exh_1_15_reg_5333 <= sum_g_exh_1_15_fu_3679_p3;
        sum_g_exh_1_23_reg_5402 <= sum_g_exh_1_23_fu_3929_p3;
        sum_g_exh_1_s_reg_5230 <= sum_g_exh_1_s_fu_3375_p3;
        sum_g_inh_1_15_reg_5339 <= sum_g_inh_1_15_fu_3686_p3;
        sum_g_inh_1_23_reg_5408 <= sum_g_inh_1_23_fu_3936_p3;
        sum_g_inh_1_s_reg_5236 <= sum_g_inh_1_s_fu_3382_p3;
        tmp_43_reg_5456 <= grp_fu_4013_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182))) begin
        ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it1 <= exitcond_flatten_reg_4378;
        ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it10 <= ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it9;
        ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it2 <= ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it1;
        ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it3 <= ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it2;
        ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it4 <= ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it3;
        ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it5 <= ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it4;
        ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it6 <= ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it5;
        ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it7 <= ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it6;
        ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it8 <= ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it7;
        ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it9 <= ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it8;
        ap_reg_ppstg_p_Val2_9_10_reg_5044_pp0_it2 <= p_Val2_9_10_reg_5044;
        ap_reg_ppstg_p_Val2_9_11_reg_5050_pp0_it2 <= p_Val2_9_11_reg_5050;
        ap_reg_ppstg_p_Val2_9_12_reg_5056_pp0_it2 <= p_Val2_9_12_reg_5056;
        ap_reg_ppstg_p_Val2_9_13_reg_5062_pp0_it2 <= p_Val2_9_13_reg_5062;
        ap_reg_ppstg_p_Val2_9_14_reg_5068_pp0_it2 <= p_Val2_9_14_reg_5068;
        ap_reg_ppstg_tmp_57_reg_5284_pp0_it3[55 : 24] <= tmp_57_reg_5284[55 : 24];
        ap_reg_ppstg_u_V_addr_reg_4434_pp0_it1 <= u_V_addr_reg_4434;
        ap_reg_ppstg_u_V_addr_reg_4434_pp0_it2 <= ap_reg_ppstg_u_V_addr_reg_4434_pp0_it1;
        ap_reg_ppstg_u_V_addr_reg_4434_pp0_it3 <= ap_reg_ppstg_u_V_addr_reg_4434_pp0_it2;
        ap_reg_ppstg_u_V_addr_reg_4434_pp0_it4 <= ap_reg_ppstg_u_V_addr_reg_4434_pp0_it3;
        ap_reg_ppstg_u_V_addr_reg_4434_pp0_it5 <= ap_reg_ppstg_u_V_addr_reg_4434_pp0_it4;
        ap_reg_ppstg_u_V_addr_reg_4434_pp0_it6 <= ap_reg_ppstg_u_V_addr_reg_4434_pp0_it5;
        ap_reg_ppstg_u_V_addr_reg_4434_pp0_it7 <= ap_reg_ppstg_u_V_addr_reg_4434_pp0_it6;
        ap_reg_ppstg_u_V_addr_reg_4434_pp0_it8 <= ap_reg_ppstg_u_V_addr_reg_4434_pp0_it7;
        ap_reg_ppstg_u_V_addr_reg_4434_pp0_it9 <= ap_reg_ppstg_u_V_addr_reg_4434_pp0_it8;
        ap_reg_ppstg_v_V_addr_reg_4428_pp0_it1 <= v_V_addr_reg_4428;
        ap_reg_ppstg_v_V_addr_reg_4428_pp0_it10 <= ap_reg_ppstg_v_V_addr_reg_4428_pp0_it9;
        ap_reg_ppstg_v_V_addr_reg_4428_pp0_it2 <= ap_reg_ppstg_v_V_addr_reg_4428_pp0_it1;
        ap_reg_ppstg_v_V_addr_reg_4428_pp0_it3 <= ap_reg_ppstg_v_V_addr_reg_4428_pp0_it2;
        ap_reg_ppstg_v_V_addr_reg_4428_pp0_it4 <= ap_reg_ppstg_v_V_addr_reg_4428_pp0_it3;
        ap_reg_ppstg_v_V_addr_reg_4428_pp0_it5 <= ap_reg_ppstg_v_V_addr_reg_4428_pp0_it4;
        ap_reg_ppstg_v_V_addr_reg_4428_pp0_it6 <= ap_reg_ppstg_v_V_addr_reg_4428_pp0_it5;
        ap_reg_ppstg_v_V_addr_reg_4428_pp0_it7 <= ap_reg_ppstg_v_V_addr_reg_4428_pp0_it6;
        ap_reg_ppstg_v_V_addr_reg_4428_pp0_it8 <= ap_reg_ppstg_v_V_addr_reg_4428_pp0_it7;
        ap_reg_ppstg_v_V_addr_reg_4428_pp0_it9 <= ap_reg_ppstg_v_V_addr_reg_4428_pp0_it8;
        exitcond_flatten_reg_4378 <= exitcond_flatten_fu_888_p2;
        p_Val2_1_reg_5461 <= grp_fu_4035_p2;
        p_Val2_9_10_reg_5044 <= {{grp_fu_1416_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_11_reg_5050 <= {{grp_fu_1444_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_12_reg_5056 <= {{grp_fu_1472_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_13_reg_5062 <= {{grp_fu_1500_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_14_reg_5068 <= {{grp_fu_1528_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_8_reg_5032 <= {{grp_fu_1360_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_9_reg_5038 <= {{grp_fu_1388_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_s_reg_5026 <= {{grp_fu_1332_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        sum_g_exh_1_17_reg_5345 <= sum_g_exh_1_17_fu_3723_p3;
        sum_g_exh_1_25_reg_5414 <= sum_g_exh_1_25_fu_3973_p3;
        sum_g_exh_1_2_reg_5014 <= sum_g_exh_1_2_fu_2637_p3;
        sum_g_exh_1_9_reg_5247 <= sum_g_exh_1_9_fu_3424_p3;
        sum_g_inh_1_17_reg_5351 <= sum_g_inh_1_17_fu_3730_p3;
        sum_g_inh_1_25_reg_5420 <= sum_g_inh_1_25_fu_3980_p3;
        sum_g_inh_1_2_reg_5020 <= sum_g_inh_1_2_fu_2644_p3;
        sum_g_inh_1_9_reg_5253 <= sum_g_inh_1_9_fu_3431_p3;
        tmp_44_reg_5259 <= tmp_44_fu_3487_p2;
        tmp_88_reg_5264[31 : 29] <= tmp_88_fu_3503_p1[31 : 29];
        tmp_89_reg_5269 <= tmp_89_fu_3507_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6))) begin
        ap_reg_ppstg_p_Val2_17_reg_5476_pp0_it7 <= p_Val2_17_reg_5476;
        ap_reg_ppstg_p_Val2_17_reg_5476_pp0_it8 <= ap_reg_ppstg_p_Val2_17_reg_5476_pp0_it7;
        ap_reg_ppstg_p_Val2_17_reg_5476_pp0_it9 <= ap_reg_ppstg_p_Val2_17_reg_5476_pp0_it8;
        ap_reg_ppstg_p_Val2_9_23_reg_5196_pp0_it2 <= p_Val2_9_23_reg_5196;
        ap_reg_ppstg_p_Val2_9_23_reg_5196_pp0_it3 <= ap_reg_ppstg_p_Val2_9_23_reg_5196_pp0_it2;
        ap_reg_ppstg_p_Val2_9_24_reg_5202_pp0_it2 <= p_Val2_9_24_reg_5202;
        ap_reg_ppstg_p_Val2_9_24_reg_5202_pp0_it3 <= ap_reg_ppstg_p_Val2_9_24_reg_5202_pp0_it2;
        ap_reg_ppstg_p_Val2_9_25_reg_5208_pp0_it2 <= p_Val2_9_25_reg_5208;
        ap_reg_ppstg_p_Val2_9_25_reg_5208_pp0_it3 <= ap_reg_ppstg_p_Val2_9_25_reg_5208_pp0_it2;
        ap_reg_ppstg_p_Val2_9_26_reg_5214_pp0_it2 <= p_Val2_9_26_reg_5214;
        ap_reg_ppstg_p_Val2_9_26_reg_5214_pp0_it3 <= ap_reg_ppstg_p_Val2_9_26_reg_5214_pp0_it2;
        ap_reg_ppstg_tmp_65_cast_reg_5471_pp0_it7[99 : 48] <= tmp_65_cast_reg_5471[99 : 48];
        ap_reg_ppstg_tmp_65_cast_reg_5471_pp0_it8[99 : 48] <= ap_reg_ppstg_tmp_65_cast_reg_5471_pp0_it7[99 : 48];
        ap_reg_ppstg_tmp_65_cast_reg_5471_pp0_it9[99 : 48] <= ap_reg_ppstg_tmp_65_cast_reg_5471_pp0_it8[99 : 48];
        ap_reg_ppstg_tmp_68_reg_5519_pp0_it9[55 : 24] <= tmp_68_reg_5519[55 : 24];
        ap_reg_ppstg_tmp_82_reg_5396_pp0_it4 <= tmp_82_reg_5396;
        ap_reg_ppstg_tmp_82_reg_5396_pp0_it5 <= ap_reg_ppstg_tmp_82_reg_5396_pp0_it4;
        ap_reg_ppstg_tmp_82_reg_5396_pp0_it6 <= ap_reg_ppstg_tmp_82_reg_5396_pp0_it5;
        ap_reg_ppstg_tmp_82_reg_5396_pp0_it7 <= ap_reg_ppstg_tmp_82_reg_5396_pp0_it6;
        ap_reg_ppstg_tmp_82_reg_5396_pp0_it8 <= ap_reg_ppstg_tmp_82_reg_5396_pp0_it7;
        ap_reg_ppstg_tmp_82_reg_5396_pp0_it9 <= ap_reg_ppstg_tmp_82_reg_5396_pp0_it8;
        p_Val2_9_23_reg_5196 <= {{grp_fu_2752_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_24_reg_5202 <= {{grp_fu_2779_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_25_reg_5208 <= {{grp_fu_2806_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_26_reg_5214 <= {{grp_fu_2833_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        sum_g_exh_1_13_reg_5321 <= sum_g_exh_1_13_fu_3635_p3;
        sum_g_exh_1_21_reg_5384 <= sum_g_exh_1_21_fu_3851_p3;
        sum_g_exh_1_6_reg_5184 <= sum_g_exh_1_6_fu_3291_p3;
        sum_g_inh_1_13_reg_5327 <= sum_g_inh_1_13_fu_3642_p3;
        sum_g_inh_1_21_reg_5390 <= sum_g_inh_1_21_fu_3858_p3;
        sum_g_inh_1_6_reg_5190 <= sum_g_inh_1_6_fu_3298_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7))) begin
        brmerge_10_reg_4812 <= brmerge_10_fu_2036_p2;
        brmerge_11_reg_4818 <= brmerge_11_fu_2055_p2;
        brmerge_12_reg_4824 <= brmerge_12_fu_2074_p2;
        brmerge_13_reg_4830 <= brmerge_13_fu_2093_p2;
        brmerge_14_reg_4836 <= brmerge_14_fu_2112_p2;
        brmerge_15_reg_4852 <= brmerge_15_fu_2163_p2;
        brmerge_16_reg_4868 <= brmerge_16_fu_2210_p2;
        brmerge_17_reg_4884 <= brmerge_17_fu_2257_p2;
        brmerge_18_reg_4900 <= brmerge_18_fu_2304_p2;
        brmerge_19_reg_4916 <= brmerge_19_fu_2351_p2;
        brmerge_1_reg_4716 <= brmerge_1_fu_1786_p2;
        brmerge_20_reg_4932 <= brmerge_20_fu_2398_p2;
        brmerge_21_reg_4948 <= brmerge_21_fu_2445_p2;
        brmerge_22_reg_4964 <= brmerge_22_fu_2492_p2;
        brmerge_23_reg_4975 <= brmerge_23_fu_2515_p2;
        brmerge_24_reg_4986 <= brmerge_24_fu_2544_p2;
        brmerge_25_reg_4997 <= brmerge_25_fu_2573_p2;
        brmerge_26_reg_5008 <= brmerge_26_fu_2602_p2;
        brmerge_2_reg_4728 <= brmerge_2_fu_1815_p2;
        brmerge_3_reg_4740 <= brmerge_3_fu_1844_p2;
        brmerge_4_reg_4752 <= brmerge_4_fu_1873_p2;
        brmerge_5_reg_4764 <= brmerge_5_fu_1902_p2;
        brmerge_6_reg_4776 <= brmerge_6_fu_1931_p2;
        brmerge_7_reg_4788 <= brmerge_7_fu_1960_p2;
        brmerge_8_reg_4800 <= brmerge_8_fu_1998_p2;
        brmerge_9_reg_4806 <= brmerge_9_fu_2017_p2;
        brmerge_s_reg_4794 <= brmerge_s_fu_1979_p2;
        p_Result_20_21_reg_4981 <= {{input_stream0_TDATA[ap_const_lv32_F : ap_const_lv32_8]}};
        p_Result_20_22_reg_4992 <= {{input_stream0_TDATA[ap_const_lv32_17 : ap_const_lv32_10]}};
        p_Result_20_23_reg_5003 <= {{input_stream0_TDATA[ap_const_lv32_1F : ap_const_lv32_18]}};
        p_Val2_9_1_reg_4710 <= {{grp_fu_1047_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_2_reg_4722 <= {{grp_fu_1075_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_3_reg_4734 <= {{grp_fu_1103_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_4_reg_4746 <= {{grp_fu_1131_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_5_reg_4758 <= {{grp_fu_1159_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_6_reg_4770 <= {{grp_fu_1187_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        p_Val2_9_7_reg_4782 <= {{grp_fu_1215_p2[ap_const_lv32_2B : ap_const_lv32_C]}};
        sum_g_exh_1_reg_4698 <= sum_g_exh_1_fu_1746_p3;
        sum_g_inh_1_reg_4704 <= sum_g_inh_1_fu_1754_p3;
        tmp_61_reg_4970 <= tmp_61_fu_2497_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182))) begin
        indvar_flatten_next_reg_4382 <= indvar_flatten_next_fu_894_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_888_p2 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182))) begin
        l_mid2_reg_4402 <= l_mid2_fu_934_p3;
        x_mid2_reg_4410 <= x_mid2_fu_942_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224))) begin
        p_Val2_10_reg_4545 <= u_V_q0;
        p_Val2_s_reg_4535 <= v_V_q0;
        tmp_80_reg_4571 <= tmp_80_fu_1274_p2;
        xl_1_reg_4566 <= xl_1_fu_1269_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_51_reg_4552_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it3))) begin
        p_Val2_11_reg_5374 <= p_Val2_11_fu_3805_p2;
        tmp_81_reg_5379 <= {{grp_fu_3599_p2[ap_const_lv32_4F : ap_const_lv32_30]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_51_reg_4552_pp0_it1))) begin
        p_Val2_13_reg_5225 <= grp_fu_3131_p2;
        p_Val2_3_reg_5220 <= grp_fu_3125_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_51_reg_4552_pp0_it6))) begin
        p_Val2_17_reg_5476 <= {{p_Val2_16_fu_4130_p2[ap_const_lv32_37 : ap_const_lv32_18]}};
        tmp_65_cast_reg_5471[99 : 48] <= tmp_65_cast_fu_4083_p1[99 : 48];
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it7) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_51_reg_4552_pp0_it7))) begin
        p_Val2_20_reg_5494 <= grp_fu_4152_p2;
        p_Val2_25_reg_5499 <= grp_fu_4158_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_51_reg_4552_pp0_it9))) begin
        p_Val2_21_reg_5539 <= grp_fu_4179_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_51_reg_4552_pp0_it9))) begin
        p_Val2_23_reg_5544 <= p_Val2_23_fu_4241_p2;
        tmp_85_reg_5549 <= {{grp_fu_4211_p2[ap_const_lv32_4F : ap_const_lv32_30]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224))) begin
        p_Val2_5_reg_4529 <= p_Val2_5_fu_1229_p3;
        tmp_20_reg_4525 <= tmp_20_fu_1221_p2;
        tmp_51_reg_4552 <= tmp_51_fu_1237_p2;
        tmp_9_reg_4440 <= tmp_9_fu_987_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_51_reg_4552_pp0_it2))) begin
        p_Val2_6_reg_5357 <= grp_fu_3517_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_51_reg_4552_pp0_it1))) begin
        r_V_1_reg_5242 <= r_V_1_fu_3389_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_51_reg_4552_pp0_it1))) begin
        r_V_2_reg_5289 <= r_V_2_fu_3537_p2;
        tmp_57_reg_5284[55 : 24] <= tmp_57_fu_3526_p3[55 : 24];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_51_reg_4552_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it8))) begin
        r_V_3_reg_5504 <= r_V_3_fu_4167_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_51_reg_4552_pp0_it8))) begin
        r_V_4_reg_5524 <= r_V_4_fu_4199_p2;
        tmp_68_reg_5519[55 : 24] <= tmp_68_fu_4188_p3[55 : 24];
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_888_p2 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)))) begin
        reg_605 <= input_stream0_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_10_reg_4415 == ap_const_lv5_0) & (tmp_11_reg_4419 == ap_const_lv2_0))) begin
        synapse_fetch_V_0_0 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_10_reg_4415 == ap_const_lv5_0) & (tmp_11_reg_4419 == ap_const_lv2_1))) begin
        synapse_fetch_V_0_1 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_10_reg_4415 == ap_const_lv5_0) & (tmp_11_reg_4419 == ap_const_lv2_2))) begin
        synapse_fetch_V_0_2 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_10_reg_4415 == ap_const_lv5_0) & ~(tmp_11_reg_4419 == ap_const_lv2_2) & ~(tmp_11_reg_4419 == ap_const_lv2_1) & ~(tmp_11_reg_4419 == ap_const_lv2_0))) begin
        synapse_fetch_V_0_3 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_11_reg_4419 == ap_const_lv2_0) & (tmp_10_reg_4415 == ap_const_lv5_10))) begin
        synapse_fetch_V_16_0 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_11_reg_4419 == ap_const_lv2_1) & (tmp_10_reg_4415 == ap_const_lv5_10))) begin
        synapse_fetch_V_16_1 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_11_reg_4419 == ap_const_lv2_2) & (tmp_10_reg_4415 == ap_const_lv5_10))) begin
        synapse_fetch_V_16_2 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & ~(tmp_11_reg_4419 == ap_const_lv2_2) & ~(tmp_11_reg_4419 == ap_const_lv2_1) & ~(tmp_11_reg_4419 == ap_const_lv2_0) & (tmp_10_reg_4415 == ap_const_lv5_10))) begin
        synapse_fetch_V_16_3 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_11_reg_4419 == ap_const_lv2_0) & (tmp_10_reg_4415 == ap_const_lv5_11))) begin
        synapse_fetch_V_17_0 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_11_reg_4419 == ap_const_lv2_1) & (tmp_10_reg_4415 == ap_const_lv5_11))) begin
        synapse_fetch_V_17_1 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_11_reg_4419 == ap_const_lv2_2) & (tmp_10_reg_4415 == ap_const_lv5_11))) begin
        synapse_fetch_V_17_2 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & ~(tmp_11_reg_4419 == ap_const_lv2_2) & ~(tmp_11_reg_4419 == ap_const_lv2_1) & ~(tmp_11_reg_4419 == ap_const_lv2_0) & (tmp_10_reg_4415 == ap_const_lv5_11))) begin
        synapse_fetch_V_17_3 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_11_reg_4419 == ap_const_lv2_0) & (tmp_10_reg_4415 == ap_const_lv5_1))) begin
        synapse_fetch_V_1_0 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_11_reg_4419 == ap_const_lv2_1) & (tmp_10_reg_4415 == ap_const_lv5_1))) begin
        synapse_fetch_V_1_1 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_11_reg_4419 == ap_const_lv2_2) & (tmp_10_reg_4415 == ap_const_lv5_1))) begin
        synapse_fetch_V_1_2 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & ~(tmp_11_reg_4419 == ap_const_lv2_2) & ~(tmp_11_reg_4419 == ap_const_lv2_1) & ~(tmp_11_reg_4419 == ap_const_lv2_0) & (tmp_10_reg_4415 == ap_const_lv5_1))) begin
        synapse_fetch_V_1_3 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_11_reg_4419 == ap_const_lv2_0) & ~(tmp_10_reg_4415 == ap_const_lv5_17) & ~(tmp_10_reg_4415 == ap_const_lv5_16) & ~(tmp_10_reg_4415 == ap_const_lv5_15) & ~(tmp_10_reg_4415 == ap_const_lv5_14) & ~(tmp_10_reg_4415 == ap_const_lv5_13) & ~(tmp_10_reg_4415 == ap_const_lv5_12) & ~(tmp_10_reg_4415 == ap_const_lv5_11) & ~(tmp_10_reg_4415 == ap_const_lv5_10) & ~(tmp_10_reg_4415 == ap_const_lv5_F) & ~(tmp_10_reg_4415 == ap_const_lv5_E) & ~(tmp_10_reg_4415 == ap_const_lv5_D) & ~(tmp_10_reg_4415 == ap_const_lv5_C) & ~(tmp_10_reg_4415 == ap_const_lv5_B) & ~(tmp_10_reg_4415 == ap_const_lv5_A) & ~(tmp_10_reg_4415 == ap_const_lv5_9) & ~(tmp_10_reg_4415 == ap_const_lv5_8) & ~(tmp_10_reg_4415 == ap_const_lv5_7) & ~(tmp_10_reg_4415 == ap_const_lv5_6) & ~(tmp_10_reg_4415 == ap_const_lv5_5) & ~(tmp_10_reg_4415 == ap_const_lv5_4) & ~(tmp_10_reg_4415 == ap_const_lv5_3) & ~(tmp_10_reg_4415 == ap_const_lv5_2) & ~(tmp_10_reg_4415 == ap_const_lv5_1) & ~(tmp_10_reg_4415 == ap_const_lv5_0))) begin
        synapse_fetch_V_24_0 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_11_reg_4419 == ap_const_lv2_1) & ~(tmp_10_reg_4415 == ap_const_lv5_17) & ~(tmp_10_reg_4415 == ap_const_lv5_16) & ~(tmp_10_reg_4415 == ap_const_lv5_15) & ~(tmp_10_reg_4415 == ap_const_lv5_14) & ~(tmp_10_reg_4415 == ap_const_lv5_13) & ~(tmp_10_reg_4415 == ap_const_lv5_12) & ~(tmp_10_reg_4415 == ap_const_lv5_11) & ~(tmp_10_reg_4415 == ap_const_lv5_10) & ~(tmp_10_reg_4415 == ap_const_lv5_F) & ~(tmp_10_reg_4415 == ap_const_lv5_E) & ~(tmp_10_reg_4415 == ap_const_lv5_D) & ~(tmp_10_reg_4415 == ap_const_lv5_C) & ~(tmp_10_reg_4415 == ap_const_lv5_B) & ~(tmp_10_reg_4415 == ap_const_lv5_A) & ~(tmp_10_reg_4415 == ap_const_lv5_9) & ~(tmp_10_reg_4415 == ap_const_lv5_8) & ~(tmp_10_reg_4415 == ap_const_lv5_7) & ~(tmp_10_reg_4415 == ap_const_lv5_6) & ~(tmp_10_reg_4415 == ap_const_lv5_5) & ~(tmp_10_reg_4415 == ap_const_lv5_4) & ~(tmp_10_reg_4415 == ap_const_lv5_3) & ~(tmp_10_reg_4415 == ap_const_lv5_2) & ~(tmp_10_reg_4415 == ap_const_lv5_1) & ~(tmp_10_reg_4415 == ap_const_lv5_0))) begin
        synapse_fetch_V_24_1 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_11_reg_4419 == ap_const_lv2_2) & ~(tmp_10_reg_4415 == ap_const_lv5_17) & ~(tmp_10_reg_4415 == ap_const_lv5_16) & ~(tmp_10_reg_4415 == ap_const_lv5_15) & ~(tmp_10_reg_4415 == ap_const_lv5_14) & ~(tmp_10_reg_4415 == ap_const_lv5_13) & ~(tmp_10_reg_4415 == ap_const_lv5_12) & ~(tmp_10_reg_4415 == ap_const_lv5_11) & ~(tmp_10_reg_4415 == ap_const_lv5_10) & ~(tmp_10_reg_4415 == ap_const_lv5_F) & ~(tmp_10_reg_4415 == ap_const_lv5_E) & ~(tmp_10_reg_4415 == ap_const_lv5_D) & ~(tmp_10_reg_4415 == ap_const_lv5_C) & ~(tmp_10_reg_4415 == ap_const_lv5_B) & ~(tmp_10_reg_4415 == ap_const_lv5_A) & ~(tmp_10_reg_4415 == ap_const_lv5_9) & ~(tmp_10_reg_4415 == ap_const_lv5_8) & ~(tmp_10_reg_4415 == ap_const_lv5_7) & ~(tmp_10_reg_4415 == ap_const_lv5_6) & ~(tmp_10_reg_4415 == ap_const_lv5_5) & ~(tmp_10_reg_4415 == ap_const_lv5_4) & ~(tmp_10_reg_4415 == ap_const_lv5_3) & ~(tmp_10_reg_4415 == ap_const_lv5_2) & ~(tmp_10_reg_4415 == ap_const_lv5_1) & ~(tmp_10_reg_4415 == ap_const_lv5_0))) begin
        synapse_fetch_V_24_2 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & ~(tmp_11_reg_4419 == ap_const_lv2_2) & ~(tmp_11_reg_4419 == ap_const_lv2_1) & ~(tmp_11_reg_4419 == ap_const_lv2_0) & ~(tmp_10_reg_4415 == ap_const_lv5_17) & ~(tmp_10_reg_4415 == ap_const_lv5_16) & ~(tmp_10_reg_4415 == ap_const_lv5_15) & ~(tmp_10_reg_4415 == ap_const_lv5_14) & ~(tmp_10_reg_4415 == ap_const_lv5_13) & ~(tmp_10_reg_4415 == ap_const_lv5_12) & ~(tmp_10_reg_4415 == ap_const_lv5_11) & ~(tmp_10_reg_4415 == ap_const_lv5_10) & ~(tmp_10_reg_4415 == ap_const_lv5_F) & ~(tmp_10_reg_4415 == ap_const_lv5_E) & ~(tmp_10_reg_4415 == ap_const_lv5_D) & ~(tmp_10_reg_4415 == ap_const_lv5_C) & ~(tmp_10_reg_4415 == ap_const_lv5_B) & ~(tmp_10_reg_4415 == ap_const_lv5_A) & ~(tmp_10_reg_4415 == ap_const_lv5_9) & ~(tmp_10_reg_4415 == ap_const_lv5_8) & ~(tmp_10_reg_4415 == ap_const_lv5_7) & ~(tmp_10_reg_4415 == ap_const_lv5_6) & ~(tmp_10_reg_4415 == ap_const_lv5_5) & ~(tmp_10_reg_4415 == ap_const_lv5_4) & ~(tmp_10_reg_4415 == ap_const_lv5_3) & ~(tmp_10_reg_4415 == ap_const_lv5_2) & ~(tmp_10_reg_4415 == ap_const_lv5_1) & ~(tmp_10_reg_4415 == ap_const_lv5_0))) begin
        synapse_fetch_V_24_3 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_11_reg_4419 == ap_const_lv2_0) & (tmp_10_reg_4415 == ap_const_lv5_8))) begin
        synapse_fetch_V_8_0 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_11_reg_4419 == ap_const_lv2_1) & (tmp_10_reg_4415 == ap_const_lv5_8))) begin
        synapse_fetch_V_8_1 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_11_reg_4419 == ap_const_lv2_2) & (tmp_10_reg_4415 == ap_const_lv5_8))) begin
        synapse_fetch_V_8_2 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & ~(tmp_11_reg_4419 == ap_const_lv2_2) & ~(tmp_11_reg_4419 == ap_const_lv2_1) & ~(tmp_11_reg_4419 == ap_const_lv2_0) & (tmp_10_reg_4415 == ap_const_lv5_8))) begin
        synapse_fetch_V_8_3 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_11_reg_4419 == ap_const_lv2_0) & (tmp_10_reg_4415 == ap_const_lv5_9))) begin
        synapse_fetch_V_9_0 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_11_reg_4419 == ap_const_lv2_1) & (tmp_10_reg_4415 == ap_const_lv5_9))) begin
        synapse_fetch_V_9_1 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & (tmp_11_reg_4419 == ap_const_lv2_2) & (tmp_10_reg_4415 == ap_const_lv5_9))) begin
        synapse_fetch_V_9_2 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7) & ~(tmp_11_reg_4419 == ap_const_lv2_2) & ~(tmp_11_reg_4419 == ap_const_lv2_1) & ~(tmp_11_reg_4419 == ap_const_lv2_0) & (tmp_10_reg_4415 == ap_const_lv5_9))) begin
        synapse_fetch_V_9_3 <= synapse_s_mem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (exitcond_flatten_fu_888_p2 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182))) begin
        tmp_10_reg_4415 <= {{xl_mid2_fu_918_p3[ap_const_lv32_6 : ap_const_lv32_2]}};
        tmp_11_reg_4419 <= tmp_11_fu_965_p1;
        u_V_addr_reg_4434 <= tmp_30_fu_969_p1;
        v_V_addr_reg_4428 <= tmp_30_fu_969_p1;
        x_assign_mid2_reg_4395 <= x_assign_mid2_fu_926_p3;
        xl_mid2_reg_4387 <= xl_mid2_fu_918_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6))) begin
        tmp_1_reg_4576 <= tmp_1_fu_1279_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_51_reg_4552_pp0_it9))) begin
        tmp_71_reg_5554 <= {{p_Val2_28_fu_4302_p2[ap_const_lv32_37 : ap_const_lv32_18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_51_reg_4552_pp0_it5))) begin
        tmp_72_reg_5466 <= {{p_Val2_4_fu_4057_p2[ap_const_lv32_37 : ap_const_lv32_18]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_51_reg_4552_pp0_it3))) begin
        tmp_82_reg_5396 <= {{p_Val2_19_fu_3883_p2[ap_const_lv32_37 : ap_const_lv32_18]}};
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        y_1_reg_4362 <= y_1_fu_685_p2;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st47_fsm_8) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_8))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st47_fsm_8) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_8)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_163) begin
    if (ap_sig_bdd_163) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_212) begin
    if (ap_sig_bdd_212) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_235) begin
    if (ap_sig_bdd_235) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_437) begin
    if (ap_sig_bdd_437) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_27) begin
    if (ap_sig_bdd_27) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_248) begin
    if (ap_sig_bdd_248) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_977) begin
    if (ap_sig_bdd_977) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_3450) begin
    if (ap_sig_bdd_3450) begin
        ap_sig_cseq_ST_st47_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st47_fsm_8 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_949) begin
    if (ap_sig_bdd_949) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (firings_mem_V_i or ap_reg_ppiten_pp0_it0 or exitcond_flatten_reg_4378 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_reg_phiprechg_storemerge_reg_588pp0_it0) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6))) begin
        firings_mem_V_o = ap_reg_phiprechg_storemerge_reg_588pp0_it0;
    end else begin
        firings_mem_V_o = firings_mem_V_i;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or exitcond_flatten_reg_4378 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6))) begin
        firings_mem_V_o_ap_vld = ap_const_logic_1;
    end else begin
        firings_mem_V_o_ap_vld = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_1019_ce = ap_const_logic_1;
    end else begin
        grp_fu_1019_ce = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_1047_ce = ap_const_logic_1;
    end else begin
        grp_fu_1047_ce = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_1075_ce = ap_const_logic_1;
    end else begin
        grp_fu_1075_ce = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_1103_ce = ap_const_logic_1;
    end else begin
        grp_fu_1103_ce = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_1131_ce = ap_const_logic_1;
    end else begin
        grp_fu_1131_ce = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_1159_ce = ap_const_logic_1;
    end else begin
        grp_fu_1159_ce = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_1187_ce = ap_const_logic_1;
    end else begin
        grp_fu_1187_ce = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_1215_ce = ap_const_logic_1;
    end else begin
        grp_fu_1215_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_1332_ce = ap_const_logic_1;
    end else begin
        grp_fu_1332_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_1360_ce = ap_const_logic_1;
    end else begin
        grp_fu_1360_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_1388_ce = ap_const_logic_1;
    end else begin
        grp_fu_1388_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_1416_ce = ap_const_logic_1;
    end else begin
        grp_fu_1416_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_1444_ce = ap_const_logic_1;
    end else begin
        grp_fu_1444_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_1472_ce = ap_const_logic_1;
    end else begin
        grp_fu_1472_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_1500_ce = ap_const_logic_1;
    end else begin
        grp_fu_1500_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_1528_ce = ap_const_logic_1;
    end else begin
        grp_fu_1528_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_2143_ce = ap_const_logic_1;
    end else begin
        grp_fu_2143_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_2190_ce = ap_const_logic_1;
    end else begin
        grp_fu_2190_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_2237_ce = ap_const_logic_1;
    end else begin
        grp_fu_2237_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_2284_ce = ap_const_logic_1;
    end else begin
        grp_fu_2284_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_2331_ce = ap_const_logic_1;
    end else begin
        grp_fu_2331_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_2378_ce = ap_const_logic_1;
    end else begin
        grp_fu_2378_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_2425_ce = ap_const_logic_1;
    end else begin
        grp_fu_2425_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_2472_ce = ap_const_logic_1;
    end else begin
        grp_fu_2472_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)))) begin
        grp_fu_2752_ce = ap_const_logic_1;
    end else begin
        grp_fu_2752_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)))) begin
        grp_fu_2779_ce = ap_const_logic_1;
    end else begin
        grp_fu_2779_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)))) begin
        grp_fu_2806_ce = ap_const_logic_1;
    end else begin
        grp_fu_2806_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)))) begin
        grp_fu_2833_ce = ap_const_logic_1;
    end else begin
        grp_fu_2833_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)))) begin
        grp_fu_3125_ce = ap_const_logic_1;
    end else begin
        grp_fu_3125_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)))) begin
        grp_fu_3131_ce = ap_const_logic_1;
    end else begin
        grp_fu_3131_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_3517_ce = ap_const_logic_1;
    end else begin
        grp_fu_3517_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_3599_ce = ap_const_logic_1;
    end else begin
        grp_fu_3599_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_4013_ce = ap_const_logic_1;
    end else begin
        grp_fu_4013_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_4035_ce = ap_const_logic_1;
    end else begin
        grp_fu_4035_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)))) begin
        grp_fu_4152_ce = ap_const_logic_1;
    end else begin
        grp_fu_4152_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)))) begin
        grp_fu_4158_ce = ap_const_logic_1;
    end else begin
        grp_fu_4158_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_4179_ce = ap_const_logic_1;
    end else begin
        grp_fu_4179_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        grp_fu_4211_ce = ap_const_logic_1;
    end else begin
        grp_fu_4211_ce = ap_const_logic_0;
    end
end

always @ (indvar_flatten_reg_533 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it1 or exitcond_flatten_reg_4378 or indvar_flatten_next_reg_4382) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == exitcond_flatten_reg_4378))) begin
        indvar_flatten_phi_fu_537_p4 = indvar_flatten_next_reg_4382;
    end else begin
        indvar_flatten_phi_fu_537_p4 = indvar_flatten_reg_533;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or exitcond_flatten_fu_888_p2 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or exitcond_flatten_reg_4378 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_888_p2 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        input_stream0_TREADY = ap_const_logic_1;
    end else begin
        input_stream0_TREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or exitcond_flatten_fu_888_p2 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or exitcond_flatten_reg_4378 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_888_p2 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        input_stream1_TREADY = ap_const_logic_1;
    end else begin
        input_stream1_TREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or exitcond_flatten_fu_888_p2 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or exitcond_flatten_reg_4378 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_888_p2 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        input_stream2_TREADY = ap_const_logic_1;
    end else begin
        input_stream2_TREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or exitcond_flatten_fu_888_p2 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or exitcond_flatten_reg_4378 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_pp0_stg3_fsm_7) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_888_p2 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_7)))) begin
        input_stream3_TREADY = ap_const_logic_1;
    end else begin
        input_stream3_TREADY = ap_const_logic_0;
    end
end

always @ (l_reg_544 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it1 or exitcond_flatten_reg_4378 or l_mid2_reg_4402) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == exitcond_flatten_reg_4378))) begin
        l_phi_fu_548_p4 = l_mid2_reg_4402;
    end else begin
        l_phi_fu_548_p4 = l_reg_544;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or tmp_s_fu_950_p1 or tmp_3_fu_1297_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) begin
            neuron_type_V_address0 = tmp_3_fu_1297_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4)) begin
            neuron_type_V_address0 = tmp_s_fu_950_p1;
        end else begin
            neuron_type_V_address0 = 'bx;
        end
    end else begin
        neuron_type_V_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)))) begin
        neuron_type_V_ce0 = ap_const_logic_1;
    end else begin
        neuron_type_V_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_st2_fsm_1 or tmp_5_cast_fu_701_p1 or tmp_58_cast_fu_1302_p1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6))) begin
        synapse_s_mem_V_address0 = tmp_58_cast_fu_1302_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        synapse_s_mem_V_address0 = tmp_5_cast_fu_701_p1;
    end else begin
        synapse_s_mem_V_address0 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or ap_sig_cseq_ST_st2_fsm_1) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) | (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1))) begin
        synapse_s_mem_V_ce0 = ap_const_logic_1;
    end else begin
        synapse_s_mem_V_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or u_V_addr_reg_4434 or tmp_30_fu_969_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)) begin
            u_V_address0 = u_V_addr_reg_4434;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4)) begin
            u_V_address0 = tmp_30_fu_969_p1;
        end else begin
            u_V_address0 = 'bx;
        end
    end else begin
        u_V_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6)))) begin
        u_V_ce0 = ap_const_logic_1;
    end else begin
        u_V_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_reg_ppiten_pp0_it10) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182))) begin
        u_V_ce1 = ap_const_logic_1;
    end else begin
        u_V_ce1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or exitcond_flatten_reg_4378 or ap_sig_bdd_224 or ap_sig_cseq_ST_pp0_stg2_fsm_6 or tmp_51_reg_4552) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_6) & (ap_const_lv1_0 == tmp_51_reg_4552))) begin
        u_V_we0 = ap_const_logic_1;
    end else begin
        u_V_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it9 or ap_reg_ppstg_tmp_51_reg_4552_pp0_it9) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_51_reg_4552_pp0_it9))) begin
        u_V_we1 = ap_const_logic_1;
    end else begin
        u_V_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or v_V_addr_reg_4428 or tmp_30_fu_969_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5)) begin
            v_V_address0 = v_V_addr_reg_4428;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4)) begin
            v_V_address0 = tmp_30_fu_969_p1;
        end else begin
            v_V_address0 = 'bx;
        end
    end else begin
        v_V_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_182 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)))) begin
        v_V_ce0 = ap_const_logic_1;
    end else begin
        v_V_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it10 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224))) begin
        v_V_ce1 = ap_const_logic_1;
    end else begin
        v_V_ce1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or exitcond_flatten_reg_4378 or ap_sig_bdd_224 or tmp_51_fu_1237_p2) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & (ap_const_lv1_0 == tmp_51_fu_1237_p2))) begin
        v_V_we0 = ap_const_logic_1;
    end else begin
        v_V_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it10 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it10 or ap_reg_ppstg_tmp_51_reg_4552_pp0_it9) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_51_reg_4552_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_4378_pp0_it10))) begin
        v_V_we1 = ap_const_logic_1;
    end else begin
        v_V_we1 = ap_const_logic_0;
    end
end

always @ (x_assign_reg_577 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it1 or exitcond_flatten_reg_4378 or tmp_80_reg_4571) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == exitcond_flatten_reg_4378))) begin
        x_assign_phi_fu_581_p4 = tmp_80_reg_4571;
    end else begin
        x_assign_phi_fu_581_p4 = x_assign_reg_577;
    end
end

always @ (x_reg_555 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it1 or exitcond_flatten_reg_4378 or x_mid2_reg_4410) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == exitcond_flatten_reg_4378))) begin
        x_phi_fu_559_p4 = x_mid2_reg_4410;
    end else begin
        x_phi_fu_559_p4 = x_reg_555;
    end
end

always @ (xl_reg_566 or ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it1 or exitcond_flatten_reg_4378 or xl_1_reg_4566) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == exitcond_flatten_reg_4378))) begin
        xl_phi_fu_570_p4 = xl_1_reg_4566;
    end else begin
        xl_phi_fu_570_p4 = xl_reg_566;
    end
end
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or exitcond_flatten_fu_888_p2 or ap_sig_bdd_182 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it9 or ap_reg_ppiten_pp0_it10 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or ap_sig_bdd_224 or exitcond2_fu_679_p2) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(ap_const_lv1_0 == exitcond2_fu_679_p2)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        ap_ST_pp0_stg0_fsm_4 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(exitcond_flatten_fu_888_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_5;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_182) & ~(exitcond_flatten_fu_888_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_st47_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_4;
            end
        end
        ap_ST_pp0_stg1_fsm_5 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_6;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) begin
                ap_NS_fsm = ap_ST_st47_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_5;
            end
        end
        ap_ST_pp0_stg2_fsm_6 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_6;
            end
        end
        ap_ST_pp0_stg3_fsm_7 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_7;
            end
        end
        ap_ST_st47_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign F2_fu_3475_p2 = (ap_const_lv12_433 - tmp_39_fu_3455_p1);

assign IZH_A_V_fu_3587_p3 = ((tmp_44_reg_5259[0:0] === 1'b1) ? tmp_88_reg_5264 : tmp_89_reg_5269);


always @ (ap_CS_fsm) begin
    ap_sig_bdd_163 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (input_stream0_TVALID or input_stream1_TVALID or input_stream2_TVALID or input_stream3_TVALID or exitcond_flatten_fu_888_p2) begin
    ap_sig_bdd_182 = (((input_stream0_TVALID == ap_const_logic_0) & (exitcond_flatten_fu_888_p2 == ap_const_lv1_0)) | ((exitcond_flatten_fu_888_p2 == ap_const_lv1_0) & (input_stream1_TVALID == ap_const_logic_0)) | ((exitcond_flatten_fu_888_p2 == ap_const_lv1_0) & (input_stream2_TVALID == ap_const_logic_0)) | ((exitcond_flatten_fu_888_p2 == ap_const_lv1_0) & (input_stream3_TVALID == ap_const_logic_0)));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_212 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (input_stream0_TVALID or input_stream1_TVALID or input_stream2_TVALID or input_stream3_TVALID or exitcond_flatten_reg_4378) begin
    ap_sig_bdd_224 = (((input_stream0_TVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378)) | ((input_stream1_TVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378)) | ((input_stream2_TVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378)) | ((input_stream3_TVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_flatten_reg_4378)));
end


always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_5 or exitcond_flatten_reg_4378 or ap_sig_bdd_224) begin
    ap_sig_bdd_229 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_5) & (ap_const_lv1_0 == exitcond_flatten_reg_4378) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_224));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_235 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_248 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_27 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_3450 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_437 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_949 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_977 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

assign brmerge_10_fu_2036_p2 = (tmp_1_reg_4576 | p_not_10_fu_2030_p2);

assign brmerge_11_fu_2055_p2 = (tmp_1_reg_4576 | p_not_11_fu_2049_p2);

assign brmerge_12_fu_2074_p2 = (tmp_1_reg_4576 | p_not_12_fu_2068_p2);

assign brmerge_13_fu_2093_p2 = (tmp_1_reg_4576 | p_not_13_fu_2087_p2);

assign brmerge_14_fu_2112_p2 = (tmp_1_reg_4576 | p_not_14_fu_2106_p2);

assign brmerge_15_fu_2163_p2 = (tmp_1_reg_4576 | p_not_15_fu_2157_p2);

assign brmerge_16_fu_2210_p2 = (tmp_1_reg_4576 | p_not_16_fu_2204_p2);

assign brmerge_17_fu_2257_p2 = (tmp_1_reg_4576 | p_not_17_fu_2251_p2);

assign brmerge_18_fu_2304_p2 = (tmp_1_reg_4576 | p_not_18_fu_2298_p2);

assign brmerge_19_fu_2351_p2 = (tmp_1_reg_4576 | p_not_19_fu_2345_p2);

assign brmerge_1_fu_1786_p2 = (tmp_1_reg_4576 | p_not_1_fu_1780_p2);

assign brmerge_20_fu_2398_p2 = (tmp_1_reg_4576 | p_not_20_fu_2392_p2);

assign brmerge_21_fu_2445_p2 = (tmp_1_reg_4576 | p_not_21_fu_2439_p2);

assign brmerge_22_fu_2492_p2 = (tmp_1_reg_4576 | p_not_22_fu_2486_p2);

assign brmerge_23_fu_2515_p2 = (tmp_1_reg_4576 | p_not_23_fu_2509_p2);

assign brmerge_24_fu_2544_p2 = (tmp_1_reg_4576 | p_not_24_fu_2538_p2);

assign brmerge_25_fu_2573_p2 = (tmp_1_reg_4576 | p_not_25_fu_2567_p2);

assign brmerge_26_fu_2602_p2 = (tmp_1_reg_4576 | p_not_26_fu_2596_p2);

assign brmerge_2_fu_1815_p2 = (tmp_1_reg_4576 | p_not_2_fu_1809_p2);

assign brmerge_3_fu_1844_p2 = (tmp_1_reg_4576 | p_not_3_fu_1838_p2);

assign brmerge_4_fu_1873_p2 = (tmp_1_reg_4576 | p_not_4_fu_1867_p2);

assign brmerge_5_fu_1902_p2 = (tmp_1_reg_4576 | p_not_5_fu_1896_p2);

assign brmerge_6_fu_1931_p2 = (tmp_1_reg_4576 | p_not_6_fu_1925_p2);

assign brmerge_7_fu_1960_p2 = (tmp_1_reg_4576 | p_not_7_fu_1954_p2);

assign brmerge_8_fu_1998_p2 = (tmp_1_reg_4576 | p_not_8_fu_1992_p2);

assign brmerge_9_fu_2017_p2 = (tmp_1_reg_4576 | p_not_9_fu_2011_p2);

assign brmerge_fu_1741_p2 = (tmp_1_reg_4576 | p_not_fu_1735_p2);

assign brmerge_s_fu_1979_p2 = (tmp_1_reg_4576 | p_not_s_fu_1973_p2);

assign exitcond2_fu_679_p2 = (y_reg_521 == ap_const_lv7_64? 1'b1: 1'b0);

assign exitcond_flatten_fu_888_p2 = (indvar_flatten_phi_fu_537_p4 == ap_const_lv14_2710? 1'b1: 1'b0);

assign exitcond_fu_912_p2 = (xl_phi_fu_570_p4 == ap_const_lv7_64? 1'b1: 1'b0);

assign grp_fu_1019_p0 = grp_fu_1019_p00;

assign grp_fu_1019_p00 = synapse_cache_V_0_0;

assign grp_fu_1047_p0 = grp_fu_1047_p00;

assign grp_fu_1047_p00 = synapse_cache_V_0_1;

assign grp_fu_1075_p0 = grp_fu_1075_p00;

assign grp_fu_1075_p00 = synapse_cache_V_0_2;

assign grp_fu_1103_p0 = grp_fu_1103_p00;

assign grp_fu_1103_p00 = synapse_cache_V_0_3;

assign grp_fu_1131_p0 = grp_fu_1131_p00;

assign grp_fu_1131_p00 = synapse_cache_V_1_0;

assign grp_fu_1159_p0 = grp_fu_1159_p00;

assign grp_fu_1159_p00 = synapse_cache_V_1_1;

assign grp_fu_1187_p0 = grp_fu_1187_p00;

assign grp_fu_1187_p00 = synapse_cache_V_1_2;

assign grp_fu_1215_p0 = grp_fu_1215_p00;

assign grp_fu_1215_p00 = synapse_cache_V_1_3;

assign grp_fu_1332_p0 = grp_fu_1332_p00;

assign grp_fu_1332_p00 = synapse_cache_V_8_0;

assign grp_fu_1360_p0 = grp_fu_1360_p00;

assign grp_fu_1360_p00 = synapse_cache_V_8_1;

assign grp_fu_1388_p0 = grp_fu_1388_p00;

assign grp_fu_1388_p00 = synapse_cache_V_8_2;

assign grp_fu_1416_p0 = grp_fu_1416_p00;

assign grp_fu_1416_p00 = synapse_cache_V_8_3;

assign grp_fu_1444_p0 = grp_fu_1444_p00;

assign grp_fu_1444_p00 = synapse_cache_V_9_0;

assign grp_fu_1472_p0 = grp_fu_1472_p00;

assign grp_fu_1472_p00 = synapse_cache_V_9_1;

assign grp_fu_1500_p0 = grp_fu_1500_p00;

assign grp_fu_1500_p00 = synapse_cache_V_9_2;

assign grp_fu_1528_p0 = grp_fu_1528_p00;

assign grp_fu_1528_p00 = synapse_cache_V_9_3;

assign grp_fu_2143_p0 = grp_fu_2143_p00;

assign grp_fu_2143_p00 = synapse_cache_V_16_0;

assign grp_fu_2190_p0 = grp_fu_2190_p00;

assign grp_fu_2190_p00 = synapse_cache_V_16_1;

assign grp_fu_2237_p0 = grp_fu_2237_p00;

assign grp_fu_2237_p00 = synapse_cache_V_16_2;

assign grp_fu_2284_p0 = grp_fu_2284_p00;

assign grp_fu_2284_p00 = synapse_cache_V_16_3;

assign grp_fu_2331_p0 = grp_fu_2331_p00;

assign grp_fu_2331_p00 = synapse_cache_V_17_0;

assign grp_fu_2378_p0 = grp_fu_2378_p00;

assign grp_fu_2378_p00 = synapse_cache_V_17_1;

assign grp_fu_2425_p0 = grp_fu_2425_p00;

assign grp_fu_2425_p00 = synapse_cache_V_17_2;

assign grp_fu_2472_p0 = grp_fu_2472_p00;

assign grp_fu_2472_p00 = synapse_cache_V_17_3;

assign grp_fu_2752_p0 = grp_fu_2752_p00;

assign grp_fu_2752_p00 = synapse_cache_V_24_0;

assign grp_fu_2779_p0 = grp_fu_2779_p00;

assign grp_fu_2779_p00 = synapse_cache_V_24_1;

assign grp_fu_2806_p0 = grp_fu_2806_p00;

assign grp_fu_2806_p00 = synapse_cache_V_24_2;

assign grp_fu_2833_p0 = grp_fu_2833_p00;

assign grp_fu_2833_p00 = synapse_cache_V_24_3;

assign grp_fu_3125_p0 = ap_const_lv52_A3D70;

assign grp_fu_3131_p0 = ap_const_lv54_333333;

assign grp_fu_3599_p1 = grp_fu_3599_p10;

assign grp_fu_3599_p10 = IZH_A_V_fu_3587_p3;

assign grp_fu_4152_p0 = ap_const_lv52_A3D70;

assign grp_fu_4158_p0 = ap_const_lv54_333333;

assign grp_fu_4211_p1 = grp_fu_4211_p10;

assign grp_fu_4211_p10 = ap_reg_ppstg_IZH_A_V_reg_5306_pp0_it8;

assign grp_fu_609_p4 = {{reg_605[ap_const_lv32_F : ap_const_lv32_8]}};

assign grp_fu_619_p4 = {{reg_605[ap_const_lv32_17 : ap_const_lv32_10]}};

assign grp_fu_629_p4 = {{reg_605[ap_const_lv32_1F : ap_const_lv32_18]}};

assign grp_fu_639_p4 = {{reg_605[ap_const_lv32_27 : ap_const_lv32_20]}};

assign grp_fu_649_p4 = {{reg_605[ap_const_lv32_2F : ap_const_lv32_28]}};

assign grp_fu_659_p4 = {{reg_605[ap_const_lv32_37 : ap_const_lv32_30]}};

assign grp_fu_669_p4 = {{reg_605[ap_const_lv32_3F : ap_const_lv32_38]}};

assign indvar_flatten_next_fu_894_p2 = (indvar_flatten_phi_fu_537_p4 + ap_const_lv14_1);

assign ireg_V_cast_cast_fu_3438_p3 = ((ap_reg_ppstg_p_Val2_5_reg_4529_pp0_it1[0:0] === 1'b1) ? ap_const_lv62_3FB99999A0000000 : ap_const_lv62_3F947AE140000000);

assign l_1_fu_900_p2 = (ap_const_lv7_1 + l_phi_fu_548_p4);

assign l_mid2_fu_934_p3 = ((exitcond_fu_912_p2[0:0] === 1'b1) ? l_1_fu_900_p2 : l_phi_fu_548_p4);

assign l_pre_fu_1289_p3 = ((tmp_1_fu_1279_p2[0:0] === 1'b1) ? ap_const_lv7_63 : tmp_2_fu_1284_p2);

assign p_Result_1_fu_1001_p4 = {{{{ap_const_lv11_0}, {tmp_12_fu_997_p1}}}, {ap_const_lv13_0}};

assign p_Result_21_10_fu_1398_p4 = {{{{ap_const_lv11_0}, {grp_fu_629_p4}}}, {ap_const_lv13_0}};

assign p_Result_21_11_fu_1426_p4 = {{{{ap_const_lv11_0}, {grp_fu_639_p4}}}, {ap_const_lv13_0}};

assign p_Result_21_12_fu_1454_p4 = {{{{ap_const_lv11_0}, {grp_fu_649_p4}}}, {ap_const_lv13_0}};

assign p_Result_21_13_fu_1482_p4 = {{{{ap_const_lv11_0}, {grp_fu_659_p4}}}, {ap_const_lv13_0}};

assign p_Result_21_14_fu_1510_p4 = {{{{ap_const_lv11_0}, {grp_fu_669_p4}}}, {ap_const_lv13_0}};

assign p_Result_21_15_fu_2125_p4 = {{{{ap_const_lv11_0}, {tmp_33_fu_2121_p1}}}, {ap_const_lv13_0}};

assign p_Result_21_16_fu_2172_p4 = {{{{ap_const_lv11_0}, {grp_fu_609_p4}}}, {ap_const_lv13_0}};

assign p_Result_21_17_fu_2219_p4 = {{{{ap_const_lv11_0}, {grp_fu_619_p4}}}, {ap_const_lv13_0}};

assign p_Result_21_18_fu_2266_p4 = {{{{ap_const_lv11_0}, {grp_fu_629_p4}}}, {ap_const_lv13_0}};

assign p_Result_21_19_fu_2313_p4 = {{{{ap_const_lv11_0}, {grp_fu_639_p4}}}, {ap_const_lv13_0}};

assign p_Result_21_1_fu_1029_p4 = {{{{ap_const_lv11_0}, {grp_fu_609_p4}}}, {ap_const_lv13_0}};

assign p_Result_21_20_fu_2360_p4 = {{{{ap_const_lv11_0}, {grp_fu_649_p4}}}, {ap_const_lv13_0}};

assign p_Result_21_21_fu_2407_p4 = {{{{ap_const_lv11_0}, {grp_fu_659_p4}}}, {ap_const_lv13_0}};

assign p_Result_21_22_fu_2454_p4 = {{{{ap_const_lv11_0}, {grp_fu_669_p4}}}, {ap_const_lv13_0}};

assign p_Result_21_23_fu_2735_p4 = {{{{ap_const_lv11_0}, {tmp_61_reg_4970}}}, {ap_const_lv13_0}};

assign p_Result_21_24_fu_2762_p4 = {{{{ap_const_lv11_0}, {p_Result_20_21_reg_4981}}}, {ap_const_lv13_0}};

assign p_Result_21_25_fu_2789_p4 = {{{{ap_const_lv11_0}, {p_Result_20_22_reg_4992}}}, {ap_const_lv13_0}};

assign p_Result_21_26_fu_2816_p4 = {{{{ap_const_lv11_0}, {p_Result_20_23_reg_5003}}}, {ap_const_lv13_0}};

assign p_Result_21_2_fu_1057_p4 = {{{{ap_const_lv11_0}, {grp_fu_619_p4}}}, {ap_const_lv13_0}};

assign p_Result_21_3_fu_1085_p4 = {{{{ap_const_lv11_0}, {grp_fu_629_p4}}}, {ap_const_lv13_0}};

assign p_Result_21_4_fu_1113_p4 = {{{{ap_const_lv11_0}, {grp_fu_639_p4}}}, {ap_const_lv13_0}};

assign p_Result_21_5_fu_1141_p4 = {{{{ap_const_lv11_0}, {grp_fu_649_p4}}}, {ap_const_lv13_0}};

assign p_Result_21_6_fu_1169_p4 = {{{{ap_const_lv11_0}, {grp_fu_659_p4}}}, {ap_const_lv13_0}};

assign p_Result_21_7_fu_1197_p4 = {{{{ap_const_lv11_0}, {grp_fu_669_p4}}}, {ap_const_lv13_0}};

assign p_Result_21_8_fu_1342_p4 = {{{{ap_const_lv11_0}, {grp_fu_609_p4}}}, {ap_const_lv13_0}};

assign p_Result_21_9_fu_1370_p4 = {{{{ap_const_lv11_0}, {grp_fu_619_p4}}}, {ap_const_lv13_0}};

assign p_Result_21_s_fu_1314_p4 = {{{{ap_const_lv11_0}, {tmp_22_fu_1310_p1}}}, {ap_const_lv13_0}};

assign p_Result_s_fu_3471_p1 = tmp_48_fu_3463_p3;

assign p_Val2_10_10_fu_3543_p2 = (sum_g_exh_1_9_reg_5247 + ap_reg_ppstg_p_Val2_9_10_reg_5044_pp0_it2);

assign p_Val2_10_11_fu_3563_p2 = (sum_g_exh_1_10_fu_3551_p3 + ap_reg_ppstg_p_Val2_9_11_reg_5050_pp0_it2);

assign p_Val2_10_12_fu_3605_p2 = (sum_g_exh_1_11_reg_5294 + ap_reg_ppstg_p_Val2_9_12_reg_5056_pp0_it2);

assign p_Val2_10_13_fu_3625_p2 = (sum_g_exh_1_12_fu_3613_p3 + ap_reg_ppstg_p_Val2_9_13_reg_5062_pp0_it2);

assign p_Val2_10_14_fu_3649_p2 = (sum_g_exh_1_13_reg_5321 + ap_reg_ppstg_p_Val2_9_14_reg_5068_pp0_it2);

assign p_Val2_10_15_fu_3669_p2 = (sum_g_exh_1_14_fu_3657_p3 + ap_reg_ppstg_p_Val2_9_15_reg_5136_pp0_it2);

assign p_Val2_10_16_fu_3693_p2 = (sum_g_exh_1_15_reg_5333 + ap_reg_ppstg_p_Val2_9_16_reg_5142_pp0_it2);

assign p_Val2_10_17_fu_3713_p2 = (sum_g_exh_1_16_fu_3701_p3 + ap_reg_ppstg_p_Val2_9_17_reg_5148_pp0_it2);

assign p_Val2_10_18_fu_3737_p2 = (sum_g_exh_1_17_reg_5345 + ap_reg_ppstg_p_Val2_9_18_reg_5154_pp0_it2);

assign p_Val2_10_19_fu_3757_p2 = (sum_g_exh_1_18_fu_3745_p3 + ap_reg_ppstg_p_Val2_9_19_reg_5160_pp0_it2);

assign p_Val2_10_1_fu_2607_p2 = (sum_g_exh_1_reg_4698 + p_Val2_9_1_reg_4710);

assign p_Val2_10_20_fu_3821_p2 = (sum_g_exh_1_19_reg_5362 + ap_reg_ppstg_p_Val2_9_20_reg_5166_pp0_it3);

assign p_Val2_10_21_fu_3841_p2 = (sum_g_exh_1_20_fu_3829_p3 + ap_reg_ppstg_p_Val2_9_21_reg_5172_pp0_it3);

assign p_Val2_10_22_fu_3899_p2 = (sum_g_exh_1_21_reg_5384 + ap_reg_ppstg_p_Val2_9_22_reg_5178_pp0_it3);

assign p_Val2_10_23_fu_3919_p2 = (sum_g_exh_1_22_fu_3907_p3 + ap_reg_ppstg_p_Val2_9_23_reg_5196_pp0_it3);

assign p_Val2_10_24_fu_3943_p2 = (sum_g_exh_1_23_reg_5402 + ap_reg_ppstg_p_Val2_9_24_reg_5202_pp0_it3);

assign p_Val2_10_25_fu_3963_p2 = (sum_g_exh_1_24_fu_3951_p3 + ap_reg_ppstg_p_Val2_9_25_reg_5208_pp0_it3);

assign p_Val2_10_26_fu_3987_p2 = (sum_g_exh_1_25_reg_5414 + ap_reg_ppstg_p_Val2_9_26_reg_5214_pp0_it3);

assign p_Val2_10_2_fu_2627_p2 = (sum_g_exh_1_1_fu_2615_p3 + p_Val2_9_2_reg_4722);

assign p_Val2_10_3_fu_3137_p2 = (sum_g_exh_1_2_reg_5014 + p_Val2_9_3_reg_4734);

assign p_Val2_10_4_fu_3157_p2 = (sum_g_exh_1_3_fu_3145_p3 + p_Val2_9_4_reg_4746);

assign p_Val2_10_5_fu_3261_p2 = (sum_g_exh_1_4_reg_5124 + p_Val2_9_5_reg_4758);

assign p_Val2_10_6_fu_3281_p2 = (sum_g_exh_1_5_fu_3269_p3 + p_Val2_9_6_reg_4770);

assign p_Val2_10_7_fu_3345_p2 = (sum_g_exh_1_6_reg_5184 + p_Val2_9_7_reg_4782);

assign p_Val2_10_8_fu_3394_p2 = (sum_g_exh_1_s_reg_5230 + p_Val2_9_8_reg_5032);

assign p_Val2_10_9_fu_3414_p2 = (sum_g_exh_1_8_fu_3402_p3 + p_Val2_9_9_reg_5038);

assign p_Val2_10_cast_fu_3786_p1 = $signed(p_Val2_8_fu_3781_p2);

assign p_Val2_10_s_fu_3365_p2 = (sum_g_exh_1_7_fu_3353_p3 + p_Val2_9_s_reg_5026);

assign p_Val2_11_fu_3805_p2 = (tmp_52_fu_3790_p1 - tmp_62_cast_fu_3801_p1);

assign p_Val2_12_10_fu_3547_p2 = (sum_g_inh_1_9_reg_5253 + ap_reg_ppstg_p_Val2_9_10_reg_5044_pp0_it2);

assign p_Val2_12_11_fu_3568_p2 = (sum_g_inh_1_10_fu_3557_p3 + ap_reg_ppstg_p_Val2_9_11_reg_5050_pp0_it2);

assign p_Val2_12_12_fu_3609_p2 = (sum_g_inh_1_11_reg_5300 + ap_reg_ppstg_p_Val2_9_12_reg_5056_pp0_it2);

assign p_Val2_12_13_fu_3630_p2 = (sum_g_inh_1_12_fu_3619_p3 + ap_reg_ppstg_p_Val2_9_13_reg_5062_pp0_it2);

assign p_Val2_12_14_fu_3653_p2 = (sum_g_inh_1_13_reg_5327 + ap_reg_ppstg_p_Val2_9_14_reg_5068_pp0_it2);

assign p_Val2_12_15_fu_3674_p2 = (sum_g_inh_1_14_fu_3663_p3 + ap_reg_ppstg_p_Val2_9_15_reg_5136_pp0_it2);

assign p_Val2_12_16_fu_3697_p2 = (sum_g_inh_1_15_reg_5339 + ap_reg_ppstg_p_Val2_9_16_reg_5142_pp0_it2);

assign p_Val2_12_17_fu_3718_p2 = (sum_g_inh_1_16_fu_3707_p3 + ap_reg_ppstg_p_Val2_9_17_reg_5148_pp0_it2);

assign p_Val2_12_18_fu_3741_p2 = (sum_g_inh_1_17_reg_5351 + ap_reg_ppstg_p_Val2_9_18_reg_5154_pp0_it2);

assign p_Val2_12_19_fu_3762_p2 = (sum_g_inh_1_18_fu_3751_p3 + ap_reg_ppstg_p_Val2_9_19_reg_5160_pp0_it2);

assign p_Val2_12_1_fu_2611_p2 = (sum_g_inh_1_reg_4704 + p_Val2_9_1_reg_4710);

assign p_Val2_12_20_fu_3825_p2 = (sum_g_inh_1_19_reg_5368 + ap_reg_ppstg_p_Val2_9_20_reg_5166_pp0_it3);

assign p_Val2_12_21_fu_3846_p2 = (sum_g_inh_1_20_fu_3835_p3 + ap_reg_ppstg_p_Val2_9_21_reg_5172_pp0_it3);

assign p_Val2_12_22_fu_3903_p2 = (sum_g_inh_1_21_reg_5390 + ap_reg_ppstg_p_Val2_9_22_reg_5178_pp0_it3);

assign p_Val2_12_23_fu_3924_p2 = (sum_g_inh_1_22_fu_3913_p3 + ap_reg_ppstg_p_Val2_9_23_reg_5196_pp0_it3);

assign p_Val2_12_24_fu_3947_p2 = (sum_g_inh_1_23_reg_5408 + ap_reg_ppstg_p_Val2_9_24_reg_5202_pp0_it3);

assign p_Val2_12_25_fu_3968_p2 = (sum_g_inh_1_24_fu_3957_p3 + ap_reg_ppstg_p_Val2_9_25_reg_5208_pp0_it3);

assign p_Val2_12_26_fu_3991_p2 = (sum_g_inh_1_25_reg_5420 + ap_reg_ppstg_p_Val2_9_26_reg_5214_pp0_it3);

assign p_Val2_12_2_fu_2632_p2 = (sum_g_inh_1_1_fu_2621_p3 + p_Val2_9_2_reg_4722);

assign p_Val2_12_3_fu_3141_p2 = (sum_g_inh_1_2_reg_5020 + p_Val2_9_3_reg_4734);

assign p_Val2_12_4_fu_3162_p2 = (sum_g_inh_1_3_fu_3151_p3 + p_Val2_9_4_reg_4746);

assign p_Val2_12_5_fu_3265_p2 = (sum_g_inh_1_4_reg_5130 + p_Val2_9_5_reg_4758);

assign p_Val2_12_6_fu_3286_p2 = (sum_g_inh_1_5_fu_3275_p3 + p_Val2_9_6_reg_4770);

assign p_Val2_12_7_fu_3349_p2 = (sum_g_inh_1_6_reg_5190 + p_Val2_9_7_reg_4782);

assign p_Val2_12_8_fu_3398_p2 = (sum_g_inh_1_s_reg_5236 + p_Val2_9_8_reg_5032);

assign p_Val2_12_9_fu_3419_p2 = (sum_g_inh_1_8_fu_3408_p3 + p_Val2_9_9_reg_5038);

assign p_Val2_12_fu_4087_p2 = ($signed(tmp_65_cast_fu_4083_p1) + $signed(tmp_54_fu_4073_p1));

assign p_Val2_12_s_fu_3370_p2 = (sum_g_inh_1_7_fu_3359_p3 + p_Val2_9_s_reg_5026);

assign p_Val2_15_fu_4103_p3 = {{tmp_75_fu_4093_p4}, {ap_const_lv23_0}};

assign p_Val2_16_fu_4130_p2 = (tmp_72_cast_fu_4122_p1 + tmp_60_fu_4126_p1);

assign p_Val2_17_cast_fu_4111_p1 = $signed(p_Val2_15_fu_4103_p3);

assign p_Val2_18_fu_3868_p3 = {{tmp_81_reg_5379}, {ap_const_lv23_0}};

assign p_Val2_19_cast_fu_3875_p1 = $signed(p_Val2_18_fu_3868_p3);

assign p_Val2_19_fu_3883_p2 = (tmp_69_cast1_fu_3865_p1 + tmp_62_fu_3879_p1);

assign p_Val2_22_fu_4217_p2 = ($signed(ap_const_lv84_F8C000000000000000000) + $signed(p_Val2_21_reg_5539));

assign p_Val2_23_fu_4241_p2 = (tmp_64_fu_4226_p1 - tmp_83_cast_fu_4237_p1);

assign p_Val2_24_cast_fu_4222_p1 = $signed(p_Val2_22_fu_4217_p2);

assign p_Val2_24_fu_4260_p2 = ($signed(ap_reg_ppstg_tmp_65_cast_reg_5471_pp0_it9) + $signed(tmp_66_fu_4257_p1));

assign p_Val2_27_fu_4275_p3 = {{tmp_83_fu_4265_p4}, {ap_const_lv23_0}};

assign p_Val2_28_fu_4302_p2 = (tmp_91_cast_fu_4294_p1 + tmp_70_fu_4298_p1);

assign p_Val2_29_cast_fu_4283_p1 = $signed(p_Val2_27_fu_4275_p3);

assign p_Val2_29_fu_4318_p3 = {{tmp_85_reg_5549}, {ap_const_lv23_0}};

assign p_Val2_2_fu_4044_p2 = (ap_const_lv65_0 - tmp_45_fu_4041_p1);

assign p_Val2_30_fu_4329_p2 = ($signed(ap_reg_ppstg_tmp_68_reg_5519_pp0_it9) + $signed(tmp_96_cast_fu_4325_p1));

assign p_Val2_4_fu_4057_p2 = (tmp_47_fu_4054_p1 + tmp_46_fu_4050_p1);

assign p_Val2_5_fu_1229_p3 = neuron_type_V_q0[tmp_41_fu_1226_p1];

assign p_Val2_8_fu_3781_p2 = ($signed(ap_const_lv83_78C000000000000000000) + $signed(p_Val2_6_reg_5357));

assign p_Val2_9_fu_1721_p4 = {{grp_fu_1019_p2[ap_const_lv32_2B : ap_const_lv32_C]}};

assign p_not_10_fu_2030_p2 = (tmp_26_fu_2022_p3 ^ ap_const_lv1_1);

assign p_not_11_fu_2049_p2 = (tmp_27_fu_2041_p3 ^ ap_const_lv1_1);

assign p_not_12_fu_2068_p2 = (tmp_28_fu_2060_p3 ^ ap_const_lv1_1);

assign p_not_13_fu_2087_p2 = (tmp_29_fu_2079_p3 ^ ap_const_lv1_1);

assign p_not_14_fu_2106_p2 = (tmp_32_fu_2098_p3 ^ ap_const_lv1_1);

assign p_not_15_fu_2157_p2 = (tmp_34_fu_2149_p3 ^ ap_const_lv1_1);

assign p_not_16_fu_2204_p2 = (tmp_35_fu_2196_p3 ^ ap_const_lv1_1);

assign p_not_17_fu_2251_p2 = (tmp_36_fu_2243_p3 ^ ap_const_lv1_1);

assign p_not_18_fu_2298_p2 = (tmp_37_fu_2290_p3 ^ ap_const_lv1_1);

assign p_not_19_fu_2345_p2 = (tmp_38_fu_2337_p3 ^ ap_const_lv1_1);

assign p_not_1_fu_1780_p2 = (tmp_14_fu_1772_p3 ^ ap_const_lv1_1);

assign p_not_20_fu_2392_p2 = (tmp_40_fu_2384_p3 ^ ap_const_lv1_1);

assign p_not_21_fu_2439_p2 = (tmp_56_fu_2431_p3 ^ ap_const_lv1_1);

assign p_not_22_fu_2486_p2 = (tmp_58_fu_2478_p3 ^ ap_const_lv1_1);

assign p_not_23_fu_2509_p2 = (tmp_63_fu_2501_p3 ^ ap_const_lv1_1);

assign p_not_24_fu_2538_p2 = (tmp_67_fu_2530_p3 ^ ap_const_lv1_1);

assign p_not_25_fu_2567_p2 = (tmp_77_fu_2559_p3 ^ ap_const_lv1_1);

assign p_not_26_fu_2596_p2 = (tmp_79_fu_2588_p3 ^ ap_const_lv1_1);

assign p_not_2_fu_1809_p2 = (tmp_15_fu_1801_p3 ^ ap_const_lv1_1);

assign p_not_3_fu_1838_p2 = (tmp_16_fu_1830_p3 ^ ap_const_lv1_1);

assign p_not_4_fu_1867_p2 = (tmp_17_fu_1859_p3 ^ ap_const_lv1_1);

assign p_not_5_fu_1896_p2 = (tmp_18_fu_1888_p3 ^ ap_const_lv1_1);

assign p_not_6_fu_1925_p2 = (tmp_19_fu_1917_p3 ^ ap_const_lv1_1);

assign p_not_7_fu_1954_p2 = (tmp_21_fu_1946_p3 ^ ap_const_lv1_1);

assign p_not_8_fu_1992_p2 = (tmp_24_fu_1984_p3 ^ ap_const_lv1_1);

assign p_not_9_fu_2011_p2 = (tmp_25_fu_2003_p3 ^ ap_const_lv1_1);

assign p_not_fu_1735_p2 = (tmp_13_fu_1731_p1 ^ ap_const_lv1_1);

assign p_not_s_fu_1973_p2 = (tmp_23_fu_1965_p3 ^ ap_const_lv1_1);

assign r_V_1_fu_3389_p2 = (ap_const_lv52_5000000000000 + p_Val2_3_reg_5220);

assign r_V_2_fu_3537_p2 = ($signed(tmp_67_cast_fu_3523_p1) - $signed(tmp_69_cast_fu_3533_p1));

assign r_V_3_fu_4167_p2 = ($signed(ap_const_lv53_5000000000000) + $signed(tmp_77_cast_fu_4164_p1));

assign r_V_4_fu_4199_p2 = ($signed(tmp_86_cast_fu_4185_p1) - $signed(tmp_88_cast_fu_4195_p1));

assign r_V_fu_4022_p2 = ($signed(ap_const_lv33_1AB000000) - $signed(tmp_31_fu_4019_p1));

assign sh_amt_fu_3481_p2 = ($signed(ap_const_lv12_FE8) + $signed(F2_fu_3475_p2));

assign sum_g_exh_1_10_fu_3551_p3 = ((ap_reg_ppstg_brmerge_10_reg_4812_pp0_it1[0:0] === 1'b1) ? p_Val2_10_10_fu_3543_p2 : sum_g_exh_1_9_reg_5247);

assign sum_g_exh_1_11_fu_3573_p3 = ((ap_reg_ppstg_brmerge_11_reg_4818_pp0_it1[0:0] === 1'b1) ? p_Val2_10_11_fu_3563_p2 : sum_g_exh_1_10_fu_3551_p3);

assign sum_g_exh_1_12_fu_3613_p3 = ((ap_reg_ppstg_brmerge_12_reg_4824_pp0_it1[0:0] === 1'b1) ? p_Val2_10_12_fu_3605_p2 : sum_g_exh_1_11_reg_5294);

assign sum_g_exh_1_13_fu_3635_p3 = ((ap_reg_ppstg_brmerge_13_reg_4830_pp0_it1[0:0] === 1'b1) ? p_Val2_10_13_fu_3625_p2 : sum_g_exh_1_12_fu_3613_p3);

assign sum_g_exh_1_14_fu_3657_p3 = ((ap_reg_ppstg_brmerge_14_reg_4836_pp0_it1[0:0] === 1'b1) ? p_Val2_10_14_fu_3649_p2 : sum_g_exh_1_13_reg_5321);

assign sum_g_exh_1_15_fu_3679_p3 = ((ap_reg_ppstg_brmerge_15_reg_4852_pp0_it1[0:0] === 1'b1) ? p_Val2_10_15_fu_3669_p2 : sum_g_exh_1_14_fu_3657_p3);

assign sum_g_exh_1_16_fu_3701_p3 = ((ap_reg_ppstg_brmerge_16_reg_4868_pp0_it2[0:0] === 1'b1) ? p_Val2_10_16_fu_3693_p2 : sum_g_exh_1_15_reg_5333);

assign sum_g_exh_1_17_fu_3723_p3 = ((ap_reg_ppstg_brmerge_17_reg_4884_pp0_it2[0:0] === 1'b1) ? p_Val2_10_17_fu_3713_p2 : sum_g_exh_1_16_fu_3701_p3);

assign sum_g_exh_1_18_fu_3745_p3 = ((ap_reg_ppstg_brmerge_18_reg_4900_pp0_it2[0:0] === 1'b1) ? p_Val2_10_18_fu_3737_p2 : sum_g_exh_1_17_reg_5345);

assign sum_g_exh_1_19_fu_3767_p3 = ((ap_reg_ppstg_brmerge_19_reg_4916_pp0_it2[0:0] === 1'b1) ? p_Val2_10_19_fu_3757_p2 : sum_g_exh_1_18_fu_3745_p3);

assign sum_g_exh_1_1_fu_2615_p3 = ((brmerge_1_reg_4716[0:0] === 1'b1) ? p_Val2_10_1_fu_2607_p2 : sum_g_exh_1_reg_4698);

assign sum_g_exh_1_20_fu_3829_p3 = ((ap_reg_ppstg_brmerge_20_reg_4932_pp0_it2[0:0] === 1'b1) ? p_Val2_10_20_fu_3821_p2 : sum_g_exh_1_19_reg_5362);

assign sum_g_exh_1_21_fu_3851_p3 = ((ap_reg_ppstg_brmerge_21_reg_4948_pp0_it2[0:0] === 1'b1) ? p_Val2_10_21_fu_3841_p2 : sum_g_exh_1_20_fu_3829_p3);

assign sum_g_exh_1_22_fu_3907_p3 = ((ap_reg_ppstg_brmerge_22_reg_4964_pp0_it2[0:0] === 1'b1) ? p_Val2_10_22_fu_3899_p2 : sum_g_exh_1_21_reg_5384);

assign sum_g_exh_1_23_fu_3929_p3 = ((ap_reg_ppstg_brmerge_23_reg_4975_pp0_it2[0:0] === 1'b1) ? p_Val2_10_23_fu_3919_p2 : sum_g_exh_1_22_fu_3907_p3);

assign sum_g_exh_1_24_fu_3951_p3 = ((ap_reg_ppstg_brmerge_24_reg_4986_pp0_it3[0:0] === 1'b1) ? p_Val2_10_24_fu_3943_p2 : sum_g_exh_1_23_reg_5402);

assign sum_g_exh_1_25_fu_3973_p3 = ((ap_reg_ppstg_brmerge_25_reg_4997_pp0_it3[0:0] === 1'b1) ? p_Val2_10_25_fu_3963_p2 : sum_g_exh_1_24_fu_3951_p3);

assign sum_g_exh_1_26_fu_3995_p3 = ((ap_reg_ppstg_brmerge_26_reg_5008_pp0_it3[0:0] === 1'b1) ? p_Val2_10_26_fu_3987_p2 : sum_g_exh_1_25_reg_5414);

assign sum_g_exh_1_2_fu_2637_p3 = ((brmerge_2_reg_4728[0:0] === 1'b1) ? p_Val2_10_2_fu_2627_p2 : sum_g_exh_1_1_fu_2615_p3);

assign sum_g_exh_1_3_fu_3145_p3 = ((brmerge_3_reg_4740[0:0] === 1'b1) ? p_Val2_10_3_fu_3137_p2 : sum_g_exh_1_2_reg_5014);

assign sum_g_exh_1_4_fu_3167_p3 = ((brmerge_4_reg_4752[0:0] === 1'b1) ? p_Val2_10_4_fu_3157_p2 : sum_g_exh_1_3_fu_3145_p3);

assign sum_g_exh_1_5_fu_3269_p3 = ((brmerge_5_reg_4764[0:0] === 1'b1) ? p_Val2_10_5_fu_3261_p2 : sum_g_exh_1_4_reg_5124);

assign sum_g_exh_1_6_fu_3291_p3 = ((brmerge_6_reg_4776[0:0] === 1'b1) ? p_Val2_10_6_fu_3281_p2 : sum_g_exh_1_5_fu_3269_p3);

assign sum_g_exh_1_7_fu_3353_p3 = ((brmerge_7_reg_4788[0:0] === 1'b1) ? p_Val2_10_7_fu_3345_p2 : sum_g_exh_1_6_reg_5184);

assign sum_g_exh_1_8_fu_3402_p3 = ((ap_reg_ppstg_brmerge_8_reg_4800_pp0_it1[0:0] === 1'b1) ? p_Val2_10_8_fu_3394_p2 : sum_g_exh_1_s_reg_5230);

assign sum_g_exh_1_9_fu_3424_p3 = ((ap_reg_ppstg_brmerge_9_reg_4806_pp0_it1[0:0] === 1'b1) ? p_Val2_10_9_fu_3414_p2 : sum_g_exh_1_8_fu_3402_p3);

assign sum_g_exh_1_fu_1746_p3 = ((brmerge_fu_1741_p2[0:0] === 1'b1) ? p_Val2_9_fu_1721_p4 : ap_const_lv32_0);

assign sum_g_exh_1_s_fu_3375_p3 = ((brmerge_s_reg_4794[0:0] === 1'b1) ? p_Val2_10_s_fu_3365_p2 : sum_g_exh_1_7_fu_3353_p3);

assign sum_g_inh_1_10_fu_3557_p3 = ((ap_reg_ppstg_brmerge_10_reg_4812_pp0_it1[0:0] === 1'b1) ? sum_g_inh_1_9_reg_5253 : p_Val2_12_10_fu_3547_p2);

assign sum_g_inh_1_11_fu_3580_p3 = ((ap_reg_ppstg_brmerge_11_reg_4818_pp0_it1[0:0] === 1'b1) ? sum_g_inh_1_10_fu_3557_p3 : p_Val2_12_11_fu_3568_p2);

assign sum_g_inh_1_12_fu_3619_p3 = ((ap_reg_ppstg_brmerge_12_reg_4824_pp0_it1[0:0] === 1'b1) ? sum_g_inh_1_11_reg_5300 : p_Val2_12_12_fu_3609_p2);

assign sum_g_inh_1_13_fu_3642_p3 = ((ap_reg_ppstg_brmerge_13_reg_4830_pp0_it1[0:0] === 1'b1) ? sum_g_inh_1_12_fu_3619_p3 : p_Val2_12_13_fu_3630_p2);

assign sum_g_inh_1_14_fu_3663_p3 = ((ap_reg_ppstg_brmerge_14_reg_4836_pp0_it1[0:0] === 1'b1) ? sum_g_inh_1_13_reg_5327 : p_Val2_12_14_fu_3653_p2);

assign sum_g_inh_1_15_fu_3686_p3 = ((ap_reg_ppstg_brmerge_15_reg_4852_pp0_it1[0:0] === 1'b1) ? sum_g_inh_1_14_fu_3663_p3 : p_Val2_12_15_fu_3674_p2);

assign sum_g_inh_1_16_fu_3707_p3 = ((ap_reg_ppstg_brmerge_16_reg_4868_pp0_it2[0:0] === 1'b1) ? sum_g_inh_1_15_reg_5339 : p_Val2_12_16_fu_3697_p2);

assign sum_g_inh_1_17_fu_3730_p3 = ((ap_reg_ppstg_brmerge_17_reg_4884_pp0_it2[0:0] === 1'b1) ? sum_g_inh_1_16_fu_3707_p3 : p_Val2_12_17_fu_3718_p2);

assign sum_g_inh_1_18_fu_3751_p3 = ((ap_reg_ppstg_brmerge_18_reg_4900_pp0_it2[0:0] === 1'b1) ? sum_g_inh_1_17_reg_5351 : p_Val2_12_18_fu_3741_p2);

assign sum_g_inh_1_19_fu_3774_p3 = ((ap_reg_ppstg_brmerge_19_reg_4916_pp0_it2[0:0] === 1'b1) ? sum_g_inh_1_18_fu_3751_p3 : p_Val2_12_19_fu_3762_p2);

assign sum_g_inh_1_1_fu_2621_p3 = ((brmerge_1_reg_4716[0:0] === 1'b1) ? sum_g_inh_1_reg_4704 : p_Val2_12_1_fu_2611_p2);

assign sum_g_inh_1_20_fu_3835_p3 = ((ap_reg_ppstg_brmerge_20_reg_4932_pp0_it2[0:0] === 1'b1) ? sum_g_inh_1_19_reg_5368 : p_Val2_12_20_fu_3825_p2);

assign sum_g_inh_1_21_fu_3858_p3 = ((ap_reg_ppstg_brmerge_21_reg_4948_pp0_it2[0:0] === 1'b1) ? sum_g_inh_1_20_fu_3835_p3 : p_Val2_12_21_fu_3846_p2);

assign sum_g_inh_1_22_fu_3913_p3 = ((ap_reg_ppstg_brmerge_22_reg_4964_pp0_it2[0:0] === 1'b1) ? sum_g_inh_1_21_reg_5390 : p_Val2_12_22_fu_3903_p2);

assign sum_g_inh_1_23_fu_3936_p3 = ((ap_reg_ppstg_brmerge_23_reg_4975_pp0_it2[0:0] === 1'b1) ? sum_g_inh_1_22_fu_3913_p3 : p_Val2_12_23_fu_3924_p2);

assign sum_g_inh_1_24_fu_3957_p3 = ((ap_reg_ppstg_brmerge_24_reg_4986_pp0_it3[0:0] === 1'b1) ? sum_g_inh_1_23_reg_5408 : p_Val2_12_24_fu_3947_p2);

assign sum_g_inh_1_25_fu_3980_p3 = ((ap_reg_ppstg_brmerge_25_reg_4997_pp0_it3[0:0] === 1'b1) ? sum_g_inh_1_24_fu_3957_p3 : p_Val2_12_25_fu_3968_p2);

assign sum_g_inh_1_26_fu_4001_p3 = ((ap_reg_ppstg_brmerge_26_reg_5008_pp0_it3[0:0] === 1'b1) ? sum_g_inh_1_25_reg_5420 : p_Val2_12_26_fu_3991_p2);

assign sum_g_inh_1_2_fu_2644_p3 = ((brmerge_2_reg_4728[0:0] === 1'b1) ? sum_g_inh_1_1_fu_2621_p3 : p_Val2_12_2_fu_2632_p2);

assign sum_g_inh_1_3_fu_3151_p3 = ((brmerge_3_reg_4740[0:0] === 1'b1) ? sum_g_inh_1_2_reg_5020 : p_Val2_12_3_fu_3141_p2);

assign sum_g_inh_1_4_fu_3174_p3 = ((brmerge_4_reg_4752[0:0] === 1'b1) ? sum_g_inh_1_3_fu_3151_p3 : p_Val2_12_4_fu_3162_p2);

assign sum_g_inh_1_5_fu_3275_p3 = ((brmerge_5_reg_4764[0:0] === 1'b1) ? sum_g_inh_1_4_reg_5130 : p_Val2_12_5_fu_3265_p2);

assign sum_g_inh_1_6_fu_3298_p3 = ((brmerge_6_reg_4776[0:0] === 1'b1) ? sum_g_inh_1_5_fu_3275_p3 : p_Val2_12_6_fu_3286_p2);

assign sum_g_inh_1_7_fu_3359_p3 = ((brmerge_7_reg_4788[0:0] === 1'b1) ? sum_g_inh_1_6_reg_5190 : p_Val2_12_7_fu_3349_p2);

assign sum_g_inh_1_8_fu_3408_p3 = ((ap_reg_ppstg_brmerge_8_reg_4800_pp0_it1[0:0] === 1'b1) ? sum_g_inh_1_s_reg_5236 : p_Val2_12_8_fu_3398_p2);

assign sum_g_inh_1_9_fu_3431_p3 = ((ap_reg_ppstg_brmerge_9_reg_4806_pp0_it1[0:0] === 1'b1) ? sum_g_inh_1_8_fu_3408_p3 : p_Val2_12_9_fu_3419_p2);

assign sum_g_inh_1_fu_1754_p3 = ((brmerge_fu_1741_p2[0:0] === 1'b1) ? ap_const_lv32_0 : p_Val2_9_fu_1721_p4);

assign sum_g_inh_1_s_fu_3382_p3 = ((brmerge_s_reg_4794[0:0] === 1'b1) ? sum_g_inh_1_7_fu_3359_p3 : p_Val2_12_s_fu_3370_p2);

assign tmp_11_fu_965_p1 = xl_mid2_fu_918_p3[1:0];

assign tmp_12_fu_997_p1 = reg_605[7:0];

assign tmp_13_fu_1731_p1 = neuron_type_V_q0[0:0];

assign tmp_14_fu_1772_p3 = neuron_type_V_q0[ap_const_lv32_1];

assign tmp_15_fu_1801_p3 = neuron_type_V_q0[ap_const_lv32_2];

assign tmp_16_fu_1830_p3 = neuron_type_V_q0[ap_const_lv32_3];

assign tmp_17_fu_1859_p3 = neuron_type_V_q0[ap_const_lv32_4];

assign tmp_18_fu_1888_p3 = neuron_type_V_q0[ap_const_lv32_5];

assign tmp_19_fu_1917_p3 = neuron_type_V_q0[ap_const_lv32_6];

assign tmp_1_fu_1279_p2 = (l_mid2_reg_4402 == ap_const_lv7_0? 1'b1: 1'b0);

assign tmp_20_fu_1221_p2 = (xl_mid2_reg_4387 == ap_const_lv7_63? 1'b1: 1'b0);

assign tmp_21_fu_1946_p3 = neuron_type_V_q0[ap_const_lv32_7];

assign tmp_22_fu_1310_p1 = reg_605[7:0];

assign tmp_23_fu_1965_p3 = neuron_type_V_q0[ap_const_lv32_20];

assign tmp_24_fu_1984_p3 = neuron_type_V_q0[ap_const_lv32_21];

assign tmp_25_fu_2003_p3 = neuron_type_V_q0[ap_const_lv32_22];

assign tmp_26_fu_2022_p3 = neuron_type_V_q0[ap_const_lv32_23];

assign tmp_27_fu_2041_p3 = neuron_type_V_q0[ap_const_lv32_24];

assign tmp_28_fu_2060_p3 = neuron_type_V_q0[ap_const_lv32_25];

assign tmp_29_fu_2079_p3 = neuron_type_V_q0[ap_const_lv32_26];

assign tmp_2_fu_1284_p2 = ($signed(ap_const_lv7_7F) + $signed(l_mid2_reg_4402));

assign tmp_30_fu_969_p1 = x_assign_mid2_fu_926_p3;

assign tmp_31_fu_4019_p1 = ap_reg_ppstg_p_Val2_s_reg_4535_pp0_it4;

assign tmp_32_fu_2098_p3 = neuron_type_V_q0[ap_const_lv32_27];

assign tmp_33_fu_2121_p1 = reg_605[7:0];

assign tmp_34_fu_2149_p3 = neuron_type_V_q0[ap_const_lv32_40];

assign tmp_35_fu_2196_p3 = neuron_type_V_q0[ap_const_lv32_41];

assign tmp_36_fu_2243_p3 = neuron_type_V_q0[ap_const_lv32_42];

assign tmp_37_fu_2290_p3 = neuron_type_V_q0[ap_const_lv32_43];

assign tmp_38_fu_2337_p3 = neuron_type_V_q0[ap_const_lv32_44];

assign tmp_39_fu_3455_p1 = tmp_84_fu_3445_p4;

assign tmp_3_fu_1297_p1 = l_pre_fu_1289_p3;

assign tmp_40_fu_2384_p3 = neuron_type_V_q0[ap_const_lv32_45];

assign tmp_41_fu_1226_p1 = xl_mid2_reg_4387;

assign tmp_44_fu_3487_p2 = (F2_fu_3475_p2 == ap_const_lv12_18? 1'b1: 1'b0);

assign tmp_45_fu_4041_p1 = tmp_43_reg_5456;

assign tmp_46_fu_4050_p1 = p_Val2_2_fu_4044_p2;

assign tmp_47_fu_4054_p1 = p_Val2_1_reg_5461;

assign tmp_48_fu_3463_p3 = {{ap_const_lv1_1}, {tmp_86_fu_3459_p1}};

assign tmp_49_fu_3493_p1 = sh_amt_fu_3481_p2;

assign tmp_4_cast_fu_984_p1 = xl_mid2_reg_4387;

assign tmp_4_fu_706_p4 = {{y_reg_521[ap_const_lv32_6 : ap_const_lv32_2]}};

assign tmp_50_fu_3497_p2 = p_Result_s_fu_3471_p1 >> tmp_49_fu_3493_p1;

assign tmp_51_fu_1237_p2 = ($signed(v_V_q0) < $signed(32'b100011000000000000000000000000)? 1'b1: 1'b0);

assign tmp_52_fu_3790_p1 = $unsigned(p_Val2_10_cast_fu_3786_p1);

assign tmp_53_fu_3794_p3 = {{ap_reg_ppstg_p_Val2_10_reg_4545_pp0_it2}, {ap_const_lv48_0}};

assign tmp_54_fu_4073_p1 = ap_reg_ppstg_p_Val2_11_reg_5374_pp0_it6;

assign tmp_55_fu_4076_p3 = {{tmp_72_reg_5466}, {ap_const_lv48_0}};

assign tmp_56_fu_2431_p3 = neuron_type_V_q0[ap_const_lv32_46];

assign tmp_57_fu_3526_p3 = {{ap_reg_ppstg_p_Val2_10_reg_4545_pp0_it1}, {ap_const_lv24_0}};

assign tmp_58_cast_fu_1302_p1 = tmp_9_reg_4440;

assign tmp_58_fu_2478_p3 = neuron_type_V_q0[ap_const_lv32_47];

assign tmp_59_fu_4115_p3 = {{ap_reg_ppstg_p_Val2_s_reg_4535_pp0_it6}, {ap_const_lv24_0}};

assign tmp_5_cast_fu_701_p1 = tmp_5_fu_695_p2;

assign tmp_5_fu_695_p2 = ($signed(ap_const_lv14_26AC) + $signed(tmp_cast_fu_691_p1));

assign tmp_60_fu_4126_p1 = $unsigned(p_Val2_17_cast_fu_4111_p1);

assign tmp_61_fu_2497_p1 = input_stream0_TDATA[7:0];

assign tmp_62_cast_fu_3801_p1 = tmp_53_fu_3794_p3;

assign tmp_62_fu_3879_p1 = $unsigned(p_Val2_19_cast_fu_3875_p1);

assign tmp_63_fu_2501_p3 = neuron_type_V_q0[ap_const_lv32_60];

assign tmp_64_fu_4226_p1 = $unsigned(p_Val2_24_cast_fu_4222_p1);

assign tmp_65_cast_fu_4083_p1 = $signed(tmp_55_fu_4076_p3);

assign tmp_65_fu_4230_p3 = {{ap_reg_ppstg_tmp_82_reg_5396_pp0_it9}, {ap_const_lv48_0}};

assign tmp_66_fu_4257_p1 = p_Val2_23_reg_5544;

assign tmp_67_cast_fu_3523_p1 = $signed(p_Val2_13_reg_5225);

assign tmp_67_fu_2530_p3 = neuron_type_V_q0[ap_const_lv32_61];

assign tmp_68_fu_4188_p3 = {{ap_reg_ppstg_tmp_82_reg_5396_pp0_it7}, {ap_const_lv24_0}};

assign tmp_69_cast1_fu_3865_p1 = ap_reg_ppstg_tmp_57_reg_5284_pp0_it3;

assign tmp_69_cast_fu_3533_p1 = $signed(tmp_57_fu_3526_p3);

assign tmp_69_fu_4287_p3 = {{ap_reg_ppstg_p_Val2_17_reg_5476_pp0_it9}, {ap_const_lv24_0}};

assign tmp_6_fu_978_p1 = tmp_6_fu_978_p10;

assign tmp_6_fu_978_p10 = l_mid2_reg_4402;

assign tmp_6_fu_978_p2 = (ap_const_lv14_64 * tmp_6_fu_978_p1);

assign tmp_70_fu_4298_p1 = $unsigned(p_Val2_29_cast_fu_4283_p1);

assign tmp_72_cast_fu_4122_p1 = tmp_59_fu_4115_p3;

assign tmp_73_fu_4345_p2 = ($signed(tmp_71_reg_5554) > $signed(32'b100011000000000000000000000000)? 1'b1: 1'b0);

assign tmp_75_fu_4093_p4 = {{p_Val2_12_fu_4087_p2[ap_const_lv32_4F : ap_const_lv32_30]}};

assign tmp_76_fu_1256_p1 = x_assign_mid2_reg_4395;

assign tmp_77_cast_fu_4164_p1 = $signed(p_Val2_20_reg_5494);

assign tmp_77_fu_2559_p3 = neuron_type_V_q0[ap_const_lv32_62];

assign tmp_78_fu_1243_p1 = x_assign_mid2_reg_4395;

assign tmp_79_fu_2588_p3 = neuron_type_V_q0[ap_const_lv32_63];

assign tmp_80_fu_1274_p2 = (x_assign_mid2_reg_4395 + ap_const_lv14_1);

assign tmp_83_cast_fu_4237_p1 = tmp_65_fu_4230_p3;

assign tmp_83_fu_4265_p4 = {{p_Val2_24_fu_4260_p2[ap_const_lv32_4F : ap_const_lv32_30]}};

assign tmp_84_fu_3445_p4 = {{ireg_V_cast_cast_fu_3438_p3[ap_const_lv32_3D : ap_const_lv32_34]}};

assign tmp_86_cast_fu_4185_p1 = $signed(p_Val2_25_reg_5499);

assign tmp_86_fu_3459_p1 = ireg_V_cast_cast_fu_3438_p3[51:0];

assign tmp_88_cast_fu_4195_p1 = $signed(tmp_68_fu_4188_p3);

assign tmp_88_fu_3503_p1 = ireg_V_cast_cast_fu_3438_p3[31:0];

assign tmp_89_fu_3507_p1 = tmp_50_fu_3497_p2[31:0];


always @ (firings_mem_V_i or tmp_76_fu_1256_p1) begin
    tmp_90_fu_1259_p4 = firings_mem_V_i;
    tmp_90_fu_1259_p4[tmp_76_fu_1256_p1] = ap_const_lv1_0[0];
end



assign tmp_91_cast_fu_4294_p1 = tmp_69_fu_4287_p3;


always @ (firings_mem_V_i or tmp_78_fu_1243_p1) begin
    tmp_91_fu_1246_p4 = firings_mem_V_i;
    tmp_91_fu_1246_p4[tmp_78_fu_1243_p1] = ap_const_lv1_1[0];
end



assign tmp_96_cast_fu_4325_p1 = $signed(p_Val2_29_fu_4318_p3);

assign tmp_99_cast_cast_fu_1534_p3 = ((p_Val2_5_reg_4529[0:0] === 1'b1) ? ap_const_lv32_2000000 : ap_const_lv32_8000000);

assign tmp_9_fu_987_p2 = (tmp_4_cast_fu_984_p1 + tmp_6_fu_978_p2);

assign tmp_cast_fu_691_p1 = y_reg_521;

assign tmp_fu_716_p1 = y_reg_521[1:0];

assign tmp_s_fu_950_p1 = l_mid2_fu_934_p3;

assign u_V_address1 = ap_reg_ppstg_u_V_addr_reg_4434_pp0_it9;

assign u_V_d0 = (tmp_99_cast_cast_fu_1534_p3 + p_Val2_10_reg_4545);

assign u_V_d1 = {{p_Val2_30_fu_4329_p2[ap_const_lv32_37 : ap_const_lv32_18]}};

assign v_V_address1 = ap_reg_ppstg_v_V_addr_reg_4428_pp0_it10;

assign v_V_d0 = ap_const_lv32_BF000000;

assign v_V_d1 = ((tmp_73_fu_4345_p2[0:0] === 1'b1) ? ap_const_lv32_23000000 : tmp_71_reg_5554);

assign x_1_dup_fu_906_p2 = (ap_const_lv14_64 + x_phi_fu_559_p4);

assign x_assign_mid2_fu_926_p3 = ((exitcond_fu_912_p2[0:0] === 1'b1) ? x_1_dup_fu_906_p2 : x_assign_phi_fu_581_p4);

assign x_mid2_fu_942_p3 = ((exitcond_fu_912_p2[0:0] === 1'b1) ? x_1_dup_fu_906_p2 : x_phi_fu_559_p4);

assign xl_1_fu_1269_p2 = (xl_mid2_reg_4387 + ap_const_lv7_1);

assign xl_mid2_fu_918_p3 = ((exitcond_fu_912_p2[0:0] === 1'b1) ? ap_const_lv7_0 : xl_phi_fu_570_p4);

assign y_1_fu_685_p2 = (y_reg_521 + ap_const_lv7_1);
always @ (posedge ap_clk) begin
    tmp_88_reg_5264[28:0] <= 29'b00000000000000000000000000000;
    tmp_57_reg_5284[23:0] <= 24'b000000000000000000000000;
    ap_reg_ppstg_tmp_57_reg_5284_pp0_it3[23:0] <= 24'b000000000000000000000000;
    tmp_65_cast_reg_5471[47:0] <= 48'b000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_65_cast_reg_5471_pp0_it7[47:0] <= 48'b000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_65_cast_reg_5471_pp0_it8[47:0] <= 48'b000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_65_cast_reg_5471_pp0_it9[47:0] <= 48'b000000000000000000000000000000000000000000000000;
    tmp_68_reg_5519[23:0] <= 24'b000000000000000000000000;
    ap_reg_ppstg_tmp_68_reg_5519_pp0_it9[23:0] <= 24'b000000000000000000000000;
end



endmodule //hls_snn_izikevich_snn_get_synaptic_conductances

