==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [HLS 200-10] Analyzing design file 'calcDataFlow/src/calcDataFlow.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'Loop_1' does not exist in function 'testPipelinedMiniSADSum'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.754 ; gain = 46.230
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.793 ; gain = 46.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'sadSum' into 'sad' (calcDataFlow/src/calcDataFlow.cpp:34).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 115.930 ; gain = 58.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 122.855 ; gain = 65.332
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_2' (calcDataFlow/src/calcDataFlow.cpp:281) in function 'testPipelinedMiniSADSum' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'miniSADSum' (calcDataFlow/src/calcDataFlow.cpp:146).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'min' (calcDataFlow/src/calcDataFlow.cpp:98).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'colSADSum' (calcDataFlow/src/calcDataFlow.cpp:40).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'colSADSumInnerLoop' (calcDataFlow/src/calcDataFlow.cpp:48) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sad' (calcDataFlow/src/calcDataFlow.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (calcDataFlow/src/calcDataFlow.cpp:282) in function 'testPipelinedMiniSADSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'readColLoop' (calcDataFlow/src/calcDataFlow.cpp:157) in function 'miniSADSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'addLoop' (calcDataFlow/src/calcDataFlow.cpp:165) in function 'miniSADSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'shiftMainLoop' (calcDataFlow/src/calcDataFlow.cpp:187) in function 'miniSADSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'shiftInnerLoop' (calcDataFlow/src/calcDataFlow.cpp:189) in function 'miniSADSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'shiftLastLoop' (calcDataFlow/src/calcDataFlow.cpp:195) in function 'miniSADSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'minLoop' (calcDataFlow/src/calcDataFlow.cpp:102) in function 'min' completely.
INFO: [XFORM 203-501] Unrolling loop 'colSADSumLoop' (calcDataFlow/src/calcDataFlow.cpp:45) in function 'colSADSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'colSADSumInnerLoop' (calcDataFlow/src/calcDataFlow.cpp:48) in function 'colSADSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'calOFLoop1' (calcDataFlow/src/calcDataFlow.cpp:29) in function 'sad' completely.
INFO: [XFORM 203-501] Unrolling loop 'calOFLoop2' (calcDataFlow/src/calcDataFlow.cpp:11) in function 'sad' completely.
INFO: [XFORM 203-102] Partitioning array 'sum.V' (calcDataFlow/src/calcDataFlow.cpp:23) automatically.
INFO: [XFORM 203-102] Partitioning array 'in2.V' (calcDataFlow/src/calcDataFlow.cpp:153) automatically.
INFO: [XFORM 203-102] Partitioning array 'out' automatically.
INFO: [XFORM 203-131] Reshaping array 'in2.V' (calcDataFlow/src/calcDataFlow.cpp:218) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 't2Block.V' (calcDataFlow/src/calcDataFlow.cpp:221) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 't1Block.V' (calcDataFlow/src/calcDataFlow.cpp:221) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'miniSumTmp.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'in1.V' (calcDataFlow/src/calcDataFlow.cpp:217) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'localSumReg.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in1.V' (calcDataFlow/src/calcDataFlow.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input2.V' (calcDataFlow/src/calcDataFlow.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input1.V' (calcDataFlow/src/calcDataFlow.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localSumReg.V'  in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'sad' (calcDataFlow/src/calcDataFlow.cpp:20)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 150.711 ; gain = 93.188
INFO: [XFORM 203-541] Flattening a loop nest 'mainLoop' (calcDataFlow/src/calcDataFlow.cpp:279:3) in function 'testPipelinedMiniSADSum'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 187.102 ; gain = 129.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'testPipelinedMiniSADSum' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sad'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sad'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.95 seconds; current allocated memory: 141.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 142.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'colSADSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'colSADSum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 142.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 142.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'min'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'min'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 143.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 143.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'miniSADSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'miniSADSum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 143.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 144.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testPipelinedMiniSADSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mainLoop_Loop_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 144.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 145.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sad'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sad'.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 146.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'colSADSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'colSADSum'.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 147.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'min'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'min'.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 147.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'miniSADSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniRetVal_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shiftCnt' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_6' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'miniSADSum'.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 148.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testPipelinedMiniSADSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'testPipelinedMiniSADSum/in1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testPipelinedMiniSADSum/in2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testPipelinedMiniSADSum/miniSumRet_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'testPipelinedMiniSADSum' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'testPipelinedMiniSADSum'.
INFO: [HLS 200-111]  Elapsed time: 0.932 seconds; current allocated memory: 149.669 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 208.891 ; gain = 151.367
INFO: [SYSC 207-301] Generating SystemC RTL for testPipelinedMiniSADSum.
INFO: [VHDL 208-304] Generating VHDL RTL for testPipelinedMiniSADSum.
INFO: [VLOG 209-307] Generating Verilog RTL for testPipelinedMiniSADSum.
INFO: [HLS 200-112] Total elapsed time: 23.069 seconds; peak allocated memory: 149.669 MB.
