{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681923668578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681923668579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 19:01:08 2023 " "Processing started: Wed Apr 19 19:01:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681923668579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681923668579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_Processor -c RISC_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_Processor -c RISC_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681923668579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681923669267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681923669267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-rtl " "Found design unit 1: RegisterFile-rtl" {  } { { "Components/RegisterFile.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RegisterFile.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681923679388 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Components/RegisterFile.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RegisterFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681923679388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681923679388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "Components/ControlUnit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ControlUnit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681923679392 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "Components/ControlUnit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681923679392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681923679392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/fetch_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/fetch_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch_Stage-rtl " "Found design unit 1: Fetch_Stage-rtl" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681923679395 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Stage " "Found entity 1: Fetch_Stage" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681923679395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681923679395 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fetch_Stage " "Elaborating entity \"Fetch_Stage\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681923679438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ControlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ControlUnit\"" {  } { { "Components/Fetch_Stage.vhd" "ControlUnit" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681923679470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RegFile\"" {  } { { "Components/Fetch_Stage.vhd" "RegFile" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681923679481 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681923680533 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681923681078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681923681078 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[0\] " "No output dependent on input pin \"IF_ID_Instruction\[0\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[1\] " "No output dependent on input pin \"IF_ID_Instruction\[1\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[2\] " "No output dependent on input pin \"IF_ID_Instruction\[2\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[3\] " "No output dependent on input pin \"IF_ID_Instruction\[3\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[4\] " "No output dependent on input pin \"IF_ID_Instruction\[4\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[5\] " "No output dependent on input pin \"IF_ID_Instruction\[5\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[6\] " "No output dependent on input pin \"IF_ID_Instruction\[6\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[7\] " "No output dependent on input pin \"IF_ID_Instruction\[7\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[8\] " "No output dependent on input pin \"IF_ID_Instruction\[8\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[9\] " "No output dependent on input pin \"IF_ID_Instruction\[9\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[10\] " "No output dependent on input pin \"IF_ID_Instruction\[10\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[11\] " "No output dependent on input pin \"IF_ID_Instruction\[11\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[12\] " "No output dependent on input pin \"IF_ID_Instruction\[12\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[13\] " "No output dependent on input pin \"IF_ID_Instruction\[13\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[17\] " "No output dependent on input pin \"IF_ID_Instruction\[17\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[18\] " "No output dependent on input pin \"IF_ID_Instruction\[18\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[19\] " "No output dependent on input pin \"IF_ID_Instruction\[19\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[20\] " "No output dependent on input pin \"IF_ID_Instruction\[20\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[21\] " "No output dependent on input pin \"IF_ID_Instruction\[21\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[22\] " "No output dependent on input pin \"IF_ID_Instruction\[22\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[23\] " "No output dependent on input pin \"IF_ID_Instruction\[23\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[24\] " "No output dependent on input pin \"IF_ID_Instruction\[24\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Instruction\[25\] " "No output dependent on input pin \"IF_ID_Instruction\[25\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Instruction[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Opcode\[0\] " "No output dependent on input pin \"IF_ID_Opcode\[0\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Opcode[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Opcode\[1\] " "No output dependent on input pin \"IF_ID_Opcode\[1\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Opcode[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Opcode\[2\] " "No output dependent on input pin \"IF_ID_Opcode\[2\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Opcode[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Opcode\[3\] " "No output dependent on input pin \"IF_ID_Opcode\[3\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Opcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Opcode\[4\] " "No output dependent on input pin \"IF_ID_Opcode\[4\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Opcode[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_ID_Opcode\[5\] " "No output dependent on input pin \"IF_ID_Opcode\[5\]\"" {  } { { "Components/Fetch_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Fetch_Stage.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681923681277 "|Fetch_Stage|IF_ID_Opcode[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681923681277 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "355 " "Implemented 355 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681923681281 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681923681281 ""} { "Info" "ICUT_CUT_TM_LCELLS" "245 " "Implemented 245 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681923681281 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681923681281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681923681308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 19:01:21 2023 " "Processing ended: Wed Apr 19 19:01:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681923681308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681923681308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681923681308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681923681308 ""}
