
DOAN_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007bf4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000111c  08007d08  08007d08  00017d08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e24  08008e24  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08008e24  08008e24  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008e24  08008e24  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e24  08008e24  00018e24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e28  08008e28  00018e28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008e2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a54  200001dc  08009008  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000c30  08009008  00020c30  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014a8a  00000000  00000000  00020248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002cc5  00000000  00000000  00034cd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001390  00000000  00000000  00037998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f4f  00000000  00000000  00038d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a1a0  00000000  00000000  00039c77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016dc0  00000000  00000000  00053e17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00092c4e  00000000  00000000  0006abd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006554  00000000  00000000  000fd828  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  00103d7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08007cec 	.word	0x08007cec

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08007cec 	.word	0x08007cec

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <SSD1306_Init>:
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
        }
    }
}

uint8_t SSD1306_Init(void) {
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8000ace:	f000 fa5f 	bl	8000f90 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8000ad2:	f644 6320 	movw	r3, #20000	; 0x4e20
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	2178      	movs	r1, #120	; 0x78
 8000ada:	485b      	ldr	r0, [pc, #364]	; (8000c48 <SSD1306_Init+0x180>)
 8000adc:	f002 fa8c 	bl	8002ff8 <HAL_I2C_IsDeviceReady>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	e0a9      	b.n	8000c3e <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 8000aea:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8000aee:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000af0:	e002      	b.n	8000af8 <SSD1306_Init+0x30>
		p--;
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	3b01      	subs	r3, #1
 8000af6:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d1f9      	bne.n	8000af2 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8000afe:	22ae      	movs	r2, #174	; 0xae
 8000b00:	2100      	movs	r1, #0
 8000b02:	2078      	movs	r0, #120	; 0x78
 8000b04:	f000 fabe 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8000b08:	2220      	movs	r2, #32
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	2078      	movs	r0, #120	; 0x78
 8000b0e:	f000 fab9 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000b12:	2210      	movs	r2, #16
 8000b14:	2100      	movs	r1, #0
 8000b16:	2078      	movs	r0, #120	; 0x78
 8000b18:	f000 fab4 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000b1c:	22b0      	movs	r2, #176	; 0xb0
 8000b1e:	2100      	movs	r1, #0
 8000b20:	2078      	movs	r0, #120	; 0x78
 8000b22:	f000 faaf 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000b26:	22c8      	movs	r2, #200	; 0xc8
 8000b28:	2100      	movs	r1, #0
 8000b2a:	2078      	movs	r0, #120	; 0x78
 8000b2c:	f000 faaa 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8000b30:	2200      	movs	r2, #0
 8000b32:	2100      	movs	r1, #0
 8000b34:	2078      	movs	r0, #120	; 0x78
 8000b36:	f000 faa5 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8000b3a:	2210      	movs	r2, #16
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	2078      	movs	r0, #120	; 0x78
 8000b40:	f000 faa0 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8000b44:	2240      	movs	r2, #64	; 0x40
 8000b46:	2100      	movs	r1, #0
 8000b48:	2078      	movs	r0, #120	; 0x78
 8000b4a:	f000 fa9b 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8000b4e:	2281      	movs	r2, #129	; 0x81
 8000b50:	2100      	movs	r1, #0
 8000b52:	2078      	movs	r0, #120	; 0x78
 8000b54:	f000 fa96 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8000b58:	22ff      	movs	r2, #255	; 0xff
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	2078      	movs	r0, #120	; 0x78
 8000b5e:	f000 fa91 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8000b62:	22a1      	movs	r2, #161	; 0xa1
 8000b64:	2100      	movs	r1, #0
 8000b66:	2078      	movs	r0, #120	; 0x78
 8000b68:	f000 fa8c 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8000b6c:	22a6      	movs	r2, #166	; 0xa6
 8000b6e:	2100      	movs	r1, #0
 8000b70:	2078      	movs	r0, #120	; 0x78
 8000b72:	f000 fa87 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8000b76:	22a8      	movs	r2, #168	; 0xa8
 8000b78:	2100      	movs	r1, #0
 8000b7a:	2078      	movs	r0, #120	; 0x78
 8000b7c:	f000 fa82 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8000b80:	223f      	movs	r2, #63	; 0x3f
 8000b82:	2100      	movs	r1, #0
 8000b84:	2078      	movs	r0, #120	; 0x78
 8000b86:	f000 fa7d 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000b8a:	22a4      	movs	r2, #164	; 0xa4
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	2078      	movs	r0, #120	; 0x78
 8000b90:	f000 fa78 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8000b94:	22d3      	movs	r2, #211	; 0xd3
 8000b96:	2100      	movs	r1, #0
 8000b98:	2078      	movs	r0, #120	; 0x78
 8000b9a:	f000 fa73 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	2078      	movs	r0, #120	; 0x78
 8000ba4:	f000 fa6e 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8000ba8:	22d5      	movs	r2, #213	; 0xd5
 8000baa:	2100      	movs	r1, #0
 8000bac:	2078      	movs	r0, #120	; 0x78
 8000bae:	f000 fa69 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8000bb2:	22f0      	movs	r2, #240	; 0xf0
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	2078      	movs	r0, #120	; 0x78
 8000bb8:	f000 fa64 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8000bbc:	22d9      	movs	r2, #217	; 0xd9
 8000bbe:	2100      	movs	r1, #0
 8000bc0:	2078      	movs	r0, #120	; 0x78
 8000bc2:	f000 fa5f 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8000bc6:	2222      	movs	r2, #34	; 0x22
 8000bc8:	2100      	movs	r1, #0
 8000bca:	2078      	movs	r0, #120	; 0x78
 8000bcc:	f000 fa5a 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8000bd0:	22da      	movs	r2, #218	; 0xda
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	2078      	movs	r0, #120	; 0x78
 8000bd6:	f000 fa55 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8000bda:	2212      	movs	r2, #18
 8000bdc:	2100      	movs	r1, #0
 8000bde:	2078      	movs	r0, #120	; 0x78
 8000be0:	f000 fa50 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000be4:	22db      	movs	r2, #219	; 0xdb
 8000be6:	2100      	movs	r1, #0
 8000be8:	2078      	movs	r0, #120	; 0x78
 8000bea:	f000 fa4b 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8000bee:	2220      	movs	r2, #32
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	2078      	movs	r0, #120	; 0x78
 8000bf4:	f000 fa46 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000bf8:	228d      	movs	r2, #141	; 0x8d
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	2078      	movs	r0, #120	; 0x78
 8000bfe:	f000 fa41 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8000c02:	2214      	movs	r2, #20
 8000c04:	2100      	movs	r1, #0
 8000c06:	2078      	movs	r0, #120	; 0x78
 8000c08:	f000 fa3c 	bl	8001084 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8000c0c:	22af      	movs	r2, #175	; 0xaf
 8000c0e:	2100      	movs	r1, #0
 8000c10:	2078      	movs	r0, #120	; 0x78
 8000c12:	f000 fa37 	bl	8001084 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000c16:	222e      	movs	r2, #46	; 0x2e
 8000c18:	2100      	movs	r1, #0
 8000c1a:	2078      	movs	r0, #120	; 0x78
 8000c1c:	f000 fa32 	bl	8001084 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000c20:	2000      	movs	r0, #0
 8000c22:	f000 f843 	bl	8000cac <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8000c26:	f000 f813 	bl	8000c50 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8000c2a:	4b08      	ldr	r3, [pc, #32]	; (8000c4c <SSD1306_Init+0x184>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8000c30:	4b06      	ldr	r3, [pc, #24]	; (8000c4c <SSD1306_Init+0x184>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8000c36:	4b05      	ldr	r3, [pc, #20]	; (8000c4c <SSD1306_Init+0x184>)
 8000c38:	2201      	movs	r2, #1
 8000c3a:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8000c3c:	2301      	movs	r3, #1
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	3708      	adds	r7, #8
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	20000600 	.word	0x20000600
 8000c4c:	200005f8 	.word	0x200005f8

08000c50 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8000c56:	2300      	movs	r3, #0
 8000c58:	71fb      	strb	r3, [r7, #7]
 8000c5a:	e01d      	b.n	8000c98 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
 8000c5e:	3b50      	subs	r3, #80	; 0x50
 8000c60:	b2db      	uxtb	r3, r3
 8000c62:	461a      	mov	r2, r3
 8000c64:	2100      	movs	r1, #0
 8000c66:	2078      	movs	r0, #120	; 0x78
 8000c68:	f000 fa0c 	bl	8001084 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	2100      	movs	r1, #0
 8000c70:	2078      	movs	r0, #120	; 0x78
 8000c72:	f000 fa07 	bl	8001084 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8000c76:	2210      	movs	r2, #16
 8000c78:	2100      	movs	r1, #0
 8000c7a:	2078      	movs	r0, #120	; 0x78
 8000c7c:	f000 fa02 	bl	8001084 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8000c80:	79fb      	ldrb	r3, [r7, #7]
 8000c82:	01db      	lsls	r3, r3, #7
 8000c84:	4a08      	ldr	r2, [pc, #32]	; (8000ca8 <SSD1306_UpdateScreen+0x58>)
 8000c86:	441a      	add	r2, r3
 8000c88:	2380      	movs	r3, #128	; 0x80
 8000c8a:	2140      	movs	r1, #64	; 0x40
 8000c8c:	2078      	movs	r0, #120	; 0x78
 8000c8e:	f000 f993 	bl	8000fb8 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8000c92:	79fb      	ldrb	r3, [r7, #7]
 8000c94:	3301      	adds	r3, #1
 8000c96:	71fb      	strb	r3, [r7, #7]
 8000c98:	79fb      	ldrb	r3, [r7, #7]
 8000c9a:	2b07      	cmp	r3, #7
 8000c9c:	d9de      	bls.n	8000c5c <SSD1306_UpdateScreen+0xc>
	}
}
 8000c9e:	bf00      	nop
 8000ca0:	bf00      	nop
 8000ca2:	3708      	adds	r7, #8
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	200001f8 	.word	0x200001f8

08000cac <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000cb6:	79fb      	ldrb	r3, [r7, #7]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d101      	bne.n	8000cc0 <SSD1306_Fill+0x14>
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	e000      	b.n	8000cc2 <SSD1306_Fill+0x16>
 8000cc0:	23ff      	movs	r3, #255	; 0xff
 8000cc2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	4803      	ldr	r0, [pc, #12]	; (8000cd8 <SSD1306_Fill+0x2c>)
 8000cca:	f004 ffd7 	bl	8005c7c <memset>
}
 8000cce:	bf00      	nop
 8000cd0:	3708      	adds	r7, #8
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	200001f8 	.word	0x200001f8

08000cdc <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8000cdc:	b480      	push	{r7}
 8000cde:	b083      	sub	sp, #12
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	80fb      	strh	r3, [r7, #6]
 8000ce6:	460b      	mov	r3, r1
 8000ce8:	80bb      	strh	r3, [r7, #4]
 8000cea:	4613      	mov	r3, r2
 8000cec:	70fb      	strb	r3, [r7, #3]
	if (
 8000cee:	88fb      	ldrh	r3, [r7, #6]
 8000cf0:	2b7f      	cmp	r3, #127	; 0x7f
 8000cf2:	d848      	bhi.n	8000d86 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8000cf4:	88bb      	ldrh	r3, [r7, #4]
 8000cf6:	2b3f      	cmp	r3, #63	; 0x3f
 8000cf8:	d845      	bhi.n	8000d86 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8000cfa:	4b25      	ldr	r3, [pc, #148]	; (8000d90 <SSD1306_DrawPixel+0xb4>)
 8000cfc:	791b      	ldrb	r3, [r3, #4]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d006      	beq.n	8000d10 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8000d02:	78fb      	ldrb	r3, [r7, #3]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	bf0c      	ite	eq
 8000d08:	2301      	moveq	r3, #1
 8000d0a:	2300      	movne	r3, #0
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8000d10:	78fb      	ldrb	r3, [r7, #3]
 8000d12:	2b01      	cmp	r3, #1
 8000d14:	d11a      	bne.n	8000d4c <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000d16:	88fa      	ldrh	r2, [r7, #6]
 8000d18:	88bb      	ldrh	r3, [r7, #4]
 8000d1a:	08db      	lsrs	r3, r3, #3
 8000d1c:	b298      	uxth	r0, r3
 8000d1e:	4603      	mov	r3, r0
 8000d20:	01db      	lsls	r3, r3, #7
 8000d22:	4413      	add	r3, r2
 8000d24:	4a1b      	ldr	r2, [pc, #108]	; (8000d94 <SSD1306_DrawPixel+0xb8>)
 8000d26:	5cd3      	ldrb	r3, [r2, r3]
 8000d28:	b25a      	sxtb	r2, r3
 8000d2a:	88bb      	ldrh	r3, [r7, #4]
 8000d2c:	f003 0307 	and.w	r3, r3, #7
 8000d30:	2101      	movs	r1, #1
 8000d32:	fa01 f303 	lsl.w	r3, r1, r3
 8000d36:	b25b      	sxtb	r3, r3
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	b259      	sxtb	r1, r3
 8000d3c:	88fa      	ldrh	r2, [r7, #6]
 8000d3e:	4603      	mov	r3, r0
 8000d40:	01db      	lsls	r3, r3, #7
 8000d42:	4413      	add	r3, r2
 8000d44:	b2c9      	uxtb	r1, r1
 8000d46:	4a13      	ldr	r2, [pc, #76]	; (8000d94 <SSD1306_DrawPixel+0xb8>)
 8000d48:	54d1      	strb	r1, [r2, r3]
 8000d4a:	e01d      	b.n	8000d88 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000d4c:	88fa      	ldrh	r2, [r7, #6]
 8000d4e:	88bb      	ldrh	r3, [r7, #4]
 8000d50:	08db      	lsrs	r3, r3, #3
 8000d52:	b298      	uxth	r0, r3
 8000d54:	4603      	mov	r3, r0
 8000d56:	01db      	lsls	r3, r3, #7
 8000d58:	4413      	add	r3, r2
 8000d5a:	4a0e      	ldr	r2, [pc, #56]	; (8000d94 <SSD1306_DrawPixel+0xb8>)
 8000d5c:	5cd3      	ldrb	r3, [r2, r3]
 8000d5e:	b25a      	sxtb	r2, r3
 8000d60:	88bb      	ldrh	r3, [r7, #4]
 8000d62:	f003 0307 	and.w	r3, r3, #7
 8000d66:	2101      	movs	r1, #1
 8000d68:	fa01 f303 	lsl.w	r3, r1, r3
 8000d6c:	b25b      	sxtb	r3, r3
 8000d6e:	43db      	mvns	r3, r3
 8000d70:	b25b      	sxtb	r3, r3
 8000d72:	4013      	ands	r3, r2
 8000d74:	b259      	sxtb	r1, r3
 8000d76:	88fa      	ldrh	r2, [r7, #6]
 8000d78:	4603      	mov	r3, r0
 8000d7a:	01db      	lsls	r3, r3, #7
 8000d7c:	4413      	add	r3, r2
 8000d7e:	b2c9      	uxtb	r1, r1
 8000d80:	4a04      	ldr	r2, [pc, #16]	; (8000d94 <SSD1306_DrawPixel+0xb8>)
 8000d82:	54d1      	strb	r1, [r2, r3]
 8000d84:	e000      	b.n	8000d88 <SSD1306_DrawPixel+0xac>
		return;
 8000d86:	bf00      	nop
	}
}
 8000d88:	370c      	adds	r7, #12
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bc80      	pop	{r7}
 8000d8e:	4770      	bx	lr
 8000d90:	200005f8 	.word	0x200005f8
 8000d94:	200001f8 	.word	0x200001f8

08000d98 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8000d98:	b480      	push	{r7}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	4603      	mov	r3, r0
 8000da0:	460a      	mov	r2, r1
 8000da2:	80fb      	strh	r3, [r7, #6]
 8000da4:	4613      	mov	r3, r2
 8000da6:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8000da8:	4a05      	ldr	r2, [pc, #20]	; (8000dc0 <SSD1306_GotoXY+0x28>)
 8000daa:	88fb      	ldrh	r3, [r7, #6]
 8000dac:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8000dae:	4a04      	ldr	r2, [pc, #16]	; (8000dc0 <SSD1306_GotoXY+0x28>)
 8000db0:	88bb      	ldrh	r3, [r7, #4]
 8000db2:	8053      	strh	r3, [r2, #2]
}
 8000db4:	bf00      	nop
 8000db6:	370c      	adds	r7, #12
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bc80      	pop	{r7}
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	200005f8 	.word	0x200005f8

08000dc4 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b086      	sub	sp, #24
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	6039      	str	r1, [r7, #0]
 8000dce:	71fb      	strb	r3, [r7, #7]
 8000dd0:	4613      	mov	r3, r2
 8000dd2:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000dd4:	4b3a      	ldr	r3, [pc, #232]	; (8000ec0 <SSD1306_Putc+0xfc>)
 8000dd6:	881b      	ldrh	r3, [r3, #0]
 8000dd8:	461a      	mov	r2, r3
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	4413      	add	r3, r2
	if (
 8000de0:	2b7f      	cmp	r3, #127	; 0x7f
 8000de2:	dc07      	bgt.n	8000df4 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8000de4:	4b36      	ldr	r3, [pc, #216]	; (8000ec0 <SSD1306_Putc+0xfc>)
 8000de6:	885b      	ldrh	r3, [r3, #2]
 8000de8:	461a      	mov	r2, r3
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	785b      	ldrb	r3, [r3, #1]
 8000dee:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000df0:	2b3f      	cmp	r3, #63	; 0x3f
 8000df2:	dd01      	ble.n	8000df8 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8000df4:	2300      	movs	r3, #0
 8000df6:	e05e      	b.n	8000eb6 <SSD1306_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8000df8:	2300      	movs	r3, #0
 8000dfa:	617b      	str	r3, [r7, #20]
 8000dfc:	e04b      	b.n	8000e96 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	685a      	ldr	r2, [r3, #4]
 8000e02:	79fb      	ldrb	r3, [r7, #7]
 8000e04:	3b20      	subs	r3, #32
 8000e06:	6839      	ldr	r1, [r7, #0]
 8000e08:	7849      	ldrb	r1, [r1, #1]
 8000e0a:	fb01 f303 	mul.w	r3, r1, r3
 8000e0e:	4619      	mov	r1, r3
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	440b      	add	r3, r1
 8000e14:	005b      	lsls	r3, r3, #1
 8000e16:	4413      	add	r3, r2
 8000e18:	881b      	ldrh	r3, [r3, #0]
 8000e1a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	613b      	str	r3, [r7, #16]
 8000e20:	e030      	b.n	8000e84 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8000e22:	68fa      	ldr	r2, [r7, #12]
 8000e24:	693b      	ldr	r3, [r7, #16]
 8000e26:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d010      	beq.n	8000e54 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8000e32:	4b23      	ldr	r3, [pc, #140]	; (8000ec0 <SSD1306_Putc+0xfc>)
 8000e34:	881a      	ldrh	r2, [r3, #0]
 8000e36:	693b      	ldr	r3, [r7, #16]
 8000e38:	b29b      	uxth	r3, r3
 8000e3a:	4413      	add	r3, r2
 8000e3c:	b298      	uxth	r0, r3
 8000e3e:	4b20      	ldr	r3, [pc, #128]	; (8000ec0 <SSD1306_Putc+0xfc>)
 8000e40:	885a      	ldrh	r2, [r3, #2]
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	b29b      	uxth	r3, r3
 8000e46:	4413      	add	r3, r2
 8000e48:	b29b      	uxth	r3, r3
 8000e4a:	79ba      	ldrb	r2, [r7, #6]
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	f7ff ff45 	bl	8000cdc <SSD1306_DrawPixel>
 8000e52:	e014      	b.n	8000e7e <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8000e54:	4b1a      	ldr	r3, [pc, #104]	; (8000ec0 <SSD1306_Putc+0xfc>)
 8000e56:	881a      	ldrh	r2, [r3, #0]
 8000e58:	693b      	ldr	r3, [r7, #16]
 8000e5a:	b29b      	uxth	r3, r3
 8000e5c:	4413      	add	r3, r2
 8000e5e:	b298      	uxth	r0, r3
 8000e60:	4b17      	ldr	r3, [pc, #92]	; (8000ec0 <SSD1306_Putc+0xfc>)
 8000e62:	885a      	ldrh	r2, [r3, #2]
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	b29b      	uxth	r3, r3
 8000e68:	4413      	add	r3, r2
 8000e6a:	b299      	uxth	r1, r3
 8000e6c:	79bb      	ldrb	r3, [r7, #6]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	bf0c      	ite	eq
 8000e72:	2301      	moveq	r3, #1
 8000e74:	2300      	movne	r3, #0
 8000e76:	b2db      	uxtb	r3, r3
 8000e78:	461a      	mov	r2, r3
 8000e7a:	f7ff ff2f 	bl	8000cdc <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8000e7e:	693b      	ldr	r3, [r7, #16]
 8000e80:	3301      	adds	r3, #1
 8000e82:	613b      	str	r3, [r7, #16]
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	461a      	mov	r2, r3
 8000e8a:	693b      	ldr	r3, [r7, #16]
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	d3c8      	bcc.n	8000e22 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	3301      	adds	r3, #1
 8000e94:	617b      	str	r3, [r7, #20]
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	785b      	ldrb	r3, [r3, #1]
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d3ad      	bcc.n	8000dfe <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8000ea2:	4b07      	ldr	r3, [pc, #28]	; (8000ec0 <SSD1306_Putc+0xfc>)
 8000ea4:	881a      	ldrh	r2, [r3, #0]
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	b29b      	uxth	r3, r3
 8000eac:	4413      	add	r3, r2
 8000eae:	b29a      	uxth	r2, r3
 8000eb0:	4b03      	ldr	r3, [pc, #12]	; (8000ec0 <SSD1306_Putc+0xfc>)
 8000eb2:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8000eb4:	79fb      	ldrb	r3, [r7, #7]
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3718      	adds	r7, #24
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	200005f8 	.word	0x200005f8

08000ec4 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	60f8      	str	r0, [r7, #12]
 8000ecc:	60b9      	str	r1, [r7, #8]
 8000ece:	4613      	mov	r3, r2
 8000ed0:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8000ed2:	e012      	b.n	8000efa <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	79fa      	ldrb	r2, [r7, #7]
 8000eda:	68b9      	ldr	r1, [r7, #8]
 8000edc:	4618      	mov	r0, r3
 8000ede:	f7ff ff71 	bl	8000dc4 <SSD1306_Putc>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	461a      	mov	r2, r3
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	429a      	cmp	r2, r3
 8000eec:	d002      	beq.n	8000ef4 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	e008      	b.n	8000f06 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d1e8      	bne.n	8000ed4 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	781b      	ldrb	r3, [r3, #0]
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3710      	adds	r7, #16
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}

08000f0e <SSD1306_Clear>:
        SSD1306_DrawLine(x0 + y, y0 - x, x0 - y, y0 - x, c);
    }
}

void SSD1306_Clear (void)
{
 8000f0e:	b580      	push	{r7, lr}
 8000f10:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8000f12:	2000      	movs	r0, #0
 8000f14:	f7ff feca 	bl	8000cac <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8000f18:	f7ff fe9a 	bl	8000c50 <SSD1306_UpdateScreen>
}
 8000f1c:	bf00      	nop
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <SSD1306_Println>:
	SSD1306_Puts(currentTimeString, &Font_11x18, 1);
	SSD1306_UpdateScreen();
}

void SSD1306_Println(char* format, ...)
{
 8000f20:	b40f      	push	{r0, r1, r2, r3}
 8000f22:	b580      	push	{r7, lr}
 8000f24:	b086      	sub	sp, #24
 8000f26:	af00      	add	r7, sp, #0
	char buffer[20];
	buffer[0] = '\0';
 8000f28:	2300      	movs	r3, #0
 8000f2a:	713b      	strb	r3, [r7, #4]

	va_list argList;
	va_start(argList, format);
 8000f2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f30:	603b      	str	r3, [r7, #0]
	vsprintf(buffer, format, argList);
 8000f32:	1d3b      	adds	r3, r7, #4
 8000f34:	683a      	ldr	r2, [r7, #0]
 8000f36:	6a39      	ldr	r1, [r7, #32]
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f004 fe95 	bl	8005c68 <vsiprintf>

	va_end(argList);

	if (actualYPosition > 40)
 8000f3e:	4b12      	ldr	r3, [pc, #72]	; (8000f88 <SSD1306_Println+0x68>)
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	2b28      	cmp	r3, #40	; 0x28
 8000f44:	d904      	bls.n	8000f50 <SSD1306_Println+0x30>
	{
		SSD1306_Clear();
 8000f46:	f7ff ffe2 	bl	8000f0e <SSD1306_Clear>
		actualYPosition = 0;
 8000f4a:	4b0f      	ldr	r3, [pc, #60]	; (8000f88 <SSD1306_Println+0x68>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	701a      	strb	r2, [r3, #0]
	}
	SSD1306_GotoXY(0, actualYPosition);
 8000f50:	4b0d      	ldr	r3, [pc, #52]	; (8000f88 <SSD1306_Println+0x68>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	b29b      	uxth	r3, r3
 8000f56:	4619      	mov	r1, r3
 8000f58:	2000      	movs	r0, #0
 8000f5a:	f7ff ff1d 	bl	8000d98 <SSD1306_GotoXY>
	SSD1306_Puts (buffer, &Font_11x18, 1);
 8000f5e:	1d3b      	adds	r3, r7, #4
 8000f60:	2201      	movs	r2, #1
 8000f62:	490a      	ldr	r1, [pc, #40]	; (8000f8c <SSD1306_Println+0x6c>)
 8000f64:	4618      	mov	r0, r3
 8000f66:	f7ff ffad 	bl	8000ec4 <SSD1306_Puts>
	actualYPosition += 20;
 8000f6a:	4b07      	ldr	r3, [pc, #28]	; (8000f88 <SSD1306_Println+0x68>)
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	3314      	adds	r3, #20
 8000f70:	b2da      	uxtb	r2, r3
 8000f72:	4b05      	ldr	r3, [pc, #20]	; (8000f88 <SSD1306_Println+0x68>)
 8000f74:	701a      	strb	r2, [r3, #0]

	SSD1306_UpdateScreen();
 8000f76:	f7ff fe6b 	bl	8000c50 <SSD1306_UpdateScreen>
}
 8000f7a:	bf00      	nop
 8000f7c:	3718      	adds	r7, #24
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f84:	b004      	add	sp, #16
 8000f86:	4770      	bx	lr
 8000f88:	200005fe 	.word	0x200005fe
 8000f8c:	20000000 	.word	0x20000000

08000f90 <ssd1306_I2C_Init>:


/* I2C Functions */

void ssd1306_I2C_Init() {
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
	uint32_t p = 250000;
 8000f96:	4b07      	ldr	r3, [pc, #28]	; (8000fb4 <ssd1306_I2C_Init+0x24>)
 8000f98:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000f9a:	e002      	b.n	8000fa2 <ssd1306_I2C_Init+0x12>
		p--;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	3b01      	subs	r3, #1
 8000fa0:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d1f9      	bne.n	8000f9c <ssd1306_I2C_Init+0xc>
}
 8000fa8:	bf00      	nop
 8000faa:	bf00      	nop
 8000fac:	370c      	adds	r7, #12
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bc80      	pop	{r7}
 8000fb2:	4770      	bx	lr
 8000fb4:	0003d090 	.word	0x0003d090

08000fb8 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8000fb8:	b590      	push	{r4, r7, lr}
 8000fba:	b0c7      	sub	sp, #284	; 0x11c
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4604      	mov	r4, r0
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8000fc6:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 8000fca:	600a      	str	r2, [r1, #0]
 8000fcc:	4619      	mov	r1, r3
 8000fce:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000fd2:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8000fd6:	4622      	mov	r2, r4
 8000fd8:	701a      	strb	r2, [r3, #0]
 8000fda:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000fde:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	701a      	strb	r2, [r3, #0]
 8000fe6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000fea:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000fee:	460a      	mov	r2, r1
 8000ff0:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 8000ff2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000ff6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000ffa:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8000ffe:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 8001002:	7812      	ldrb	r2, [r2, #0]
 8001004:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 8001006:	2300      	movs	r3, #0
 8001008:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800100c:	e015      	b.n	800103a <ssd1306_I2C_WriteMulti+0x82>
	dt[i+1] = data[i];
 800100e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001012:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001016:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 800101a:	6812      	ldr	r2, [r2, #0]
 800101c:	441a      	add	r2, r3
 800101e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001022:	3301      	adds	r3, #1
 8001024:	7811      	ldrb	r1, [r2, #0]
 8001026:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800102a:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 800102e:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 8001030:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001034:	3301      	adds	r3, #1
 8001036:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800103a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800103e:	b29b      	uxth	r3, r3
 8001040:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001044:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8001048:	8812      	ldrh	r2, [r2, #0]
 800104a:	429a      	cmp	r2, r3
 800104c:	d8df      	bhi.n	800100e <ssd1306_I2C_WriteMulti+0x56>
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 100);
 800104e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001052:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	b299      	uxth	r1, r3
 800105a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800105e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001062:	881b      	ldrh	r3, [r3, #0]
 8001064:	3301      	adds	r3, #1
 8001066:	b29b      	uxth	r3, r3
 8001068:	f107 020c 	add.w	r2, r7, #12
 800106c:	2064      	movs	r0, #100	; 0x64
 800106e:	9000      	str	r0, [sp, #0]
 8001070:	4803      	ldr	r0, [pc, #12]	; (8001080 <ssd1306_I2C_WriteMulti+0xc8>)
 8001072:	f001 fc57 	bl	8002924 <HAL_I2C_Master_Transmit>
}
 8001076:	bf00      	nop
 8001078:	f507 778a 	add.w	r7, r7, #276	; 0x114
 800107c:	46bd      	mov	sp, r7
 800107e:	bd90      	pop	{r4, r7, pc}
 8001080:	20000600 	.word	0x20000600

08001084 <ssd1306_I2C_Write>:

void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001084:	b580      	push	{r7, lr}
 8001086:	b086      	sub	sp, #24
 8001088:	af02      	add	r7, sp, #8
 800108a:	4603      	mov	r3, r0
 800108c:	71fb      	strb	r3, [r7, #7]
 800108e:	460b      	mov	r3, r1
 8001090:	71bb      	strb	r3, [r7, #6]
 8001092:	4613      	mov	r3, r2
 8001094:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001096:	79bb      	ldrb	r3, [r7, #6]
 8001098:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 800109a:	797b      	ldrb	r3, [r7, #5]
 800109c:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 100);
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	b299      	uxth	r1, r3
 80010a2:	f107 020c 	add.w	r2, r7, #12
 80010a6:	2364      	movs	r3, #100	; 0x64
 80010a8:	9300      	str	r3, [sp, #0]
 80010aa:	2302      	movs	r3, #2
 80010ac:	4803      	ldr	r0, [pc, #12]	; (80010bc <ssd1306_I2C_Write+0x38>)
 80010ae:	f001 fc39 	bl	8002924 <HAL_I2C_Master_Transmit>
}
 80010b2:	bf00      	nop
 80010b4:	3710      	adds	r7, #16
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	20000600 	.word	0x20000600

080010c0 <__io_putchar>:
PCD_HandleTypeDef hpcd_USB_FS;

/* USER CODE BEGIN PV */
// printf() function
int __io_putchar(int ch)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  uint8_t temp = ch;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	73fb      	strb	r3, [r7, #15]
  HAL_UART_Transmit(&huart1, &temp, 1, HAL_MAX_DELAY);
 80010ce:	f107 010f 	add.w	r1, r7, #15
 80010d2:	f04f 33ff 	mov.w	r3, #4294967295
 80010d6:	2201      	movs	r2, #1
 80010d8:	4803      	ldr	r0, [pc, #12]	; (80010e8 <__io_putchar+0x28>)
 80010da:	f003 fdaf 	bl	8004c3c <HAL_UART_Transmit>
  return ch;
 80010de:	687b      	ldr	r3, [r7, #4]
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3710      	adds	r7, #16
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	2000069c 	.word	0x2000069c

080010ec <max30102_plot>:


// Override plot function
void max30102_plot(uint32_t ir_sample, uint32_t red_sample)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
 80010f4:	6039      	str	r1, [r7, #0]
    // printf("ir:%u\n", ir_sample);                  // Print IR only
    // printf("r:%u\n", red_sample);                  // Print Red only
    printf("ir:%lu,r:%lu\n", ir_sample, red_sample);    // Print IR and Red
 80010f6:	683a      	ldr	r2, [r7, #0]
 80010f8:	6879      	ldr	r1, [r7, #4]
 80010fa:	4814      	ldr	r0, [pc, #80]	; (800114c <max30102_plot+0x60>)
 80010fc:	f004 fd48 	bl	8005b90 <iprintf>

    if(ir_sample < 50000)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001106:	4293      	cmp	r3, r2
 8001108:	d814      	bhi.n	8001134 <max30102_plot+0x48>
    {
    	SSD1306_GotoXY (0,0);
 800110a:	2100      	movs	r1, #0
 800110c:	2000      	movs	r0, #0
 800110e:	f7ff fe43 	bl	8000d98 <SSD1306_GotoXY>
    	SSD1306_Puts ("No finger?", &Font_11x18, 1);
 8001112:	2201      	movs	r2, #1
 8001114:	490e      	ldr	r1, [pc, #56]	; (8001150 <max30102_plot+0x64>)
 8001116:	480f      	ldr	r0, [pc, #60]	; (8001154 <max30102_plot+0x68>)
 8001118:	f7ff fed4 	bl	8000ec4 <SSD1306_Puts>
    	SSD1306_GotoXY (0, 30);
 800111c:	211e      	movs	r1, #30
 800111e:	2000      	movs	r0, #0
 8001120:	f7ff fe3a 	bl	8000d98 <SSD1306_GotoXY>
    	SSD1306_Puts (" ", &Font_11x18, 1);
 8001124:	2201      	movs	r2, #1
 8001126:	490a      	ldr	r1, [pc, #40]	; (8001150 <max30102_plot+0x64>)
 8001128:	480b      	ldr	r0, [pc, #44]	; (8001158 <max30102_plot+0x6c>)
 800112a:	f7ff fecb 	bl	8000ec4 <SSD1306_Puts>
    	SSD1306_UpdateScreen();
 800112e:	f7ff fd8f 	bl	8000c50 <SSD1306_UpdateScreen>
    {
        SSD1306_Clear();
        SSD1306_UpdateScreen();
    	SSD1306_Println("%lu", ir_sample);
    }
}
 8001132:	e007      	b.n	8001144 <max30102_plot+0x58>
        SSD1306_Clear();
 8001134:	f7ff feeb 	bl	8000f0e <SSD1306_Clear>
        SSD1306_UpdateScreen();
 8001138:	f7ff fd8a 	bl	8000c50 <SSD1306_UpdateScreen>
    	SSD1306_Println("%lu", ir_sample);
 800113c:	6879      	ldr	r1, [r7, #4]
 800113e:	4807      	ldr	r0, [pc, #28]	; (800115c <max30102_plot+0x70>)
 8001140:	f7ff feee 	bl	8000f20 <SSD1306_Println>
}
 8001144:	bf00      	nop
 8001146:	3708      	adds	r7, #8
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	08007d08 	.word	0x08007d08
 8001150:	20000000 	.word	0x20000000
 8001154:	08007d18 	.word	0x08007d18
 8001158:	08007d24 	.word	0x08007d24
 800115c:	08007d28 	.word	0x08007d28

08001160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001166:	f000 ff37 	bl	8001fd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800116a:	f000 f857 	bl	800121c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800116e:	f000 f983 	bl	8001478 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001172:	f000 f8af 	bl	80012d4 <MX_I2C1_Init>
  MX_USB_PCD_Init();
 8001176:	f000 f95d 	bl	8001434 <MX_USB_PCD_Init>
  MX_USART1_UART_Init();
 800117a:	f000 f931 	bl	80013e0 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800117e:	f000 f8d7 	bl	8001330 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  // Initiation
  max30102_init(&max30102, &hi2c1);
 8001182:	4923      	ldr	r1, [pc, #140]	; (8001210 <main+0xb0>)
 8001184:	4823      	ldr	r0, [pc, #140]	; (8001214 <main+0xb4>)
 8001186:	f000 fa14 	bl	80015b2 <max30102_init>
  max30102_reset(&max30102);
 800118a:	4822      	ldr	r0, [pc, #136]	; (8001214 <main+0xb4>)
 800118c:	f000 fa88 	bl	80016a0 <max30102_reset>
  max30102_clear_fifo(&max30102);
 8001190:	4820      	ldr	r0, [pc, #128]	; (8001214 <main+0xb4>)
 8001192:	f000 fc3f 	bl	8001a14 <max30102_clear_fifo>
  max30102_set_fifo_config(&max30102, max30102_smp_ave_8, 1, 7);
 8001196:	2307      	movs	r3, #7
 8001198:	2201      	movs	r2, #1
 800119a:	2103      	movs	r1, #3
 800119c:	481d      	ldr	r0, [pc, #116]	; (8001214 <main+0xb4>)
 800119e:	f000 fbff 	bl	80019a0 <max30102_set_fifo_config>

  // Sensor settings
  max30102_set_led_pulse_width(&max30102, max30102_pw_16_bit);
 80011a2:	2101      	movs	r1, #1
 80011a4:	481b      	ldr	r0, [pc, #108]	; (8001214 <main+0xb4>)
 80011a6:	f000 fb64 	bl	8001872 <max30102_set_led_pulse_width>
  max30102_set_adc_resolution(&max30102, max30102_adc_2048);
 80011aa:	2100      	movs	r1, #0
 80011ac:	4819      	ldr	r0, [pc, #100]	; (8001214 <main+0xb4>)
 80011ae:	f000 fb83 	bl	80018b8 <max30102_set_adc_resolution>
  max30102_set_sampling_rate(&max30102, max30102_sr_800);
 80011b2:	2104      	movs	r1, #4
 80011b4:	4817      	ldr	r0, [pc, #92]	; (8001214 <main+0xb4>)
 80011b6:	f000 fb3d 	bl	8001834 <max30102_set_sampling_rate>
  max30102_set_led_current_1(&max30102, 10);
 80011ba:	4917      	ldr	r1, [pc, #92]	; (8001218 <main+0xb8>)
 80011bc:	4815      	ldr	r0, [pc, #84]	; (8001214 <main+0xb4>)
 80011be:	f000 fb9f 	bl	8001900 <max30102_set_led_current_1>
  max30102_set_led_current_2(&max30102, 10);
 80011c2:	4915      	ldr	r1, [pc, #84]	; (8001218 <main+0xb8>)
 80011c4:	4813      	ldr	r0, [pc, #76]	; (8001214 <main+0xb4>)
 80011c6:	f000 fbc3 	bl	8001950 <max30102_set_led_current_2>

  // Enter SpO2 mode
  max30102_set_mode(&max30102, max30102_spo2);
 80011ca:	2103      	movs	r1, #3
 80011cc:	4811      	ldr	r0, [pc, #68]	; (8001214 <main+0xb4>)
 80011ce:	f000 fb0b 	bl	80017e8 <max30102_set_mode>
  max30102_set_a_full(&max30102, 1);
 80011d2:	2101      	movs	r1, #1
 80011d4:	480f      	ldr	r0, [pc, #60]	; (8001214 <main+0xb4>)
 80011d6:	f000 fa74 	bl	80016c2 <max30102_set_a_full>

  // Initiate 1 temperature measurement
  max30102_set_die_temp_en(&max30102, 1);
 80011da:	2101      	movs	r1, #1
 80011dc:	480d      	ldr	r0, [pc, #52]	; (8001214 <main+0xb4>)
 80011de:	f000 fab0 	bl	8001742 <max30102_set_die_temp_en>
  max30102_set_die_temp_rdy(&max30102, 1);
 80011e2:	2101      	movs	r1, #1
 80011e4:	480b      	ldr	r0, [pc, #44]	; (8001214 <main+0xb4>)
 80011e6:	f000 fa94 	bl	8001712 <max30102_set_die_temp_rdy>

  uint8_t en_reg[2] = {0};
 80011ea:	2300      	movs	r3, #0
 80011ec:	80bb      	strh	r3, [r7, #4]
  max30102_read(&max30102, 0x00, en_reg, 1);
 80011ee:	1d3a      	adds	r2, r7, #4
 80011f0:	2301      	movs	r3, #1
 80011f2:	2100      	movs	r1, #0
 80011f4:	4807      	ldr	r0, [pc, #28]	; (8001214 <main+0xb4>)
 80011f6:	f000 fa2e 	bl	8001656 <max30102_read>
  SSD1306_Init();
 80011fa:	f7ff fc65 	bl	8000ac8 <SSD1306_Init>
  HAL_Delay(1000);
 80011fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001202:	f000 ff4b 	bl	800209c <HAL_Delay>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  max30102_interrupt_handler(&max30102);
 8001206:	4803      	ldr	r0, [pc, #12]	; (8001214 <main+0xb4>)
 8001208:	f000 fac0 	bl	800178c <max30102_interrupt_handler>
 800120c:	e7fb      	b.n	8001206 <main+0xa6>
 800120e:	bf00      	nop
 8001210:	20000600 	.word	0x20000600
 8001214:	200009d4 	.word	0x200009d4
 8001218:	41200000 	.word	0x41200000

0800121c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b094      	sub	sp, #80	; 0x50
 8001220:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001222:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001226:	2228      	movs	r2, #40	; 0x28
 8001228:	2100      	movs	r1, #0
 800122a:	4618      	mov	r0, r3
 800122c:	f004 fd26 	bl	8005c7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
 800123e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001240:	1d3b      	adds	r3, r7, #4
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]
 8001248:	609a      	str	r2, [r3, #8]
 800124a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800124c:	2301      	movs	r3, #1
 800124e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001250:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001254:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001256:	2300      	movs	r3, #0
 8001258:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800125a:	2301      	movs	r3, #1
 800125c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800125e:	2302      	movs	r3, #2
 8001260:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001262:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001266:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001268:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800126c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800126e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001272:	4618      	mov	r0, r3
 8001274:	f002 fc72 	bl	8003b5c <HAL_RCC_OscConfig>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800127e:	f000 f993 	bl	80015a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001282:	230f      	movs	r3, #15
 8001284:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001286:	2302      	movs	r3, #2
 8001288:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800128a:	2300      	movs	r3, #0
 800128c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800128e:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001292:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001294:	2300      	movs	r3, #0
 8001296:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001298:	f107 0314 	add.w	r3, r7, #20
 800129c:	2101      	movs	r1, #1
 800129e:	4618      	mov	r0, r3
 80012a0:	f002 fede 	bl	8004060 <HAL_RCC_ClockConfig>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <SystemClock_Config+0x92>
  {
    Error_Handler();
 80012aa:	f000 f97d 	bl	80015a8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80012ae:	2310      	movs	r3, #16
 80012b0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80012b2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80012b6:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012b8:	1d3b      	adds	r3, r7, #4
 80012ba:	4618      	mov	r0, r3
 80012bc:	f003 f85e 	bl	800437c <HAL_RCCEx_PeriphCLKConfig>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <SystemClock_Config+0xae>
  {
    Error_Handler();
 80012c6:	f000 f96f 	bl	80015a8 <Error_Handler>
  }
}
 80012ca:	bf00      	nop
 80012cc:	3750      	adds	r7, #80	; 0x50
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
	...

080012d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012d8:	4b12      	ldr	r3, [pc, #72]	; (8001324 <MX_I2C1_Init+0x50>)
 80012da:	4a13      	ldr	r2, [pc, #76]	; (8001328 <MX_I2C1_Init+0x54>)
 80012dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80012de:	4b11      	ldr	r3, [pc, #68]	; (8001324 <MX_I2C1_Init+0x50>)
 80012e0:	4a12      	ldr	r2, [pc, #72]	; (800132c <MX_I2C1_Init+0x58>)
 80012e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012e4:	4b0f      	ldr	r3, [pc, #60]	; (8001324 <MX_I2C1_Init+0x50>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012ea:	4b0e      	ldr	r3, [pc, #56]	; (8001324 <MX_I2C1_Init+0x50>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012f0:	4b0c      	ldr	r3, [pc, #48]	; (8001324 <MX_I2C1_Init+0x50>)
 80012f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012f6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012f8:	4b0a      	ldr	r3, [pc, #40]	; (8001324 <MX_I2C1_Init+0x50>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012fe:	4b09      	ldr	r3, [pc, #36]	; (8001324 <MX_I2C1_Init+0x50>)
 8001300:	2200      	movs	r2, #0
 8001302:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001304:	4b07      	ldr	r3, [pc, #28]	; (8001324 <MX_I2C1_Init+0x50>)
 8001306:	2200      	movs	r2, #0
 8001308:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800130a:	4b06      	ldr	r3, [pc, #24]	; (8001324 <MX_I2C1_Init+0x50>)
 800130c:	2200      	movs	r2, #0
 800130e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001310:	4804      	ldr	r0, [pc, #16]	; (8001324 <MX_I2C1_Init+0x50>)
 8001312:	f001 f9c3 	bl	800269c <HAL_I2C_Init>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800131c:	f000 f944 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001320:	bf00      	nop
 8001322:	bd80      	pop	{r7, pc}
 8001324:	20000600 	.word	0x20000600
 8001328:	40005400 	.word	0x40005400
 800132c:	00061a80 	.word	0x00061a80

08001330 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b08a      	sub	sp, #40	; 0x28
 8001334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001336:	f107 0320 	add.w	r3, r7, #32
 800133a:	2200      	movs	r2, #0
 800133c:	601a      	str	r2, [r3, #0]
 800133e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001340:	1d3b      	adds	r3, r7, #4
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	605a      	str	r2, [r3, #4]
 8001348:	609a      	str	r2, [r3, #8]
 800134a:	60da      	str	r2, [r3, #12]
 800134c:	611a      	str	r2, [r3, #16]
 800134e:	615a      	str	r2, [r3, #20]
 8001350:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001352:	4b22      	ldr	r3, [pc, #136]	; (80013dc <MX_TIM2_Init+0xac>)
 8001354:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001358:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 800135a:	4b20      	ldr	r3, [pc, #128]	; (80013dc <MX_TIM2_Init+0xac>)
 800135c:	2201      	movs	r2, #1
 800135e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001360:	4b1e      	ldr	r3, [pc, #120]	; (80013dc <MX_TIM2_Init+0xac>)
 8001362:	2200      	movs	r2, #0
 8001364:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001366:	4b1d      	ldr	r3, [pc, #116]	; (80013dc <MX_TIM2_Init+0xac>)
 8001368:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800136c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800136e:	4b1b      	ldr	r3, [pc, #108]	; (80013dc <MX_TIM2_Init+0xac>)
 8001370:	2200      	movs	r2, #0
 8001372:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001374:	4b19      	ldr	r3, [pc, #100]	; (80013dc <MX_TIM2_Init+0xac>)
 8001376:	2200      	movs	r2, #0
 8001378:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800137a:	4818      	ldr	r0, [pc, #96]	; (80013dc <MX_TIM2_Init+0xac>)
 800137c:	f003 f8b4 	bl	80044e8 <HAL_TIM_PWM_Init>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001386:	f000 f90f 	bl	80015a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800138a:	2300      	movs	r3, #0
 800138c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800138e:	2300      	movs	r3, #0
 8001390:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001392:	f107 0320 	add.w	r3, r7, #32
 8001396:	4619      	mov	r1, r3
 8001398:	4810      	ldr	r0, [pc, #64]	; (80013dc <MX_TIM2_Init+0xac>)
 800139a:	f003 fba1 	bl	8004ae0 <HAL_TIMEx_MasterConfigSynchronization>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80013a4:	f000 f900 	bl	80015a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013a8:	2360      	movs	r3, #96	; 0x60
 80013aa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013b0:	2300      	movs	r3, #0
 80013b2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013b4:	2300      	movs	r3, #0
 80013b6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80013b8:	1d3b      	adds	r3, r7, #4
 80013ba:	220c      	movs	r2, #12
 80013bc:	4619      	mov	r1, r3
 80013be:	4807      	ldr	r0, [pc, #28]	; (80013dc <MX_TIM2_Init+0xac>)
 80013c0:	f003 f8e2 	bl	8004588 <HAL_TIM_PWM_ConfigChannel>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80013ca:	f000 f8ed 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80013ce:	4803      	ldr	r0, [pc, #12]	; (80013dc <MX_TIM2_Init+0xac>)
 80013d0:	f000 fc48 	bl	8001c64 <HAL_TIM_MspPostInit>

}
 80013d4:	bf00      	nop
 80013d6:	3728      	adds	r7, #40	; 0x28
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	20000654 	.word	0x20000654

080013e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80013e4:	4b11      	ldr	r3, [pc, #68]	; (800142c <MX_USART1_UART_Init+0x4c>)
 80013e6:	4a12      	ldr	r2, [pc, #72]	; (8001430 <MX_USART1_UART_Init+0x50>)
 80013e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80013ea:	4b10      	ldr	r3, [pc, #64]	; (800142c <MX_USART1_UART_Init+0x4c>)
 80013ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80013f2:	4b0e      	ldr	r3, [pc, #56]	; (800142c <MX_USART1_UART_Init+0x4c>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80013f8:	4b0c      	ldr	r3, [pc, #48]	; (800142c <MX_USART1_UART_Init+0x4c>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80013fe:	4b0b      	ldr	r3, [pc, #44]	; (800142c <MX_USART1_UART_Init+0x4c>)
 8001400:	2200      	movs	r2, #0
 8001402:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001404:	4b09      	ldr	r3, [pc, #36]	; (800142c <MX_USART1_UART_Init+0x4c>)
 8001406:	220c      	movs	r2, #12
 8001408:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800140a:	4b08      	ldr	r3, [pc, #32]	; (800142c <MX_USART1_UART_Init+0x4c>)
 800140c:	2200      	movs	r2, #0
 800140e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001410:	4b06      	ldr	r3, [pc, #24]	; (800142c <MX_USART1_UART_Init+0x4c>)
 8001412:	2200      	movs	r2, #0
 8001414:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001416:	4805      	ldr	r0, [pc, #20]	; (800142c <MX_USART1_UART_Init+0x4c>)
 8001418:	f003 fbc0 	bl	8004b9c <HAL_UART_Init>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001422:	f000 f8c1 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	2000069c 	.word	0x2000069c
 8001430:	40013800 	.word	0x40013800

08001434 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001438:	4b0d      	ldr	r3, [pc, #52]	; (8001470 <MX_USB_PCD_Init+0x3c>)
 800143a:	4a0e      	ldr	r2, [pc, #56]	; (8001474 <MX_USB_PCD_Init+0x40>)
 800143c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800143e:	4b0c      	ldr	r3, [pc, #48]	; (8001470 <MX_USB_PCD_Init+0x3c>)
 8001440:	2208      	movs	r2, #8
 8001442:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8001444:	4b0a      	ldr	r3, [pc, #40]	; (8001470 <MX_USB_PCD_Init+0x3c>)
 8001446:	2202      	movs	r2, #2
 8001448:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800144a:	4b09      	ldr	r3, [pc, #36]	; (8001470 <MX_USB_PCD_Init+0x3c>)
 800144c:	2200      	movs	r2, #0
 800144e:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8001450:	4b07      	ldr	r3, [pc, #28]	; (8001470 <MX_USB_PCD_Init+0x3c>)
 8001452:	2200      	movs	r2, #0
 8001454:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8001456:	4b06      	ldr	r3, [pc, #24]	; (8001470 <MX_USB_PCD_Init+0x3c>)
 8001458:	2200      	movs	r2, #0
 800145a:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800145c:	4804      	ldr	r0, [pc, #16]	; (8001470 <MX_USB_PCD_Init+0x3c>)
 800145e:	f002 fa7e 	bl	800395e <HAL_PCD_Init>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8001468:	f000 f89e 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 800146c:	bf00      	nop
 800146e:	bd80      	pop	{r7, pc}
 8001470:	200006e4 	.word	0x200006e4
 8001474:	40005c00 	.word	0x40005c00

08001478 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b088      	sub	sp, #32
 800147c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147e:	f107 0310 	add.w	r3, r7, #16
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]
 800148a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800148c:	4b34      	ldr	r3, [pc, #208]	; (8001560 <MX_GPIO_Init+0xe8>)
 800148e:	699b      	ldr	r3, [r3, #24]
 8001490:	4a33      	ldr	r2, [pc, #204]	; (8001560 <MX_GPIO_Init+0xe8>)
 8001492:	f043 0310 	orr.w	r3, r3, #16
 8001496:	6193      	str	r3, [r2, #24]
 8001498:	4b31      	ldr	r3, [pc, #196]	; (8001560 <MX_GPIO_Init+0xe8>)
 800149a:	699b      	ldr	r3, [r3, #24]
 800149c:	f003 0310 	and.w	r3, r3, #16
 80014a0:	60fb      	str	r3, [r7, #12]
 80014a2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014a4:	4b2e      	ldr	r3, [pc, #184]	; (8001560 <MX_GPIO_Init+0xe8>)
 80014a6:	699b      	ldr	r3, [r3, #24]
 80014a8:	4a2d      	ldr	r2, [pc, #180]	; (8001560 <MX_GPIO_Init+0xe8>)
 80014aa:	f043 0320 	orr.w	r3, r3, #32
 80014ae:	6193      	str	r3, [r2, #24]
 80014b0:	4b2b      	ldr	r3, [pc, #172]	; (8001560 <MX_GPIO_Init+0xe8>)
 80014b2:	699b      	ldr	r3, [r3, #24]
 80014b4:	f003 0320 	and.w	r3, r3, #32
 80014b8:	60bb      	str	r3, [r7, #8]
 80014ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014bc:	4b28      	ldr	r3, [pc, #160]	; (8001560 <MX_GPIO_Init+0xe8>)
 80014be:	699b      	ldr	r3, [r3, #24]
 80014c0:	4a27      	ldr	r2, [pc, #156]	; (8001560 <MX_GPIO_Init+0xe8>)
 80014c2:	f043 0304 	orr.w	r3, r3, #4
 80014c6:	6193      	str	r3, [r2, #24]
 80014c8:	4b25      	ldr	r3, [pc, #148]	; (8001560 <MX_GPIO_Init+0xe8>)
 80014ca:	699b      	ldr	r3, [r3, #24]
 80014cc:	f003 0304 	and.w	r3, r3, #4
 80014d0:	607b      	str	r3, [r7, #4]
 80014d2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014d4:	4b22      	ldr	r3, [pc, #136]	; (8001560 <MX_GPIO_Init+0xe8>)
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	4a21      	ldr	r2, [pc, #132]	; (8001560 <MX_GPIO_Init+0xe8>)
 80014da:	f043 0308 	orr.w	r3, r3, #8
 80014de:	6193      	str	r3, [r2, #24]
 80014e0:	4b1f      	ldr	r3, [pc, #124]	; (8001560 <MX_GPIO_Init+0xe8>)
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	f003 0308 	and.w	r3, r3, #8
 80014e8:	603b      	str	r3, [r7, #0]
 80014ea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, GPIO_PIN_RESET);
 80014ec:	2200      	movs	r2, #0
 80014ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014f2:	481c      	ldr	r0, [pc, #112]	; (8001564 <MX_GPIO_Init+0xec>)
 80014f4:	f001 f888 	bl	8002608 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TEST_Pin */
  GPIO_InitStruct.Pin = TEST_Pin;
 80014f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014fe:	2301      	movs	r3, #1
 8001500:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001502:	2300      	movs	r3, #0
 8001504:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001506:	2302      	movs	r3, #2
 8001508:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TEST_GPIO_Port, &GPIO_InitStruct);
 800150a:	f107 0310 	add.w	r3, r7, #16
 800150e:	4619      	mov	r1, r3
 8001510:	4814      	ldr	r0, [pc, #80]	; (8001564 <MX_GPIO_Init+0xec>)
 8001512:	f000 fef5 	bl	8002300 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_Pin */
  GPIO_InitStruct.Pin = INT_Pin;
 8001516:	2304      	movs	r3, #4
 8001518:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800151a:	4b13      	ldr	r3, [pc, #76]	; (8001568 <MX_GPIO_Init+0xf0>)
 800151c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151e:	2300      	movs	r3, #0
 8001520:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(INT_GPIO_Port, &GPIO_InitStruct);
 8001522:	f107 0310 	add.w	r3, r7, #16
 8001526:	4619      	mov	r1, r3
 8001528:	4810      	ldr	r0, [pc, #64]	; (800156c <MX_GPIO_Init+0xf4>)
 800152a:	f000 fee9 	bl	8002300 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800152e:	2330      	movs	r3, #48	; 0x30
 8001530:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001532:	2300      	movs	r3, #0
 8001534:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001536:	2301      	movs	r3, #1
 8001538:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800153a:	f107 0310 	add.w	r3, r7, #16
 800153e:	4619      	mov	r1, r3
 8001540:	480a      	ldr	r0, [pc, #40]	; (800156c <MX_GPIO_Init+0xf4>)
 8001542:	f000 fedd 	bl	8002300 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001546:	2200      	movs	r2, #0
 8001548:	2100      	movs	r1, #0
 800154a:	2008      	movs	r0, #8
 800154c:	f000 fea1 	bl	8002292 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001550:	2008      	movs	r0, #8
 8001552:	f000 feba 	bl	80022ca <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001556:	bf00      	nop
 8001558:	3720      	adds	r7, #32
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40021000 	.word	0x40021000
 8001564:	40011000 	.word	0x40011000
 8001568:	10210000 	.word	0x10210000
 800156c:	40010800 	.word	0x40010800

08001570 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	4603      	mov	r3, r0
 8001578:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_2)
 800157a:	88fb      	ldrh	r3, [r7, #6]
 800157c:	2b04      	cmp	r3, #4
 800157e:	d10b      	bne.n	8001598 <HAL_GPIO_EXTI_Callback+0x28>
	{
		max30102_on_interrupt(&max30102);
 8001580:	4807      	ldr	r0, [pc, #28]	; (80015a0 <HAL_GPIO_EXTI_Callback+0x30>)
 8001582:	f000 f8f6 	bl	8001772 <max30102_on_interrupt>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001586:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800158a:	4806      	ldr	r0, [pc, #24]	; (80015a4 <HAL_GPIO_EXTI_Callback+0x34>)
 800158c:	f001 f854 	bl	8002638 <HAL_GPIO_TogglePin>
		HAL_Delay(500);
 8001590:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001594:	f000 fd82 	bl	800209c <HAL_Delay>
	}
}
 8001598:	bf00      	nop
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	200009d4 	.word	0x200009d4
 80015a4:	40011000 	.word	0x40011000

080015a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015ac:	b672      	cpsid	i
}
 80015ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015b0:	e7fe      	b.n	80015b0 <Error_Handler+0x8>

080015b2 <max30102_init>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param hi2c Pointer to I2C object handle
 */
void max30102_init(max30102_t *obj, I2C_HandleTypeDef *hi2c)
{
 80015b2:	b580      	push	{r7, lr}
 80015b4:	b082      	sub	sp, #8
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]
 80015ba:	6039      	str	r1, [r7, #0]
    obj->_ui2c = hi2c;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	683a      	ldr	r2, [r7, #0]
 80015c0:	601a      	str	r2, [r3, #0]
    obj->_interrupt_flag = 0;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2200      	movs	r2, #0
 80015c6:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
    memset(obj->_ir_samples, 0, MAX30102_SAMPLE_LEN_MAX * sizeof(uint32_t));
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	3304      	adds	r3, #4
 80015ce:	2280      	movs	r2, #128	; 0x80
 80015d0:	2100      	movs	r1, #0
 80015d2:	4618      	mov	r0, r3
 80015d4:	f004 fb52 	bl	8005c7c <memset>
    memset(obj->_red_samples, 0, MAX30102_SAMPLE_LEN_MAX * sizeof(uint32_t));
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	3384      	adds	r3, #132	; 0x84
 80015dc:	2280      	movs	r2, #128	; 0x80
 80015de:	2100      	movs	r1, #0
 80015e0:	4618      	mov	r0, r3
 80015e2:	f004 fb4b 	bl	8005c7c <memset>
}
 80015e6:	bf00      	nop
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}

080015ee <max30102_write>:
 * @param reg Register address to write to.
 * @param buf Pointer containing the bytes to write.
 * @param buflen Number of bytes to write.
 */
void max30102_write(max30102_t *obj, uint8_t reg, uint8_t *buf, uint16_t buflen)
{
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b088      	sub	sp, #32
 80015f2:	af02      	add	r7, sp, #8
 80015f4:	60f8      	str	r0, [r7, #12]
 80015f6:	607a      	str	r2, [r7, #4]
 80015f8:	461a      	mov	r2, r3
 80015fa:	460b      	mov	r3, r1
 80015fc:	72fb      	strb	r3, [r7, #11]
 80015fe:	4613      	mov	r3, r2
 8001600:	813b      	strh	r3, [r7, #8]
    uint8_t *payload = (uint8_t *)malloc((buflen + 1) * sizeof(uint8_t));
 8001602:	893b      	ldrh	r3, [r7, #8]
 8001604:	3301      	adds	r3, #1
 8001606:	4618      	mov	r0, r3
 8001608:	f003 fcf8 	bl	8004ffc <malloc>
 800160c:	4603      	mov	r3, r0
 800160e:	617b      	str	r3, [r7, #20]
    *payload = reg;
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	7afa      	ldrb	r2, [r7, #11]
 8001614:	701a      	strb	r2, [r3, #0]
    if (buf != NULL && buflen != 0)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d009      	beq.n	8001630 <max30102_write+0x42>
 800161c:	893b      	ldrh	r3, [r7, #8]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d006      	beq.n	8001630 <max30102_write+0x42>
        memcpy(payload + 1, buf, buflen);
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	3301      	adds	r3, #1
 8001626:	893a      	ldrh	r2, [r7, #8]
 8001628:	6879      	ldr	r1, [r7, #4]
 800162a:	4618      	mov	r0, r3
 800162c:	f004 fbc2 	bl	8005db4 <memcpy>
    HAL_I2C_Master_Transmit(obj->_ui2c, MAX30102_I2C_ADDR << 1, payload, buflen + 1, MAX30102_I2C_TIMEOUT);
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	6818      	ldr	r0, [r3, #0]
 8001634:	893b      	ldrh	r3, [r7, #8]
 8001636:	3301      	adds	r3, #1
 8001638:	b29b      	uxth	r3, r3
 800163a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800163e:	9200      	str	r2, [sp, #0]
 8001640:	697a      	ldr	r2, [r7, #20]
 8001642:	21ae      	movs	r1, #174	; 0xae
 8001644:	f001 f96e 	bl	8002924 <HAL_I2C_Master_Transmit>
    free(payload);
 8001648:	6978      	ldr	r0, [r7, #20]
 800164a:	f003 fcdf 	bl	800500c <free>
}
 800164e:	bf00      	nop
 8001650:	3718      	adds	r7, #24
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <max30102_read>:
 * @param reg Register address to read from.
 * @param buf Pointer to the array to write to.
 * @param buflen Number of bytes to read.
 */
void max30102_read(max30102_t *obj, uint8_t reg, uint8_t *buf, uint16_t buflen)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	b088      	sub	sp, #32
 800165a:	af02      	add	r7, sp, #8
 800165c:	60f8      	str	r0, [r7, #12]
 800165e:	607a      	str	r2, [r7, #4]
 8001660:	461a      	mov	r2, r3
 8001662:	460b      	mov	r3, r1
 8001664:	72fb      	strb	r3, [r7, #11]
 8001666:	4613      	mov	r3, r2
 8001668:	813b      	strh	r3, [r7, #8]
    uint8_t reg_addr = reg;
 800166a:	7afb      	ldrb	r3, [r7, #11]
 800166c:	75fb      	strb	r3, [r7, #23]
    HAL_I2C_Master_Transmit(obj->_ui2c, MAX30102_I2C_ADDR << 1, &reg_addr, 1, MAX30102_I2C_TIMEOUT);
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	6818      	ldr	r0, [r3, #0]
 8001672:	f107 0217 	add.w	r2, r7, #23
 8001676:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800167a:	9300      	str	r3, [sp, #0]
 800167c:	2301      	movs	r3, #1
 800167e:	21ae      	movs	r1, #174	; 0xae
 8001680:	f001 f950 	bl	8002924 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(obj->_ui2c, MAX30102_I2C_ADDR << 1, buf, buflen, MAX30102_I2C_TIMEOUT);
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	6818      	ldr	r0, [r3, #0]
 8001688:	893b      	ldrh	r3, [r7, #8]
 800168a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800168e:	9200      	str	r2, [sp, #0]
 8001690:	687a      	ldr	r2, [r7, #4]
 8001692:	21ae      	movs	r1, #174	; 0xae
 8001694:	f001 fa44 	bl	8002b20 <HAL_I2C_Master_Receive>
}
 8001698:	bf00      	nop
 800169a:	3718      	adds	r7, #24
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}

080016a0 <max30102_reset>:
 * @brief Reset the sensor.
 *
 * @param obj Pointer to max30102_t object instance.
 */
void max30102_reset(max30102_t *obj)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
    uint8_t val = 0x40;
 80016a8:	2340      	movs	r3, #64	; 0x40
 80016aa:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_MODE_CONFIG, &val, 1);
 80016ac:	f107 020f 	add.w	r2, r7, #15
 80016b0:	2301      	movs	r3, #1
 80016b2:	2109      	movs	r1, #9
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f7ff ff9a 	bl	80015ee <max30102_write>
}
 80016ba:	bf00      	nop
 80016bc:	3710      	adds	r7, #16
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <max30102_set_a_full>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param enable Enable (1) or disable (0).
 */
void max30102_set_a_full(max30102_t *obj, uint8_t enable)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b084      	sub	sp, #16
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
 80016ca:	460b      	mov	r3, r1
 80016cc:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 80016ce:	2300      	movs	r3, #0
 80016d0:	73fb      	strb	r3, [r7, #15]
    max30102_read(obj, MAX30102_INTERRUPT_ENABLE_1, &reg, 1);
 80016d2:	f107 020f 	add.w	r2, r7, #15
 80016d6:	2301      	movs	r3, #1
 80016d8:	2102      	movs	r1, #2
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f7ff ffbb 	bl	8001656 <max30102_read>
    reg &= ~(0x01 << MAX30102_INTERRUPT_A_FULL);
 80016e0:	7bfb      	ldrb	r3, [r7, #15]
 80016e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	73fb      	strb	r3, [r7, #15]
    reg |= ((enable & 0x01) << MAX30102_INTERRUPT_A_FULL);
 80016ea:	78fb      	ldrb	r3, [r7, #3]
 80016ec:	01db      	lsls	r3, r3, #7
 80016ee:	b25a      	sxtb	r2, r3
 80016f0:	7bfb      	ldrb	r3, [r7, #15]
 80016f2:	b25b      	sxtb	r3, r3
 80016f4:	4313      	orrs	r3, r2
 80016f6:	b25b      	sxtb	r3, r3
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_INTERRUPT_ENABLE_1, &reg, 1);
 80016fc:	f107 020f 	add.w	r2, r7, #15
 8001700:	2301      	movs	r3, #1
 8001702:	2102      	movs	r1, #2
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f7ff ff72 	bl	80015ee <max30102_write>
}
 800170a:	bf00      	nop
 800170c:	3710      	adds	r7, #16
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}

08001712 <max30102_set_die_temp_rdy>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param enable Enable (1) or disable (0).
 */
void max30102_set_die_temp_rdy(max30102_t *obj, uint8_t enable)
{
 8001712:	b580      	push	{r7, lr}
 8001714:	b084      	sub	sp, #16
 8001716:	af00      	add	r7, sp, #0
 8001718:	6078      	str	r0, [r7, #4]
 800171a:	460b      	mov	r3, r1
 800171c:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = (enable & 0x01) << MAX30102_INTERRUPT_DIE_TEMP_RDY;
 800171e:	78fb      	ldrb	r3, [r7, #3]
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	b2db      	uxtb	r3, r3
 8001724:	f003 0302 	and.w	r3, r3, #2
 8001728:	b2db      	uxtb	r3, r3
 800172a:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_INTERRUPT_ENABLE_2, &reg, 1);
 800172c:	f107 020f 	add.w	r2, r7, #15
 8001730:	2301      	movs	r3, #1
 8001732:	2103      	movs	r1, #3
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	f7ff ff5a 	bl	80015ee <max30102_write>
}
 800173a:	bf00      	nop
 800173c:	3710      	adds	r7, #16
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}

08001742 <max30102_set_die_temp_en>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param enable Enable (1) or disable (0).
 */
void max30102_set_die_temp_en(max30102_t *obj, uint8_t enable)
{
 8001742:	b580      	push	{r7, lr}
 8001744:	b084      	sub	sp, #16
 8001746:	af00      	add	r7, sp, #0
 8001748:	6078      	str	r0, [r7, #4]
 800174a:	460b      	mov	r3, r1
 800174c:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = (enable & 0x01) << MAX30102_DIE_TEMP_EN;
 800174e:	78fb      	ldrb	r3, [r7, #3]
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	b2db      	uxtb	r3, r3
 8001754:	f003 0302 	and.w	r3, r3, #2
 8001758:	b2db      	uxtb	r3, r3
 800175a:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_DIE_TEMP_CONFIG, &reg, 1);
 800175c:	f107 020f 	add.w	r2, r7, #15
 8001760:	2301      	movs	r3, #1
 8001762:	2121      	movs	r1, #33	; 0x21
 8001764:	6878      	ldr	r0, [r7, #4]
 8001766:	f7ff ff42 	bl	80015ee <max30102_write>
}
 800176a:	bf00      	nop
 800176c:	3710      	adds	r7, #16
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <max30102_on_interrupt>:
 * @brief Set interrupt flag on interrupt. To be called in the corresponding external interrupt handler.
 *
 * @param obj Pointer to max30102_t object instance.
 */
void max30102_on_interrupt(max30102_t *obj)
{
 8001772:	b480      	push	{r7}
 8001774:	b083      	sub	sp, #12
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
    obj->_interrupt_flag = 1;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2201      	movs	r2, #1
 800177e:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
}
 8001782:	bf00      	nop
 8001784:	370c      	adds	r7, #12
 8001786:	46bd      	mov	sp, r7
 8001788:	bc80      	pop	{r7}
 800178a:	4770      	bx	lr

0800178c <max30102_interrupt_handler>:
 * @brief Read interrupt status registers (0x00 and 0x01) and perform corresponding tasks.
 *
 * @param obj Pointer to max30102_t object instance.
 */
void max30102_interrupt_handler(max30102_t *obj)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
    uint8_t reg[2] = {0x00};
 8001794:	2300      	movs	r3, #0
 8001796:	81bb      	strh	r3, [r7, #12]
    // Interrupt flag in registers 0x00 and 0x01 are cleared on read
    max30102_read(obj, MAX30102_INTERRUPT_STATUS_1, reg, 2);
 8001798:	f107 020c 	add.w	r2, r7, #12
 800179c:	2302      	movs	r3, #2
 800179e:	2100      	movs	r1, #0
 80017a0:	6878      	ldr	r0, [r7, #4]
 80017a2:	f7ff ff58 	bl	8001656 <max30102_read>

    if ((reg[0] >> MAX30102_INTERRUPT_A_FULL) & 0x01)
 80017a6:	7b3b      	ldrb	r3, [r7, #12]
 80017a8:	09db      	lsrs	r3, r3, #7
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	f003 0301 	and.w	r3, r3, #1
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d002      	beq.n	80017ba <max30102_interrupt_handler+0x2e>
    {
        // FIFO almost full
        max30102_read_fifo(obj);
 80017b4:	6878      	ldr	r0, [r7, #4]
 80017b6:	f000 f94c 	bl	8001a52 <max30102_read_fifo>
    if ((reg[0] >> MAX30102_INTERRUPT_ALC_OVF) & 0x01)
    {
        // Ambient light overflow
    }

    if ((reg[1] >> MAX30102_INTERRUPT_DIE_TEMP_RDY) & 0x01)
 80017ba:	7b7b      	ldrb	r3, [r7, #13]
 80017bc:	085b      	lsrs	r3, r3, #1
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	f003 0301 	and.w	r3, r3, #1
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d007      	beq.n	80017d8 <max30102_interrupt_handler+0x4c>
    {
        // Temperature data ready
        int8_t temp_int;
        uint8_t temp_frac;
        max30102_read_temp(obj, &temp_int, &temp_frac);
 80017c8:	f107 020a 	add.w	r2, r7, #10
 80017cc:	f107 030b 	add.w	r3, r7, #11
 80017d0:	4619      	mov	r1, r3
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f000 f9a4 	bl	8001b20 <max30102_read_temp>
        // float temp = temp_int + 0.0625f * temp_frac;
    }

    // Reset interrupt flag
    obj->_interrupt_flag = 0;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2200      	movs	r2, #0
 80017dc:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
}
 80017e0:	bf00      	nop
 80017e2:	3710      	adds	r7, #16
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <max30102_set_mode>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param mode Measurement mode enum (max30102_mode_t).
 */
void max30102_set_mode(max30102_t *obj, max30102_mode_t mode)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	460b      	mov	r3, r1
 80017f2:	70fb      	strb	r3, [r7, #3]
    uint8_t config;
    max30102_read(obj, MAX30102_MODE_CONFIG, &config, 1);
 80017f4:	f107 020f 	add.w	r2, r7, #15
 80017f8:	2301      	movs	r3, #1
 80017fa:	2109      	movs	r1, #9
 80017fc:	6878      	ldr	r0, [r7, #4]
 80017fe:	f7ff ff2a 	bl	8001656 <max30102_read>
    config = (config & 0xf8) | mode;
 8001802:	7bfb      	ldrb	r3, [r7, #15]
 8001804:	b25b      	sxtb	r3, r3
 8001806:	f023 0307 	bic.w	r3, r3, #7
 800180a:	b25a      	sxtb	r2, r3
 800180c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001810:	4313      	orrs	r3, r2
 8001812:	b25b      	sxtb	r3, r3
 8001814:	b2db      	uxtb	r3, r3
 8001816:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_MODE_CONFIG, &config, 1);
 8001818:	f107 020f 	add.w	r2, r7, #15
 800181c:	2301      	movs	r3, #1
 800181e:	2109      	movs	r1, #9
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	f7ff fee4 	bl	80015ee <max30102_write>
    max30102_clear_fifo(obj);
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f000 f8f4 	bl	8001a14 <max30102_clear_fifo>
}
 800182c:	bf00      	nop
 800182e:	3710      	adds	r7, #16
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}

08001834 <max30102_set_sampling_rate>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param sr Sampling rate enum (max30102_spo2_st_t).
 */
void max30102_set_sampling_rate(max30102_t *obj, max30102_sr_t sr)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	460b      	mov	r3, r1
 800183e:	70fb      	strb	r3, [r7, #3]
    uint8_t config;
    max30102_read(obj, MAX30102_SPO2_CONFIG, &config, 1);
 8001840:	f107 020f 	add.w	r2, r7, #15
 8001844:	2301      	movs	r3, #1
 8001846:	210a      	movs	r1, #10
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f7ff ff04 	bl	8001656 <max30102_read>
    config = (config & 0x63) << MAX30102_SPO2_SR;
 800184e:	7bfb      	ldrb	r3, [r7, #15]
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	b2db      	uxtb	r3, r3
 8001854:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8001858:	b2db      	uxtb	r3, r3
 800185a:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_SPO2_CONFIG, &config, 1);
 800185c:	f107 020f 	add.w	r2, r7, #15
 8001860:	2301      	movs	r3, #1
 8001862:	210a      	movs	r1, #10
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f7ff fec2 	bl	80015ee <max30102_write>
}
 800186a:	bf00      	nop
 800186c:	3710      	adds	r7, #16
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}

08001872 <max30102_set_led_pulse_width>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param pw Pulse width enum (max30102_led_pw_t).
 */
void max30102_set_led_pulse_width(max30102_t *obj, max30102_led_pw_t pw)
{
 8001872:	b580      	push	{r7, lr}
 8001874:	b084      	sub	sp, #16
 8001876:	af00      	add	r7, sp, #0
 8001878:	6078      	str	r0, [r7, #4]
 800187a:	460b      	mov	r3, r1
 800187c:	70fb      	strb	r3, [r7, #3]
    uint8_t config;
    max30102_read(obj, MAX30102_SPO2_CONFIG, &config, 1);
 800187e:	f107 020f 	add.w	r2, r7, #15
 8001882:	2301      	movs	r3, #1
 8001884:	210a      	movs	r1, #10
 8001886:	6878      	ldr	r0, [r7, #4]
 8001888:	f7ff fee5 	bl	8001656 <max30102_read>
    config = (config & 0x7c) | (pw << MAX30102_SPO2_LEW_PW);
 800188c:	7bfb      	ldrb	r3, [r7, #15]
 800188e:	b25b      	sxtb	r3, r3
 8001890:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8001894:	b25a      	sxtb	r2, r3
 8001896:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800189a:	4313      	orrs	r3, r2
 800189c:	b25b      	sxtb	r3, r3
 800189e:	b2db      	uxtb	r3, r3
 80018a0:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_SPO2_CONFIG, &config, 1);
 80018a2:	f107 020f 	add.w	r2, r7, #15
 80018a6:	2301      	movs	r3, #1
 80018a8:	210a      	movs	r1, #10
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f7ff fe9f 	bl	80015ee <max30102_write>
}
 80018b0:	bf00      	nop
 80018b2:	3710      	adds	r7, #16
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <max30102_set_adc_resolution>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param adc ADC resolution enum (max30102_adc_t).
 */
void max30102_set_adc_resolution(max30102_t *obj, max30102_adc_t adc)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	460b      	mov	r3, r1
 80018c2:	70fb      	strb	r3, [r7, #3]
    uint8_t config;
    max30102_read(obj, MAX30102_SPO2_CONFIG, &config, 1);
 80018c4:	f107 020f 	add.w	r2, r7, #15
 80018c8:	2301      	movs	r3, #1
 80018ca:	210a      	movs	r1, #10
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f7ff fec2 	bl	8001656 <max30102_read>
    config = (config & 0x1f) | (adc << MAX30102_SPO2_ADC_RGE);
 80018d2:	7bfb      	ldrb	r3, [r7, #15]
 80018d4:	b25b      	sxtb	r3, r3
 80018d6:	f003 031f 	and.w	r3, r3, #31
 80018da:	b25a      	sxtb	r2, r3
 80018dc:	78fb      	ldrb	r3, [r7, #3]
 80018de:	015b      	lsls	r3, r3, #5
 80018e0:	b25b      	sxtb	r3, r3
 80018e2:	4313      	orrs	r3, r2
 80018e4:	b25b      	sxtb	r3, r3
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_SPO2_CONFIG, &config, 1);
 80018ea:	f107 020f 	add.w	r2, r7, #15
 80018ee:	2301      	movs	r3, #1
 80018f0:	210a      	movs	r1, #10
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	f7ff fe7b 	bl	80015ee <max30102_write>
}
 80018f8:	bf00      	nop
 80018fa:	3710      	adds	r7, #16
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}

08001900 <max30102_set_led_current_1>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param ma LED current float (0 < ma < 51.0).
 */
void max30102_set_led_current_1(max30102_t *obj, float ma)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	6039      	str	r1, [r7, #0]
    uint8_t pa = ma / 0.2;
 800190a:	6838      	ldr	r0, [r7, #0]
 800190c:	f7fe fd8c 	bl	8000428 <__aeabi_f2d>
 8001910:	a30d      	add	r3, pc, #52	; (adr r3, 8001948 <max30102_set_led_current_1+0x48>)
 8001912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001916:	f7fe ff09 	bl	800072c <__aeabi_ddiv>
 800191a:	4602      	mov	r2, r0
 800191c:	460b      	mov	r3, r1
 800191e:	4610      	mov	r0, r2
 8001920:	4619      	mov	r1, r3
 8001922:	f7ff f8b1 	bl	8000a88 <__aeabi_d2uiz>
 8001926:	4603      	mov	r3, r0
 8001928:	b2db      	uxtb	r3, r3
 800192a:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_LED_IR_PA1, &pa, 1);
 800192c:	f107 020f 	add.w	r2, r7, #15
 8001930:	2301      	movs	r3, #1
 8001932:	210c      	movs	r1, #12
 8001934:	6878      	ldr	r0, [r7, #4]
 8001936:	f7ff fe5a 	bl	80015ee <max30102_write>
}
 800193a:	bf00      	nop
 800193c:	3710      	adds	r7, #16
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	f3af 8000 	nop.w
 8001948:	9999999a 	.word	0x9999999a
 800194c:	3fc99999 	.word	0x3fc99999

08001950 <max30102_set_led_current_2>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param ma LED current float (0 < ma < 51.0).
 */
void max30102_set_led_current_2(max30102_t *obj, float ma)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b084      	sub	sp, #16
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	6039      	str	r1, [r7, #0]
    uint8_t pa = ma / 0.2;
 800195a:	6838      	ldr	r0, [r7, #0]
 800195c:	f7fe fd64 	bl	8000428 <__aeabi_f2d>
 8001960:	a30d      	add	r3, pc, #52	; (adr r3, 8001998 <max30102_set_led_current_2+0x48>)
 8001962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001966:	f7fe fee1 	bl	800072c <__aeabi_ddiv>
 800196a:	4602      	mov	r2, r0
 800196c:	460b      	mov	r3, r1
 800196e:	4610      	mov	r0, r2
 8001970:	4619      	mov	r1, r3
 8001972:	f7ff f889 	bl	8000a88 <__aeabi_d2uiz>
 8001976:	4603      	mov	r3, r0
 8001978:	b2db      	uxtb	r3, r3
 800197a:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_LED_RED_PA2, &pa, 1);
 800197c:	f107 020f 	add.w	r2, r7, #15
 8001980:	2301      	movs	r3, #1
 8001982:	210d      	movs	r1, #13
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	f7ff fe32 	bl	80015ee <max30102_write>
}
 800198a:	bf00      	nop
 800198c:	3710      	adds	r7, #16
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	f3af 8000 	nop.w
 8001998:	9999999a 	.word	0x9999999a
 800199c:	3fc99999 	.word	0x3fc99999

080019a0 <max30102_set_fifo_config>:
 * @param smp_ave
 * @param roll_over_en Roll over enabled(1) or disabled(0).
 * @param fifo_a_full Number of empty samples when A_FULL interrupt issued (0 < fifo_a_full < 15).
 */
void max30102_set_fifo_config(max30102_t *obj, max30102_smp_ave_t smp_ave, uint8_t roll_over_en, uint8_t fifo_a_full)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	4608      	mov	r0, r1
 80019aa:	4611      	mov	r1, r2
 80019ac:	461a      	mov	r2, r3
 80019ae:	4603      	mov	r3, r0
 80019b0:	70fb      	strb	r3, [r7, #3]
 80019b2:	460b      	mov	r3, r1
 80019b4:	70bb      	strb	r3, [r7, #2]
 80019b6:	4613      	mov	r3, r2
 80019b8:	707b      	strb	r3, [r7, #1]
    uint8_t config = 0x00;
 80019ba:	2300      	movs	r3, #0
 80019bc:	73fb      	strb	r3, [r7, #15]
    config |= smp_ave << MAX30102_FIFO_CONFIG_SMP_AVE;
 80019be:	78fb      	ldrb	r3, [r7, #3]
 80019c0:	015b      	lsls	r3, r3, #5
 80019c2:	b25a      	sxtb	r2, r3
 80019c4:	7bfb      	ldrb	r3, [r7, #15]
 80019c6:	b25b      	sxtb	r3, r3
 80019c8:	4313      	orrs	r3, r2
 80019ca:	b25b      	sxtb	r3, r3
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	73fb      	strb	r3, [r7, #15]
    config |= ((roll_over_en & 0x01) << MAX30102_FIFO_CONFIG_ROLL_OVER_EN);
 80019d0:	78bb      	ldrb	r3, [r7, #2]
 80019d2:	011b      	lsls	r3, r3, #4
 80019d4:	b25b      	sxtb	r3, r3
 80019d6:	f003 0310 	and.w	r3, r3, #16
 80019da:	b25a      	sxtb	r2, r3
 80019dc:	7bfb      	ldrb	r3, [r7, #15]
 80019de:	b25b      	sxtb	r3, r3
 80019e0:	4313      	orrs	r3, r2
 80019e2:	b25b      	sxtb	r3, r3
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	73fb      	strb	r3, [r7, #15]
    config |= ((fifo_a_full & 0x0f) << MAX30102_FIFO_CONFIG_FIFO_A_FULL);
 80019e8:	f997 3001 	ldrsb.w	r3, [r7, #1]
 80019ec:	f003 030f 	and.w	r3, r3, #15
 80019f0:	b25a      	sxtb	r2, r3
 80019f2:	7bfb      	ldrb	r3, [r7, #15]
 80019f4:	b25b      	sxtb	r3, r3
 80019f6:	4313      	orrs	r3, r2
 80019f8:	b25b      	sxtb	r3, r3
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_FIFO_CONFIG, &config, 1);
 80019fe:	f107 020f 	add.w	r2, r7, #15
 8001a02:	2301      	movs	r3, #1
 8001a04:	2108      	movs	r1, #8
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	f7ff fdf1 	bl	80015ee <max30102_write>
}
 8001a0c:	bf00      	nop
 8001a0e:	3710      	adds	r7, #16
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <max30102_clear_fifo>:
 * @brief Clear all FIFO pointers in the sensor.
 *
 * @param obj Pointer to max30102_t object instance.
 */
void max30102_clear_fifo(max30102_t *obj)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b084      	sub	sp, #16
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
    uint8_t val = 0x00;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_FIFO_WR_PTR, &val, 3);
 8001a20:	f107 020f 	add.w	r2, r7, #15
 8001a24:	2303      	movs	r3, #3
 8001a26:	2104      	movs	r1, #4
 8001a28:	6878      	ldr	r0, [r7, #4]
 8001a2a:	f7ff fde0 	bl	80015ee <max30102_write>
    max30102_write(obj, MAX30102_FIFO_RD_PTR, &val, 3);
 8001a2e:	f107 020f 	add.w	r2, r7, #15
 8001a32:	2303      	movs	r3, #3
 8001a34:	2106      	movs	r1, #6
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	f7ff fdd9 	bl	80015ee <max30102_write>
    max30102_write(obj, MAX30102_OVF_COUNTER, &val, 3);
 8001a3c:	f107 020f 	add.w	r2, r7, #15
 8001a40:	2303      	movs	r3, #3
 8001a42:	2105      	movs	r1, #5
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f7ff fdd2 	bl	80015ee <max30102_write>
}
 8001a4a:	bf00      	nop
 8001a4c:	3710      	adds	r7, #16
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <max30102_read_fifo>:
 * @brief Read FIFO content and store to buffer in max30102_t object instance.
 *
 * @param obj Pointer to max30102_t object instance.
 */
void max30102_read_fifo(max30102_t *obj)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b088      	sub	sp, #32
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
    // First transaction: Get the FIFO_WR_PTR
    uint8_t wr_ptr = 0, rd_ptr = 0;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	74fb      	strb	r3, [r7, #19]
 8001a5e:	2300      	movs	r3, #0
 8001a60:	74bb      	strb	r3, [r7, #18]
    max30102_read(obj, MAX30102_FIFO_WR_PTR, &wr_ptr, 1);
 8001a62:	f107 0213 	add.w	r2, r7, #19
 8001a66:	2301      	movs	r3, #1
 8001a68:	2104      	movs	r1, #4
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7ff fdf3 	bl	8001656 <max30102_read>
    max30102_read(obj, MAX30102_FIFO_RD_PTR, &rd_ptr, 1);
 8001a70:	f107 0212 	add.w	r2, r7, #18
 8001a74:	2301      	movs	r3, #1
 8001a76:	2106      	movs	r1, #6
 8001a78:	6878      	ldr	r0, [r7, #4]
 8001a7a:	f7ff fdec 	bl	8001656 <max30102_read>

    int8_t num_samples;

    num_samples = (int8_t)wr_ptr - (int8_t)rd_ptr;
 8001a7e:	7cfa      	ldrb	r2, [r7, #19]
 8001a80:	7cbb      	ldrb	r3, [r7, #18]
 8001a82:	1ad3      	subs	r3, r2, r3
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	77fb      	strb	r3, [r7, #31]
    if (num_samples < 1)
 8001a88:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	dc03      	bgt.n	8001a98 <max30102_read_fifo+0x46>
    {
        num_samples += 32;
 8001a90:	7ffb      	ldrb	r3, [r7, #31]
 8001a92:	3320      	adds	r3, #32
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	77fb      	strb	r3, [r7, #31]
    }

    // Second transaction: Read NUM_SAMPLES_TO_READ samples from the FIFO
    for (int8_t i = 0; i < num_samples; i++)
 8001a98:	2300      	movs	r3, #0
 8001a9a:	77bb      	strb	r3, [r7, #30]
 8001a9c:	e035      	b.n	8001b0a <max30102_read_fifo+0xb8>
    {
        uint8_t sample[6];
        max30102_read(obj, MAX30102_FIFO_DATA, sample, 6);
 8001a9e:	f107 020c 	add.w	r2, r7, #12
 8001aa2:	2306      	movs	r3, #6
 8001aa4:	2107      	movs	r1, #7
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	f7ff fdd5 	bl	8001656 <max30102_read>
        uint32_t ir_sample = ((uint32_t)(sample[0] << 16) | (uint32_t)(sample[1] << 8) | (uint32_t)(sample[2])) & 0x3ffff;
 8001aac:	7b3b      	ldrb	r3, [r7, #12]
 8001aae:	041b      	lsls	r3, r3, #16
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	7b7b      	ldrb	r3, [r7, #13]
 8001ab4:	021b      	lsls	r3, r3, #8
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	7bba      	ldrb	r2, [r7, #14]
 8001aba:	4313      	orrs	r3, r2
 8001abc:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8001ac0:	61bb      	str	r3, [r7, #24]
        uint32_t red_sample = ((uint32_t)(sample[3] << 16) | (uint32_t)(sample[4] << 8) | (uint32_t)(sample[5])) & 0x3ffff;
 8001ac2:	7bfb      	ldrb	r3, [r7, #15]
 8001ac4:	041b      	lsls	r3, r3, #16
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	7c3b      	ldrb	r3, [r7, #16]
 8001aca:	021b      	lsls	r3, r3, #8
 8001acc:	4313      	orrs	r3, r2
 8001ace:	7c7a      	ldrb	r2, [r7, #17]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8001ad6:	617b      	str	r3, [r7, #20]
        obj->_ir_samples[i] = ir_sample;
 8001ad8:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001adc:	687a      	ldr	r2, [r7, #4]
 8001ade:	009b      	lsls	r3, r3, #2
 8001ae0:	4413      	add	r3, r2
 8001ae2:	69ba      	ldr	r2, [r7, #24]
 8001ae4:	605a      	str	r2, [r3, #4]
        obj->_red_samples[i] = red_sample;
 8001ae6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001aea:	687a      	ldr	r2, [r7, #4]
 8001aec:	3320      	adds	r3, #32
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	4413      	add	r3, r2
 8001af2:	697a      	ldr	r2, [r7, #20]
 8001af4:	605a      	str	r2, [r3, #4]
        max30102_plot(ir_sample, red_sample);
 8001af6:	6979      	ldr	r1, [r7, #20]
 8001af8:	69b8      	ldr	r0, [r7, #24]
 8001afa:	f7ff faf7 	bl	80010ec <max30102_plot>
    for (int8_t i = 0; i < num_samples; i++)
 8001afe:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	3301      	adds	r3, #1
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	77bb      	strb	r3, [r7, #30]
 8001b0a:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8001b0e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001b12:	429a      	cmp	r2, r3
 8001b14:	dbc3      	blt.n	8001a9e <max30102_read_fifo+0x4c>
    }
}
 8001b16:	bf00      	nop
 8001b18:	bf00      	nop
 8001b1a:	3720      	adds	r7, #32
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <max30102_read_temp>:
 * @param temp_int Pointer to store the integer part of temperature. Stored in 2's complement format.
 * @param temp_frac Pointer to store the fractional part of temperature. Increments of 0.0625 deg C.
 */

void max30102_read_temp(max30102_t *obj, int8_t *temp_int, uint8_t *temp_frac)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	60b9      	str	r1, [r7, #8]
 8001b2a:	607a      	str	r2, [r7, #4]
    max30102_read(obj, MAX30102_DIE_TINT, (uint8_t *)temp_int, 1);
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	68ba      	ldr	r2, [r7, #8]
 8001b30:	211f      	movs	r1, #31
 8001b32:	68f8      	ldr	r0, [r7, #12]
 8001b34:	f7ff fd8f 	bl	8001656 <max30102_read>
    max30102_read(obj, MAX30102_DIE_TFRAC, temp_frac, 1);
 8001b38:	2301      	movs	r3, #1
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	2120      	movs	r1, #32
 8001b3e:	68f8      	ldr	r0, [r7, #12]
 8001b40:	f7ff fd89 	bl	8001656 <max30102_read>
}
 8001b44:	bf00      	nop
 8001b46:	3710      	adds	r7, #16
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b085      	sub	sp, #20
 8001b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b52:	4b15      	ldr	r3, [pc, #84]	; (8001ba8 <HAL_MspInit+0x5c>)
 8001b54:	699b      	ldr	r3, [r3, #24]
 8001b56:	4a14      	ldr	r2, [pc, #80]	; (8001ba8 <HAL_MspInit+0x5c>)
 8001b58:	f043 0301 	orr.w	r3, r3, #1
 8001b5c:	6193      	str	r3, [r2, #24]
 8001b5e:	4b12      	ldr	r3, [pc, #72]	; (8001ba8 <HAL_MspInit+0x5c>)
 8001b60:	699b      	ldr	r3, [r3, #24]
 8001b62:	f003 0301 	and.w	r3, r3, #1
 8001b66:	60bb      	str	r3, [r7, #8]
 8001b68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b6a:	4b0f      	ldr	r3, [pc, #60]	; (8001ba8 <HAL_MspInit+0x5c>)
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	4a0e      	ldr	r2, [pc, #56]	; (8001ba8 <HAL_MspInit+0x5c>)
 8001b70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b74:	61d3      	str	r3, [r2, #28]
 8001b76:	4b0c      	ldr	r3, [pc, #48]	; (8001ba8 <HAL_MspInit+0x5c>)
 8001b78:	69db      	ldr	r3, [r3, #28]
 8001b7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b7e:	607b      	str	r3, [r7, #4]
 8001b80:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b82:	4b0a      	ldr	r3, [pc, #40]	; (8001bac <HAL_MspInit+0x60>)
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	60fb      	str	r3, [r7, #12]
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b96:	60fb      	str	r3, [r7, #12]
 8001b98:	4a04      	ldr	r2, [pc, #16]	; (8001bac <HAL_MspInit+0x60>)
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b9e:	bf00      	nop
 8001ba0:	3714      	adds	r7, #20
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bc80      	pop	{r7}
 8001ba6:	4770      	bx	lr
 8001ba8:	40021000 	.word	0x40021000
 8001bac:	40010000 	.word	0x40010000

08001bb0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b088      	sub	sp, #32
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb8:	f107 0310 	add.w	r3, r7, #16
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	605a      	str	r2, [r3, #4]
 8001bc2:	609a      	str	r2, [r3, #8]
 8001bc4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a15      	ldr	r2, [pc, #84]	; (8001c20 <HAL_I2C_MspInit+0x70>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d123      	bne.n	8001c18 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bd0:	4b14      	ldr	r3, [pc, #80]	; (8001c24 <HAL_I2C_MspInit+0x74>)
 8001bd2:	699b      	ldr	r3, [r3, #24]
 8001bd4:	4a13      	ldr	r2, [pc, #76]	; (8001c24 <HAL_I2C_MspInit+0x74>)
 8001bd6:	f043 0308 	orr.w	r3, r3, #8
 8001bda:	6193      	str	r3, [r2, #24]
 8001bdc:	4b11      	ldr	r3, [pc, #68]	; (8001c24 <HAL_I2C_MspInit+0x74>)
 8001bde:	699b      	ldr	r3, [r3, #24]
 8001be0:	f003 0308 	and.w	r3, r3, #8
 8001be4:	60fb      	str	r3, [r7, #12]
 8001be6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001be8:	23c0      	movs	r3, #192	; 0xc0
 8001bea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bec:	2312      	movs	r3, #18
 8001bee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bf4:	f107 0310 	add.w	r3, r7, #16
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	480b      	ldr	r0, [pc, #44]	; (8001c28 <HAL_I2C_MspInit+0x78>)
 8001bfc:	f000 fb80 	bl	8002300 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c00:	4b08      	ldr	r3, [pc, #32]	; (8001c24 <HAL_I2C_MspInit+0x74>)
 8001c02:	69db      	ldr	r3, [r3, #28]
 8001c04:	4a07      	ldr	r2, [pc, #28]	; (8001c24 <HAL_I2C_MspInit+0x74>)
 8001c06:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c0a:	61d3      	str	r3, [r2, #28]
 8001c0c:	4b05      	ldr	r3, [pc, #20]	; (8001c24 <HAL_I2C_MspInit+0x74>)
 8001c0e:	69db      	ldr	r3, [r3, #28]
 8001c10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c14:	60bb      	str	r3, [r7, #8]
 8001c16:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c18:	bf00      	nop
 8001c1a:	3720      	adds	r7, #32
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40005400 	.word	0x40005400
 8001c24:	40021000 	.word	0x40021000
 8001c28:	40010c00 	.word	0x40010c00

08001c2c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c3c:	d10b      	bne.n	8001c56 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c3e:	4b08      	ldr	r3, [pc, #32]	; (8001c60 <HAL_TIM_PWM_MspInit+0x34>)
 8001c40:	69db      	ldr	r3, [r3, #28]
 8001c42:	4a07      	ldr	r2, [pc, #28]	; (8001c60 <HAL_TIM_PWM_MspInit+0x34>)
 8001c44:	f043 0301 	orr.w	r3, r3, #1
 8001c48:	61d3      	str	r3, [r2, #28]
 8001c4a:	4b05      	ldr	r3, [pc, #20]	; (8001c60 <HAL_TIM_PWM_MspInit+0x34>)
 8001c4c:	69db      	ldr	r3, [r3, #28]
 8001c4e:	f003 0301 	and.w	r3, r3, #1
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001c56:	bf00      	nop
 8001c58:	3714      	adds	r7, #20
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bc80      	pop	{r7}
 8001c5e:	4770      	bx	lr
 8001c60:	40021000 	.word	0x40021000

08001c64 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b088      	sub	sp, #32
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6c:	f107 0310 	add.w	r3, r7, #16
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c82:	d117      	bne.n	8001cb4 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c84:	4b0d      	ldr	r3, [pc, #52]	; (8001cbc <HAL_TIM_MspPostInit+0x58>)
 8001c86:	699b      	ldr	r3, [r3, #24]
 8001c88:	4a0c      	ldr	r2, [pc, #48]	; (8001cbc <HAL_TIM_MspPostInit+0x58>)
 8001c8a:	f043 0304 	orr.w	r3, r3, #4
 8001c8e:	6193      	str	r3, [r2, #24]
 8001c90:	4b0a      	ldr	r3, [pc, #40]	; (8001cbc <HAL_TIM_MspPostInit+0x58>)
 8001c92:	699b      	ldr	r3, [r3, #24]
 8001c94:	f003 0304 	and.w	r3, r3, #4
 8001c98:	60fb      	str	r3, [r7, #12]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = BUZZER_Pin;
 8001c9c:	2308      	movs	r3, #8
 8001c9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca4:	2302      	movs	r3, #2
 8001ca6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8001ca8:	f107 0310 	add.w	r3, r7, #16
 8001cac:	4619      	mov	r1, r3
 8001cae:	4804      	ldr	r0, [pc, #16]	; (8001cc0 <HAL_TIM_MspPostInit+0x5c>)
 8001cb0:	f000 fb26 	bl	8002300 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001cb4:	bf00      	nop
 8001cb6:	3720      	adds	r7, #32
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	40021000 	.word	0x40021000
 8001cc0:	40010800 	.word	0x40010800

08001cc4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b088      	sub	sp, #32
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ccc:	f107 0310 	add.w	r3, r7, #16
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	605a      	str	r2, [r3, #4]
 8001cd6:	609a      	str	r2, [r3, #8]
 8001cd8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a1c      	ldr	r2, [pc, #112]	; (8001d50 <HAL_UART_MspInit+0x8c>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d131      	bne.n	8001d48 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ce4:	4b1b      	ldr	r3, [pc, #108]	; (8001d54 <HAL_UART_MspInit+0x90>)
 8001ce6:	699b      	ldr	r3, [r3, #24]
 8001ce8:	4a1a      	ldr	r2, [pc, #104]	; (8001d54 <HAL_UART_MspInit+0x90>)
 8001cea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cee:	6193      	str	r3, [r2, #24]
 8001cf0:	4b18      	ldr	r3, [pc, #96]	; (8001d54 <HAL_UART_MspInit+0x90>)
 8001cf2:	699b      	ldr	r3, [r3, #24]
 8001cf4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cf8:	60fb      	str	r3, [r7, #12]
 8001cfa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cfc:	4b15      	ldr	r3, [pc, #84]	; (8001d54 <HAL_UART_MspInit+0x90>)
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	4a14      	ldr	r2, [pc, #80]	; (8001d54 <HAL_UART_MspInit+0x90>)
 8001d02:	f043 0304 	orr.w	r3, r3, #4
 8001d06:	6193      	str	r3, [r2, #24]
 8001d08:	4b12      	ldr	r3, [pc, #72]	; (8001d54 <HAL_UART_MspInit+0x90>)
 8001d0a:	699b      	ldr	r3, [r3, #24]
 8001d0c:	f003 0304 	and.w	r3, r3, #4
 8001d10:	60bb      	str	r3, [r7, #8]
 8001d12:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d18:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d1e:	2303      	movs	r3, #3
 8001d20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d22:	f107 0310 	add.w	r3, r7, #16
 8001d26:	4619      	mov	r1, r3
 8001d28:	480b      	ldr	r0, [pc, #44]	; (8001d58 <HAL_UART_MspInit+0x94>)
 8001d2a:	f000 fae9 	bl	8002300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d32:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d34:	2300      	movs	r3, #0
 8001d36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d3c:	f107 0310 	add.w	r3, r7, #16
 8001d40:	4619      	mov	r1, r3
 8001d42:	4805      	ldr	r0, [pc, #20]	; (8001d58 <HAL_UART_MspInit+0x94>)
 8001d44:	f000 fadc 	bl	8002300 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001d48:	bf00      	nop
 8001d4a:	3720      	adds	r7, #32
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	40013800 	.word	0x40013800
 8001d54:	40021000 	.word	0x40021000
 8001d58:	40010800 	.word	0x40010800

08001d5c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b085      	sub	sp, #20
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a09      	ldr	r2, [pc, #36]	; (8001d90 <HAL_PCD_MspInit+0x34>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d10b      	bne.n	8001d86 <HAL_PCD_MspInit+0x2a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001d6e:	4b09      	ldr	r3, [pc, #36]	; (8001d94 <HAL_PCD_MspInit+0x38>)
 8001d70:	69db      	ldr	r3, [r3, #28]
 8001d72:	4a08      	ldr	r2, [pc, #32]	; (8001d94 <HAL_PCD_MspInit+0x38>)
 8001d74:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001d78:	61d3      	str	r3, [r2, #28]
 8001d7a:	4b06      	ldr	r3, [pc, #24]	; (8001d94 <HAL_PCD_MspInit+0x38>)
 8001d7c:	69db      	ldr	r3, [r3, #28]
 8001d7e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001d82:	60fb      	str	r3, [r7, #12]
 8001d84:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8001d86:	bf00      	nop
 8001d88:	3714      	adds	r7, #20
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bc80      	pop	{r7}
 8001d8e:	4770      	bx	lr
 8001d90:	40005c00 	.word	0x40005c00
 8001d94:	40021000 	.word	0x40021000

08001d98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d9c:	e7fe      	b.n	8001d9c <NMI_Handler+0x4>

08001d9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d9e:	b480      	push	{r7}
 8001da0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001da2:	e7fe      	b.n	8001da2 <HardFault_Handler+0x4>

08001da4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001da8:	e7fe      	b.n	8001da8 <MemManage_Handler+0x4>

08001daa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001daa:	b480      	push	{r7}
 8001dac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dae:	e7fe      	b.n	8001dae <BusFault_Handler+0x4>

08001db0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001db4:	e7fe      	b.n	8001db4 <UsageFault_Handler+0x4>

08001db6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001db6:	b480      	push	{r7}
 8001db8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dba:	bf00      	nop
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bc80      	pop	{r7}
 8001dc0:	4770      	bx	lr

08001dc2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dc2:	b480      	push	{r7}
 8001dc4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dc6:	bf00      	nop
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bc80      	pop	{r7}
 8001dcc:	4770      	bx	lr

08001dce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dce:	b480      	push	{r7}
 8001dd0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dd2:	bf00      	nop
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bc80      	pop	{r7}
 8001dd8:	4770      	bx	lr

08001dda <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dde:	f000 f941 	bl	8002064 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001de2:	bf00      	nop
 8001de4:	bd80      	pop	{r7, pc}
	...

08001de8 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
	max30102_on_interrupt(&max30102);
 8001dec:	4803      	ldr	r0, [pc, #12]	; (8001dfc <EXTI2_IRQHandler+0x14>)
 8001dee:	f7ff fcc0 	bl	8001772 <max30102_on_interrupt>
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_Pin);
 8001df2:	2004      	movs	r0, #4
 8001df4:	f000 fc3a 	bl	800266c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */
  /* USER CODE END EXTI2_IRQn 1 */
}
 8001df8:	bf00      	nop
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	200009d4 	.word	0x200009d4

08001e00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
  return 1;
 8001e04:	2301      	movs	r3, #1
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bc80      	pop	{r7}
 8001e0c:	4770      	bx	lr

08001e0e <_kill>:

int _kill(int pid, int sig)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b082      	sub	sp, #8
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
 8001e16:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e18:	f003 ff92 	bl	8005d40 <__errno>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2216      	movs	r2, #22
 8001e20:	601a      	str	r2, [r3, #0]
  return -1;
 8001e22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3708      	adds	r7, #8
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}

08001e2e <_exit>:

void _exit (int status)
{
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	b082      	sub	sp, #8
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e36:	f04f 31ff 	mov.w	r1, #4294967295
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	f7ff ffe7 	bl	8001e0e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e40:	e7fe      	b.n	8001e40 <_exit+0x12>

08001e42 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e42:	b580      	push	{r7, lr}
 8001e44:	b086      	sub	sp, #24
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	60f8      	str	r0, [r7, #12]
 8001e4a:	60b9      	str	r1, [r7, #8]
 8001e4c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e4e:	2300      	movs	r3, #0
 8001e50:	617b      	str	r3, [r7, #20]
 8001e52:	e00a      	b.n	8001e6a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e54:	f3af 8000 	nop.w
 8001e58:	4601      	mov	r1, r0
 8001e5a:	68bb      	ldr	r3, [r7, #8]
 8001e5c:	1c5a      	adds	r2, r3, #1
 8001e5e:	60ba      	str	r2, [r7, #8]
 8001e60:	b2ca      	uxtb	r2, r1
 8001e62:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	3301      	adds	r3, #1
 8001e68:	617b      	str	r3, [r7, #20]
 8001e6a:	697a      	ldr	r2, [r7, #20]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	429a      	cmp	r2, r3
 8001e70:	dbf0      	blt.n	8001e54 <_read+0x12>
  }

  return len;
 8001e72:	687b      	ldr	r3, [r7, #4]
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3718      	adds	r7, #24
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b086      	sub	sp, #24
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	60b9      	str	r1, [r7, #8]
 8001e86:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e88:	2300      	movs	r3, #0
 8001e8a:	617b      	str	r3, [r7, #20]
 8001e8c:	e009      	b.n	8001ea2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	1c5a      	adds	r2, r3, #1
 8001e92:	60ba      	str	r2, [r7, #8]
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7ff f912 	bl	80010c0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	617b      	str	r3, [r7, #20]
 8001ea2:	697a      	ldr	r2, [r7, #20]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	dbf1      	blt.n	8001e8e <_write+0x12>
  }
  return len;
 8001eaa:	687b      	ldr	r3, [r7, #4]
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	3718      	adds	r7, #24
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}

08001eb4 <_close>:

int _close(int file)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ebc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bc80      	pop	{r7}
 8001ec8:	4770      	bx	lr

08001eca <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001eca:	b480      	push	{r7}
 8001ecc:	b083      	sub	sp, #12
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	6078      	str	r0, [r7, #4]
 8001ed2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001eda:	605a      	str	r2, [r3, #4]
  return 0;
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	370c      	adds	r7, #12
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bc80      	pop	{r7}
 8001ee6:	4770      	bx	lr

08001ee8 <_isatty>:

int _isatty(int file)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ef0:	2301      	movs	r3, #1
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	370c      	adds	r7, #12
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bc80      	pop	{r7}
 8001efa:	4770      	bx	lr

08001efc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b085      	sub	sp, #20
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	60b9      	str	r1, [r7, #8]
 8001f06:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f08:	2300      	movs	r3, #0
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3714      	adds	r7, #20
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bc80      	pop	{r7}
 8001f12:	4770      	bx	lr

08001f14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f1c:	4a14      	ldr	r2, [pc, #80]	; (8001f70 <_sbrk+0x5c>)
 8001f1e:	4b15      	ldr	r3, [pc, #84]	; (8001f74 <_sbrk+0x60>)
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f28:	4b13      	ldr	r3, [pc, #76]	; (8001f78 <_sbrk+0x64>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d102      	bne.n	8001f36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f30:	4b11      	ldr	r3, [pc, #68]	; (8001f78 <_sbrk+0x64>)
 8001f32:	4a12      	ldr	r2, [pc, #72]	; (8001f7c <_sbrk+0x68>)
 8001f34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f36:	4b10      	ldr	r3, [pc, #64]	; (8001f78 <_sbrk+0x64>)
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	693a      	ldr	r2, [r7, #16]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d207      	bcs.n	8001f54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f44:	f003 fefc 	bl	8005d40 <__errno>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	220c      	movs	r2, #12
 8001f4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f52:	e009      	b.n	8001f68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f54:	4b08      	ldr	r3, [pc, #32]	; (8001f78 <_sbrk+0x64>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f5a:	4b07      	ldr	r3, [pc, #28]	; (8001f78 <_sbrk+0x64>)
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4413      	add	r3, r2
 8001f62:	4a05      	ldr	r2, [pc, #20]	; (8001f78 <_sbrk+0x64>)
 8001f64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f66:	68fb      	ldr	r3, [r7, #12]
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	3718      	adds	r7, #24
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	20005000 	.word	0x20005000
 8001f74:	00000400 	.word	0x00000400
 8001f78:	20000adc 	.word	0x20000adc
 8001f7c:	20000c30 	.word	0x20000c30

08001f80 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f84:	bf00      	nop
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bc80      	pop	{r7}
 8001f8a:	4770      	bx	lr

08001f8c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f8c:	f7ff fff8 	bl	8001f80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f90:	480b      	ldr	r0, [pc, #44]	; (8001fc0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f92:	490c      	ldr	r1, [pc, #48]	; (8001fc4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f94:	4a0c      	ldr	r2, [pc, #48]	; (8001fc8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f98:	e002      	b.n	8001fa0 <LoopCopyDataInit>

08001f9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f9e:	3304      	adds	r3, #4

08001fa0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fa0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fa2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fa4:	d3f9      	bcc.n	8001f9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fa6:	4a09      	ldr	r2, [pc, #36]	; (8001fcc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001fa8:	4c09      	ldr	r4, [pc, #36]	; (8001fd0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001faa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fac:	e001      	b.n	8001fb2 <LoopFillZerobss>

08001fae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fb0:	3204      	adds	r2, #4

08001fb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fb4:	d3fb      	bcc.n	8001fae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fb6:	f003 fec9 	bl	8005d4c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001fba:	f7ff f8d1 	bl	8001160 <main>
  bx lr
 8001fbe:	4770      	bx	lr
  ldr r0, =_sdata
 8001fc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fc4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001fc8:	08008e2c 	.word	0x08008e2c
  ldr r2, =_sbss
 8001fcc:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001fd0:	20000c30 	.word	0x20000c30

08001fd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fd4:	e7fe      	b.n	8001fd4 <ADC1_2_IRQHandler>
	...

08001fd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fdc:	4b08      	ldr	r3, [pc, #32]	; (8002000 <HAL_Init+0x28>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a07      	ldr	r2, [pc, #28]	; (8002000 <HAL_Init+0x28>)
 8001fe2:	f043 0310 	orr.w	r3, r3, #16
 8001fe6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fe8:	2003      	movs	r0, #3
 8001fea:	f000 f947 	bl	800227c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fee:	200f      	movs	r0, #15
 8001ff0:	f000 f808 	bl	8002004 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ff4:	f7ff fdaa 	bl	8001b4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	40022000 	.word	0x40022000

08002004 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800200c:	4b12      	ldr	r3, [pc, #72]	; (8002058 <HAL_InitTick+0x54>)
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	4b12      	ldr	r3, [pc, #72]	; (800205c <HAL_InitTick+0x58>)
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	4619      	mov	r1, r3
 8002016:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800201a:	fbb3 f3f1 	udiv	r3, r3, r1
 800201e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002022:	4618      	mov	r0, r3
 8002024:	f000 f95f 	bl	80022e6 <HAL_SYSTICK_Config>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e00e      	b.n	8002050 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2b0f      	cmp	r3, #15
 8002036:	d80a      	bhi.n	800204e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002038:	2200      	movs	r2, #0
 800203a:	6879      	ldr	r1, [r7, #4]
 800203c:	f04f 30ff 	mov.w	r0, #4294967295
 8002040:	f000 f927 	bl	8002292 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002044:	4a06      	ldr	r2, [pc, #24]	; (8002060 <HAL_InitTick+0x5c>)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800204a:	2300      	movs	r3, #0
 800204c:	e000      	b.n	8002050 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
}
 8002050:	4618      	mov	r0, r3
 8002052:	3708      	adds	r7, #8
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	20000008 	.word	0x20000008
 800205c:	20000010 	.word	0x20000010
 8002060:	2000000c 	.word	0x2000000c

08002064 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002068:	4b05      	ldr	r3, [pc, #20]	; (8002080 <HAL_IncTick+0x1c>)
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	461a      	mov	r2, r3
 800206e:	4b05      	ldr	r3, [pc, #20]	; (8002084 <HAL_IncTick+0x20>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4413      	add	r3, r2
 8002074:	4a03      	ldr	r2, [pc, #12]	; (8002084 <HAL_IncTick+0x20>)
 8002076:	6013      	str	r3, [r2, #0]
}
 8002078:	bf00      	nop
 800207a:	46bd      	mov	sp, r7
 800207c:	bc80      	pop	{r7}
 800207e:	4770      	bx	lr
 8002080:	20000010 	.word	0x20000010
 8002084:	20000ae0 	.word	0x20000ae0

08002088 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  return uwTick;
 800208c:	4b02      	ldr	r3, [pc, #8]	; (8002098 <HAL_GetTick+0x10>)
 800208e:	681b      	ldr	r3, [r3, #0]
}
 8002090:	4618      	mov	r0, r3
 8002092:	46bd      	mov	sp, r7
 8002094:	bc80      	pop	{r7}
 8002096:	4770      	bx	lr
 8002098:	20000ae0 	.word	0x20000ae0

0800209c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020a4:	f7ff fff0 	bl	8002088 <HAL_GetTick>
 80020a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020b4:	d005      	beq.n	80020c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020b6:	4b0a      	ldr	r3, [pc, #40]	; (80020e0 <HAL_Delay+0x44>)
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	461a      	mov	r2, r3
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	4413      	add	r3, r2
 80020c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020c2:	bf00      	nop
 80020c4:	f7ff ffe0 	bl	8002088 <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	68fa      	ldr	r2, [r7, #12]
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d8f7      	bhi.n	80020c4 <HAL_Delay+0x28>
  {
  }
}
 80020d4:	bf00      	nop
 80020d6:	bf00      	nop
 80020d8:	3710      	adds	r7, #16
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	20000010 	.word	0x20000010

080020e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	f003 0307 	and.w	r3, r3, #7
 80020f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020f4:	4b0c      	ldr	r3, [pc, #48]	; (8002128 <__NVIC_SetPriorityGrouping+0x44>)
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020fa:	68ba      	ldr	r2, [r7, #8]
 80020fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002100:	4013      	ands	r3, r2
 8002102:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800210c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002110:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002114:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002116:	4a04      	ldr	r2, [pc, #16]	; (8002128 <__NVIC_SetPriorityGrouping+0x44>)
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	60d3      	str	r3, [r2, #12]
}
 800211c:	bf00      	nop
 800211e:	3714      	adds	r7, #20
 8002120:	46bd      	mov	sp, r7
 8002122:	bc80      	pop	{r7}
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	e000ed00 	.word	0xe000ed00

0800212c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002130:	4b04      	ldr	r3, [pc, #16]	; (8002144 <__NVIC_GetPriorityGrouping+0x18>)
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	0a1b      	lsrs	r3, r3, #8
 8002136:	f003 0307 	and.w	r3, r3, #7
}
 800213a:	4618      	mov	r0, r3
 800213c:	46bd      	mov	sp, r7
 800213e:	bc80      	pop	{r7}
 8002140:	4770      	bx	lr
 8002142:	bf00      	nop
 8002144:	e000ed00 	.word	0xe000ed00

08002148 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	4603      	mov	r3, r0
 8002150:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002156:	2b00      	cmp	r3, #0
 8002158:	db0b      	blt.n	8002172 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800215a:	79fb      	ldrb	r3, [r7, #7]
 800215c:	f003 021f 	and.w	r2, r3, #31
 8002160:	4906      	ldr	r1, [pc, #24]	; (800217c <__NVIC_EnableIRQ+0x34>)
 8002162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002166:	095b      	lsrs	r3, r3, #5
 8002168:	2001      	movs	r0, #1
 800216a:	fa00 f202 	lsl.w	r2, r0, r2
 800216e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002172:	bf00      	nop
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	bc80      	pop	{r7}
 800217a:	4770      	bx	lr
 800217c:	e000e100 	.word	0xe000e100

08002180 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	4603      	mov	r3, r0
 8002188:	6039      	str	r1, [r7, #0]
 800218a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800218c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002190:	2b00      	cmp	r3, #0
 8002192:	db0a      	blt.n	80021aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	b2da      	uxtb	r2, r3
 8002198:	490c      	ldr	r1, [pc, #48]	; (80021cc <__NVIC_SetPriority+0x4c>)
 800219a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800219e:	0112      	lsls	r2, r2, #4
 80021a0:	b2d2      	uxtb	r2, r2
 80021a2:	440b      	add	r3, r1
 80021a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021a8:	e00a      	b.n	80021c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	b2da      	uxtb	r2, r3
 80021ae:	4908      	ldr	r1, [pc, #32]	; (80021d0 <__NVIC_SetPriority+0x50>)
 80021b0:	79fb      	ldrb	r3, [r7, #7]
 80021b2:	f003 030f 	and.w	r3, r3, #15
 80021b6:	3b04      	subs	r3, #4
 80021b8:	0112      	lsls	r2, r2, #4
 80021ba:	b2d2      	uxtb	r2, r2
 80021bc:	440b      	add	r3, r1
 80021be:	761a      	strb	r2, [r3, #24]
}
 80021c0:	bf00      	nop
 80021c2:	370c      	adds	r7, #12
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bc80      	pop	{r7}
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	e000e100 	.word	0xe000e100
 80021d0:	e000ed00 	.word	0xe000ed00

080021d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b089      	sub	sp, #36	; 0x24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	60b9      	str	r1, [r7, #8]
 80021de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	f003 0307 	and.w	r3, r3, #7
 80021e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	f1c3 0307 	rsb	r3, r3, #7
 80021ee:	2b04      	cmp	r3, #4
 80021f0:	bf28      	it	cs
 80021f2:	2304      	movcs	r3, #4
 80021f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	3304      	adds	r3, #4
 80021fa:	2b06      	cmp	r3, #6
 80021fc:	d902      	bls.n	8002204 <NVIC_EncodePriority+0x30>
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	3b03      	subs	r3, #3
 8002202:	e000      	b.n	8002206 <NVIC_EncodePriority+0x32>
 8002204:	2300      	movs	r3, #0
 8002206:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002208:	f04f 32ff 	mov.w	r2, #4294967295
 800220c:	69bb      	ldr	r3, [r7, #24]
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	43da      	mvns	r2, r3
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	401a      	ands	r2, r3
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800221c:	f04f 31ff 	mov.w	r1, #4294967295
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	fa01 f303 	lsl.w	r3, r1, r3
 8002226:	43d9      	mvns	r1, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800222c:	4313      	orrs	r3, r2
         );
}
 800222e:	4618      	mov	r0, r3
 8002230:	3724      	adds	r7, #36	; 0x24
 8002232:	46bd      	mov	sp, r7
 8002234:	bc80      	pop	{r7}
 8002236:	4770      	bx	lr

08002238 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	3b01      	subs	r3, #1
 8002244:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002248:	d301      	bcc.n	800224e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800224a:	2301      	movs	r3, #1
 800224c:	e00f      	b.n	800226e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800224e:	4a0a      	ldr	r2, [pc, #40]	; (8002278 <SysTick_Config+0x40>)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	3b01      	subs	r3, #1
 8002254:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002256:	210f      	movs	r1, #15
 8002258:	f04f 30ff 	mov.w	r0, #4294967295
 800225c:	f7ff ff90 	bl	8002180 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002260:	4b05      	ldr	r3, [pc, #20]	; (8002278 <SysTick_Config+0x40>)
 8002262:	2200      	movs	r2, #0
 8002264:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002266:	4b04      	ldr	r3, [pc, #16]	; (8002278 <SysTick_Config+0x40>)
 8002268:	2207      	movs	r2, #7
 800226a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800226c:	2300      	movs	r3, #0
}
 800226e:	4618      	mov	r0, r3
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	e000e010 	.word	0xe000e010

0800227c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f7ff ff2d 	bl	80020e4 <__NVIC_SetPriorityGrouping>
}
 800228a:	bf00      	nop
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}

08002292 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002292:	b580      	push	{r7, lr}
 8002294:	b086      	sub	sp, #24
 8002296:	af00      	add	r7, sp, #0
 8002298:	4603      	mov	r3, r0
 800229a:	60b9      	str	r1, [r7, #8]
 800229c:	607a      	str	r2, [r7, #4]
 800229e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022a0:	2300      	movs	r3, #0
 80022a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022a4:	f7ff ff42 	bl	800212c <__NVIC_GetPriorityGrouping>
 80022a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	68b9      	ldr	r1, [r7, #8]
 80022ae:	6978      	ldr	r0, [r7, #20]
 80022b0:	f7ff ff90 	bl	80021d4 <NVIC_EncodePriority>
 80022b4:	4602      	mov	r2, r0
 80022b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022ba:	4611      	mov	r1, r2
 80022bc:	4618      	mov	r0, r3
 80022be:	f7ff ff5f 	bl	8002180 <__NVIC_SetPriority>
}
 80022c2:	bf00      	nop
 80022c4:	3718      	adds	r7, #24
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}

080022ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022ca:	b580      	push	{r7, lr}
 80022cc:	b082      	sub	sp, #8
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	4603      	mov	r3, r0
 80022d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d8:	4618      	mov	r0, r3
 80022da:	f7ff ff35 	bl	8002148 <__NVIC_EnableIRQ>
}
 80022de:	bf00      	nop
 80022e0:	3708      	adds	r7, #8
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}

080022e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022e6:	b580      	push	{r7, lr}
 80022e8:	b082      	sub	sp, #8
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f7ff ffa2 	bl	8002238 <SysTick_Config>
 80022f4:	4603      	mov	r3, r0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
	...

08002300 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002300:	b480      	push	{r7}
 8002302:	b08b      	sub	sp, #44	; 0x2c
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800230a:	2300      	movs	r3, #0
 800230c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800230e:	2300      	movs	r3, #0
 8002310:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002312:	e169      	b.n	80025e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002314:	2201      	movs	r2, #1
 8002316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	69fa      	ldr	r2, [r7, #28]
 8002324:	4013      	ands	r3, r2
 8002326:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002328:	69ba      	ldr	r2, [r7, #24]
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	429a      	cmp	r2, r3
 800232e:	f040 8158 	bne.w	80025e2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	4a9a      	ldr	r2, [pc, #616]	; (80025a0 <HAL_GPIO_Init+0x2a0>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d05e      	beq.n	80023fa <HAL_GPIO_Init+0xfa>
 800233c:	4a98      	ldr	r2, [pc, #608]	; (80025a0 <HAL_GPIO_Init+0x2a0>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d875      	bhi.n	800242e <HAL_GPIO_Init+0x12e>
 8002342:	4a98      	ldr	r2, [pc, #608]	; (80025a4 <HAL_GPIO_Init+0x2a4>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d058      	beq.n	80023fa <HAL_GPIO_Init+0xfa>
 8002348:	4a96      	ldr	r2, [pc, #600]	; (80025a4 <HAL_GPIO_Init+0x2a4>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d86f      	bhi.n	800242e <HAL_GPIO_Init+0x12e>
 800234e:	4a96      	ldr	r2, [pc, #600]	; (80025a8 <HAL_GPIO_Init+0x2a8>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d052      	beq.n	80023fa <HAL_GPIO_Init+0xfa>
 8002354:	4a94      	ldr	r2, [pc, #592]	; (80025a8 <HAL_GPIO_Init+0x2a8>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d869      	bhi.n	800242e <HAL_GPIO_Init+0x12e>
 800235a:	4a94      	ldr	r2, [pc, #592]	; (80025ac <HAL_GPIO_Init+0x2ac>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d04c      	beq.n	80023fa <HAL_GPIO_Init+0xfa>
 8002360:	4a92      	ldr	r2, [pc, #584]	; (80025ac <HAL_GPIO_Init+0x2ac>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d863      	bhi.n	800242e <HAL_GPIO_Init+0x12e>
 8002366:	4a92      	ldr	r2, [pc, #584]	; (80025b0 <HAL_GPIO_Init+0x2b0>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d046      	beq.n	80023fa <HAL_GPIO_Init+0xfa>
 800236c:	4a90      	ldr	r2, [pc, #576]	; (80025b0 <HAL_GPIO_Init+0x2b0>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d85d      	bhi.n	800242e <HAL_GPIO_Init+0x12e>
 8002372:	2b12      	cmp	r3, #18
 8002374:	d82a      	bhi.n	80023cc <HAL_GPIO_Init+0xcc>
 8002376:	2b12      	cmp	r3, #18
 8002378:	d859      	bhi.n	800242e <HAL_GPIO_Init+0x12e>
 800237a:	a201      	add	r2, pc, #4	; (adr r2, 8002380 <HAL_GPIO_Init+0x80>)
 800237c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002380:	080023fb 	.word	0x080023fb
 8002384:	080023d5 	.word	0x080023d5
 8002388:	080023e7 	.word	0x080023e7
 800238c:	08002429 	.word	0x08002429
 8002390:	0800242f 	.word	0x0800242f
 8002394:	0800242f 	.word	0x0800242f
 8002398:	0800242f 	.word	0x0800242f
 800239c:	0800242f 	.word	0x0800242f
 80023a0:	0800242f 	.word	0x0800242f
 80023a4:	0800242f 	.word	0x0800242f
 80023a8:	0800242f 	.word	0x0800242f
 80023ac:	0800242f 	.word	0x0800242f
 80023b0:	0800242f 	.word	0x0800242f
 80023b4:	0800242f 	.word	0x0800242f
 80023b8:	0800242f 	.word	0x0800242f
 80023bc:	0800242f 	.word	0x0800242f
 80023c0:	0800242f 	.word	0x0800242f
 80023c4:	080023dd 	.word	0x080023dd
 80023c8:	080023f1 	.word	0x080023f1
 80023cc:	4a79      	ldr	r2, [pc, #484]	; (80025b4 <HAL_GPIO_Init+0x2b4>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d013      	beq.n	80023fa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80023d2:	e02c      	b.n	800242e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	623b      	str	r3, [r7, #32]
          break;
 80023da:	e029      	b.n	8002430 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	3304      	adds	r3, #4
 80023e2:	623b      	str	r3, [r7, #32]
          break;
 80023e4:	e024      	b.n	8002430 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	3308      	adds	r3, #8
 80023ec:	623b      	str	r3, [r7, #32]
          break;
 80023ee:	e01f      	b.n	8002430 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	330c      	adds	r3, #12
 80023f6:	623b      	str	r3, [r7, #32]
          break;
 80023f8:	e01a      	b.n	8002430 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d102      	bne.n	8002408 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002402:	2304      	movs	r3, #4
 8002404:	623b      	str	r3, [r7, #32]
          break;
 8002406:	e013      	b.n	8002430 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	2b01      	cmp	r3, #1
 800240e:	d105      	bne.n	800241c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002410:	2308      	movs	r3, #8
 8002412:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	69fa      	ldr	r2, [r7, #28]
 8002418:	611a      	str	r2, [r3, #16]
          break;
 800241a:	e009      	b.n	8002430 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800241c:	2308      	movs	r3, #8
 800241e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	69fa      	ldr	r2, [r7, #28]
 8002424:	615a      	str	r2, [r3, #20]
          break;
 8002426:	e003      	b.n	8002430 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002428:	2300      	movs	r3, #0
 800242a:	623b      	str	r3, [r7, #32]
          break;
 800242c:	e000      	b.n	8002430 <HAL_GPIO_Init+0x130>
          break;
 800242e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002430:	69bb      	ldr	r3, [r7, #24]
 8002432:	2bff      	cmp	r3, #255	; 0xff
 8002434:	d801      	bhi.n	800243a <HAL_GPIO_Init+0x13a>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	e001      	b.n	800243e <HAL_GPIO_Init+0x13e>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	3304      	adds	r3, #4
 800243e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002440:	69bb      	ldr	r3, [r7, #24]
 8002442:	2bff      	cmp	r3, #255	; 0xff
 8002444:	d802      	bhi.n	800244c <HAL_GPIO_Init+0x14c>
 8002446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002448:	009b      	lsls	r3, r3, #2
 800244a:	e002      	b.n	8002452 <HAL_GPIO_Init+0x152>
 800244c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800244e:	3b08      	subs	r3, #8
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	210f      	movs	r1, #15
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	fa01 f303 	lsl.w	r3, r1, r3
 8002460:	43db      	mvns	r3, r3
 8002462:	401a      	ands	r2, r3
 8002464:	6a39      	ldr	r1, [r7, #32]
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	fa01 f303 	lsl.w	r3, r1, r3
 800246c:	431a      	orrs	r2, r3
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800247a:	2b00      	cmp	r3, #0
 800247c:	f000 80b1 	beq.w	80025e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002480:	4b4d      	ldr	r3, [pc, #308]	; (80025b8 <HAL_GPIO_Init+0x2b8>)
 8002482:	699b      	ldr	r3, [r3, #24]
 8002484:	4a4c      	ldr	r2, [pc, #304]	; (80025b8 <HAL_GPIO_Init+0x2b8>)
 8002486:	f043 0301 	orr.w	r3, r3, #1
 800248a:	6193      	str	r3, [r2, #24]
 800248c:	4b4a      	ldr	r3, [pc, #296]	; (80025b8 <HAL_GPIO_Init+0x2b8>)
 800248e:	699b      	ldr	r3, [r3, #24]
 8002490:	f003 0301 	and.w	r3, r3, #1
 8002494:	60bb      	str	r3, [r7, #8]
 8002496:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002498:	4a48      	ldr	r2, [pc, #288]	; (80025bc <HAL_GPIO_Init+0x2bc>)
 800249a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800249c:	089b      	lsrs	r3, r3, #2
 800249e:	3302      	adds	r3, #2
 80024a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024a4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80024a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a8:	f003 0303 	and.w	r3, r3, #3
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	220f      	movs	r2, #15
 80024b0:	fa02 f303 	lsl.w	r3, r2, r3
 80024b4:	43db      	mvns	r3, r3
 80024b6:	68fa      	ldr	r2, [r7, #12]
 80024b8:	4013      	ands	r3, r2
 80024ba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	4a40      	ldr	r2, [pc, #256]	; (80025c0 <HAL_GPIO_Init+0x2c0>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d013      	beq.n	80024ec <HAL_GPIO_Init+0x1ec>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	4a3f      	ldr	r2, [pc, #252]	; (80025c4 <HAL_GPIO_Init+0x2c4>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d00d      	beq.n	80024e8 <HAL_GPIO_Init+0x1e8>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	4a3e      	ldr	r2, [pc, #248]	; (80025c8 <HAL_GPIO_Init+0x2c8>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d007      	beq.n	80024e4 <HAL_GPIO_Init+0x1e4>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	4a3d      	ldr	r2, [pc, #244]	; (80025cc <HAL_GPIO_Init+0x2cc>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d101      	bne.n	80024e0 <HAL_GPIO_Init+0x1e0>
 80024dc:	2303      	movs	r3, #3
 80024de:	e006      	b.n	80024ee <HAL_GPIO_Init+0x1ee>
 80024e0:	2304      	movs	r3, #4
 80024e2:	e004      	b.n	80024ee <HAL_GPIO_Init+0x1ee>
 80024e4:	2302      	movs	r3, #2
 80024e6:	e002      	b.n	80024ee <HAL_GPIO_Init+0x1ee>
 80024e8:	2301      	movs	r3, #1
 80024ea:	e000      	b.n	80024ee <HAL_GPIO_Init+0x1ee>
 80024ec:	2300      	movs	r3, #0
 80024ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024f0:	f002 0203 	and.w	r2, r2, #3
 80024f4:	0092      	lsls	r2, r2, #2
 80024f6:	4093      	lsls	r3, r2
 80024f8:	68fa      	ldr	r2, [r7, #12]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80024fe:	492f      	ldr	r1, [pc, #188]	; (80025bc <HAL_GPIO_Init+0x2bc>)
 8002500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002502:	089b      	lsrs	r3, r3, #2
 8002504:	3302      	adds	r3, #2
 8002506:	68fa      	ldr	r2, [r7, #12]
 8002508:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d006      	beq.n	8002526 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002518:	4b2d      	ldr	r3, [pc, #180]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 800251a:	689a      	ldr	r2, [r3, #8]
 800251c:	492c      	ldr	r1, [pc, #176]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 800251e:	69bb      	ldr	r3, [r7, #24]
 8002520:	4313      	orrs	r3, r2
 8002522:	608b      	str	r3, [r1, #8]
 8002524:	e006      	b.n	8002534 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002526:	4b2a      	ldr	r3, [pc, #168]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 8002528:	689a      	ldr	r2, [r3, #8]
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	43db      	mvns	r3, r3
 800252e:	4928      	ldr	r1, [pc, #160]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 8002530:	4013      	ands	r3, r2
 8002532:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d006      	beq.n	800254e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002540:	4b23      	ldr	r3, [pc, #140]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 8002542:	68da      	ldr	r2, [r3, #12]
 8002544:	4922      	ldr	r1, [pc, #136]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 8002546:	69bb      	ldr	r3, [r7, #24]
 8002548:	4313      	orrs	r3, r2
 800254a:	60cb      	str	r3, [r1, #12]
 800254c:	e006      	b.n	800255c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800254e:	4b20      	ldr	r3, [pc, #128]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 8002550:	68da      	ldr	r2, [r3, #12]
 8002552:	69bb      	ldr	r3, [r7, #24]
 8002554:	43db      	mvns	r3, r3
 8002556:	491e      	ldr	r1, [pc, #120]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 8002558:	4013      	ands	r3, r2
 800255a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d006      	beq.n	8002576 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002568:	4b19      	ldr	r3, [pc, #100]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 800256a:	685a      	ldr	r2, [r3, #4]
 800256c:	4918      	ldr	r1, [pc, #96]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	4313      	orrs	r3, r2
 8002572:	604b      	str	r3, [r1, #4]
 8002574:	e006      	b.n	8002584 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002576:	4b16      	ldr	r3, [pc, #88]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 8002578:	685a      	ldr	r2, [r3, #4]
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	43db      	mvns	r3, r3
 800257e:	4914      	ldr	r1, [pc, #80]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 8002580:	4013      	ands	r3, r2
 8002582:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d021      	beq.n	80025d4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002590:	4b0f      	ldr	r3, [pc, #60]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	490e      	ldr	r1, [pc, #56]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	4313      	orrs	r3, r2
 800259a:	600b      	str	r3, [r1, #0]
 800259c:	e021      	b.n	80025e2 <HAL_GPIO_Init+0x2e2>
 800259e:	bf00      	nop
 80025a0:	10320000 	.word	0x10320000
 80025a4:	10310000 	.word	0x10310000
 80025a8:	10220000 	.word	0x10220000
 80025ac:	10210000 	.word	0x10210000
 80025b0:	10120000 	.word	0x10120000
 80025b4:	10110000 	.word	0x10110000
 80025b8:	40021000 	.word	0x40021000
 80025bc:	40010000 	.word	0x40010000
 80025c0:	40010800 	.word	0x40010800
 80025c4:	40010c00 	.word	0x40010c00
 80025c8:	40011000 	.word	0x40011000
 80025cc:	40011400 	.word	0x40011400
 80025d0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80025d4:	4b0b      	ldr	r3, [pc, #44]	; (8002604 <HAL_GPIO_Init+0x304>)
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	69bb      	ldr	r3, [r7, #24]
 80025da:	43db      	mvns	r3, r3
 80025dc:	4909      	ldr	r1, [pc, #36]	; (8002604 <HAL_GPIO_Init+0x304>)
 80025de:	4013      	ands	r3, r2
 80025e0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80025e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e4:	3301      	adds	r3, #1
 80025e6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ee:	fa22 f303 	lsr.w	r3, r2, r3
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	f47f ae8e 	bne.w	8002314 <HAL_GPIO_Init+0x14>
  }
}
 80025f8:	bf00      	nop
 80025fa:	bf00      	nop
 80025fc:	372c      	adds	r7, #44	; 0x2c
 80025fe:	46bd      	mov	sp, r7
 8002600:	bc80      	pop	{r7}
 8002602:	4770      	bx	lr
 8002604:	40010400 	.word	0x40010400

08002608 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	460b      	mov	r3, r1
 8002612:	807b      	strh	r3, [r7, #2]
 8002614:	4613      	mov	r3, r2
 8002616:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002618:	787b      	ldrb	r3, [r7, #1]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d003      	beq.n	8002626 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800261e:	887a      	ldrh	r2, [r7, #2]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002624:	e003      	b.n	800262e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002626:	887b      	ldrh	r3, [r7, #2]
 8002628:	041a      	lsls	r2, r3, #16
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	611a      	str	r2, [r3, #16]
}
 800262e:	bf00      	nop
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	bc80      	pop	{r7}
 8002636:	4770      	bx	lr

08002638 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002638:	b480      	push	{r7}
 800263a:	b085      	sub	sp, #20
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	460b      	mov	r3, r1
 8002642:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800264a:	887a      	ldrh	r2, [r7, #2]
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	4013      	ands	r3, r2
 8002650:	041a      	lsls	r2, r3, #16
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	43d9      	mvns	r1, r3
 8002656:	887b      	ldrh	r3, [r7, #2]
 8002658:	400b      	ands	r3, r1
 800265a:	431a      	orrs	r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	611a      	str	r2, [r3, #16]
}
 8002660:	bf00      	nop
 8002662:	3714      	adds	r7, #20
 8002664:	46bd      	mov	sp, r7
 8002666:	bc80      	pop	{r7}
 8002668:	4770      	bx	lr
	...

0800266c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	4603      	mov	r3, r0
 8002674:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002676:	4b08      	ldr	r3, [pc, #32]	; (8002698 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002678:	695a      	ldr	r2, [r3, #20]
 800267a:	88fb      	ldrh	r3, [r7, #6]
 800267c:	4013      	ands	r3, r2
 800267e:	2b00      	cmp	r3, #0
 8002680:	d006      	beq.n	8002690 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002682:	4a05      	ldr	r2, [pc, #20]	; (8002698 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002684:	88fb      	ldrh	r3, [r7, #6]
 8002686:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002688:	88fb      	ldrh	r3, [r7, #6]
 800268a:	4618      	mov	r0, r3
 800268c:	f7fe ff70 	bl	8001570 <HAL_GPIO_EXTI_Callback>
  }
}
 8002690:	bf00      	nop
 8002692:	3708      	adds	r7, #8
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	40010400 	.word	0x40010400

0800269c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d101      	bne.n	80026ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e12b      	b.n	8002906 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d106      	bne.n	80026c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f7ff fa74 	bl	8001bb0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2224      	movs	r2, #36	; 0x24
 80026cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f022 0201 	bic.w	r2, r2, #1
 80026de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80026ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80026fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002700:	f001 fdf6 	bl	80042f0 <HAL_RCC_GetPCLK1Freq>
 8002704:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	4a81      	ldr	r2, [pc, #516]	; (8002910 <HAL_I2C_Init+0x274>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d807      	bhi.n	8002720 <HAL_I2C_Init+0x84>
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	4a80      	ldr	r2, [pc, #512]	; (8002914 <HAL_I2C_Init+0x278>)
 8002714:	4293      	cmp	r3, r2
 8002716:	bf94      	ite	ls
 8002718:	2301      	movls	r3, #1
 800271a:	2300      	movhi	r3, #0
 800271c:	b2db      	uxtb	r3, r3
 800271e:	e006      	b.n	800272e <HAL_I2C_Init+0x92>
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	4a7d      	ldr	r2, [pc, #500]	; (8002918 <HAL_I2C_Init+0x27c>)
 8002724:	4293      	cmp	r3, r2
 8002726:	bf94      	ite	ls
 8002728:	2301      	movls	r3, #1
 800272a:	2300      	movhi	r3, #0
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e0e7      	b.n	8002906 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	4a78      	ldr	r2, [pc, #480]	; (800291c <HAL_I2C_Init+0x280>)
 800273a:	fba2 2303 	umull	r2, r3, r2, r3
 800273e:	0c9b      	lsrs	r3, r3, #18
 8002740:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	68ba      	ldr	r2, [r7, #8]
 8002752:	430a      	orrs	r2, r1
 8002754:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	6a1b      	ldr	r3, [r3, #32]
 800275c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	4a6a      	ldr	r2, [pc, #424]	; (8002910 <HAL_I2C_Init+0x274>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d802      	bhi.n	8002770 <HAL_I2C_Init+0xd4>
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	3301      	adds	r3, #1
 800276e:	e009      	b.n	8002784 <HAL_I2C_Init+0xe8>
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002776:	fb02 f303 	mul.w	r3, r2, r3
 800277a:	4a69      	ldr	r2, [pc, #420]	; (8002920 <HAL_I2C_Init+0x284>)
 800277c:	fba2 2303 	umull	r2, r3, r2, r3
 8002780:	099b      	lsrs	r3, r3, #6
 8002782:	3301      	adds	r3, #1
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	6812      	ldr	r2, [r2, #0]
 8002788:	430b      	orrs	r3, r1
 800278a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	69db      	ldr	r3, [r3, #28]
 8002792:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002796:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	495c      	ldr	r1, [pc, #368]	; (8002910 <HAL_I2C_Init+0x274>)
 80027a0:	428b      	cmp	r3, r1
 80027a2:	d819      	bhi.n	80027d8 <HAL_I2C_Init+0x13c>
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	1e59      	subs	r1, r3, #1
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	005b      	lsls	r3, r3, #1
 80027ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80027b2:	1c59      	adds	r1, r3, #1
 80027b4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80027b8:	400b      	ands	r3, r1
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d00a      	beq.n	80027d4 <HAL_I2C_Init+0x138>
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	1e59      	subs	r1, r3, #1
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80027cc:	3301      	adds	r3, #1
 80027ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027d2:	e051      	b.n	8002878 <HAL_I2C_Init+0x1dc>
 80027d4:	2304      	movs	r3, #4
 80027d6:	e04f      	b.n	8002878 <HAL_I2C_Init+0x1dc>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d111      	bne.n	8002804 <HAL_I2C_Init+0x168>
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	1e58      	subs	r0, r3, #1
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6859      	ldr	r1, [r3, #4]
 80027e8:	460b      	mov	r3, r1
 80027ea:	005b      	lsls	r3, r3, #1
 80027ec:	440b      	add	r3, r1
 80027ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80027f2:	3301      	adds	r3, #1
 80027f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	bf0c      	ite	eq
 80027fc:	2301      	moveq	r3, #1
 80027fe:	2300      	movne	r3, #0
 8002800:	b2db      	uxtb	r3, r3
 8002802:	e012      	b.n	800282a <HAL_I2C_Init+0x18e>
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	1e58      	subs	r0, r3, #1
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6859      	ldr	r1, [r3, #4]
 800280c:	460b      	mov	r3, r1
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	440b      	add	r3, r1
 8002812:	0099      	lsls	r1, r3, #2
 8002814:	440b      	add	r3, r1
 8002816:	fbb0 f3f3 	udiv	r3, r0, r3
 800281a:	3301      	adds	r3, #1
 800281c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002820:	2b00      	cmp	r3, #0
 8002822:	bf0c      	ite	eq
 8002824:	2301      	moveq	r3, #1
 8002826:	2300      	movne	r3, #0
 8002828:	b2db      	uxtb	r3, r3
 800282a:	2b00      	cmp	r3, #0
 800282c:	d001      	beq.n	8002832 <HAL_I2C_Init+0x196>
 800282e:	2301      	movs	r3, #1
 8002830:	e022      	b.n	8002878 <HAL_I2C_Init+0x1dc>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10e      	bne.n	8002858 <HAL_I2C_Init+0x1bc>
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	1e58      	subs	r0, r3, #1
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6859      	ldr	r1, [r3, #4]
 8002842:	460b      	mov	r3, r1
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	440b      	add	r3, r1
 8002848:	fbb0 f3f3 	udiv	r3, r0, r3
 800284c:	3301      	adds	r3, #1
 800284e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002852:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002856:	e00f      	b.n	8002878 <HAL_I2C_Init+0x1dc>
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	1e58      	subs	r0, r3, #1
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6859      	ldr	r1, [r3, #4]
 8002860:	460b      	mov	r3, r1
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	440b      	add	r3, r1
 8002866:	0099      	lsls	r1, r3, #2
 8002868:	440b      	add	r3, r1
 800286a:	fbb0 f3f3 	udiv	r3, r0, r3
 800286e:	3301      	adds	r3, #1
 8002870:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002874:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002878:	6879      	ldr	r1, [r7, #4]
 800287a:	6809      	ldr	r1, [r1, #0]
 800287c:	4313      	orrs	r3, r2
 800287e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	69da      	ldr	r2, [r3, #28]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6a1b      	ldr	r3, [r3, #32]
 8002892:	431a      	orrs	r2, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	430a      	orrs	r2, r1
 800289a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80028a6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80028aa:	687a      	ldr	r2, [r7, #4]
 80028ac:	6911      	ldr	r1, [r2, #16]
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	68d2      	ldr	r2, [r2, #12]
 80028b2:	4311      	orrs	r1, r2
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	6812      	ldr	r2, [r2, #0]
 80028b8:	430b      	orrs	r3, r1
 80028ba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	68db      	ldr	r3, [r3, #12]
 80028c2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	695a      	ldr	r2, [r3, #20]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	699b      	ldr	r3, [r3, #24]
 80028ce:	431a      	orrs	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	430a      	orrs	r2, r1
 80028d6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f042 0201 	orr.w	r2, r2, #1
 80028e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2200      	movs	r2, #0
 80028ec:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2220      	movs	r2, #32
 80028f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2200      	movs	r2, #0
 80028fa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	3710      	adds	r7, #16
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	000186a0 	.word	0x000186a0
 8002914:	001e847f 	.word	0x001e847f
 8002918:	003d08ff 	.word	0x003d08ff
 800291c:	431bde83 	.word	0x431bde83
 8002920:	10624dd3 	.word	0x10624dd3

08002924 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b088      	sub	sp, #32
 8002928:	af02      	add	r7, sp, #8
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	607a      	str	r2, [r7, #4]
 800292e:	461a      	mov	r2, r3
 8002930:	460b      	mov	r3, r1
 8002932:	817b      	strh	r3, [r7, #10]
 8002934:	4613      	mov	r3, r2
 8002936:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002938:	f7ff fba6 	bl	8002088 <HAL_GetTick>
 800293c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b20      	cmp	r3, #32
 8002948:	f040 80e0 	bne.w	8002b0c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	9300      	str	r3, [sp, #0]
 8002950:	2319      	movs	r3, #25
 8002952:	2201      	movs	r2, #1
 8002954:	4970      	ldr	r1, [pc, #448]	; (8002b18 <HAL_I2C_Master_Transmit+0x1f4>)
 8002956:	68f8      	ldr	r0, [r7, #12]
 8002958:	f000 fdcc 	bl	80034f4 <I2C_WaitOnFlagUntilTimeout>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002962:	2302      	movs	r3, #2
 8002964:	e0d3      	b.n	8002b0e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800296c:	2b01      	cmp	r3, #1
 800296e:	d101      	bne.n	8002974 <HAL_I2C_Master_Transmit+0x50>
 8002970:	2302      	movs	r3, #2
 8002972:	e0cc      	b.n	8002b0e <HAL_I2C_Master_Transmit+0x1ea>
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2201      	movs	r2, #1
 8002978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0301 	and.w	r3, r3, #1
 8002986:	2b01      	cmp	r3, #1
 8002988:	d007      	beq.n	800299a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f042 0201 	orr.w	r2, r2, #1
 8002998:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029a8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2221      	movs	r2, #33	; 0x21
 80029ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2210      	movs	r2, #16
 80029b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2200      	movs	r2, #0
 80029be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	893a      	ldrh	r2, [r7, #8]
 80029ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029d0:	b29a      	uxth	r2, r3
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	4a50      	ldr	r2, [pc, #320]	; (8002b1c <HAL_I2C_Master_Transmit+0x1f8>)
 80029da:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80029dc:	8979      	ldrh	r1, [r7, #10]
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	6a3a      	ldr	r2, [r7, #32]
 80029e2:	68f8      	ldr	r0, [r7, #12]
 80029e4:	f000 fc36 	bl	8003254 <I2C_MasterRequestWrite>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d001      	beq.n	80029f2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e08d      	b.n	8002b0e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029f2:	2300      	movs	r3, #0
 80029f4:	613b      	str	r3, [r7, #16]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	695b      	ldr	r3, [r3, #20]
 80029fc:	613b      	str	r3, [r7, #16]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	699b      	ldr	r3, [r3, #24]
 8002a04:	613b      	str	r3, [r7, #16]
 8002a06:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002a08:	e066      	b.n	8002ad8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a0a:	697a      	ldr	r2, [r7, #20]
 8002a0c:	6a39      	ldr	r1, [r7, #32]
 8002a0e:	68f8      	ldr	r0, [r7, #12]
 8002a10:	f000 fe8a 	bl	8003728 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d00d      	beq.n	8002a36 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1e:	2b04      	cmp	r3, #4
 8002a20:	d107      	bne.n	8002a32 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a30:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e06b      	b.n	8002b0e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a3a:	781a      	ldrb	r2, [r3, #0]
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a46:	1c5a      	adds	r2, r3, #1
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	3b01      	subs	r3, #1
 8002a54:	b29a      	uxth	r2, r3
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a5e:	3b01      	subs	r3, #1
 8002a60:	b29a      	uxth	r2, r3
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	695b      	ldr	r3, [r3, #20]
 8002a6c:	f003 0304 	and.w	r3, r3, #4
 8002a70:	2b04      	cmp	r3, #4
 8002a72:	d11b      	bne.n	8002aac <HAL_I2C_Master_Transmit+0x188>
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d017      	beq.n	8002aac <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a80:	781a      	ldrb	r2, [r3, #0]
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a8c:	1c5a      	adds	r2, r3, #1
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a96:	b29b      	uxth	r3, r3
 8002a98:	3b01      	subs	r3, #1
 8002a9a:	b29a      	uxth	r2, r3
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aa4:	3b01      	subs	r3, #1
 8002aa6:	b29a      	uxth	r2, r3
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002aac:	697a      	ldr	r2, [r7, #20]
 8002aae:	6a39      	ldr	r1, [r7, #32]
 8002ab0:	68f8      	ldr	r0, [r7, #12]
 8002ab2:	f000 fe81 	bl	80037b8 <I2C_WaitOnBTFFlagUntilTimeout>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d00d      	beq.n	8002ad8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac0:	2b04      	cmp	r3, #4
 8002ac2:	d107      	bne.n	8002ad4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ad2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e01a      	b.n	8002b0e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d194      	bne.n	8002a0a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002aee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2220      	movs	r2, #32
 8002af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2200      	movs	r2, #0
 8002afc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2200      	movs	r2, #0
 8002b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	e000      	b.n	8002b0e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002b0c:	2302      	movs	r3, #2
  }
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3718      	adds	r7, #24
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	00100002 	.word	0x00100002
 8002b1c:	ffff0000 	.word	0xffff0000

08002b20 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b08c      	sub	sp, #48	; 0x30
 8002b24:	af02      	add	r7, sp, #8
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	607a      	str	r2, [r7, #4]
 8002b2a:	461a      	mov	r2, r3
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	817b      	strh	r3, [r7, #10]
 8002b30:	4613      	mov	r3, r2
 8002b32:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002b34:	2300      	movs	r3, #0
 8002b36:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b38:	f7ff faa6 	bl	8002088 <HAL_GetTick>
 8002b3c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	2b20      	cmp	r3, #32
 8002b48:	f040 824b 	bne.w	8002fe2 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b4e:	9300      	str	r3, [sp, #0]
 8002b50:	2319      	movs	r3, #25
 8002b52:	2201      	movs	r2, #1
 8002b54:	497f      	ldr	r1, [pc, #508]	; (8002d54 <HAL_I2C_Master_Receive+0x234>)
 8002b56:	68f8      	ldr	r0, [r7, #12]
 8002b58:	f000 fccc 	bl	80034f4 <I2C_WaitOnFlagUntilTimeout>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d001      	beq.n	8002b66 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8002b62:	2302      	movs	r3, #2
 8002b64:	e23e      	b.n	8002fe4 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d101      	bne.n	8002b74 <HAL_I2C_Master_Receive+0x54>
 8002b70:	2302      	movs	r3, #2
 8002b72:	e237      	b.n	8002fe4 <HAL_I2C_Master_Receive+0x4c4>
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2201      	movs	r2, #1
 8002b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0301 	and.w	r3, r3, #1
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d007      	beq.n	8002b9a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f042 0201 	orr.w	r2, r2, #1
 8002b98:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ba8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2222      	movs	r2, #34	; 0x22
 8002bae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2210      	movs	r2, #16
 8002bb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	687a      	ldr	r2, [r7, #4]
 8002bc4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	893a      	ldrh	r2, [r7, #8]
 8002bca:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bd0:	b29a      	uxth	r2, r3
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	4a5f      	ldr	r2, [pc, #380]	; (8002d58 <HAL_I2C_Master_Receive+0x238>)
 8002bda:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002bdc:	8979      	ldrh	r1, [r7, #10]
 8002bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002be2:	68f8      	ldr	r0, [r7, #12]
 8002be4:	f000 fbb8 	bl	8003358 <I2C_MasterRequestRead>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e1f8      	b.n	8002fe4 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d113      	bne.n	8002c22 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	61fb      	str	r3, [r7, #28]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	695b      	ldr	r3, [r3, #20]
 8002c04:	61fb      	str	r3, [r7, #28]
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	699b      	ldr	r3, [r3, #24]
 8002c0c:	61fb      	str	r3, [r7, #28]
 8002c0e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c1e:	601a      	str	r2, [r3, #0]
 8002c20:	e1cc      	b.n	8002fbc <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d11e      	bne.n	8002c68 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c38:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002c3a:	b672      	cpsid	i
}
 8002c3c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c3e:	2300      	movs	r3, #0
 8002c40:	61bb      	str	r3, [r7, #24]
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	695b      	ldr	r3, [r3, #20]
 8002c48:	61bb      	str	r3, [r7, #24]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	699b      	ldr	r3, [r3, #24]
 8002c50:	61bb      	str	r3, [r7, #24]
 8002c52:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c62:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002c64:	b662      	cpsie	i
}
 8002c66:	e035      	b.n	8002cd4 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c6c:	2b02      	cmp	r3, #2
 8002c6e:	d11e      	bne.n	8002cae <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c7e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002c80:	b672      	cpsid	i
}
 8002c82:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c84:	2300      	movs	r3, #0
 8002c86:	617b      	str	r3, [r7, #20]
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	695b      	ldr	r3, [r3, #20]
 8002c8e:	617b      	str	r3, [r7, #20]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	699b      	ldr	r3, [r3, #24]
 8002c96:	617b      	str	r3, [r7, #20]
 8002c98:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ca8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002caa:	b662      	cpsie	i
}
 8002cac:	e012      	b.n	8002cd4 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002cbc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	613b      	str	r3, [r7, #16]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	695b      	ldr	r3, [r3, #20]
 8002cc8:	613b      	str	r3, [r7, #16]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	699b      	ldr	r3, [r3, #24]
 8002cd0:	613b      	str	r3, [r7, #16]
 8002cd2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002cd4:	e172      	b.n	8002fbc <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cda:	2b03      	cmp	r3, #3
 8002cdc:	f200 811f 	bhi.w	8002f1e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d123      	bne.n	8002d30 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ce8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002cec:	68f8      	ldr	r0, [r7, #12]
 8002cee:	f000 fdab 	bl	8003848 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d001      	beq.n	8002cfc <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e173      	b.n	8002fe4 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	691a      	ldr	r2, [r3, #16]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d06:	b2d2      	uxtb	r2, r2
 8002d08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d0e:	1c5a      	adds	r2, r3, #1
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d18:	3b01      	subs	r3, #1
 8002d1a:	b29a      	uxth	r2, r3
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d24:	b29b      	uxth	r3, r3
 8002d26:	3b01      	subs	r3, #1
 8002d28:	b29a      	uxth	r2, r3
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002d2e:	e145      	b.n	8002fbc <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d152      	bne.n	8002dde <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d3a:	9300      	str	r3, [sp, #0]
 8002d3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d3e:	2200      	movs	r2, #0
 8002d40:	4906      	ldr	r1, [pc, #24]	; (8002d5c <HAL_I2C_Master_Receive+0x23c>)
 8002d42:	68f8      	ldr	r0, [r7, #12]
 8002d44:	f000 fbd6 	bl	80034f4 <I2C_WaitOnFlagUntilTimeout>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d008      	beq.n	8002d60 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e148      	b.n	8002fe4 <HAL_I2C_Master_Receive+0x4c4>
 8002d52:	bf00      	nop
 8002d54:	00100002 	.word	0x00100002
 8002d58:	ffff0000 	.word	0xffff0000
 8002d5c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002d60:	b672      	cpsid	i
}
 8002d62:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d72:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	691a      	ldr	r2, [r3, #16]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d7e:	b2d2      	uxtb	r2, r2
 8002d80:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d86:	1c5a      	adds	r2, r3, #1
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d90:	3b01      	subs	r3, #1
 8002d92:	b29a      	uxth	r2, r3
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	3b01      	subs	r3, #1
 8002da0:	b29a      	uxth	r2, r3
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002da6:	b662      	cpsie	i
}
 8002da8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	691a      	ldr	r2, [r3, #16]
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db4:	b2d2      	uxtb	r2, r2
 8002db6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dbc:	1c5a      	adds	r2, r3, #1
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dc6:	3b01      	subs	r3, #1
 8002dc8:	b29a      	uxth	r2, r3
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	3b01      	subs	r3, #1
 8002dd6:	b29a      	uxth	r2, r3
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002ddc:	e0ee      	b.n	8002fbc <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de0:	9300      	str	r3, [sp, #0]
 8002de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002de4:	2200      	movs	r2, #0
 8002de6:	4981      	ldr	r1, [pc, #516]	; (8002fec <HAL_I2C_Master_Receive+0x4cc>)
 8002de8:	68f8      	ldr	r0, [r7, #12]
 8002dea:	f000 fb83 	bl	80034f4 <I2C_WaitOnFlagUntilTimeout>
 8002dee:	4603      	mov	r3, r0
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d001      	beq.n	8002df8 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	e0f5      	b.n	8002fe4 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e06:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002e08:	b672      	cpsid	i
}
 8002e0a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	691a      	ldr	r2, [r3, #16]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e16:	b2d2      	uxtb	r2, r2
 8002e18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e1e:	1c5a      	adds	r2, r3, #1
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e28:	3b01      	subs	r3, #1
 8002e2a:	b29a      	uxth	r2, r3
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e34:	b29b      	uxth	r3, r3
 8002e36:	3b01      	subs	r3, #1
 8002e38:	b29a      	uxth	r2, r3
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002e3e:	4b6c      	ldr	r3, [pc, #432]	; (8002ff0 <HAL_I2C_Master_Receive+0x4d0>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	08db      	lsrs	r3, r3, #3
 8002e44:	4a6b      	ldr	r2, [pc, #428]	; (8002ff4 <HAL_I2C_Master_Receive+0x4d4>)
 8002e46:	fba2 2303 	umull	r2, r3, r2, r3
 8002e4a:	0a1a      	lsrs	r2, r3, #8
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	4413      	add	r3, r2
 8002e52:	00da      	lsls	r2, r3, #3
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002e58:	6a3b      	ldr	r3, [r7, #32]
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002e5e:	6a3b      	ldr	r3, [r7, #32]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d118      	bne.n	8002e96 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2200      	movs	r2, #0
 8002e68:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2220      	movs	r2, #32
 8002e6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2200      	movs	r2, #0
 8002e76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7e:	f043 0220 	orr.w	r2, r3, #32
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002e86:	b662      	cpsie	i
}
 8002e88:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e0a6      	b.n	8002fe4 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	695b      	ldr	r3, [r3, #20]
 8002e9c:	f003 0304 	and.w	r3, r3, #4
 8002ea0:	2b04      	cmp	r3, #4
 8002ea2:	d1d9      	bne.n	8002e58 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002eb2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	691a      	ldr	r2, [r3, #16]
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ebe:	b2d2      	uxtb	r2, r2
 8002ec0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec6:	1c5a      	adds	r2, r3, #1
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ed0:	3b01      	subs	r3, #1
 8002ed2:	b29a      	uxth	r2, r3
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002edc:	b29b      	uxth	r3, r3
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	b29a      	uxth	r2, r3
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002ee6:	b662      	cpsie	i
}
 8002ee8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	691a      	ldr	r2, [r3, #16]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef4:	b2d2      	uxtb	r2, r2
 8002ef6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002efc:	1c5a      	adds	r2, r3, #1
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f06:	3b01      	subs	r3, #1
 8002f08:	b29a      	uxth	r2, r3
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	3b01      	subs	r3, #1
 8002f16:	b29a      	uxth	r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f1c:	e04e      	b.n	8002fbc <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f20:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f000 fc90 	bl	8003848 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e058      	b.n	8002fe4 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	691a      	ldr	r2, [r3, #16]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3c:	b2d2      	uxtb	r2, r2
 8002f3e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f44:	1c5a      	adds	r2, r3, #1
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	b29a      	uxth	r2, r3
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f5a:	b29b      	uxth	r3, r3
 8002f5c:	3b01      	subs	r3, #1
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	695b      	ldr	r3, [r3, #20]
 8002f6a:	f003 0304 	and.w	r3, r3, #4
 8002f6e:	2b04      	cmp	r3, #4
 8002f70:	d124      	bne.n	8002fbc <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f76:	2b03      	cmp	r3, #3
 8002f78:	d107      	bne.n	8002f8a <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f88:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	691a      	ldr	r2, [r3, #16]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f94:	b2d2      	uxtb	r2, r2
 8002f96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f9c:	1c5a      	adds	r2, r3, #1
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fa6:	3b01      	subs	r3, #1
 8002fa8:	b29a      	uxth	r2, r3
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	3b01      	subs	r3, #1
 8002fb6:	b29a      	uxth	r2, r3
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	f47f ae88 	bne.w	8002cd6 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2220      	movs	r2, #32
 8002fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	e000      	b.n	8002fe4 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8002fe2:	2302      	movs	r3, #2
  }
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	3728      	adds	r7, #40	; 0x28
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	00010004 	.word	0x00010004
 8002ff0:	20000008 	.word	0x20000008
 8002ff4:	14f8b589 	.word	0x14f8b589

08002ff8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b08a      	sub	sp, #40	; 0x28
 8002ffc:	af02      	add	r7, sp, #8
 8002ffe:	60f8      	str	r0, [r7, #12]
 8003000:	607a      	str	r2, [r7, #4]
 8003002:	603b      	str	r3, [r7, #0]
 8003004:	460b      	mov	r3, r1
 8003006:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003008:	f7ff f83e 	bl	8002088 <HAL_GetTick>
 800300c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800300e:	2300      	movs	r3, #0
 8003010:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003018:	b2db      	uxtb	r3, r3
 800301a:	2b20      	cmp	r3, #32
 800301c:	f040 8111 	bne.w	8003242 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003020:	69fb      	ldr	r3, [r7, #28]
 8003022:	9300      	str	r3, [sp, #0]
 8003024:	2319      	movs	r3, #25
 8003026:	2201      	movs	r2, #1
 8003028:	4988      	ldr	r1, [pc, #544]	; (800324c <HAL_I2C_IsDeviceReady+0x254>)
 800302a:	68f8      	ldr	r0, [r7, #12]
 800302c:	f000 fa62 	bl	80034f4 <I2C_WaitOnFlagUntilTimeout>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d001      	beq.n	800303a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003036:	2302      	movs	r3, #2
 8003038:	e104      	b.n	8003244 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003040:	2b01      	cmp	r3, #1
 8003042:	d101      	bne.n	8003048 <HAL_I2C_IsDeviceReady+0x50>
 8003044:	2302      	movs	r3, #2
 8003046:	e0fd      	b.n	8003244 <HAL_I2C_IsDeviceReady+0x24c>
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0301 	and.w	r3, r3, #1
 800305a:	2b01      	cmp	r3, #1
 800305c:	d007      	beq.n	800306e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f042 0201 	orr.w	r2, r2, #1
 800306c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800307c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2224      	movs	r2, #36	; 0x24
 8003082:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2200      	movs	r2, #0
 800308a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	4a70      	ldr	r2, [pc, #448]	; (8003250 <HAL_I2C_IsDeviceReady+0x258>)
 8003090:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80030a0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	9300      	str	r3, [sp, #0]
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80030ae:	68f8      	ldr	r0, [r7, #12]
 80030b0:	f000 fa20 	bl	80034f4 <I2C_WaitOnFlagUntilTimeout>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d00d      	beq.n	80030d6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030c8:	d103      	bne.n	80030d2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030d0:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e0b6      	b.n	8003244 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80030d6:	897b      	ldrh	r3, [r7, #10]
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	461a      	mov	r2, r3
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80030e4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80030e6:	f7fe ffcf 	bl	8002088 <HAL_GetTick>
 80030ea:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	f003 0302 	and.w	r3, r3, #2
 80030f6:	2b02      	cmp	r3, #2
 80030f8:	bf0c      	ite	eq
 80030fa:	2301      	moveq	r3, #1
 80030fc:	2300      	movne	r3, #0
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	695b      	ldr	r3, [r3, #20]
 8003108:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800310c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003110:	bf0c      	ite	eq
 8003112:	2301      	moveq	r3, #1
 8003114:	2300      	movne	r3, #0
 8003116:	b2db      	uxtb	r3, r3
 8003118:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800311a:	e025      	b.n	8003168 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800311c:	f7fe ffb4 	bl	8002088 <HAL_GetTick>
 8003120:	4602      	mov	r2, r0
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	683a      	ldr	r2, [r7, #0]
 8003128:	429a      	cmp	r2, r3
 800312a:	d302      	bcc.n	8003132 <HAL_I2C_IsDeviceReady+0x13a>
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d103      	bne.n	800313a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	22a0      	movs	r2, #160	; 0xa0
 8003136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	695b      	ldr	r3, [r3, #20]
 8003140:	f003 0302 	and.w	r3, r3, #2
 8003144:	2b02      	cmp	r3, #2
 8003146:	bf0c      	ite	eq
 8003148:	2301      	moveq	r3, #1
 800314a:	2300      	movne	r3, #0
 800314c:	b2db      	uxtb	r3, r3
 800314e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	695b      	ldr	r3, [r3, #20]
 8003156:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800315a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800315e:	bf0c      	ite	eq
 8003160:	2301      	moveq	r3, #1
 8003162:	2300      	movne	r3, #0
 8003164:	b2db      	uxtb	r3, r3
 8003166:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800316e:	b2db      	uxtb	r3, r3
 8003170:	2ba0      	cmp	r3, #160	; 0xa0
 8003172:	d005      	beq.n	8003180 <HAL_I2C_IsDeviceReady+0x188>
 8003174:	7dfb      	ldrb	r3, [r7, #23]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d102      	bne.n	8003180 <HAL_I2C_IsDeviceReady+0x188>
 800317a:	7dbb      	ldrb	r3, [r7, #22]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d0cd      	beq.n	800311c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2220      	movs	r2, #32
 8003184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	695b      	ldr	r3, [r3, #20]
 800318e:	f003 0302 	and.w	r3, r3, #2
 8003192:	2b02      	cmp	r3, #2
 8003194:	d129      	bne.n	80031ea <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031a4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031a6:	2300      	movs	r3, #0
 80031a8:	613b      	str	r3, [r7, #16]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	695b      	ldr	r3, [r3, #20]
 80031b0:	613b      	str	r3, [r7, #16]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	699b      	ldr	r3, [r3, #24]
 80031b8:	613b      	str	r3, [r7, #16]
 80031ba:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	9300      	str	r3, [sp, #0]
 80031c0:	2319      	movs	r3, #25
 80031c2:	2201      	movs	r2, #1
 80031c4:	4921      	ldr	r1, [pc, #132]	; (800324c <HAL_I2C_IsDeviceReady+0x254>)
 80031c6:	68f8      	ldr	r0, [r7, #12]
 80031c8:	f000 f994 	bl	80034f4 <I2C_WaitOnFlagUntilTimeout>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e036      	b.n	8003244 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2220      	movs	r2, #32
 80031da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2200      	movs	r2, #0
 80031e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80031e6:	2300      	movs	r3, #0
 80031e8:	e02c      	b.n	8003244 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031f8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003202:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003204:	69fb      	ldr	r3, [r7, #28]
 8003206:	9300      	str	r3, [sp, #0]
 8003208:	2319      	movs	r3, #25
 800320a:	2201      	movs	r2, #1
 800320c:	490f      	ldr	r1, [pc, #60]	; (800324c <HAL_I2C_IsDeviceReady+0x254>)
 800320e:	68f8      	ldr	r0, [r7, #12]
 8003210:	f000 f970 	bl	80034f4 <I2C_WaitOnFlagUntilTimeout>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d001      	beq.n	800321e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e012      	b.n	8003244 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800321e:	69bb      	ldr	r3, [r7, #24]
 8003220:	3301      	adds	r3, #1
 8003222:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003224:	69ba      	ldr	r2, [r7, #24]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	429a      	cmp	r2, r3
 800322a:	f4ff af32 	bcc.w	8003092 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2220      	movs	r2, #32
 8003232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e000      	b.n	8003244 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003242:	2302      	movs	r3, #2
  }
}
 8003244:	4618      	mov	r0, r3
 8003246:	3720      	adds	r7, #32
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}
 800324c:	00100002 	.word	0x00100002
 8003250:	ffff0000 	.word	0xffff0000

08003254 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b088      	sub	sp, #32
 8003258:	af02      	add	r7, sp, #8
 800325a:	60f8      	str	r0, [r7, #12]
 800325c:	607a      	str	r2, [r7, #4]
 800325e:	603b      	str	r3, [r7, #0]
 8003260:	460b      	mov	r3, r1
 8003262:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003268:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	2b08      	cmp	r3, #8
 800326e:	d006      	beq.n	800327e <I2C_MasterRequestWrite+0x2a>
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	2b01      	cmp	r3, #1
 8003274:	d003      	beq.n	800327e <I2C_MasterRequestWrite+0x2a>
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800327c:	d108      	bne.n	8003290 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800328c:	601a      	str	r2, [r3, #0]
 800328e:	e00b      	b.n	80032a8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003294:	2b12      	cmp	r3, #18
 8003296:	d107      	bne.n	80032a8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032a6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	9300      	str	r3, [sp, #0]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80032b4:	68f8      	ldr	r0, [r7, #12]
 80032b6:	f000 f91d 	bl	80034f4 <I2C_WaitOnFlagUntilTimeout>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d00d      	beq.n	80032dc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032ce:	d103      	bne.n	80032d8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032d6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80032d8:	2303      	movs	r3, #3
 80032da:	e035      	b.n	8003348 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	691b      	ldr	r3, [r3, #16]
 80032e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80032e4:	d108      	bne.n	80032f8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032e6:	897b      	ldrh	r3, [r7, #10]
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	461a      	mov	r2, r3
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80032f4:	611a      	str	r2, [r3, #16]
 80032f6:	e01b      	b.n	8003330 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80032f8:	897b      	ldrh	r3, [r7, #10]
 80032fa:	11db      	asrs	r3, r3, #7
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	f003 0306 	and.w	r3, r3, #6
 8003302:	b2db      	uxtb	r3, r3
 8003304:	f063 030f 	orn	r3, r3, #15
 8003308:	b2da      	uxtb	r2, r3
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	687a      	ldr	r2, [r7, #4]
 8003314:	490e      	ldr	r1, [pc, #56]	; (8003350 <I2C_MasterRequestWrite+0xfc>)
 8003316:	68f8      	ldr	r0, [r7, #12]
 8003318:	f000 f966 	bl	80035e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d001      	beq.n	8003326 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e010      	b.n	8003348 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003326:	897b      	ldrh	r3, [r7, #10]
 8003328:	b2da      	uxtb	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	4907      	ldr	r1, [pc, #28]	; (8003354 <I2C_MasterRequestWrite+0x100>)
 8003336:	68f8      	ldr	r0, [r7, #12]
 8003338:	f000 f956 	bl	80035e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d001      	beq.n	8003346 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e000      	b.n	8003348 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	3718      	adds	r7, #24
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}
 8003350:	00010008 	.word	0x00010008
 8003354:	00010002 	.word	0x00010002

08003358 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b088      	sub	sp, #32
 800335c:	af02      	add	r7, sp, #8
 800335e:	60f8      	str	r0, [r7, #12]
 8003360:	607a      	str	r2, [r7, #4]
 8003362:	603b      	str	r3, [r7, #0]
 8003364:	460b      	mov	r3, r1
 8003366:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800336c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800337c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	2b08      	cmp	r3, #8
 8003382:	d006      	beq.n	8003392 <I2C_MasterRequestRead+0x3a>
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	2b01      	cmp	r3, #1
 8003388:	d003      	beq.n	8003392 <I2C_MasterRequestRead+0x3a>
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003390:	d108      	bne.n	80033a4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033a0:	601a      	str	r2, [r3, #0]
 80033a2:	e00b      	b.n	80033bc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a8:	2b11      	cmp	r3, #17
 80033aa:	d107      	bne.n	80033bc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033ba:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	9300      	str	r3, [sp, #0]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80033c8:	68f8      	ldr	r0, [r7, #12]
 80033ca:	f000 f893 	bl	80034f4 <I2C_WaitOnFlagUntilTimeout>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d00d      	beq.n	80033f0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033e2:	d103      	bne.n	80033ec <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033ea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80033ec:	2303      	movs	r3, #3
 80033ee:	e079      	b.n	80034e4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	691b      	ldr	r3, [r3, #16]
 80033f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033f8:	d108      	bne.n	800340c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80033fa:	897b      	ldrh	r3, [r7, #10]
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	f043 0301 	orr.w	r3, r3, #1
 8003402:	b2da      	uxtb	r2, r3
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	611a      	str	r2, [r3, #16]
 800340a:	e05f      	b.n	80034cc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800340c:	897b      	ldrh	r3, [r7, #10]
 800340e:	11db      	asrs	r3, r3, #7
 8003410:	b2db      	uxtb	r3, r3
 8003412:	f003 0306 	and.w	r3, r3, #6
 8003416:	b2db      	uxtb	r3, r3
 8003418:	f063 030f 	orn	r3, r3, #15
 800341c:	b2da      	uxtb	r2, r3
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	687a      	ldr	r2, [r7, #4]
 8003428:	4930      	ldr	r1, [pc, #192]	; (80034ec <I2C_MasterRequestRead+0x194>)
 800342a:	68f8      	ldr	r0, [r7, #12]
 800342c:	f000 f8dc 	bl	80035e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d001      	beq.n	800343a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e054      	b.n	80034e4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800343a:	897b      	ldrh	r3, [r7, #10]
 800343c:	b2da      	uxtb	r2, r3
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	4929      	ldr	r1, [pc, #164]	; (80034f0 <I2C_MasterRequestRead+0x198>)
 800344a:	68f8      	ldr	r0, [r7, #12]
 800344c:	f000 f8cc 	bl	80035e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003450:	4603      	mov	r3, r0
 8003452:	2b00      	cmp	r3, #0
 8003454:	d001      	beq.n	800345a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e044      	b.n	80034e4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800345a:	2300      	movs	r3, #0
 800345c:	613b      	str	r3, [r7, #16]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	695b      	ldr	r3, [r3, #20]
 8003464:	613b      	str	r3, [r7, #16]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	699b      	ldr	r3, [r3, #24]
 800346c:	613b      	str	r3, [r7, #16]
 800346e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800347e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	9300      	str	r3, [sp, #0]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800348c:	68f8      	ldr	r0, [r7, #12]
 800348e:	f000 f831 	bl	80034f4 <I2C_WaitOnFlagUntilTimeout>
 8003492:	4603      	mov	r3, r0
 8003494:	2b00      	cmp	r3, #0
 8003496:	d00d      	beq.n	80034b4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034a6:	d103      	bne.n	80034b0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034ae:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e017      	b.n	80034e4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80034b4:	897b      	ldrh	r3, [r7, #10]
 80034b6:	11db      	asrs	r3, r3, #7
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	f003 0306 	and.w	r3, r3, #6
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	f063 030e 	orn	r3, r3, #14
 80034c4:	b2da      	uxtb	r2, r3
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	4907      	ldr	r1, [pc, #28]	; (80034f0 <I2C_MasterRequestRead+0x198>)
 80034d2:	68f8      	ldr	r0, [r7, #12]
 80034d4:	f000 f888 	bl	80035e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d001      	beq.n	80034e2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e000      	b.n	80034e4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80034e2:	2300      	movs	r3, #0
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3718      	adds	r7, #24
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	00010008 	.word	0x00010008
 80034f0:	00010002 	.word	0x00010002

080034f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	60b9      	str	r1, [r7, #8]
 80034fe:	603b      	str	r3, [r7, #0]
 8003500:	4613      	mov	r3, r2
 8003502:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003504:	e048      	b.n	8003598 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800350c:	d044      	beq.n	8003598 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800350e:	f7fe fdbb 	bl	8002088 <HAL_GetTick>
 8003512:	4602      	mov	r2, r0
 8003514:	69bb      	ldr	r3, [r7, #24]
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	683a      	ldr	r2, [r7, #0]
 800351a:	429a      	cmp	r2, r3
 800351c:	d302      	bcc.n	8003524 <I2C_WaitOnFlagUntilTimeout+0x30>
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d139      	bne.n	8003598 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	0c1b      	lsrs	r3, r3, #16
 8003528:	b2db      	uxtb	r3, r3
 800352a:	2b01      	cmp	r3, #1
 800352c:	d10d      	bne.n	800354a <I2C_WaitOnFlagUntilTimeout+0x56>
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	695b      	ldr	r3, [r3, #20]
 8003534:	43da      	mvns	r2, r3
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	4013      	ands	r3, r2
 800353a:	b29b      	uxth	r3, r3
 800353c:	2b00      	cmp	r3, #0
 800353e:	bf0c      	ite	eq
 8003540:	2301      	moveq	r3, #1
 8003542:	2300      	movne	r3, #0
 8003544:	b2db      	uxtb	r3, r3
 8003546:	461a      	mov	r2, r3
 8003548:	e00c      	b.n	8003564 <I2C_WaitOnFlagUntilTimeout+0x70>
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	699b      	ldr	r3, [r3, #24]
 8003550:	43da      	mvns	r2, r3
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	4013      	ands	r3, r2
 8003556:	b29b      	uxth	r3, r3
 8003558:	2b00      	cmp	r3, #0
 800355a:	bf0c      	ite	eq
 800355c:	2301      	moveq	r3, #1
 800355e:	2300      	movne	r3, #0
 8003560:	b2db      	uxtb	r3, r3
 8003562:	461a      	mov	r2, r3
 8003564:	79fb      	ldrb	r3, [r7, #7]
 8003566:	429a      	cmp	r2, r3
 8003568:	d116      	bne.n	8003598 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2200      	movs	r2, #0
 800356e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2220      	movs	r2, #32
 8003574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003584:	f043 0220 	orr.w	r2, r3, #32
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2200      	movs	r2, #0
 8003590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e023      	b.n	80035e0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	0c1b      	lsrs	r3, r3, #16
 800359c:	b2db      	uxtb	r3, r3
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d10d      	bne.n	80035be <I2C_WaitOnFlagUntilTimeout+0xca>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	695b      	ldr	r3, [r3, #20]
 80035a8:	43da      	mvns	r2, r3
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	4013      	ands	r3, r2
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	bf0c      	ite	eq
 80035b4:	2301      	moveq	r3, #1
 80035b6:	2300      	movne	r3, #0
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	461a      	mov	r2, r3
 80035bc:	e00c      	b.n	80035d8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	699b      	ldr	r3, [r3, #24]
 80035c4:	43da      	mvns	r2, r3
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	4013      	ands	r3, r2
 80035ca:	b29b      	uxth	r3, r3
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	bf0c      	ite	eq
 80035d0:	2301      	moveq	r3, #1
 80035d2:	2300      	movne	r3, #0
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	461a      	mov	r2, r3
 80035d8:	79fb      	ldrb	r3, [r7, #7]
 80035da:	429a      	cmp	r2, r3
 80035dc:	d093      	beq.n	8003506 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035de:	2300      	movs	r3, #0
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3710      	adds	r7, #16
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	60f8      	str	r0, [r7, #12]
 80035f0:	60b9      	str	r1, [r7, #8]
 80035f2:	607a      	str	r2, [r7, #4]
 80035f4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80035f6:	e071      	b.n	80036dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	695b      	ldr	r3, [r3, #20]
 80035fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003602:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003606:	d123      	bne.n	8003650 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003616:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003620:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2200      	movs	r2, #0
 8003626:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2220      	movs	r2, #32
 800362c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363c:	f043 0204 	orr.w	r2, r3, #4
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2200      	movs	r2, #0
 8003648:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e067      	b.n	8003720 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003656:	d041      	beq.n	80036dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003658:	f7fe fd16 	bl	8002088 <HAL_GetTick>
 800365c:	4602      	mov	r2, r0
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	429a      	cmp	r2, r3
 8003666:	d302      	bcc.n	800366e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d136      	bne.n	80036dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	0c1b      	lsrs	r3, r3, #16
 8003672:	b2db      	uxtb	r3, r3
 8003674:	2b01      	cmp	r3, #1
 8003676:	d10c      	bne.n	8003692 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	695b      	ldr	r3, [r3, #20]
 800367e:	43da      	mvns	r2, r3
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	4013      	ands	r3, r2
 8003684:	b29b      	uxth	r3, r3
 8003686:	2b00      	cmp	r3, #0
 8003688:	bf14      	ite	ne
 800368a:	2301      	movne	r3, #1
 800368c:	2300      	moveq	r3, #0
 800368e:	b2db      	uxtb	r3, r3
 8003690:	e00b      	b.n	80036aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	699b      	ldr	r3, [r3, #24]
 8003698:	43da      	mvns	r2, r3
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	4013      	ands	r3, r2
 800369e:	b29b      	uxth	r3, r3
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	bf14      	ite	ne
 80036a4:	2301      	movne	r3, #1
 80036a6:	2300      	moveq	r3, #0
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d016      	beq.n	80036dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2200      	movs	r2, #0
 80036b2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2220      	movs	r2, #32
 80036b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2200      	movs	r2, #0
 80036c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c8:	f043 0220 	orr.w	r2, r3, #32
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e021      	b.n	8003720 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	0c1b      	lsrs	r3, r3, #16
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d10c      	bne.n	8003700 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	695b      	ldr	r3, [r3, #20]
 80036ec:	43da      	mvns	r2, r3
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	4013      	ands	r3, r2
 80036f2:	b29b      	uxth	r3, r3
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	bf14      	ite	ne
 80036f8:	2301      	movne	r3, #1
 80036fa:	2300      	moveq	r3, #0
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	e00b      	b.n	8003718 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	699b      	ldr	r3, [r3, #24]
 8003706:	43da      	mvns	r2, r3
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	4013      	ands	r3, r2
 800370c:	b29b      	uxth	r3, r3
 800370e:	2b00      	cmp	r3, #0
 8003710:	bf14      	ite	ne
 8003712:	2301      	movne	r3, #1
 8003714:	2300      	moveq	r3, #0
 8003716:	b2db      	uxtb	r3, r3
 8003718:	2b00      	cmp	r3, #0
 800371a:	f47f af6d 	bne.w	80035f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800371e:	2300      	movs	r3, #0
}
 8003720:	4618      	mov	r0, r3
 8003722:	3710      	adds	r7, #16
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}

08003728 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b084      	sub	sp, #16
 800372c:	af00      	add	r7, sp, #0
 800372e:	60f8      	str	r0, [r7, #12]
 8003730:	60b9      	str	r1, [r7, #8]
 8003732:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003734:	e034      	b.n	80037a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003736:	68f8      	ldr	r0, [r7, #12]
 8003738:	f000 f8e3 	bl	8003902 <I2C_IsAcknowledgeFailed>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d001      	beq.n	8003746 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e034      	b.n	80037b0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	f1b3 3fff 	cmp.w	r3, #4294967295
 800374c:	d028      	beq.n	80037a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800374e:	f7fe fc9b 	bl	8002088 <HAL_GetTick>
 8003752:	4602      	mov	r2, r0
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	1ad3      	subs	r3, r2, r3
 8003758:	68ba      	ldr	r2, [r7, #8]
 800375a:	429a      	cmp	r2, r3
 800375c:	d302      	bcc.n	8003764 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d11d      	bne.n	80037a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	695b      	ldr	r3, [r3, #20]
 800376a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800376e:	2b80      	cmp	r3, #128	; 0x80
 8003770:	d016      	beq.n	80037a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2200      	movs	r2, #0
 8003776:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2220      	movs	r2, #32
 800377c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800378c:	f043 0220 	orr.w	r2, r3, #32
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2200      	movs	r2, #0
 8003798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	e007      	b.n	80037b0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037aa:	2b80      	cmp	r3, #128	; 0x80
 80037ac:	d1c3      	bne.n	8003736 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80037ae:	2300      	movs	r3, #0
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3710      	adds	r7, #16
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}

080037b8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b084      	sub	sp, #16
 80037bc:	af00      	add	r7, sp, #0
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	60b9      	str	r1, [r7, #8]
 80037c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80037c4:	e034      	b.n	8003830 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037c6:	68f8      	ldr	r0, [r7, #12]
 80037c8:	f000 f89b 	bl	8003902 <I2C_IsAcknowledgeFailed>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d001      	beq.n	80037d6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e034      	b.n	8003840 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037dc:	d028      	beq.n	8003830 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037de:	f7fe fc53 	bl	8002088 <HAL_GetTick>
 80037e2:	4602      	mov	r2, r0
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	1ad3      	subs	r3, r2, r3
 80037e8:	68ba      	ldr	r2, [r7, #8]
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d302      	bcc.n	80037f4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d11d      	bne.n	8003830 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	695b      	ldr	r3, [r3, #20]
 80037fa:	f003 0304 	and.w	r3, r3, #4
 80037fe:	2b04      	cmp	r3, #4
 8003800:	d016      	beq.n	8003830 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2200      	movs	r2, #0
 8003806:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2220      	movs	r2, #32
 800380c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800381c:	f043 0220 	orr.w	r2, r3, #32
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2200      	movs	r2, #0
 8003828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e007      	b.n	8003840 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	695b      	ldr	r3, [r3, #20]
 8003836:	f003 0304 	and.w	r3, r3, #4
 800383a:	2b04      	cmp	r3, #4
 800383c:	d1c3      	bne.n	80037c6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800383e:	2300      	movs	r3, #0
}
 8003840:	4618      	mov	r0, r3
 8003842:	3710      	adds	r7, #16
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}

08003848 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b084      	sub	sp, #16
 800384c:	af00      	add	r7, sp, #0
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	60b9      	str	r1, [r7, #8]
 8003852:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003854:	e049      	b.n	80038ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	695b      	ldr	r3, [r3, #20]
 800385c:	f003 0310 	and.w	r3, r3, #16
 8003860:	2b10      	cmp	r3, #16
 8003862:	d119      	bne.n	8003898 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f06f 0210 	mvn.w	r2, #16
 800386c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2200      	movs	r2, #0
 8003872:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2220      	movs	r2, #32
 8003878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2200      	movs	r2, #0
 8003890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e030      	b.n	80038fa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003898:	f7fe fbf6 	bl	8002088 <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	68ba      	ldr	r2, [r7, #8]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d302      	bcc.n	80038ae <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d11d      	bne.n	80038ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	695b      	ldr	r3, [r3, #20]
 80038b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038b8:	2b40      	cmp	r3, #64	; 0x40
 80038ba:	d016      	beq.n	80038ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2200      	movs	r2, #0
 80038c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2220      	movs	r2, #32
 80038c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d6:	f043 0220 	orr.w	r2, r3, #32
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e007      	b.n	80038fa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	695b      	ldr	r3, [r3, #20]
 80038f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038f4:	2b40      	cmp	r3, #64	; 0x40
 80038f6:	d1ae      	bne.n	8003856 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80038f8:	2300      	movs	r3, #0
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3710      	adds	r7, #16
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}

08003902 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003902:	b480      	push	{r7}
 8003904:	b083      	sub	sp, #12
 8003906:	af00      	add	r7, sp, #0
 8003908:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003914:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003918:	d11b      	bne.n	8003952 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003922:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2220      	movs	r2, #32
 800392e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2200      	movs	r2, #0
 8003936:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393e:	f043 0204 	orr.w	r2, r3, #4
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2200      	movs	r2, #0
 800394a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e000      	b.n	8003954 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003952:	2300      	movs	r3, #0
}
 8003954:	4618      	mov	r0, r3
 8003956:	370c      	adds	r7, #12
 8003958:	46bd      	mov	sp, r7
 800395a:	bc80      	pop	{r7}
 800395c:	4770      	bx	lr

0800395e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800395e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003960:	b08b      	sub	sp, #44	; 0x2c
 8003962:	af06      	add	r7, sp, #24
 8003964:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d101      	bne.n	8003970 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e0f1      	b.n	8003b54 <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8003976:	b2db      	uxtb	r3, r3
 8003978:	2b00      	cmp	r3, #0
 800397a:	d106      	bne.n	800398a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f7fe f9e9 	bl	8001d5c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2203      	movs	r2, #3
 800398e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4618      	mov	r0, r3
 8003998:	f001 fae0 	bl	8004f5c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	603b      	str	r3, [r7, #0]
 80039a2:	687e      	ldr	r6, [r7, #4]
 80039a4:	466d      	mov	r5, sp
 80039a6:	f106 0410 	add.w	r4, r6, #16
 80039aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039ae:	6823      	ldr	r3, [r4, #0]
 80039b0:	602b      	str	r3, [r5, #0]
 80039b2:	1d33      	adds	r3, r6, #4
 80039b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039b6:	6838      	ldr	r0, [r7, #0]
 80039b8:	f001 fac0 	bl	8004f3c <USB_CoreInit>
 80039bc:	4603      	mov	r3, r0
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d005      	beq.n	80039ce <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2202      	movs	r2, #2
 80039c6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e0c2      	b.n	8003b54 <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	2100      	movs	r1, #0
 80039d4:	4618      	mov	r0, r3
 80039d6:	f001 fadb 	bl	8004f90 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039da:	2300      	movs	r3, #0
 80039dc:	73fb      	strb	r3, [r7, #15]
 80039de:	e040      	b.n	8003a62 <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80039e0:	7bfb      	ldrb	r3, [r7, #15]
 80039e2:	6879      	ldr	r1, [r7, #4]
 80039e4:	1c5a      	adds	r2, r3, #1
 80039e6:	4613      	mov	r3, r2
 80039e8:	009b      	lsls	r3, r3, #2
 80039ea:	4413      	add	r3, r2
 80039ec:	00db      	lsls	r3, r3, #3
 80039ee:	440b      	add	r3, r1
 80039f0:	3301      	adds	r3, #1
 80039f2:	2201      	movs	r2, #1
 80039f4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80039f6:	7bfb      	ldrb	r3, [r7, #15]
 80039f8:	6879      	ldr	r1, [r7, #4]
 80039fa:	1c5a      	adds	r2, r3, #1
 80039fc:	4613      	mov	r3, r2
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	4413      	add	r3, r2
 8003a02:	00db      	lsls	r3, r3, #3
 8003a04:	440b      	add	r3, r1
 8003a06:	7bfa      	ldrb	r2, [r7, #15]
 8003a08:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003a0a:	7bfb      	ldrb	r3, [r7, #15]
 8003a0c:	6879      	ldr	r1, [r7, #4]
 8003a0e:	1c5a      	adds	r2, r3, #1
 8003a10:	4613      	mov	r3, r2
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	4413      	add	r3, r2
 8003a16:	00db      	lsls	r3, r3, #3
 8003a18:	440b      	add	r3, r1
 8003a1a:	3303      	adds	r3, #3
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003a20:	7bfa      	ldrb	r2, [r7, #15]
 8003a22:	6879      	ldr	r1, [r7, #4]
 8003a24:	4613      	mov	r3, r2
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	4413      	add	r3, r2
 8003a2a:	00db      	lsls	r3, r3, #3
 8003a2c:	440b      	add	r3, r1
 8003a2e:	3338      	adds	r3, #56	; 0x38
 8003a30:	2200      	movs	r2, #0
 8003a32:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003a34:	7bfa      	ldrb	r2, [r7, #15]
 8003a36:	6879      	ldr	r1, [r7, #4]
 8003a38:	4613      	mov	r3, r2
 8003a3a:	009b      	lsls	r3, r3, #2
 8003a3c:	4413      	add	r3, r2
 8003a3e:	00db      	lsls	r3, r3, #3
 8003a40:	440b      	add	r3, r1
 8003a42:	333c      	adds	r3, #60	; 0x3c
 8003a44:	2200      	movs	r2, #0
 8003a46:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003a48:	7bfa      	ldrb	r2, [r7, #15]
 8003a4a:	6879      	ldr	r1, [r7, #4]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	4413      	add	r3, r2
 8003a52:	00db      	lsls	r3, r3, #3
 8003a54:	440b      	add	r3, r1
 8003a56:	3340      	adds	r3, #64	; 0x40
 8003a58:	2200      	movs	r2, #0
 8003a5a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a5c:	7bfb      	ldrb	r3, [r7, #15]
 8003a5e:	3301      	adds	r3, #1
 8003a60:	73fb      	strb	r3, [r7, #15]
 8003a62:	7bfa      	ldrb	r2, [r7, #15]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d3b9      	bcc.n	80039e0 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	73fb      	strb	r3, [r7, #15]
 8003a70:	e044      	b.n	8003afc <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003a72:	7bfa      	ldrb	r2, [r7, #15]
 8003a74:	6879      	ldr	r1, [r7, #4]
 8003a76:	4613      	mov	r3, r2
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	4413      	add	r3, r2
 8003a7c:	00db      	lsls	r3, r3, #3
 8003a7e:	440b      	add	r3, r1
 8003a80:	f203 1369 	addw	r3, r3, #361	; 0x169
 8003a84:	2200      	movs	r2, #0
 8003a86:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003a88:	7bfa      	ldrb	r2, [r7, #15]
 8003a8a:	6879      	ldr	r1, [r7, #4]
 8003a8c:	4613      	mov	r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	4413      	add	r3, r2
 8003a92:	00db      	lsls	r3, r3, #3
 8003a94:	440b      	add	r3, r1
 8003a96:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003a9a:	7bfa      	ldrb	r2, [r7, #15]
 8003a9c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003a9e:	7bfa      	ldrb	r2, [r7, #15]
 8003aa0:	6879      	ldr	r1, [r7, #4]
 8003aa2:	4613      	mov	r3, r2
 8003aa4:	009b      	lsls	r3, r3, #2
 8003aa6:	4413      	add	r3, r2
 8003aa8:	00db      	lsls	r3, r3, #3
 8003aaa:	440b      	add	r3, r1
 8003aac:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003ab4:	7bfa      	ldrb	r2, [r7, #15]
 8003ab6:	6879      	ldr	r1, [r7, #4]
 8003ab8:	4613      	mov	r3, r2
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	4413      	add	r3, r2
 8003abe:	00db      	lsls	r3, r3, #3
 8003ac0:	440b      	add	r3, r1
 8003ac2:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003aca:	7bfa      	ldrb	r2, [r7, #15]
 8003acc:	6879      	ldr	r1, [r7, #4]
 8003ace:	4613      	mov	r3, r2
 8003ad0:	009b      	lsls	r3, r3, #2
 8003ad2:	4413      	add	r3, r2
 8003ad4:	00db      	lsls	r3, r3, #3
 8003ad6:	440b      	add	r3, r1
 8003ad8:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8003adc:	2200      	movs	r2, #0
 8003ade:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003ae0:	7bfa      	ldrb	r2, [r7, #15]
 8003ae2:	6879      	ldr	r1, [r7, #4]
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	009b      	lsls	r3, r3, #2
 8003ae8:	4413      	add	r3, r2
 8003aea:	00db      	lsls	r3, r3, #3
 8003aec:	440b      	add	r3, r1
 8003aee:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003af2:	2200      	movs	r2, #0
 8003af4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003af6:	7bfb      	ldrb	r3, [r7, #15]
 8003af8:	3301      	adds	r3, #1
 8003afa:	73fb      	strb	r3, [r7, #15]
 8003afc:	7bfa      	ldrb	r2, [r7, #15]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d3b5      	bcc.n	8003a72 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	603b      	str	r3, [r7, #0]
 8003b0c:	687e      	ldr	r6, [r7, #4]
 8003b0e:	466d      	mov	r5, sp
 8003b10:	f106 0410 	add.w	r4, r6, #16
 8003b14:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b16:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b18:	6823      	ldr	r3, [r4, #0]
 8003b1a:	602b      	str	r3, [r5, #0]
 8003b1c:	1d33      	adds	r3, r6, #4
 8003b1e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b20:	6838      	ldr	r0, [r7, #0]
 8003b22:	f001 fa41 	bl	8004fa8 <USB_DevInit>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d005      	beq.n	8003b38 <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2202      	movs	r2, #2
 8003b30:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e00d      	b.n	8003b54 <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f001 fa4b 	bl	8004fe8 <USB_DevDisconnect>

  return HAL_OK;
 8003b52:	2300      	movs	r3, #0
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3714      	adds	r7, #20
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003b5c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b086      	sub	sp, #24
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d101      	bne.n	8003b6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e272      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0301 	and.w	r3, r3, #1
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	f000 8087 	beq.w	8003c8a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b7c:	4b92      	ldr	r3, [pc, #584]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	f003 030c 	and.w	r3, r3, #12
 8003b84:	2b04      	cmp	r3, #4
 8003b86:	d00c      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b88:	4b8f      	ldr	r3, [pc, #572]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f003 030c 	and.w	r3, r3, #12
 8003b90:	2b08      	cmp	r3, #8
 8003b92:	d112      	bne.n	8003bba <HAL_RCC_OscConfig+0x5e>
 8003b94:	4b8c      	ldr	r3, [pc, #560]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ba0:	d10b      	bne.n	8003bba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ba2:	4b89      	ldr	r3, [pc, #548]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d06c      	beq.n	8003c88 <HAL_RCC_OscConfig+0x12c>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d168      	bne.n	8003c88 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e24c      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bc2:	d106      	bne.n	8003bd2 <HAL_RCC_OscConfig+0x76>
 8003bc4:	4b80      	ldr	r3, [pc, #512]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a7f      	ldr	r2, [pc, #508]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003bca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bce:	6013      	str	r3, [r2, #0]
 8003bd0:	e02e      	b.n	8003c30 <HAL_RCC_OscConfig+0xd4>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d10c      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x98>
 8003bda:	4b7b      	ldr	r3, [pc, #492]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a7a      	ldr	r2, [pc, #488]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003be0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003be4:	6013      	str	r3, [r2, #0]
 8003be6:	4b78      	ldr	r3, [pc, #480]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a77      	ldr	r2, [pc, #476]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003bec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bf0:	6013      	str	r3, [r2, #0]
 8003bf2:	e01d      	b.n	8003c30 <HAL_RCC_OscConfig+0xd4>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003bfc:	d10c      	bne.n	8003c18 <HAL_RCC_OscConfig+0xbc>
 8003bfe:	4b72      	ldr	r3, [pc, #456]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a71      	ldr	r2, [pc, #452]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c08:	6013      	str	r3, [r2, #0]
 8003c0a:	4b6f      	ldr	r3, [pc, #444]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a6e      	ldr	r2, [pc, #440]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c14:	6013      	str	r3, [r2, #0]
 8003c16:	e00b      	b.n	8003c30 <HAL_RCC_OscConfig+0xd4>
 8003c18:	4b6b      	ldr	r3, [pc, #428]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a6a      	ldr	r2, [pc, #424]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c22:	6013      	str	r3, [r2, #0]
 8003c24:	4b68      	ldr	r3, [pc, #416]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a67      	ldr	r2, [pc, #412]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c2e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d013      	beq.n	8003c60 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c38:	f7fe fa26 	bl	8002088 <HAL_GetTick>
 8003c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c3e:	e008      	b.n	8003c52 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c40:	f7fe fa22 	bl	8002088 <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	2b64      	cmp	r3, #100	; 0x64
 8003c4c:	d901      	bls.n	8003c52 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e200      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c52:	4b5d      	ldr	r3, [pc, #372]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d0f0      	beq.n	8003c40 <HAL_RCC_OscConfig+0xe4>
 8003c5e:	e014      	b.n	8003c8a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c60:	f7fe fa12 	bl	8002088 <HAL_GetTick>
 8003c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c66:	e008      	b.n	8003c7a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c68:	f7fe fa0e 	bl	8002088 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	2b64      	cmp	r3, #100	; 0x64
 8003c74:	d901      	bls.n	8003c7a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e1ec      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c7a:	4b53      	ldr	r3, [pc, #332]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d1f0      	bne.n	8003c68 <HAL_RCC_OscConfig+0x10c>
 8003c86:	e000      	b.n	8003c8a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0302 	and.w	r3, r3, #2
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d063      	beq.n	8003d5e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c96:	4b4c      	ldr	r3, [pc, #304]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	f003 030c 	and.w	r3, r3, #12
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d00b      	beq.n	8003cba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003ca2:	4b49      	ldr	r3, [pc, #292]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	f003 030c 	and.w	r3, r3, #12
 8003caa:	2b08      	cmp	r3, #8
 8003cac:	d11c      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x18c>
 8003cae:	4b46      	ldr	r3, [pc, #280]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d116      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cba:	4b43      	ldr	r3, [pc, #268]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0302 	and.w	r3, r3, #2
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d005      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x176>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	691b      	ldr	r3, [r3, #16]
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d001      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e1c0      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cd2:	4b3d      	ldr	r3, [pc, #244]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	695b      	ldr	r3, [r3, #20]
 8003cde:	00db      	lsls	r3, r3, #3
 8003ce0:	4939      	ldr	r1, [pc, #228]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ce6:	e03a      	b.n	8003d5e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	691b      	ldr	r3, [r3, #16]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d020      	beq.n	8003d32 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cf0:	4b36      	ldr	r3, [pc, #216]	; (8003dcc <HAL_RCC_OscConfig+0x270>)
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cf6:	f7fe f9c7 	bl	8002088 <HAL_GetTick>
 8003cfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cfc:	e008      	b.n	8003d10 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cfe:	f7fe f9c3 	bl	8002088 <HAL_GetTick>
 8003d02:	4602      	mov	r2, r0
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	2b02      	cmp	r3, #2
 8003d0a:	d901      	bls.n	8003d10 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003d0c:	2303      	movs	r3, #3
 8003d0e:	e1a1      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d10:	4b2d      	ldr	r3, [pc, #180]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0302 	and.w	r3, r3, #2
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d0f0      	beq.n	8003cfe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d1c:	4b2a      	ldr	r3, [pc, #168]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	695b      	ldr	r3, [r3, #20]
 8003d28:	00db      	lsls	r3, r3, #3
 8003d2a:	4927      	ldr	r1, [pc, #156]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	600b      	str	r3, [r1, #0]
 8003d30:	e015      	b.n	8003d5e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d32:	4b26      	ldr	r3, [pc, #152]	; (8003dcc <HAL_RCC_OscConfig+0x270>)
 8003d34:	2200      	movs	r2, #0
 8003d36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d38:	f7fe f9a6 	bl	8002088 <HAL_GetTick>
 8003d3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d3e:	e008      	b.n	8003d52 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d40:	f7fe f9a2 	bl	8002088 <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e180      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d52:	4b1d      	ldr	r3, [pc, #116]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d1f0      	bne.n	8003d40 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0308 	and.w	r3, r3, #8
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d03a      	beq.n	8003de0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	699b      	ldr	r3, [r3, #24]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d019      	beq.n	8003da6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d72:	4b17      	ldr	r3, [pc, #92]	; (8003dd0 <HAL_RCC_OscConfig+0x274>)
 8003d74:	2201      	movs	r2, #1
 8003d76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d78:	f7fe f986 	bl	8002088 <HAL_GetTick>
 8003d7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d7e:	e008      	b.n	8003d92 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d80:	f7fe f982 	bl	8002088 <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d901      	bls.n	8003d92 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e160      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d92:	4b0d      	ldr	r3, [pc, #52]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d96:	f003 0302 	and.w	r3, r3, #2
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d0f0      	beq.n	8003d80 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003d9e:	2001      	movs	r0, #1
 8003da0:	f000 face 	bl	8004340 <RCC_Delay>
 8003da4:	e01c      	b.n	8003de0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003da6:	4b0a      	ldr	r3, [pc, #40]	; (8003dd0 <HAL_RCC_OscConfig+0x274>)
 8003da8:	2200      	movs	r2, #0
 8003daa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dac:	f7fe f96c 	bl	8002088 <HAL_GetTick>
 8003db0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003db2:	e00f      	b.n	8003dd4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003db4:	f7fe f968 	bl	8002088 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d908      	bls.n	8003dd4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e146      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
 8003dc6:	bf00      	nop
 8003dc8:	40021000 	.word	0x40021000
 8003dcc:	42420000 	.word	0x42420000
 8003dd0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dd4:	4b92      	ldr	r3, [pc, #584]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd8:	f003 0302 	and.w	r3, r3, #2
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d1e9      	bne.n	8003db4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0304 	and.w	r3, r3, #4
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	f000 80a6 	beq.w	8003f3a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dee:	2300      	movs	r3, #0
 8003df0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003df2:	4b8b      	ldr	r3, [pc, #556]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003df4:	69db      	ldr	r3, [r3, #28]
 8003df6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d10d      	bne.n	8003e1a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dfe:	4b88      	ldr	r3, [pc, #544]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e00:	69db      	ldr	r3, [r3, #28]
 8003e02:	4a87      	ldr	r2, [pc, #540]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e08:	61d3      	str	r3, [r2, #28]
 8003e0a:	4b85      	ldr	r3, [pc, #532]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e0c:	69db      	ldr	r3, [r3, #28]
 8003e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e12:	60bb      	str	r3, [r7, #8]
 8003e14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e16:	2301      	movs	r3, #1
 8003e18:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e1a:	4b82      	ldr	r3, [pc, #520]	; (8004024 <HAL_RCC_OscConfig+0x4c8>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d118      	bne.n	8003e58 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e26:	4b7f      	ldr	r3, [pc, #508]	; (8004024 <HAL_RCC_OscConfig+0x4c8>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a7e      	ldr	r2, [pc, #504]	; (8004024 <HAL_RCC_OscConfig+0x4c8>)
 8003e2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e32:	f7fe f929 	bl	8002088 <HAL_GetTick>
 8003e36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e38:	e008      	b.n	8003e4c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e3a:	f7fe f925 	bl	8002088 <HAL_GetTick>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	2b64      	cmp	r3, #100	; 0x64
 8003e46:	d901      	bls.n	8003e4c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e48:	2303      	movs	r3, #3
 8003e4a:	e103      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e4c:	4b75      	ldr	r3, [pc, #468]	; (8004024 <HAL_RCC_OscConfig+0x4c8>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d0f0      	beq.n	8003e3a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d106      	bne.n	8003e6e <HAL_RCC_OscConfig+0x312>
 8003e60:	4b6f      	ldr	r3, [pc, #444]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e62:	6a1b      	ldr	r3, [r3, #32]
 8003e64:	4a6e      	ldr	r2, [pc, #440]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e66:	f043 0301 	orr.w	r3, r3, #1
 8003e6a:	6213      	str	r3, [r2, #32]
 8003e6c:	e02d      	b.n	8003eca <HAL_RCC_OscConfig+0x36e>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d10c      	bne.n	8003e90 <HAL_RCC_OscConfig+0x334>
 8003e76:	4b6a      	ldr	r3, [pc, #424]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e78:	6a1b      	ldr	r3, [r3, #32]
 8003e7a:	4a69      	ldr	r2, [pc, #420]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e7c:	f023 0301 	bic.w	r3, r3, #1
 8003e80:	6213      	str	r3, [r2, #32]
 8003e82:	4b67      	ldr	r3, [pc, #412]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e84:	6a1b      	ldr	r3, [r3, #32]
 8003e86:	4a66      	ldr	r2, [pc, #408]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e88:	f023 0304 	bic.w	r3, r3, #4
 8003e8c:	6213      	str	r3, [r2, #32]
 8003e8e:	e01c      	b.n	8003eca <HAL_RCC_OscConfig+0x36e>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	2b05      	cmp	r3, #5
 8003e96:	d10c      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x356>
 8003e98:	4b61      	ldr	r3, [pc, #388]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e9a:	6a1b      	ldr	r3, [r3, #32]
 8003e9c:	4a60      	ldr	r2, [pc, #384]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e9e:	f043 0304 	orr.w	r3, r3, #4
 8003ea2:	6213      	str	r3, [r2, #32]
 8003ea4:	4b5e      	ldr	r3, [pc, #376]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003ea6:	6a1b      	ldr	r3, [r3, #32]
 8003ea8:	4a5d      	ldr	r2, [pc, #372]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003eaa:	f043 0301 	orr.w	r3, r3, #1
 8003eae:	6213      	str	r3, [r2, #32]
 8003eb0:	e00b      	b.n	8003eca <HAL_RCC_OscConfig+0x36e>
 8003eb2:	4b5b      	ldr	r3, [pc, #364]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003eb4:	6a1b      	ldr	r3, [r3, #32]
 8003eb6:	4a5a      	ldr	r2, [pc, #360]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003eb8:	f023 0301 	bic.w	r3, r3, #1
 8003ebc:	6213      	str	r3, [r2, #32]
 8003ebe:	4b58      	ldr	r3, [pc, #352]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003ec0:	6a1b      	ldr	r3, [r3, #32]
 8003ec2:	4a57      	ldr	r2, [pc, #348]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003ec4:	f023 0304 	bic.w	r3, r3, #4
 8003ec8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d015      	beq.n	8003efe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ed2:	f7fe f8d9 	bl	8002088 <HAL_GetTick>
 8003ed6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ed8:	e00a      	b.n	8003ef0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eda:	f7fe f8d5 	bl	8002088 <HAL_GetTick>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d901      	bls.n	8003ef0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003eec:	2303      	movs	r3, #3
 8003eee:	e0b1      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ef0:	4b4b      	ldr	r3, [pc, #300]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003ef2:	6a1b      	ldr	r3, [r3, #32]
 8003ef4:	f003 0302 	and.w	r3, r3, #2
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d0ee      	beq.n	8003eda <HAL_RCC_OscConfig+0x37e>
 8003efc:	e014      	b.n	8003f28 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003efe:	f7fe f8c3 	bl	8002088 <HAL_GetTick>
 8003f02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f04:	e00a      	b.n	8003f1c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f06:	f7fe f8bf 	bl	8002088 <HAL_GetTick>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d901      	bls.n	8003f1c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003f18:	2303      	movs	r3, #3
 8003f1a:	e09b      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f1c:	4b40      	ldr	r3, [pc, #256]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003f1e:	6a1b      	ldr	r3, [r3, #32]
 8003f20:	f003 0302 	and.w	r3, r3, #2
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d1ee      	bne.n	8003f06 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f28:	7dfb      	ldrb	r3, [r7, #23]
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	d105      	bne.n	8003f3a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f2e:	4b3c      	ldr	r3, [pc, #240]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003f30:	69db      	ldr	r3, [r3, #28]
 8003f32:	4a3b      	ldr	r2, [pc, #236]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003f34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f38:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	69db      	ldr	r3, [r3, #28]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	f000 8087 	beq.w	8004052 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f44:	4b36      	ldr	r3, [pc, #216]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f003 030c 	and.w	r3, r3, #12
 8003f4c:	2b08      	cmp	r3, #8
 8003f4e:	d061      	beq.n	8004014 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	69db      	ldr	r3, [r3, #28]
 8003f54:	2b02      	cmp	r3, #2
 8003f56:	d146      	bne.n	8003fe6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f58:	4b33      	ldr	r3, [pc, #204]	; (8004028 <HAL_RCC_OscConfig+0x4cc>)
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f5e:	f7fe f893 	bl	8002088 <HAL_GetTick>
 8003f62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f64:	e008      	b.n	8003f78 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f66:	f7fe f88f 	bl	8002088 <HAL_GetTick>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	1ad3      	subs	r3, r2, r3
 8003f70:	2b02      	cmp	r3, #2
 8003f72:	d901      	bls.n	8003f78 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003f74:	2303      	movs	r3, #3
 8003f76:	e06d      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f78:	4b29      	ldr	r3, [pc, #164]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d1f0      	bne.n	8003f66 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6a1b      	ldr	r3, [r3, #32]
 8003f88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f8c:	d108      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f8e:	4b24      	ldr	r3, [pc, #144]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	4921      	ldr	r1, [pc, #132]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fa0:	4b1f      	ldr	r3, [pc, #124]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6a19      	ldr	r1, [r3, #32]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb0:	430b      	orrs	r3, r1
 8003fb2:	491b      	ldr	r1, [pc, #108]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fb8:	4b1b      	ldr	r3, [pc, #108]	; (8004028 <HAL_RCC_OscConfig+0x4cc>)
 8003fba:	2201      	movs	r2, #1
 8003fbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fbe:	f7fe f863 	bl	8002088 <HAL_GetTick>
 8003fc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fc4:	e008      	b.n	8003fd8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fc6:	f7fe f85f 	bl	8002088 <HAL_GetTick>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	1ad3      	subs	r3, r2, r3
 8003fd0:	2b02      	cmp	r3, #2
 8003fd2:	d901      	bls.n	8003fd8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e03d      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fd8:	4b11      	ldr	r3, [pc, #68]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d0f0      	beq.n	8003fc6 <HAL_RCC_OscConfig+0x46a>
 8003fe4:	e035      	b.n	8004052 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fe6:	4b10      	ldr	r3, [pc, #64]	; (8004028 <HAL_RCC_OscConfig+0x4cc>)
 8003fe8:	2200      	movs	r2, #0
 8003fea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fec:	f7fe f84c 	bl	8002088 <HAL_GetTick>
 8003ff0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ff2:	e008      	b.n	8004006 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ff4:	f7fe f848 	bl	8002088 <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d901      	bls.n	8004006 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e026      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004006:	4b06      	ldr	r3, [pc, #24]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d1f0      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x498>
 8004012:	e01e      	b.n	8004052 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	69db      	ldr	r3, [r3, #28]
 8004018:	2b01      	cmp	r3, #1
 800401a:	d107      	bne.n	800402c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	e019      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
 8004020:	40021000 	.word	0x40021000
 8004024:	40007000 	.word	0x40007000
 8004028:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800402c:	4b0b      	ldr	r3, [pc, #44]	; (800405c <HAL_RCC_OscConfig+0x500>)
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a1b      	ldr	r3, [r3, #32]
 800403c:	429a      	cmp	r2, r3
 800403e:	d106      	bne.n	800404e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800404a:	429a      	cmp	r2, r3
 800404c:	d001      	beq.n	8004052 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e000      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004052:	2300      	movs	r3, #0
}
 8004054:	4618      	mov	r0, r3
 8004056:	3718      	adds	r7, #24
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}
 800405c:	40021000 	.word	0x40021000

08004060 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b084      	sub	sp, #16
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d101      	bne.n	8004074 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e0d0      	b.n	8004216 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004074:	4b6a      	ldr	r3, [pc, #424]	; (8004220 <HAL_RCC_ClockConfig+0x1c0>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0307 	and.w	r3, r3, #7
 800407c:	683a      	ldr	r2, [r7, #0]
 800407e:	429a      	cmp	r2, r3
 8004080:	d910      	bls.n	80040a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004082:	4b67      	ldr	r3, [pc, #412]	; (8004220 <HAL_RCC_ClockConfig+0x1c0>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f023 0207 	bic.w	r2, r3, #7
 800408a:	4965      	ldr	r1, [pc, #404]	; (8004220 <HAL_RCC_ClockConfig+0x1c0>)
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	4313      	orrs	r3, r2
 8004090:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004092:	4b63      	ldr	r3, [pc, #396]	; (8004220 <HAL_RCC_ClockConfig+0x1c0>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 0307 	and.w	r3, r3, #7
 800409a:	683a      	ldr	r2, [r7, #0]
 800409c:	429a      	cmp	r2, r3
 800409e:	d001      	beq.n	80040a4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e0b8      	b.n	8004216 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0302 	and.w	r3, r3, #2
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d020      	beq.n	80040f2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0304 	and.w	r3, r3, #4
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d005      	beq.n	80040c8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040bc:	4b59      	ldr	r3, [pc, #356]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	4a58      	ldr	r2, [pc, #352]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80040c2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80040c6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0308 	and.w	r3, r3, #8
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d005      	beq.n	80040e0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040d4:	4b53      	ldr	r3, [pc, #332]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	4a52      	ldr	r2, [pc, #328]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80040da:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80040de:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040e0:	4b50      	ldr	r3, [pc, #320]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	494d      	ldr	r1, [pc, #308]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80040ee:	4313      	orrs	r3, r2
 80040f0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0301 	and.w	r3, r3, #1
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d040      	beq.n	8004180 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	2b01      	cmp	r3, #1
 8004104:	d107      	bne.n	8004116 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004106:	4b47      	ldr	r3, [pc, #284]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d115      	bne.n	800413e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e07f      	b.n	8004216 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	2b02      	cmp	r3, #2
 800411c:	d107      	bne.n	800412e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800411e:	4b41      	ldr	r3, [pc, #260]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d109      	bne.n	800413e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e073      	b.n	8004216 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800412e:	4b3d      	ldr	r3, [pc, #244]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0302 	and.w	r3, r3, #2
 8004136:	2b00      	cmp	r3, #0
 8004138:	d101      	bne.n	800413e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e06b      	b.n	8004216 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800413e:	4b39      	ldr	r3, [pc, #228]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f023 0203 	bic.w	r2, r3, #3
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	4936      	ldr	r1, [pc, #216]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 800414c:	4313      	orrs	r3, r2
 800414e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004150:	f7fd ff9a 	bl	8002088 <HAL_GetTick>
 8004154:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004156:	e00a      	b.n	800416e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004158:	f7fd ff96 	bl	8002088 <HAL_GetTick>
 800415c:	4602      	mov	r2, r0
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	1ad3      	subs	r3, r2, r3
 8004162:	f241 3288 	movw	r2, #5000	; 0x1388
 8004166:	4293      	cmp	r3, r2
 8004168:	d901      	bls.n	800416e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e053      	b.n	8004216 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800416e:	4b2d      	ldr	r3, [pc, #180]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	f003 020c 	and.w	r2, r3, #12
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	429a      	cmp	r2, r3
 800417e:	d1eb      	bne.n	8004158 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004180:	4b27      	ldr	r3, [pc, #156]	; (8004220 <HAL_RCC_ClockConfig+0x1c0>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 0307 	and.w	r3, r3, #7
 8004188:	683a      	ldr	r2, [r7, #0]
 800418a:	429a      	cmp	r2, r3
 800418c:	d210      	bcs.n	80041b0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800418e:	4b24      	ldr	r3, [pc, #144]	; (8004220 <HAL_RCC_ClockConfig+0x1c0>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f023 0207 	bic.w	r2, r3, #7
 8004196:	4922      	ldr	r1, [pc, #136]	; (8004220 <HAL_RCC_ClockConfig+0x1c0>)
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	4313      	orrs	r3, r2
 800419c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800419e:	4b20      	ldr	r3, [pc, #128]	; (8004220 <HAL_RCC_ClockConfig+0x1c0>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 0307 	and.w	r3, r3, #7
 80041a6:	683a      	ldr	r2, [r7, #0]
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d001      	beq.n	80041b0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e032      	b.n	8004216 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0304 	and.w	r3, r3, #4
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d008      	beq.n	80041ce <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041bc:	4b19      	ldr	r3, [pc, #100]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	4916      	ldr	r1, [pc, #88]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80041ca:	4313      	orrs	r3, r2
 80041cc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0308 	and.w	r3, r3, #8
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d009      	beq.n	80041ee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80041da:	4b12      	ldr	r3, [pc, #72]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	691b      	ldr	r3, [r3, #16]
 80041e6:	00db      	lsls	r3, r3, #3
 80041e8:	490e      	ldr	r1, [pc, #56]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041ee:	f000 f821 	bl	8004234 <HAL_RCC_GetSysClockFreq>
 80041f2:	4602      	mov	r2, r0
 80041f4:	4b0b      	ldr	r3, [pc, #44]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	091b      	lsrs	r3, r3, #4
 80041fa:	f003 030f 	and.w	r3, r3, #15
 80041fe:	490a      	ldr	r1, [pc, #40]	; (8004228 <HAL_RCC_ClockConfig+0x1c8>)
 8004200:	5ccb      	ldrb	r3, [r1, r3]
 8004202:	fa22 f303 	lsr.w	r3, r2, r3
 8004206:	4a09      	ldr	r2, [pc, #36]	; (800422c <HAL_RCC_ClockConfig+0x1cc>)
 8004208:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800420a:	4b09      	ldr	r3, [pc, #36]	; (8004230 <HAL_RCC_ClockConfig+0x1d0>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4618      	mov	r0, r3
 8004210:	f7fd fef8 	bl	8002004 <HAL_InitTick>

  return HAL_OK;
 8004214:	2300      	movs	r3, #0
}
 8004216:	4618      	mov	r0, r3
 8004218:	3710      	adds	r7, #16
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
 800421e:	bf00      	nop
 8004220:	40022000 	.word	0x40022000
 8004224:	40021000 	.word	0x40021000
 8004228:	08008a88 	.word	0x08008a88
 800422c:	20000008 	.word	0x20000008
 8004230:	2000000c 	.word	0x2000000c

08004234 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004234:	b480      	push	{r7}
 8004236:	b087      	sub	sp, #28
 8004238:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800423a:	2300      	movs	r3, #0
 800423c:	60fb      	str	r3, [r7, #12]
 800423e:	2300      	movs	r3, #0
 8004240:	60bb      	str	r3, [r7, #8]
 8004242:	2300      	movs	r3, #0
 8004244:	617b      	str	r3, [r7, #20]
 8004246:	2300      	movs	r3, #0
 8004248:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800424a:	2300      	movs	r3, #0
 800424c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800424e:	4b1e      	ldr	r3, [pc, #120]	; (80042c8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f003 030c 	and.w	r3, r3, #12
 800425a:	2b04      	cmp	r3, #4
 800425c:	d002      	beq.n	8004264 <HAL_RCC_GetSysClockFreq+0x30>
 800425e:	2b08      	cmp	r3, #8
 8004260:	d003      	beq.n	800426a <HAL_RCC_GetSysClockFreq+0x36>
 8004262:	e027      	b.n	80042b4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004264:	4b19      	ldr	r3, [pc, #100]	; (80042cc <HAL_RCC_GetSysClockFreq+0x98>)
 8004266:	613b      	str	r3, [r7, #16]
      break;
 8004268:	e027      	b.n	80042ba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	0c9b      	lsrs	r3, r3, #18
 800426e:	f003 030f 	and.w	r3, r3, #15
 8004272:	4a17      	ldr	r2, [pc, #92]	; (80042d0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004274:	5cd3      	ldrb	r3, [r2, r3]
 8004276:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d010      	beq.n	80042a4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004282:	4b11      	ldr	r3, [pc, #68]	; (80042c8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	0c5b      	lsrs	r3, r3, #17
 8004288:	f003 0301 	and.w	r3, r3, #1
 800428c:	4a11      	ldr	r2, [pc, #68]	; (80042d4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800428e:	5cd3      	ldrb	r3, [r2, r3]
 8004290:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4a0d      	ldr	r2, [pc, #52]	; (80042cc <HAL_RCC_GetSysClockFreq+0x98>)
 8004296:	fb03 f202 	mul.w	r2, r3, r2
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	fbb2 f3f3 	udiv	r3, r2, r3
 80042a0:	617b      	str	r3, [r7, #20]
 80042a2:	e004      	b.n	80042ae <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	4a0c      	ldr	r2, [pc, #48]	; (80042d8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80042a8:	fb02 f303 	mul.w	r3, r2, r3
 80042ac:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	613b      	str	r3, [r7, #16]
      break;
 80042b2:	e002      	b.n	80042ba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80042b4:	4b05      	ldr	r3, [pc, #20]	; (80042cc <HAL_RCC_GetSysClockFreq+0x98>)
 80042b6:	613b      	str	r3, [r7, #16]
      break;
 80042b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042ba:	693b      	ldr	r3, [r7, #16]
}
 80042bc:	4618      	mov	r0, r3
 80042be:	371c      	adds	r7, #28
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bc80      	pop	{r7}
 80042c4:	4770      	bx	lr
 80042c6:	bf00      	nop
 80042c8:	40021000 	.word	0x40021000
 80042cc:	007a1200 	.word	0x007a1200
 80042d0:	08008aa0 	.word	0x08008aa0
 80042d4:	08008ab0 	.word	0x08008ab0
 80042d8:	003d0900 	.word	0x003d0900

080042dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042dc:	b480      	push	{r7}
 80042de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042e0:	4b02      	ldr	r3, [pc, #8]	; (80042ec <HAL_RCC_GetHCLKFreq+0x10>)
 80042e2:	681b      	ldr	r3, [r3, #0]
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bc80      	pop	{r7}
 80042ea:	4770      	bx	lr
 80042ec:	20000008 	.word	0x20000008

080042f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042f4:	f7ff fff2 	bl	80042dc <HAL_RCC_GetHCLKFreq>
 80042f8:	4602      	mov	r2, r0
 80042fa:	4b05      	ldr	r3, [pc, #20]	; (8004310 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	0a1b      	lsrs	r3, r3, #8
 8004300:	f003 0307 	and.w	r3, r3, #7
 8004304:	4903      	ldr	r1, [pc, #12]	; (8004314 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004306:	5ccb      	ldrb	r3, [r1, r3]
 8004308:	fa22 f303 	lsr.w	r3, r2, r3
}
 800430c:	4618      	mov	r0, r3
 800430e:	bd80      	pop	{r7, pc}
 8004310:	40021000 	.word	0x40021000
 8004314:	08008a98 	.word	0x08008a98

08004318 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800431c:	f7ff ffde 	bl	80042dc <HAL_RCC_GetHCLKFreq>
 8004320:	4602      	mov	r2, r0
 8004322:	4b05      	ldr	r3, [pc, #20]	; (8004338 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	0adb      	lsrs	r3, r3, #11
 8004328:	f003 0307 	and.w	r3, r3, #7
 800432c:	4903      	ldr	r1, [pc, #12]	; (800433c <HAL_RCC_GetPCLK2Freq+0x24>)
 800432e:	5ccb      	ldrb	r3, [r1, r3]
 8004330:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004334:	4618      	mov	r0, r3
 8004336:	bd80      	pop	{r7, pc}
 8004338:	40021000 	.word	0x40021000
 800433c:	08008a98 	.word	0x08008a98

08004340 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004340:	b480      	push	{r7}
 8004342:	b085      	sub	sp, #20
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004348:	4b0a      	ldr	r3, [pc, #40]	; (8004374 <RCC_Delay+0x34>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a0a      	ldr	r2, [pc, #40]	; (8004378 <RCC_Delay+0x38>)
 800434e:	fba2 2303 	umull	r2, r3, r2, r3
 8004352:	0a5b      	lsrs	r3, r3, #9
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	fb02 f303 	mul.w	r3, r2, r3
 800435a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800435c:	bf00      	nop
  }
  while (Delay --);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	1e5a      	subs	r2, r3, #1
 8004362:	60fa      	str	r2, [r7, #12]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d1f9      	bne.n	800435c <RCC_Delay+0x1c>
}
 8004368:	bf00      	nop
 800436a:	bf00      	nop
 800436c:	3714      	adds	r7, #20
 800436e:	46bd      	mov	sp, r7
 8004370:	bc80      	pop	{r7}
 8004372:	4770      	bx	lr
 8004374:	20000008 	.word	0x20000008
 8004378:	10624dd3 	.word	0x10624dd3

0800437c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b086      	sub	sp, #24
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004384:	2300      	movs	r3, #0
 8004386:	613b      	str	r3, [r7, #16]
 8004388:	2300      	movs	r3, #0
 800438a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 0301 	and.w	r3, r3, #1
 8004394:	2b00      	cmp	r3, #0
 8004396:	d07d      	beq.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004398:	2300      	movs	r3, #0
 800439a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800439c:	4b4f      	ldr	r3, [pc, #316]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800439e:	69db      	ldr	r3, [r3, #28]
 80043a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d10d      	bne.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043a8:	4b4c      	ldr	r3, [pc, #304]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043aa:	69db      	ldr	r3, [r3, #28]
 80043ac:	4a4b      	ldr	r2, [pc, #300]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043b2:	61d3      	str	r3, [r2, #28]
 80043b4:	4b49      	ldr	r3, [pc, #292]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043b6:	69db      	ldr	r3, [r3, #28]
 80043b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043bc:	60bb      	str	r3, [r7, #8]
 80043be:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043c0:	2301      	movs	r3, #1
 80043c2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043c4:	4b46      	ldr	r3, [pc, #280]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d118      	bne.n	8004402 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043d0:	4b43      	ldr	r3, [pc, #268]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a42      	ldr	r2, [pc, #264]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043da:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043dc:	f7fd fe54 	bl	8002088 <HAL_GetTick>
 80043e0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043e2:	e008      	b.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043e4:	f7fd fe50 	bl	8002088 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	2b64      	cmp	r3, #100	; 0x64
 80043f0:	d901      	bls.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e06d      	b.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043f6:	4b3a      	ldr	r3, [pc, #232]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d0f0      	beq.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004402:	4b36      	ldr	r3, [pc, #216]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004404:	6a1b      	ldr	r3, [r3, #32]
 8004406:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800440a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d02e      	beq.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800441a:	68fa      	ldr	r2, [r7, #12]
 800441c:	429a      	cmp	r2, r3
 800441e:	d027      	beq.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004420:	4b2e      	ldr	r3, [pc, #184]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004422:	6a1b      	ldr	r3, [r3, #32]
 8004424:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004428:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800442a:	4b2e      	ldr	r3, [pc, #184]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800442c:	2201      	movs	r2, #1
 800442e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004430:	4b2c      	ldr	r3, [pc, #176]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004432:	2200      	movs	r2, #0
 8004434:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004436:	4a29      	ldr	r2, [pc, #164]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f003 0301 	and.w	r3, r3, #1
 8004442:	2b00      	cmp	r3, #0
 8004444:	d014      	beq.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004446:	f7fd fe1f 	bl	8002088 <HAL_GetTick>
 800444a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800444c:	e00a      	b.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800444e:	f7fd fe1b 	bl	8002088 <HAL_GetTick>
 8004452:	4602      	mov	r2, r0
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	1ad3      	subs	r3, r2, r3
 8004458:	f241 3288 	movw	r2, #5000	; 0x1388
 800445c:	4293      	cmp	r3, r2
 800445e:	d901      	bls.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004460:	2303      	movs	r3, #3
 8004462:	e036      	b.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004464:	4b1d      	ldr	r3, [pc, #116]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004466:	6a1b      	ldr	r3, [r3, #32]
 8004468:	f003 0302 	and.w	r3, r3, #2
 800446c:	2b00      	cmp	r3, #0
 800446e:	d0ee      	beq.n	800444e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004470:	4b1a      	ldr	r3, [pc, #104]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004472:	6a1b      	ldr	r3, [r3, #32]
 8004474:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	4917      	ldr	r1, [pc, #92]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800447e:	4313      	orrs	r3, r2
 8004480:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004482:	7dfb      	ldrb	r3, [r7, #23]
 8004484:	2b01      	cmp	r3, #1
 8004486:	d105      	bne.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004488:	4b14      	ldr	r3, [pc, #80]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800448a:	69db      	ldr	r3, [r3, #28]
 800448c:	4a13      	ldr	r2, [pc, #76]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800448e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004492:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 0302 	and.w	r3, r3, #2
 800449c:	2b00      	cmp	r3, #0
 800449e:	d008      	beq.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80044a0:	4b0e      	ldr	r3, [pc, #56]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	490b      	ldr	r1, [pc, #44]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044ae:	4313      	orrs	r3, r2
 80044b0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f003 0310 	and.w	r3, r3, #16
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d008      	beq.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80044be:	4b07      	ldr	r3, [pc, #28]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	4904      	ldr	r1, [pc, #16]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044cc:	4313      	orrs	r3, r2
 80044ce:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80044d0:	2300      	movs	r3, #0
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3718      	adds	r7, #24
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	40021000 	.word	0x40021000
 80044e0:	40007000 	.word	0x40007000
 80044e4:	42420440 	.word	0x42420440

080044e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b082      	sub	sp, #8
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d101      	bne.n	80044fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e041      	b.n	800457e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004500:	b2db      	uxtb	r3, r3
 8004502:	2b00      	cmp	r3, #0
 8004504:	d106      	bne.n	8004514 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f7fd fb8c 	bl	8001c2c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2202      	movs	r2, #2
 8004518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	3304      	adds	r3, #4
 8004524:	4619      	mov	r1, r3
 8004526:	4610      	mov	r0, r2
 8004528:	f000 f8f0 	bl	800470c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800457c:	2300      	movs	r3, #0
}
 800457e:	4618      	mov	r0, r3
 8004580:	3708      	adds	r7, #8
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
	...

08004588 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b086      	sub	sp, #24
 800458c:	af00      	add	r7, sp, #0
 800458e:	60f8      	str	r0, [r7, #12]
 8004590:	60b9      	str	r1, [r7, #8]
 8004592:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004594:	2300      	movs	r3, #0
 8004596:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d101      	bne.n	80045a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80045a2:	2302      	movs	r3, #2
 80045a4:	e0ae      	b.n	8004704 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2201      	movs	r2, #1
 80045aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2b0c      	cmp	r3, #12
 80045b2:	f200 809f 	bhi.w	80046f4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80045b6:	a201      	add	r2, pc, #4	; (adr r2, 80045bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80045b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045bc:	080045f1 	.word	0x080045f1
 80045c0:	080046f5 	.word	0x080046f5
 80045c4:	080046f5 	.word	0x080046f5
 80045c8:	080046f5 	.word	0x080046f5
 80045cc:	08004631 	.word	0x08004631
 80045d0:	080046f5 	.word	0x080046f5
 80045d4:	080046f5 	.word	0x080046f5
 80045d8:	080046f5 	.word	0x080046f5
 80045dc:	08004673 	.word	0x08004673
 80045e0:	080046f5 	.word	0x080046f5
 80045e4:	080046f5 	.word	0x080046f5
 80045e8:	080046f5 	.word	0x080046f5
 80045ec:	080046b3 	.word	0x080046b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	68b9      	ldr	r1, [r7, #8]
 80045f6:	4618      	mov	r0, r3
 80045f8:	f000 f8ea 	bl	80047d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	699a      	ldr	r2, [r3, #24]
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f042 0208 	orr.w	r2, r2, #8
 800460a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	699a      	ldr	r2, [r3, #24]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f022 0204 	bic.w	r2, r2, #4
 800461a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	6999      	ldr	r1, [r3, #24]
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	691a      	ldr	r2, [r3, #16]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	430a      	orrs	r2, r1
 800462c:	619a      	str	r2, [r3, #24]
      break;
 800462e:	e064      	b.n	80046fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	68b9      	ldr	r1, [r7, #8]
 8004636:	4618      	mov	r0, r3
 8004638:	f000 f930 	bl	800489c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	699a      	ldr	r2, [r3, #24]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800464a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	699a      	ldr	r2, [r3, #24]
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800465a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	6999      	ldr	r1, [r3, #24]
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	691b      	ldr	r3, [r3, #16]
 8004666:	021a      	lsls	r2, r3, #8
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	430a      	orrs	r2, r1
 800466e:	619a      	str	r2, [r3, #24]
      break;
 8004670:	e043      	b.n	80046fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	68b9      	ldr	r1, [r7, #8]
 8004678:	4618      	mov	r0, r3
 800467a:	f000 f979 	bl	8004970 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	69da      	ldr	r2, [r3, #28]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f042 0208 	orr.w	r2, r2, #8
 800468c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	69da      	ldr	r2, [r3, #28]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f022 0204 	bic.w	r2, r2, #4
 800469c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	69d9      	ldr	r1, [r3, #28]
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	691a      	ldr	r2, [r3, #16]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	430a      	orrs	r2, r1
 80046ae:	61da      	str	r2, [r3, #28]
      break;
 80046b0:	e023      	b.n	80046fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	68b9      	ldr	r1, [r7, #8]
 80046b8:	4618      	mov	r0, r3
 80046ba:	f000 f9c3 	bl	8004a44 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	69da      	ldr	r2, [r3, #28]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80046cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	69da      	ldr	r2, [r3, #28]
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	69d9      	ldr	r1, [r3, #28]
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	691b      	ldr	r3, [r3, #16]
 80046e8:	021a      	lsls	r2, r3, #8
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	430a      	orrs	r2, r1
 80046f0:	61da      	str	r2, [r3, #28]
      break;
 80046f2:	e002      	b.n	80046fa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	75fb      	strb	r3, [r7, #23]
      break;
 80046f8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2200      	movs	r2, #0
 80046fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004702:	7dfb      	ldrb	r3, [r7, #23]
}
 8004704:	4618      	mov	r0, r3
 8004706:	3718      	adds	r7, #24
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}

0800470c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800470c:	b480      	push	{r7}
 800470e:	b085      	sub	sp, #20
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	4a29      	ldr	r2, [pc, #164]	; (80047c4 <TIM_Base_SetConfig+0xb8>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d00b      	beq.n	800473c <TIM_Base_SetConfig+0x30>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800472a:	d007      	beq.n	800473c <TIM_Base_SetConfig+0x30>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	4a26      	ldr	r2, [pc, #152]	; (80047c8 <TIM_Base_SetConfig+0xbc>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d003      	beq.n	800473c <TIM_Base_SetConfig+0x30>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	4a25      	ldr	r2, [pc, #148]	; (80047cc <TIM_Base_SetConfig+0xc0>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d108      	bne.n	800474e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004742:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	68fa      	ldr	r2, [r7, #12]
 800474a:	4313      	orrs	r3, r2
 800474c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a1c      	ldr	r2, [pc, #112]	; (80047c4 <TIM_Base_SetConfig+0xb8>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d00b      	beq.n	800476e <TIM_Base_SetConfig+0x62>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800475c:	d007      	beq.n	800476e <TIM_Base_SetConfig+0x62>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a19      	ldr	r2, [pc, #100]	; (80047c8 <TIM_Base_SetConfig+0xbc>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d003      	beq.n	800476e <TIM_Base_SetConfig+0x62>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4a18      	ldr	r2, [pc, #96]	; (80047cc <TIM_Base_SetConfig+0xc0>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d108      	bne.n	8004780 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004774:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	68db      	ldr	r3, [r3, #12]
 800477a:	68fa      	ldr	r2, [r7, #12]
 800477c:	4313      	orrs	r3, r2
 800477e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	4313      	orrs	r3, r2
 800478c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	68fa      	ldr	r2, [r7, #12]
 8004792:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	689a      	ldr	r2, [r3, #8]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	4a07      	ldr	r2, [pc, #28]	; (80047c4 <TIM_Base_SetConfig+0xb8>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d103      	bne.n	80047b4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	691a      	ldr	r2, [r3, #16]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	615a      	str	r2, [r3, #20]
}
 80047ba:	bf00      	nop
 80047bc:	3714      	adds	r7, #20
 80047be:	46bd      	mov	sp, r7
 80047c0:	bc80      	pop	{r7}
 80047c2:	4770      	bx	lr
 80047c4:	40012c00 	.word	0x40012c00
 80047c8:	40000400 	.word	0x40000400
 80047cc:	40000800 	.word	0x40000800

080047d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b087      	sub	sp, #28
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6a1b      	ldr	r3, [r3, #32]
 80047de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6a1b      	ldr	r3, [r3, #32]
 80047e4:	f023 0201 	bic.w	r2, r3, #1
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	699b      	ldr	r3, [r3, #24]
 80047f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f023 0303 	bic.w	r3, r3, #3
 8004806:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	68fa      	ldr	r2, [r7, #12]
 800480e:	4313      	orrs	r3, r2
 8004810:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	f023 0302 	bic.w	r3, r3, #2
 8004818:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	697a      	ldr	r2, [r7, #20]
 8004820:	4313      	orrs	r3, r2
 8004822:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	4a1c      	ldr	r2, [pc, #112]	; (8004898 <TIM_OC1_SetConfig+0xc8>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d10c      	bne.n	8004846 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	f023 0308 	bic.w	r3, r3, #8
 8004832:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	697a      	ldr	r2, [r7, #20]
 800483a:	4313      	orrs	r3, r2
 800483c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	f023 0304 	bic.w	r3, r3, #4
 8004844:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	4a13      	ldr	r2, [pc, #76]	; (8004898 <TIM_OC1_SetConfig+0xc8>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d111      	bne.n	8004872 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004854:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800485c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	695b      	ldr	r3, [r3, #20]
 8004862:	693a      	ldr	r2, [r7, #16]
 8004864:	4313      	orrs	r3, r2
 8004866:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	699b      	ldr	r3, [r3, #24]
 800486c:	693a      	ldr	r2, [r7, #16]
 800486e:	4313      	orrs	r3, r2
 8004870:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	693a      	ldr	r2, [r7, #16]
 8004876:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	68fa      	ldr	r2, [r7, #12]
 800487c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	685a      	ldr	r2, [r3, #4]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	697a      	ldr	r2, [r7, #20]
 800488a:	621a      	str	r2, [r3, #32]
}
 800488c:	bf00      	nop
 800488e:	371c      	adds	r7, #28
 8004890:	46bd      	mov	sp, r7
 8004892:	bc80      	pop	{r7}
 8004894:	4770      	bx	lr
 8004896:	bf00      	nop
 8004898:	40012c00 	.word	0x40012c00

0800489c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800489c:	b480      	push	{r7}
 800489e:	b087      	sub	sp, #28
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6a1b      	ldr	r3, [r3, #32]
 80048aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a1b      	ldr	r3, [r3, #32]
 80048b0:	f023 0210 	bic.w	r2, r3, #16
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	699b      	ldr	r3, [r3, #24]
 80048c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	021b      	lsls	r3, r3, #8
 80048da:	68fa      	ldr	r2, [r7, #12]
 80048dc:	4313      	orrs	r3, r2
 80048de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	f023 0320 	bic.w	r3, r3, #32
 80048e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	011b      	lsls	r3, r3, #4
 80048ee:	697a      	ldr	r2, [r7, #20]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	4a1d      	ldr	r2, [pc, #116]	; (800496c <TIM_OC2_SetConfig+0xd0>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d10d      	bne.n	8004918 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004902:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	68db      	ldr	r3, [r3, #12]
 8004908:	011b      	lsls	r3, r3, #4
 800490a:	697a      	ldr	r2, [r7, #20]
 800490c:	4313      	orrs	r3, r2
 800490e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004916:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	4a14      	ldr	r2, [pc, #80]	; (800496c <TIM_OC2_SetConfig+0xd0>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d113      	bne.n	8004948 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004926:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800492e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	695b      	ldr	r3, [r3, #20]
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	693a      	ldr	r2, [r7, #16]
 8004938:	4313      	orrs	r3, r2
 800493a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	699b      	ldr	r3, [r3, #24]
 8004940:	009b      	lsls	r3, r3, #2
 8004942:	693a      	ldr	r2, [r7, #16]
 8004944:	4313      	orrs	r3, r2
 8004946:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	693a      	ldr	r2, [r7, #16]
 800494c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	68fa      	ldr	r2, [r7, #12]
 8004952:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	685a      	ldr	r2, [r3, #4]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	697a      	ldr	r2, [r7, #20]
 8004960:	621a      	str	r2, [r3, #32]
}
 8004962:	bf00      	nop
 8004964:	371c      	adds	r7, #28
 8004966:	46bd      	mov	sp, r7
 8004968:	bc80      	pop	{r7}
 800496a:	4770      	bx	lr
 800496c:	40012c00 	.word	0x40012c00

08004970 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004970:	b480      	push	{r7}
 8004972:	b087      	sub	sp, #28
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
 8004978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6a1b      	ldr	r3, [r3, #32]
 800497e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6a1b      	ldr	r3, [r3, #32]
 8004984:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	69db      	ldr	r3, [r3, #28]
 8004996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800499e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f023 0303 	bic.w	r3, r3, #3
 80049a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	68fa      	ldr	r2, [r7, #12]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80049b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	021b      	lsls	r3, r3, #8
 80049c0:	697a      	ldr	r2, [r7, #20]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a1d      	ldr	r2, [pc, #116]	; (8004a40 <TIM_OC3_SetConfig+0xd0>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d10d      	bne.n	80049ea <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80049d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	021b      	lsls	r3, r3, #8
 80049dc:	697a      	ldr	r2, [r7, #20]
 80049de:	4313      	orrs	r3, r2
 80049e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80049e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4a14      	ldr	r2, [pc, #80]	; (8004a40 <TIM_OC3_SetConfig+0xd0>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d113      	bne.n	8004a1a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80049f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	695b      	ldr	r3, [r3, #20]
 8004a06:	011b      	lsls	r3, r3, #4
 8004a08:	693a      	ldr	r2, [r7, #16]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	699b      	ldr	r3, [r3, #24]
 8004a12:	011b      	lsls	r3, r3, #4
 8004a14:	693a      	ldr	r2, [r7, #16]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	693a      	ldr	r2, [r7, #16]
 8004a1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	68fa      	ldr	r2, [r7, #12]
 8004a24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	685a      	ldr	r2, [r3, #4]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	697a      	ldr	r2, [r7, #20]
 8004a32:	621a      	str	r2, [r3, #32]
}
 8004a34:	bf00      	nop
 8004a36:	371c      	adds	r7, #28
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bc80      	pop	{r7}
 8004a3c:	4770      	bx	lr
 8004a3e:	bf00      	nop
 8004a40:	40012c00 	.word	0x40012c00

08004a44 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b087      	sub	sp, #28
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a1b      	ldr	r3, [r3, #32]
 8004a52:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6a1b      	ldr	r3, [r3, #32]
 8004a58:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	69db      	ldr	r3, [r3, #28]
 8004a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	021b      	lsls	r3, r3, #8
 8004a82:	68fa      	ldr	r2, [r7, #12]
 8004a84:	4313      	orrs	r3, r2
 8004a86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	031b      	lsls	r3, r3, #12
 8004a96:	693a      	ldr	r2, [r7, #16]
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	4a0f      	ldr	r2, [pc, #60]	; (8004adc <TIM_OC4_SetConfig+0x98>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d109      	bne.n	8004ab8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004aaa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	695b      	ldr	r3, [r3, #20]
 8004ab0:	019b      	lsls	r3, r3, #6
 8004ab2:	697a      	ldr	r2, [r7, #20]
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	697a      	ldr	r2, [r7, #20]
 8004abc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	68fa      	ldr	r2, [r7, #12]
 8004ac2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	685a      	ldr	r2, [r3, #4]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	621a      	str	r2, [r3, #32]
}
 8004ad2:	bf00      	nop
 8004ad4:	371c      	adds	r7, #28
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bc80      	pop	{r7}
 8004ada:	4770      	bx	lr
 8004adc:	40012c00 	.word	0x40012c00

08004ae0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b085      	sub	sp, #20
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
 8004ae8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d101      	bne.n	8004af8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004af4:	2302      	movs	r3, #2
 8004af6:	e046      	b.n	8004b86 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2202      	movs	r2, #2
 8004b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	68fa      	ldr	r2, [r7, #12]
 8004b26:	4313      	orrs	r3, r2
 8004b28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	68fa      	ldr	r2, [r7, #12]
 8004b30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a16      	ldr	r2, [pc, #88]	; (8004b90 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d00e      	beq.n	8004b5a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b44:	d009      	beq.n	8004b5a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a12      	ldr	r2, [pc, #72]	; (8004b94 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d004      	beq.n	8004b5a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a10      	ldr	r2, [pc, #64]	; (8004b98 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d10c      	bne.n	8004b74 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	68ba      	ldr	r2, [r7, #8]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	68ba      	ldr	r2, [r7, #8]
 8004b72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b84:	2300      	movs	r3, #0
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	3714      	adds	r7, #20
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bc80      	pop	{r7}
 8004b8e:	4770      	bx	lr
 8004b90:	40012c00 	.word	0x40012c00
 8004b94:	40000400 	.word	0x40000400
 8004b98:	40000800 	.word	0x40000800

08004b9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b082      	sub	sp, #8
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d101      	bne.n	8004bae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e042      	b.n	8004c34 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d106      	bne.n	8004bc8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f7fd f87e 	bl	8001cc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2224      	movs	r2, #36	; 0x24
 8004bcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68da      	ldr	r2, [r3, #12]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004bde:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f000 f91d 	bl	8004e20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	691a      	ldr	r2, [r3, #16]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004bf4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	695a      	ldr	r2, [r3, #20]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	68da      	ldr	r2, [r3, #12]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2220      	movs	r2, #32
 8004c20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2220      	movs	r2, #32
 8004c28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004c32:	2300      	movs	r3, #0
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3708      	adds	r7, #8
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b08a      	sub	sp, #40	; 0x28
 8004c40:	af02      	add	r7, sp, #8
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	60b9      	str	r1, [r7, #8]
 8004c46:	603b      	str	r3, [r7, #0]
 8004c48:	4613      	mov	r3, r2
 8004c4a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	2b20      	cmp	r3, #32
 8004c5a:	d16d      	bne.n	8004d38 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d002      	beq.n	8004c68 <HAL_UART_Transmit+0x2c>
 8004c62:	88fb      	ldrh	r3, [r7, #6]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d101      	bne.n	8004c6c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e066      	b.n	8004d3a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2221      	movs	r2, #33	; 0x21
 8004c76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c7a:	f7fd fa05 	bl	8002088 <HAL_GetTick>
 8004c7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	88fa      	ldrh	r2, [r7, #6]
 8004c84:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	88fa      	ldrh	r2, [r7, #6]
 8004c8a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c94:	d108      	bne.n	8004ca8 <HAL_UART_Transmit+0x6c>
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	691b      	ldr	r3, [r3, #16]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d104      	bne.n	8004ca8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	61bb      	str	r3, [r7, #24]
 8004ca6:	e003      	b.n	8004cb0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004cac:	2300      	movs	r3, #0
 8004cae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004cb0:	e02a      	b.n	8004d08 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	9300      	str	r3, [sp, #0]
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	2180      	movs	r1, #128	; 0x80
 8004cbc:	68f8      	ldr	r0, [r7, #12]
 8004cbe:	f000 f840 	bl	8004d42 <UART_WaitOnFlagUntilTimeout>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d001      	beq.n	8004ccc <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e036      	b.n	8004d3a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d10b      	bne.n	8004cea <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004cd2:	69bb      	ldr	r3, [r7, #24]
 8004cd4:	881b      	ldrh	r3, [r3, #0]
 8004cd6:	461a      	mov	r2, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ce0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004ce2:	69bb      	ldr	r3, [r7, #24]
 8004ce4:	3302      	adds	r3, #2
 8004ce6:	61bb      	str	r3, [r7, #24]
 8004ce8:	e007      	b.n	8004cfa <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	781a      	ldrb	r2, [r3, #0]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004cf4:	69fb      	ldr	r3, [r7, #28]
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004cfe:	b29b      	uxth	r3, r3
 8004d00:	3b01      	subs	r3, #1
 8004d02:	b29a      	uxth	r2, r3
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d0c:	b29b      	uxth	r3, r3
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d1cf      	bne.n	8004cb2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	9300      	str	r3, [sp, #0]
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	2140      	movs	r1, #64	; 0x40
 8004d1c:	68f8      	ldr	r0, [r7, #12]
 8004d1e:	f000 f810 	bl	8004d42 <UART_WaitOnFlagUntilTimeout>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d001      	beq.n	8004d2c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8004d28:	2303      	movs	r3, #3
 8004d2a:	e006      	b.n	8004d3a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2220      	movs	r2, #32
 8004d30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004d34:	2300      	movs	r3, #0
 8004d36:	e000      	b.n	8004d3a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004d38:	2302      	movs	r3, #2
  }
}
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	3720      	adds	r7, #32
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}

08004d42 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004d42:	b580      	push	{r7, lr}
 8004d44:	b090      	sub	sp, #64	; 0x40
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	60f8      	str	r0, [r7, #12]
 8004d4a:	60b9      	str	r1, [r7, #8]
 8004d4c:	603b      	str	r3, [r7, #0]
 8004d4e:	4613      	mov	r3, r2
 8004d50:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d52:	e050      	b.n	8004df6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d5a:	d04c      	beq.n	8004df6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004d5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d007      	beq.n	8004d72 <UART_WaitOnFlagUntilTimeout+0x30>
 8004d62:	f7fd f991 	bl	8002088 <HAL_GetTick>
 8004d66:	4602      	mov	r2, r0
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	1ad3      	subs	r3, r2, r3
 8004d6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d241      	bcs.n	8004df6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	330c      	adds	r3, #12
 8004d78:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d7c:	e853 3f00 	ldrex	r3, [r3]
 8004d80:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d84:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004d88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	330c      	adds	r3, #12
 8004d90:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004d92:	637a      	str	r2, [r7, #52]	; 0x34
 8004d94:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d96:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004d98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d9a:	e841 2300 	strex	r3, r2, [r1]
 8004d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004da0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1e5      	bne.n	8004d72 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	3314      	adds	r3, #20
 8004dac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	e853 3f00 	ldrex	r3, [r3]
 8004db4:	613b      	str	r3, [r7, #16]
   return(result);
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	f023 0301 	bic.w	r3, r3, #1
 8004dbc:	63bb      	str	r3, [r7, #56]	; 0x38
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	3314      	adds	r3, #20
 8004dc4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004dc6:	623a      	str	r2, [r7, #32]
 8004dc8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dca:	69f9      	ldr	r1, [r7, #28]
 8004dcc:	6a3a      	ldr	r2, [r7, #32]
 8004dce:	e841 2300 	strex	r3, r2, [r1]
 8004dd2:	61bb      	str	r3, [r7, #24]
   return(result);
 8004dd4:	69bb      	ldr	r3, [r7, #24]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d1e5      	bne.n	8004da6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2220      	movs	r2, #32
 8004dde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2220      	movs	r2, #32
 8004de6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2200      	movs	r2, #0
 8004dee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004df2:	2303      	movs	r3, #3
 8004df4:	e00f      	b.n	8004e16 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	4013      	ands	r3, r2
 8004e00:	68ba      	ldr	r2, [r7, #8]
 8004e02:	429a      	cmp	r2, r3
 8004e04:	bf0c      	ite	eq
 8004e06:	2301      	moveq	r3, #1
 8004e08:	2300      	movne	r3, #0
 8004e0a:	b2db      	uxtb	r3, r3
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	79fb      	ldrb	r3, [r7, #7]
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d09f      	beq.n	8004d54 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3740      	adds	r7, #64	; 0x40
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
	...

08004e20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	691b      	ldr	r3, [r3, #16]
 8004e2e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	68da      	ldr	r2, [r3, #12]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	430a      	orrs	r2, r1
 8004e3c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	689a      	ldr	r2, [r3, #8]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	691b      	ldr	r3, [r3, #16]
 8004e46:	431a      	orrs	r2, r3
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	695b      	ldr	r3, [r3, #20]
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	68db      	ldr	r3, [r3, #12]
 8004e56:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004e5a:	f023 030c 	bic.w	r3, r3, #12
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	6812      	ldr	r2, [r2, #0]
 8004e62:	68b9      	ldr	r1, [r7, #8]
 8004e64:	430b      	orrs	r3, r1
 8004e66:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	695b      	ldr	r3, [r3, #20]
 8004e6e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	699a      	ldr	r2, [r3, #24]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	430a      	orrs	r2, r1
 8004e7c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a2c      	ldr	r2, [pc, #176]	; (8004f34 <UART_SetConfig+0x114>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d103      	bne.n	8004e90 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004e88:	f7ff fa46 	bl	8004318 <HAL_RCC_GetPCLK2Freq>
 8004e8c:	60f8      	str	r0, [r7, #12]
 8004e8e:	e002      	b.n	8004e96 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004e90:	f7ff fa2e 	bl	80042f0 <HAL_RCC_GetPCLK1Freq>
 8004e94:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e96:	68fa      	ldr	r2, [r7, #12]
 8004e98:	4613      	mov	r3, r2
 8004e9a:	009b      	lsls	r3, r3, #2
 8004e9c:	4413      	add	r3, r2
 8004e9e:	009a      	lsls	r2, r3, #2
 8004ea0:	441a      	add	r2, r3
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	009b      	lsls	r3, r3, #2
 8004ea8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eac:	4a22      	ldr	r2, [pc, #136]	; (8004f38 <UART_SetConfig+0x118>)
 8004eae:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb2:	095b      	lsrs	r3, r3, #5
 8004eb4:	0119      	lsls	r1, r3, #4
 8004eb6:	68fa      	ldr	r2, [r7, #12]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	4413      	add	r3, r2
 8004ebe:	009a      	lsls	r2, r3, #2
 8004ec0:	441a      	add	r2, r3
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ecc:	4b1a      	ldr	r3, [pc, #104]	; (8004f38 <UART_SetConfig+0x118>)
 8004ece:	fba3 0302 	umull	r0, r3, r3, r2
 8004ed2:	095b      	lsrs	r3, r3, #5
 8004ed4:	2064      	movs	r0, #100	; 0x64
 8004ed6:	fb00 f303 	mul.w	r3, r0, r3
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	011b      	lsls	r3, r3, #4
 8004ede:	3332      	adds	r3, #50	; 0x32
 8004ee0:	4a15      	ldr	r2, [pc, #84]	; (8004f38 <UART_SetConfig+0x118>)
 8004ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ee6:	095b      	lsrs	r3, r3, #5
 8004ee8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004eec:	4419      	add	r1, r3
 8004eee:	68fa      	ldr	r2, [r7, #12]
 8004ef0:	4613      	mov	r3, r2
 8004ef2:	009b      	lsls	r3, r3, #2
 8004ef4:	4413      	add	r3, r2
 8004ef6:	009a      	lsls	r2, r3, #2
 8004ef8:	441a      	add	r2, r3
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	009b      	lsls	r3, r3, #2
 8004f00:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f04:	4b0c      	ldr	r3, [pc, #48]	; (8004f38 <UART_SetConfig+0x118>)
 8004f06:	fba3 0302 	umull	r0, r3, r3, r2
 8004f0a:	095b      	lsrs	r3, r3, #5
 8004f0c:	2064      	movs	r0, #100	; 0x64
 8004f0e:	fb00 f303 	mul.w	r3, r0, r3
 8004f12:	1ad3      	subs	r3, r2, r3
 8004f14:	011b      	lsls	r3, r3, #4
 8004f16:	3332      	adds	r3, #50	; 0x32
 8004f18:	4a07      	ldr	r2, [pc, #28]	; (8004f38 <UART_SetConfig+0x118>)
 8004f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f1e:	095b      	lsrs	r3, r3, #5
 8004f20:	f003 020f 	and.w	r2, r3, #15
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	440a      	add	r2, r1
 8004f2a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004f2c:	bf00      	nop
 8004f2e:	3710      	adds	r7, #16
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}
 8004f34:	40013800 	.word	0x40013800
 8004f38:	51eb851f 	.word	0x51eb851f

08004f3c <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004f3c:	b084      	sub	sp, #16
 8004f3e:	b480      	push	{r7}
 8004f40:	b083      	sub	sp, #12
 8004f42:	af00      	add	r7, sp, #0
 8004f44:	6078      	str	r0, [r7, #4]
 8004f46:	f107 0014 	add.w	r0, r7, #20
 8004f4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004f4e:	2300      	movs	r3, #0
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	370c      	adds	r7, #12
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bc80      	pop	{r7}
 8004f58:	b004      	add	sp, #16
 8004f5a:	4770      	bx	lr

08004f5c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b085      	sub	sp, #20
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004f64:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004f68:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004f70:	b29a      	uxth	r2, r3
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	b29b      	uxth	r3, r3
 8004f76:	43db      	mvns	r3, r3
 8004f78:	b29b      	uxth	r3, r3
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	b29a      	uxth	r2, r3
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004f84:	2300      	movs	r3, #0
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3714      	adds	r7, #20
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bc80      	pop	{r7}
 8004f8e:	4770      	bx	lr

08004f90 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
 8004f98:	460b      	mov	r3, r1
 8004f9a:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004f9c:	2300      	movs	r3, #0
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	370c      	adds	r7, #12
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bc80      	pop	{r7}
 8004fa6:	4770      	bx	lr

08004fa8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004fa8:	b084      	sub	sp, #16
 8004faa:	b480      	push	{r7}
 8004fac:	b083      	sub	sp, #12
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	6078      	str	r0, [r7, #4]
 8004fb2:	f107 0014 	add.w	r0, r7, #20
 8004fb6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004fda:	2300      	movs	r3, #0
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	370c      	adds	r7, #12
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bc80      	pop	{r7}
 8004fe4:	b004      	add	sp, #16
 8004fe6:	4770      	bx	lr

08004fe8 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004ff0:	2300      	movs	r3, #0
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	370c      	adds	r7, #12
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bc80      	pop	{r7}
 8004ffa:	4770      	bx	lr

08004ffc <malloc>:
 8004ffc:	4b02      	ldr	r3, [pc, #8]	; (8005008 <malloc+0xc>)
 8004ffe:	4601      	mov	r1, r0
 8005000:	6818      	ldr	r0, [r3, #0]
 8005002:	f000 b82b 	b.w	800505c <_malloc_r>
 8005006:	bf00      	nop
 8005008:	2000006c 	.word	0x2000006c

0800500c <free>:
 800500c:	4b02      	ldr	r3, [pc, #8]	; (8005018 <free+0xc>)
 800500e:	4601      	mov	r1, r0
 8005010:	6818      	ldr	r0, [r3, #0]
 8005012:	f001 bd4d 	b.w	8006ab0 <_free_r>
 8005016:	bf00      	nop
 8005018:	2000006c 	.word	0x2000006c

0800501c <sbrk_aligned>:
 800501c:	b570      	push	{r4, r5, r6, lr}
 800501e:	4e0e      	ldr	r6, [pc, #56]	; (8005058 <sbrk_aligned+0x3c>)
 8005020:	460c      	mov	r4, r1
 8005022:	6831      	ldr	r1, [r6, #0]
 8005024:	4605      	mov	r5, r0
 8005026:	b911      	cbnz	r1, 800502e <sbrk_aligned+0x12>
 8005028:	f000 fe68 	bl	8005cfc <_sbrk_r>
 800502c:	6030      	str	r0, [r6, #0]
 800502e:	4621      	mov	r1, r4
 8005030:	4628      	mov	r0, r5
 8005032:	f000 fe63 	bl	8005cfc <_sbrk_r>
 8005036:	1c43      	adds	r3, r0, #1
 8005038:	d00a      	beq.n	8005050 <sbrk_aligned+0x34>
 800503a:	1cc4      	adds	r4, r0, #3
 800503c:	f024 0403 	bic.w	r4, r4, #3
 8005040:	42a0      	cmp	r0, r4
 8005042:	d007      	beq.n	8005054 <sbrk_aligned+0x38>
 8005044:	1a21      	subs	r1, r4, r0
 8005046:	4628      	mov	r0, r5
 8005048:	f000 fe58 	bl	8005cfc <_sbrk_r>
 800504c:	3001      	adds	r0, #1
 800504e:	d101      	bne.n	8005054 <sbrk_aligned+0x38>
 8005050:	f04f 34ff 	mov.w	r4, #4294967295
 8005054:	4620      	mov	r0, r4
 8005056:	bd70      	pop	{r4, r5, r6, pc}
 8005058:	20000ae8 	.word	0x20000ae8

0800505c <_malloc_r>:
 800505c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005060:	1ccd      	adds	r5, r1, #3
 8005062:	f025 0503 	bic.w	r5, r5, #3
 8005066:	3508      	adds	r5, #8
 8005068:	2d0c      	cmp	r5, #12
 800506a:	bf38      	it	cc
 800506c:	250c      	movcc	r5, #12
 800506e:	2d00      	cmp	r5, #0
 8005070:	4607      	mov	r7, r0
 8005072:	db01      	blt.n	8005078 <_malloc_r+0x1c>
 8005074:	42a9      	cmp	r1, r5
 8005076:	d905      	bls.n	8005084 <_malloc_r+0x28>
 8005078:	230c      	movs	r3, #12
 800507a:	2600      	movs	r6, #0
 800507c:	603b      	str	r3, [r7, #0]
 800507e:	4630      	mov	r0, r6
 8005080:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005084:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005158 <_malloc_r+0xfc>
 8005088:	f000 f868 	bl	800515c <__malloc_lock>
 800508c:	f8d8 3000 	ldr.w	r3, [r8]
 8005090:	461c      	mov	r4, r3
 8005092:	bb5c      	cbnz	r4, 80050ec <_malloc_r+0x90>
 8005094:	4629      	mov	r1, r5
 8005096:	4638      	mov	r0, r7
 8005098:	f7ff ffc0 	bl	800501c <sbrk_aligned>
 800509c:	1c43      	adds	r3, r0, #1
 800509e:	4604      	mov	r4, r0
 80050a0:	d155      	bne.n	800514e <_malloc_r+0xf2>
 80050a2:	f8d8 4000 	ldr.w	r4, [r8]
 80050a6:	4626      	mov	r6, r4
 80050a8:	2e00      	cmp	r6, #0
 80050aa:	d145      	bne.n	8005138 <_malloc_r+0xdc>
 80050ac:	2c00      	cmp	r4, #0
 80050ae:	d048      	beq.n	8005142 <_malloc_r+0xe6>
 80050b0:	6823      	ldr	r3, [r4, #0]
 80050b2:	4631      	mov	r1, r6
 80050b4:	4638      	mov	r0, r7
 80050b6:	eb04 0903 	add.w	r9, r4, r3
 80050ba:	f000 fe1f 	bl	8005cfc <_sbrk_r>
 80050be:	4581      	cmp	r9, r0
 80050c0:	d13f      	bne.n	8005142 <_malloc_r+0xe6>
 80050c2:	6821      	ldr	r1, [r4, #0]
 80050c4:	4638      	mov	r0, r7
 80050c6:	1a6d      	subs	r5, r5, r1
 80050c8:	4629      	mov	r1, r5
 80050ca:	f7ff ffa7 	bl	800501c <sbrk_aligned>
 80050ce:	3001      	adds	r0, #1
 80050d0:	d037      	beq.n	8005142 <_malloc_r+0xe6>
 80050d2:	6823      	ldr	r3, [r4, #0]
 80050d4:	442b      	add	r3, r5
 80050d6:	6023      	str	r3, [r4, #0]
 80050d8:	f8d8 3000 	ldr.w	r3, [r8]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d038      	beq.n	8005152 <_malloc_r+0xf6>
 80050e0:	685a      	ldr	r2, [r3, #4]
 80050e2:	42a2      	cmp	r2, r4
 80050e4:	d12b      	bne.n	800513e <_malloc_r+0xe2>
 80050e6:	2200      	movs	r2, #0
 80050e8:	605a      	str	r2, [r3, #4]
 80050ea:	e00f      	b.n	800510c <_malloc_r+0xb0>
 80050ec:	6822      	ldr	r2, [r4, #0]
 80050ee:	1b52      	subs	r2, r2, r5
 80050f0:	d41f      	bmi.n	8005132 <_malloc_r+0xd6>
 80050f2:	2a0b      	cmp	r2, #11
 80050f4:	d917      	bls.n	8005126 <_malloc_r+0xca>
 80050f6:	1961      	adds	r1, r4, r5
 80050f8:	42a3      	cmp	r3, r4
 80050fa:	6025      	str	r5, [r4, #0]
 80050fc:	bf18      	it	ne
 80050fe:	6059      	strne	r1, [r3, #4]
 8005100:	6863      	ldr	r3, [r4, #4]
 8005102:	bf08      	it	eq
 8005104:	f8c8 1000 	streq.w	r1, [r8]
 8005108:	5162      	str	r2, [r4, r5]
 800510a:	604b      	str	r3, [r1, #4]
 800510c:	4638      	mov	r0, r7
 800510e:	f104 060b 	add.w	r6, r4, #11
 8005112:	f000 f829 	bl	8005168 <__malloc_unlock>
 8005116:	f026 0607 	bic.w	r6, r6, #7
 800511a:	1d23      	adds	r3, r4, #4
 800511c:	1af2      	subs	r2, r6, r3
 800511e:	d0ae      	beq.n	800507e <_malloc_r+0x22>
 8005120:	1b9b      	subs	r3, r3, r6
 8005122:	50a3      	str	r3, [r4, r2]
 8005124:	e7ab      	b.n	800507e <_malloc_r+0x22>
 8005126:	42a3      	cmp	r3, r4
 8005128:	6862      	ldr	r2, [r4, #4]
 800512a:	d1dd      	bne.n	80050e8 <_malloc_r+0x8c>
 800512c:	f8c8 2000 	str.w	r2, [r8]
 8005130:	e7ec      	b.n	800510c <_malloc_r+0xb0>
 8005132:	4623      	mov	r3, r4
 8005134:	6864      	ldr	r4, [r4, #4]
 8005136:	e7ac      	b.n	8005092 <_malloc_r+0x36>
 8005138:	4634      	mov	r4, r6
 800513a:	6876      	ldr	r6, [r6, #4]
 800513c:	e7b4      	b.n	80050a8 <_malloc_r+0x4c>
 800513e:	4613      	mov	r3, r2
 8005140:	e7cc      	b.n	80050dc <_malloc_r+0x80>
 8005142:	230c      	movs	r3, #12
 8005144:	4638      	mov	r0, r7
 8005146:	603b      	str	r3, [r7, #0]
 8005148:	f000 f80e 	bl	8005168 <__malloc_unlock>
 800514c:	e797      	b.n	800507e <_malloc_r+0x22>
 800514e:	6025      	str	r5, [r4, #0]
 8005150:	e7dc      	b.n	800510c <_malloc_r+0xb0>
 8005152:	605b      	str	r3, [r3, #4]
 8005154:	deff      	udf	#255	; 0xff
 8005156:	bf00      	nop
 8005158:	20000ae4 	.word	0x20000ae4

0800515c <__malloc_lock>:
 800515c:	4801      	ldr	r0, [pc, #4]	; (8005164 <__malloc_lock+0x8>)
 800515e:	f000 be19 	b.w	8005d94 <__retarget_lock_acquire_recursive>
 8005162:	bf00      	nop
 8005164:	20000c2c 	.word	0x20000c2c

08005168 <__malloc_unlock>:
 8005168:	4801      	ldr	r0, [pc, #4]	; (8005170 <__malloc_unlock+0x8>)
 800516a:	f000 be14 	b.w	8005d96 <__retarget_lock_release_recursive>
 800516e:	bf00      	nop
 8005170:	20000c2c 	.word	0x20000c2c

08005174 <__cvt>:
 8005174:	2b00      	cmp	r3, #0
 8005176:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800517a:	461f      	mov	r7, r3
 800517c:	bfbb      	ittet	lt
 800517e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005182:	461f      	movlt	r7, r3
 8005184:	2300      	movge	r3, #0
 8005186:	232d      	movlt	r3, #45	; 0x2d
 8005188:	b088      	sub	sp, #32
 800518a:	4614      	mov	r4, r2
 800518c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800518e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005190:	7013      	strb	r3, [r2, #0]
 8005192:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005194:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005198:	f023 0820 	bic.w	r8, r3, #32
 800519c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80051a0:	d005      	beq.n	80051ae <__cvt+0x3a>
 80051a2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80051a6:	d100      	bne.n	80051aa <__cvt+0x36>
 80051a8:	3501      	adds	r5, #1
 80051aa:	2302      	movs	r3, #2
 80051ac:	e000      	b.n	80051b0 <__cvt+0x3c>
 80051ae:	2303      	movs	r3, #3
 80051b0:	aa07      	add	r2, sp, #28
 80051b2:	9204      	str	r2, [sp, #16]
 80051b4:	aa06      	add	r2, sp, #24
 80051b6:	e9cd a202 	strd	sl, r2, [sp, #8]
 80051ba:	e9cd 3500 	strd	r3, r5, [sp]
 80051be:	4622      	mov	r2, r4
 80051c0:	463b      	mov	r3, r7
 80051c2:	f000 fe91 	bl	8005ee8 <_dtoa_r>
 80051c6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80051ca:	4606      	mov	r6, r0
 80051cc:	d102      	bne.n	80051d4 <__cvt+0x60>
 80051ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80051d0:	07db      	lsls	r3, r3, #31
 80051d2:	d522      	bpl.n	800521a <__cvt+0xa6>
 80051d4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80051d8:	eb06 0905 	add.w	r9, r6, r5
 80051dc:	d110      	bne.n	8005200 <__cvt+0x8c>
 80051de:	7833      	ldrb	r3, [r6, #0]
 80051e0:	2b30      	cmp	r3, #48	; 0x30
 80051e2:	d10a      	bne.n	80051fa <__cvt+0x86>
 80051e4:	2200      	movs	r2, #0
 80051e6:	2300      	movs	r3, #0
 80051e8:	4620      	mov	r0, r4
 80051ea:	4639      	mov	r1, r7
 80051ec:	f7fb fbdc 	bl	80009a8 <__aeabi_dcmpeq>
 80051f0:	b918      	cbnz	r0, 80051fa <__cvt+0x86>
 80051f2:	f1c5 0501 	rsb	r5, r5, #1
 80051f6:	f8ca 5000 	str.w	r5, [sl]
 80051fa:	f8da 3000 	ldr.w	r3, [sl]
 80051fe:	4499      	add	r9, r3
 8005200:	2200      	movs	r2, #0
 8005202:	2300      	movs	r3, #0
 8005204:	4620      	mov	r0, r4
 8005206:	4639      	mov	r1, r7
 8005208:	f7fb fbce 	bl	80009a8 <__aeabi_dcmpeq>
 800520c:	b108      	cbz	r0, 8005212 <__cvt+0x9e>
 800520e:	f8cd 901c 	str.w	r9, [sp, #28]
 8005212:	2230      	movs	r2, #48	; 0x30
 8005214:	9b07      	ldr	r3, [sp, #28]
 8005216:	454b      	cmp	r3, r9
 8005218:	d307      	bcc.n	800522a <__cvt+0xb6>
 800521a:	4630      	mov	r0, r6
 800521c:	9b07      	ldr	r3, [sp, #28]
 800521e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005220:	1b9b      	subs	r3, r3, r6
 8005222:	6013      	str	r3, [r2, #0]
 8005224:	b008      	add	sp, #32
 8005226:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800522a:	1c59      	adds	r1, r3, #1
 800522c:	9107      	str	r1, [sp, #28]
 800522e:	701a      	strb	r2, [r3, #0]
 8005230:	e7f0      	b.n	8005214 <__cvt+0xa0>

08005232 <__exponent>:
 8005232:	4603      	mov	r3, r0
 8005234:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005236:	2900      	cmp	r1, #0
 8005238:	f803 2b02 	strb.w	r2, [r3], #2
 800523c:	bfb6      	itet	lt
 800523e:	222d      	movlt	r2, #45	; 0x2d
 8005240:	222b      	movge	r2, #43	; 0x2b
 8005242:	4249      	neglt	r1, r1
 8005244:	2909      	cmp	r1, #9
 8005246:	7042      	strb	r2, [r0, #1]
 8005248:	dd2a      	ble.n	80052a0 <__exponent+0x6e>
 800524a:	f10d 0207 	add.w	r2, sp, #7
 800524e:	4617      	mov	r7, r2
 8005250:	260a      	movs	r6, #10
 8005252:	fb91 f5f6 	sdiv	r5, r1, r6
 8005256:	4694      	mov	ip, r2
 8005258:	fb06 1415 	mls	r4, r6, r5, r1
 800525c:	3430      	adds	r4, #48	; 0x30
 800525e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005262:	460c      	mov	r4, r1
 8005264:	2c63      	cmp	r4, #99	; 0x63
 8005266:	4629      	mov	r1, r5
 8005268:	f102 32ff 	add.w	r2, r2, #4294967295
 800526c:	dcf1      	bgt.n	8005252 <__exponent+0x20>
 800526e:	3130      	adds	r1, #48	; 0x30
 8005270:	f1ac 0402 	sub.w	r4, ip, #2
 8005274:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005278:	4622      	mov	r2, r4
 800527a:	1c41      	adds	r1, r0, #1
 800527c:	42ba      	cmp	r2, r7
 800527e:	d30a      	bcc.n	8005296 <__exponent+0x64>
 8005280:	f10d 0209 	add.w	r2, sp, #9
 8005284:	eba2 020c 	sub.w	r2, r2, ip
 8005288:	42bc      	cmp	r4, r7
 800528a:	bf88      	it	hi
 800528c:	2200      	movhi	r2, #0
 800528e:	4413      	add	r3, r2
 8005290:	1a18      	subs	r0, r3, r0
 8005292:	b003      	add	sp, #12
 8005294:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005296:	f812 5b01 	ldrb.w	r5, [r2], #1
 800529a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800529e:	e7ed      	b.n	800527c <__exponent+0x4a>
 80052a0:	2330      	movs	r3, #48	; 0x30
 80052a2:	3130      	adds	r1, #48	; 0x30
 80052a4:	7083      	strb	r3, [r0, #2]
 80052a6:	70c1      	strb	r1, [r0, #3]
 80052a8:	1d03      	adds	r3, r0, #4
 80052aa:	e7f1      	b.n	8005290 <__exponent+0x5e>

080052ac <_printf_float>:
 80052ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052b0:	b091      	sub	sp, #68	; 0x44
 80052b2:	460c      	mov	r4, r1
 80052b4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80052b8:	4616      	mov	r6, r2
 80052ba:	461f      	mov	r7, r3
 80052bc:	4605      	mov	r5, r0
 80052be:	f000 fce5 	bl	8005c8c <_localeconv_r>
 80052c2:	6803      	ldr	r3, [r0, #0]
 80052c4:	4618      	mov	r0, r3
 80052c6:	9309      	str	r3, [sp, #36]	; 0x24
 80052c8:	f7fa ff42 	bl	8000150 <strlen>
 80052cc:	2300      	movs	r3, #0
 80052ce:	930e      	str	r3, [sp, #56]	; 0x38
 80052d0:	f8d8 3000 	ldr.w	r3, [r8]
 80052d4:	900a      	str	r0, [sp, #40]	; 0x28
 80052d6:	3307      	adds	r3, #7
 80052d8:	f023 0307 	bic.w	r3, r3, #7
 80052dc:	f103 0208 	add.w	r2, r3, #8
 80052e0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80052e4:	f8d4 b000 	ldr.w	fp, [r4]
 80052e8:	f8c8 2000 	str.w	r2, [r8]
 80052ec:	e9d3 a800 	ldrd	sl, r8, [r3]
 80052f0:	4652      	mov	r2, sl
 80052f2:	4643      	mov	r3, r8
 80052f4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80052f8:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 80052fc:	930b      	str	r3, [sp, #44]	; 0x2c
 80052fe:	f04f 32ff 	mov.w	r2, #4294967295
 8005302:	4650      	mov	r0, sl
 8005304:	4b9c      	ldr	r3, [pc, #624]	; (8005578 <_printf_float+0x2cc>)
 8005306:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005308:	f7fb fb80 	bl	8000a0c <__aeabi_dcmpun>
 800530c:	bb70      	cbnz	r0, 800536c <_printf_float+0xc0>
 800530e:	f04f 32ff 	mov.w	r2, #4294967295
 8005312:	4650      	mov	r0, sl
 8005314:	4b98      	ldr	r3, [pc, #608]	; (8005578 <_printf_float+0x2cc>)
 8005316:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005318:	f7fb fb5a 	bl	80009d0 <__aeabi_dcmple>
 800531c:	bb30      	cbnz	r0, 800536c <_printf_float+0xc0>
 800531e:	2200      	movs	r2, #0
 8005320:	2300      	movs	r3, #0
 8005322:	4650      	mov	r0, sl
 8005324:	4641      	mov	r1, r8
 8005326:	f7fb fb49 	bl	80009bc <__aeabi_dcmplt>
 800532a:	b110      	cbz	r0, 8005332 <_printf_float+0x86>
 800532c:	232d      	movs	r3, #45	; 0x2d
 800532e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005332:	4a92      	ldr	r2, [pc, #584]	; (800557c <_printf_float+0x2d0>)
 8005334:	4b92      	ldr	r3, [pc, #584]	; (8005580 <_printf_float+0x2d4>)
 8005336:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800533a:	bf94      	ite	ls
 800533c:	4690      	movls	r8, r2
 800533e:	4698      	movhi	r8, r3
 8005340:	2303      	movs	r3, #3
 8005342:	f04f 0a00 	mov.w	sl, #0
 8005346:	6123      	str	r3, [r4, #16]
 8005348:	f02b 0304 	bic.w	r3, fp, #4
 800534c:	6023      	str	r3, [r4, #0]
 800534e:	4633      	mov	r3, r6
 8005350:	4621      	mov	r1, r4
 8005352:	4628      	mov	r0, r5
 8005354:	9700      	str	r7, [sp, #0]
 8005356:	aa0f      	add	r2, sp, #60	; 0x3c
 8005358:	f000 f9d6 	bl	8005708 <_printf_common>
 800535c:	3001      	adds	r0, #1
 800535e:	f040 8090 	bne.w	8005482 <_printf_float+0x1d6>
 8005362:	f04f 30ff 	mov.w	r0, #4294967295
 8005366:	b011      	add	sp, #68	; 0x44
 8005368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800536c:	4652      	mov	r2, sl
 800536e:	4643      	mov	r3, r8
 8005370:	4650      	mov	r0, sl
 8005372:	4641      	mov	r1, r8
 8005374:	f7fb fb4a 	bl	8000a0c <__aeabi_dcmpun>
 8005378:	b148      	cbz	r0, 800538e <_printf_float+0xe2>
 800537a:	f1b8 0f00 	cmp.w	r8, #0
 800537e:	bfb8      	it	lt
 8005380:	232d      	movlt	r3, #45	; 0x2d
 8005382:	4a80      	ldr	r2, [pc, #512]	; (8005584 <_printf_float+0x2d8>)
 8005384:	bfb8      	it	lt
 8005386:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800538a:	4b7f      	ldr	r3, [pc, #508]	; (8005588 <_printf_float+0x2dc>)
 800538c:	e7d3      	b.n	8005336 <_printf_float+0x8a>
 800538e:	6863      	ldr	r3, [r4, #4]
 8005390:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005394:	1c5a      	adds	r2, r3, #1
 8005396:	d142      	bne.n	800541e <_printf_float+0x172>
 8005398:	2306      	movs	r3, #6
 800539a:	6063      	str	r3, [r4, #4]
 800539c:	2200      	movs	r2, #0
 800539e:	9206      	str	r2, [sp, #24]
 80053a0:	aa0e      	add	r2, sp, #56	; 0x38
 80053a2:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80053a6:	aa0d      	add	r2, sp, #52	; 0x34
 80053a8:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80053ac:	9203      	str	r2, [sp, #12]
 80053ae:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80053b2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80053b6:	6023      	str	r3, [r4, #0]
 80053b8:	6863      	ldr	r3, [r4, #4]
 80053ba:	4652      	mov	r2, sl
 80053bc:	9300      	str	r3, [sp, #0]
 80053be:	4628      	mov	r0, r5
 80053c0:	4643      	mov	r3, r8
 80053c2:	910b      	str	r1, [sp, #44]	; 0x2c
 80053c4:	f7ff fed6 	bl	8005174 <__cvt>
 80053c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80053ca:	4680      	mov	r8, r0
 80053cc:	2947      	cmp	r1, #71	; 0x47
 80053ce:	990d      	ldr	r1, [sp, #52]	; 0x34
 80053d0:	d108      	bne.n	80053e4 <_printf_float+0x138>
 80053d2:	1cc8      	adds	r0, r1, #3
 80053d4:	db02      	blt.n	80053dc <_printf_float+0x130>
 80053d6:	6863      	ldr	r3, [r4, #4]
 80053d8:	4299      	cmp	r1, r3
 80053da:	dd40      	ble.n	800545e <_printf_float+0x1b2>
 80053dc:	f1a9 0902 	sub.w	r9, r9, #2
 80053e0:	fa5f f989 	uxtb.w	r9, r9
 80053e4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80053e8:	d81f      	bhi.n	800542a <_printf_float+0x17e>
 80053ea:	464a      	mov	r2, r9
 80053ec:	3901      	subs	r1, #1
 80053ee:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80053f2:	910d      	str	r1, [sp, #52]	; 0x34
 80053f4:	f7ff ff1d 	bl	8005232 <__exponent>
 80053f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80053fa:	4682      	mov	sl, r0
 80053fc:	1813      	adds	r3, r2, r0
 80053fe:	2a01      	cmp	r2, #1
 8005400:	6123      	str	r3, [r4, #16]
 8005402:	dc02      	bgt.n	800540a <_printf_float+0x15e>
 8005404:	6822      	ldr	r2, [r4, #0]
 8005406:	07d2      	lsls	r2, r2, #31
 8005408:	d501      	bpl.n	800540e <_printf_float+0x162>
 800540a:	3301      	adds	r3, #1
 800540c:	6123      	str	r3, [r4, #16]
 800540e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005412:	2b00      	cmp	r3, #0
 8005414:	d09b      	beq.n	800534e <_printf_float+0xa2>
 8005416:	232d      	movs	r3, #45	; 0x2d
 8005418:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800541c:	e797      	b.n	800534e <_printf_float+0xa2>
 800541e:	2947      	cmp	r1, #71	; 0x47
 8005420:	d1bc      	bne.n	800539c <_printf_float+0xf0>
 8005422:	2b00      	cmp	r3, #0
 8005424:	d1ba      	bne.n	800539c <_printf_float+0xf0>
 8005426:	2301      	movs	r3, #1
 8005428:	e7b7      	b.n	800539a <_printf_float+0xee>
 800542a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800542e:	d118      	bne.n	8005462 <_printf_float+0x1b6>
 8005430:	2900      	cmp	r1, #0
 8005432:	6863      	ldr	r3, [r4, #4]
 8005434:	dd0b      	ble.n	800544e <_printf_float+0x1a2>
 8005436:	6121      	str	r1, [r4, #16]
 8005438:	b913      	cbnz	r3, 8005440 <_printf_float+0x194>
 800543a:	6822      	ldr	r2, [r4, #0]
 800543c:	07d0      	lsls	r0, r2, #31
 800543e:	d502      	bpl.n	8005446 <_printf_float+0x19a>
 8005440:	3301      	adds	r3, #1
 8005442:	440b      	add	r3, r1
 8005444:	6123      	str	r3, [r4, #16]
 8005446:	f04f 0a00 	mov.w	sl, #0
 800544a:	65a1      	str	r1, [r4, #88]	; 0x58
 800544c:	e7df      	b.n	800540e <_printf_float+0x162>
 800544e:	b913      	cbnz	r3, 8005456 <_printf_float+0x1aa>
 8005450:	6822      	ldr	r2, [r4, #0]
 8005452:	07d2      	lsls	r2, r2, #31
 8005454:	d501      	bpl.n	800545a <_printf_float+0x1ae>
 8005456:	3302      	adds	r3, #2
 8005458:	e7f4      	b.n	8005444 <_printf_float+0x198>
 800545a:	2301      	movs	r3, #1
 800545c:	e7f2      	b.n	8005444 <_printf_float+0x198>
 800545e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005462:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005464:	4299      	cmp	r1, r3
 8005466:	db05      	blt.n	8005474 <_printf_float+0x1c8>
 8005468:	6823      	ldr	r3, [r4, #0]
 800546a:	6121      	str	r1, [r4, #16]
 800546c:	07d8      	lsls	r0, r3, #31
 800546e:	d5ea      	bpl.n	8005446 <_printf_float+0x19a>
 8005470:	1c4b      	adds	r3, r1, #1
 8005472:	e7e7      	b.n	8005444 <_printf_float+0x198>
 8005474:	2900      	cmp	r1, #0
 8005476:	bfcc      	ite	gt
 8005478:	2201      	movgt	r2, #1
 800547a:	f1c1 0202 	rsble	r2, r1, #2
 800547e:	4413      	add	r3, r2
 8005480:	e7e0      	b.n	8005444 <_printf_float+0x198>
 8005482:	6823      	ldr	r3, [r4, #0]
 8005484:	055a      	lsls	r2, r3, #21
 8005486:	d407      	bmi.n	8005498 <_printf_float+0x1ec>
 8005488:	6923      	ldr	r3, [r4, #16]
 800548a:	4642      	mov	r2, r8
 800548c:	4631      	mov	r1, r6
 800548e:	4628      	mov	r0, r5
 8005490:	47b8      	blx	r7
 8005492:	3001      	adds	r0, #1
 8005494:	d12b      	bne.n	80054ee <_printf_float+0x242>
 8005496:	e764      	b.n	8005362 <_printf_float+0xb6>
 8005498:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800549c:	f240 80dd 	bls.w	800565a <_printf_float+0x3ae>
 80054a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80054a4:	2200      	movs	r2, #0
 80054a6:	2300      	movs	r3, #0
 80054a8:	f7fb fa7e 	bl	80009a8 <__aeabi_dcmpeq>
 80054ac:	2800      	cmp	r0, #0
 80054ae:	d033      	beq.n	8005518 <_printf_float+0x26c>
 80054b0:	2301      	movs	r3, #1
 80054b2:	4631      	mov	r1, r6
 80054b4:	4628      	mov	r0, r5
 80054b6:	4a35      	ldr	r2, [pc, #212]	; (800558c <_printf_float+0x2e0>)
 80054b8:	47b8      	blx	r7
 80054ba:	3001      	adds	r0, #1
 80054bc:	f43f af51 	beq.w	8005362 <_printf_float+0xb6>
 80054c0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80054c4:	429a      	cmp	r2, r3
 80054c6:	db02      	blt.n	80054ce <_printf_float+0x222>
 80054c8:	6823      	ldr	r3, [r4, #0]
 80054ca:	07d8      	lsls	r0, r3, #31
 80054cc:	d50f      	bpl.n	80054ee <_printf_float+0x242>
 80054ce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80054d2:	4631      	mov	r1, r6
 80054d4:	4628      	mov	r0, r5
 80054d6:	47b8      	blx	r7
 80054d8:	3001      	adds	r0, #1
 80054da:	f43f af42 	beq.w	8005362 <_printf_float+0xb6>
 80054de:	f04f 0800 	mov.w	r8, #0
 80054e2:	f104 091a 	add.w	r9, r4, #26
 80054e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80054e8:	3b01      	subs	r3, #1
 80054ea:	4543      	cmp	r3, r8
 80054ec:	dc09      	bgt.n	8005502 <_printf_float+0x256>
 80054ee:	6823      	ldr	r3, [r4, #0]
 80054f0:	079b      	lsls	r3, r3, #30
 80054f2:	f100 8104 	bmi.w	80056fe <_printf_float+0x452>
 80054f6:	68e0      	ldr	r0, [r4, #12]
 80054f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80054fa:	4298      	cmp	r0, r3
 80054fc:	bfb8      	it	lt
 80054fe:	4618      	movlt	r0, r3
 8005500:	e731      	b.n	8005366 <_printf_float+0xba>
 8005502:	2301      	movs	r3, #1
 8005504:	464a      	mov	r2, r9
 8005506:	4631      	mov	r1, r6
 8005508:	4628      	mov	r0, r5
 800550a:	47b8      	blx	r7
 800550c:	3001      	adds	r0, #1
 800550e:	f43f af28 	beq.w	8005362 <_printf_float+0xb6>
 8005512:	f108 0801 	add.w	r8, r8, #1
 8005516:	e7e6      	b.n	80054e6 <_printf_float+0x23a>
 8005518:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800551a:	2b00      	cmp	r3, #0
 800551c:	dc38      	bgt.n	8005590 <_printf_float+0x2e4>
 800551e:	2301      	movs	r3, #1
 8005520:	4631      	mov	r1, r6
 8005522:	4628      	mov	r0, r5
 8005524:	4a19      	ldr	r2, [pc, #100]	; (800558c <_printf_float+0x2e0>)
 8005526:	47b8      	blx	r7
 8005528:	3001      	adds	r0, #1
 800552a:	f43f af1a 	beq.w	8005362 <_printf_float+0xb6>
 800552e:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8005532:	4313      	orrs	r3, r2
 8005534:	d102      	bne.n	800553c <_printf_float+0x290>
 8005536:	6823      	ldr	r3, [r4, #0]
 8005538:	07d9      	lsls	r1, r3, #31
 800553a:	d5d8      	bpl.n	80054ee <_printf_float+0x242>
 800553c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005540:	4631      	mov	r1, r6
 8005542:	4628      	mov	r0, r5
 8005544:	47b8      	blx	r7
 8005546:	3001      	adds	r0, #1
 8005548:	f43f af0b 	beq.w	8005362 <_printf_float+0xb6>
 800554c:	f04f 0900 	mov.w	r9, #0
 8005550:	f104 0a1a 	add.w	sl, r4, #26
 8005554:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005556:	425b      	negs	r3, r3
 8005558:	454b      	cmp	r3, r9
 800555a:	dc01      	bgt.n	8005560 <_printf_float+0x2b4>
 800555c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800555e:	e794      	b.n	800548a <_printf_float+0x1de>
 8005560:	2301      	movs	r3, #1
 8005562:	4652      	mov	r2, sl
 8005564:	4631      	mov	r1, r6
 8005566:	4628      	mov	r0, r5
 8005568:	47b8      	blx	r7
 800556a:	3001      	adds	r0, #1
 800556c:	f43f aef9 	beq.w	8005362 <_printf_float+0xb6>
 8005570:	f109 0901 	add.w	r9, r9, #1
 8005574:	e7ee      	b.n	8005554 <_printf_float+0x2a8>
 8005576:	bf00      	nop
 8005578:	7fefffff 	.word	0x7fefffff
 800557c:	08008ab2 	.word	0x08008ab2
 8005580:	08008ab6 	.word	0x08008ab6
 8005584:	08008aba 	.word	0x08008aba
 8005588:	08008abe 	.word	0x08008abe
 800558c:	08008ac2 	.word	0x08008ac2
 8005590:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005592:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005594:	429a      	cmp	r2, r3
 8005596:	bfa8      	it	ge
 8005598:	461a      	movge	r2, r3
 800559a:	2a00      	cmp	r2, #0
 800559c:	4691      	mov	r9, r2
 800559e:	dc37      	bgt.n	8005610 <_printf_float+0x364>
 80055a0:	f04f 0b00 	mov.w	fp, #0
 80055a4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055a8:	f104 021a 	add.w	r2, r4, #26
 80055ac:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80055b0:	ebaa 0309 	sub.w	r3, sl, r9
 80055b4:	455b      	cmp	r3, fp
 80055b6:	dc33      	bgt.n	8005620 <_printf_float+0x374>
 80055b8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80055bc:	429a      	cmp	r2, r3
 80055be:	db3b      	blt.n	8005638 <_printf_float+0x38c>
 80055c0:	6823      	ldr	r3, [r4, #0]
 80055c2:	07da      	lsls	r2, r3, #31
 80055c4:	d438      	bmi.n	8005638 <_printf_float+0x38c>
 80055c6:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80055ca:	eba2 0903 	sub.w	r9, r2, r3
 80055ce:	eba2 020a 	sub.w	r2, r2, sl
 80055d2:	4591      	cmp	r9, r2
 80055d4:	bfa8      	it	ge
 80055d6:	4691      	movge	r9, r2
 80055d8:	f1b9 0f00 	cmp.w	r9, #0
 80055dc:	dc34      	bgt.n	8005648 <_printf_float+0x39c>
 80055de:	f04f 0800 	mov.w	r8, #0
 80055e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055e6:	f104 0a1a 	add.w	sl, r4, #26
 80055ea:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80055ee:	1a9b      	subs	r3, r3, r2
 80055f0:	eba3 0309 	sub.w	r3, r3, r9
 80055f4:	4543      	cmp	r3, r8
 80055f6:	f77f af7a 	ble.w	80054ee <_printf_float+0x242>
 80055fa:	2301      	movs	r3, #1
 80055fc:	4652      	mov	r2, sl
 80055fe:	4631      	mov	r1, r6
 8005600:	4628      	mov	r0, r5
 8005602:	47b8      	blx	r7
 8005604:	3001      	adds	r0, #1
 8005606:	f43f aeac 	beq.w	8005362 <_printf_float+0xb6>
 800560a:	f108 0801 	add.w	r8, r8, #1
 800560e:	e7ec      	b.n	80055ea <_printf_float+0x33e>
 8005610:	4613      	mov	r3, r2
 8005612:	4631      	mov	r1, r6
 8005614:	4642      	mov	r2, r8
 8005616:	4628      	mov	r0, r5
 8005618:	47b8      	blx	r7
 800561a:	3001      	adds	r0, #1
 800561c:	d1c0      	bne.n	80055a0 <_printf_float+0x2f4>
 800561e:	e6a0      	b.n	8005362 <_printf_float+0xb6>
 8005620:	2301      	movs	r3, #1
 8005622:	4631      	mov	r1, r6
 8005624:	4628      	mov	r0, r5
 8005626:	920b      	str	r2, [sp, #44]	; 0x2c
 8005628:	47b8      	blx	r7
 800562a:	3001      	adds	r0, #1
 800562c:	f43f ae99 	beq.w	8005362 <_printf_float+0xb6>
 8005630:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005632:	f10b 0b01 	add.w	fp, fp, #1
 8005636:	e7b9      	b.n	80055ac <_printf_float+0x300>
 8005638:	4631      	mov	r1, r6
 800563a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800563e:	4628      	mov	r0, r5
 8005640:	47b8      	blx	r7
 8005642:	3001      	adds	r0, #1
 8005644:	d1bf      	bne.n	80055c6 <_printf_float+0x31a>
 8005646:	e68c      	b.n	8005362 <_printf_float+0xb6>
 8005648:	464b      	mov	r3, r9
 800564a:	4631      	mov	r1, r6
 800564c:	4628      	mov	r0, r5
 800564e:	eb08 020a 	add.w	r2, r8, sl
 8005652:	47b8      	blx	r7
 8005654:	3001      	adds	r0, #1
 8005656:	d1c2      	bne.n	80055de <_printf_float+0x332>
 8005658:	e683      	b.n	8005362 <_printf_float+0xb6>
 800565a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800565c:	2a01      	cmp	r2, #1
 800565e:	dc01      	bgt.n	8005664 <_printf_float+0x3b8>
 8005660:	07db      	lsls	r3, r3, #31
 8005662:	d539      	bpl.n	80056d8 <_printf_float+0x42c>
 8005664:	2301      	movs	r3, #1
 8005666:	4642      	mov	r2, r8
 8005668:	4631      	mov	r1, r6
 800566a:	4628      	mov	r0, r5
 800566c:	47b8      	blx	r7
 800566e:	3001      	adds	r0, #1
 8005670:	f43f ae77 	beq.w	8005362 <_printf_float+0xb6>
 8005674:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005678:	4631      	mov	r1, r6
 800567a:	4628      	mov	r0, r5
 800567c:	47b8      	blx	r7
 800567e:	3001      	adds	r0, #1
 8005680:	f43f ae6f 	beq.w	8005362 <_printf_float+0xb6>
 8005684:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005688:	2200      	movs	r2, #0
 800568a:	2300      	movs	r3, #0
 800568c:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8005690:	f7fb f98a 	bl	80009a8 <__aeabi_dcmpeq>
 8005694:	b9d8      	cbnz	r0, 80056ce <_printf_float+0x422>
 8005696:	f109 33ff 	add.w	r3, r9, #4294967295
 800569a:	f108 0201 	add.w	r2, r8, #1
 800569e:	4631      	mov	r1, r6
 80056a0:	4628      	mov	r0, r5
 80056a2:	47b8      	blx	r7
 80056a4:	3001      	adds	r0, #1
 80056a6:	d10e      	bne.n	80056c6 <_printf_float+0x41a>
 80056a8:	e65b      	b.n	8005362 <_printf_float+0xb6>
 80056aa:	2301      	movs	r3, #1
 80056ac:	464a      	mov	r2, r9
 80056ae:	4631      	mov	r1, r6
 80056b0:	4628      	mov	r0, r5
 80056b2:	47b8      	blx	r7
 80056b4:	3001      	adds	r0, #1
 80056b6:	f43f ae54 	beq.w	8005362 <_printf_float+0xb6>
 80056ba:	f108 0801 	add.w	r8, r8, #1
 80056be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80056c0:	3b01      	subs	r3, #1
 80056c2:	4543      	cmp	r3, r8
 80056c4:	dcf1      	bgt.n	80056aa <_printf_float+0x3fe>
 80056c6:	4653      	mov	r3, sl
 80056c8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80056cc:	e6de      	b.n	800548c <_printf_float+0x1e0>
 80056ce:	f04f 0800 	mov.w	r8, #0
 80056d2:	f104 091a 	add.w	r9, r4, #26
 80056d6:	e7f2      	b.n	80056be <_printf_float+0x412>
 80056d8:	2301      	movs	r3, #1
 80056da:	4642      	mov	r2, r8
 80056dc:	e7df      	b.n	800569e <_printf_float+0x3f2>
 80056de:	2301      	movs	r3, #1
 80056e0:	464a      	mov	r2, r9
 80056e2:	4631      	mov	r1, r6
 80056e4:	4628      	mov	r0, r5
 80056e6:	47b8      	blx	r7
 80056e8:	3001      	adds	r0, #1
 80056ea:	f43f ae3a 	beq.w	8005362 <_printf_float+0xb6>
 80056ee:	f108 0801 	add.w	r8, r8, #1
 80056f2:	68e3      	ldr	r3, [r4, #12]
 80056f4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80056f6:	1a5b      	subs	r3, r3, r1
 80056f8:	4543      	cmp	r3, r8
 80056fa:	dcf0      	bgt.n	80056de <_printf_float+0x432>
 80056fc:	e6fb      	b.n	80054f6 <_printf_float+0x24a>
 80056fe:	f04f 0800 	mov.w	r8, #0
 8005702:	f104 0919 	add.w	r9, r4, #25
 8005706:	e7f4      	b.n	80056f2 <_printf_float+0x446>

08005708 <_printf_common>:
 8005708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800570c:	4616      	mov	r6, r2
 800570e:	4699      	mov	r9, r3
 8005710:	688a      	ldr	r2, [r1, #8]
 8005712:	690b      	ldr	r3, [r1, #16]
 8005714:	4607      	mov	r7, r0
 8005716:	4293      	cmp	r3, r2
 8005718:	bfb8      	it	lt
 800571a:	4613      	movlt	r3, r2
 800571c:	6033      	str	r3, [r6, #0]
 800571e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005722:	460c      	mov	r4, r1
 8005724:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005728:	b10a      	cbz	r2, 800572e <_printf_common+0x26>
 800572a:	3301      	adds	r3, #1
 800572c:	6033      	str	r3, [r6, #0]
 800572e:	6823      	ldr	r3, [r4, #0]
 8005730:	0699      	lsls	r1, r3, #26
 8005732:	bf42      	ittt	mi
 8005734:	6833      	ldrmi	r3, [r6, #0]
 8005736:	3302      	addmi	r3, #2
 8005738:	6033      	strmi	r3, [r6, #0]
 800573a:	6825      	ldr	r5, [r4, #0]
 800573c:	f015 0506 	ands.w	r5, r5, #6
 8005740:	d106      	bne.n	8005750 <_printf_common+0x48>
 8005742:	f104 0a19 	add.w	sl, r4, #25
 8005746:	68e3      	ldr	r3, [r4, #12]
 8005748:	6832      	ldr	r2, [r6, #0]
 800574a:	1a9b      	subs	r3, r3, r2
 800574c:	42ab      	cmp	r3, r5
 800574e:	dc2b      	bgt.n	80057a8 <_printf_common+0xa0>
 8005750:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005754:	1e13      	subs	r3, r2, #0
 8005756:	6822      	ldr	r2, [r4, #0]
 8005758:	bf18      	it	ne
 800575a:	2301      	movne	r3, #1
 800575c:	0692      	lsls	r2, r2, #26
 800575e:	d430      	bmi.n	80057c2 <_printf_common+0xba>
 8005760:	4649      	mov	r1, r9
 8005762:	4638      	mov	r0, r7
 8005764:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005768:	47c0      	blx	r8
 800576a:	3001      	adds	r0, #1
 800576c:	d023      	beq.n	80057b6 <_printf_common+0xae>
 800576e:	6823      	ldr	r3, [r4, #0]
 8005770:	6922      	ldr	r2, [r4, #16]
 8005772:	f003 0306 	and.w	r3, r3, #6
 8005776:	2b04      	cmp	r3, #4
 8005778:	bf14      	ite	ne
 800577a:	2500      	movne	r5, #0
 800577c:	6833      	ldreq	r3, [r6, #0]
 800577e:	f04f 0600 	mov.w	r6, #0
 8005782:	bf08      	it	eq
 8005784:	68e5      	ldreq	r5, [r4, #12]
 8005786:	f104 041a 	add.w	r4, r4, #26
 800578a:	bf08      	it	eq
 800578c:	1aed      	subeq	r5, r5, r3
 800578e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005792:	bf08      	it	eq
 8005794:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005798:	4293      	cmp	r3, r2
 800579a:	bfc4      	itt	gt
 800579c:	1a9b      	subgt	r3, r3, r2
 800579e:	18ed      	addgt	r5, r5, r3
 80057a0:	42b5      	cmp	r5, r6
 80057a2:	d11a      	bne.n	80057da <_printf_common+0xd2>
 80057a4:	2000      	movs	r0, #0
 80057a6:	e008      	b.n	80057ba <_printf_common+0xb2>
 80057a8:	2301      	movs	r3, #1
 80057aa:	4652      	mov	r2, sl
 80057ac:	4649      	mov	r1, r9
 80057ae:	4638      	mov	r0, r7
 80057b0:	47c0      	blx	r8
 80057b2:	3001      	adds	r0, #1
 80057b4:	d103      	bne.n	80057be <_printf_common+0xb6>
 80057b6:	f04f 30ff 	mov.w	r0, #4294967295
 80057ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057be:	3501      	adds	r5, #1
 80057c0:	e7c1      	b.n	8005746 <_printf_common+0x3e>
 80057c2:	2030      	movs	r0, #48	; 0x30
 80057c4:	18e1      	adds	r1, r4, r3
 80057c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80057ca:	1c5a      	adds	r2, r3, #1
 80057cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80057d0:	4422      	add	r2, r4
 80057d2:	3302      	adds	r3, #2
 80057d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80057d8:	e7c2      	b.n	8005760 <_printf_common+0x58>
 80057da:	2301      	movs	r3, #1
 80057dc:	4622      	mov	r2, r4
 80057de:	4649      	mov	r1, r9
 80057e0:	4638      	mov	r0, r7
 80057e2:	47c0      	blx	r8
 80057e4:	3001      	adds	r0, #1
 80057e6:	d0e6      	beq.n	80057b6 <_printf_common+0xae>
 80057e8:	3601      	adds	r6, #1
 80057ea:	e7d9      	b.n	80057a0 <_printf_common+0x98>

080057ec <_printf_i>:
 80057ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057f0:	7e0f      	ldrb	r7, [r1, #24]
 80057f2:	4691      	mov	r9, r2
 80057f4:	2f78      	cmp	r7, #120	; 0x78
 80057f6:	4680      	mov	r8, r0
 80057f8:	460c      	mov	r4, r1
 80057fa:	469a      	mov	sl, r3
 80057fc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80057fe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005802:	d807      	bhi.n	8005814 <_printf_i+0x28>
 8005804:	2f62      	cmp	r7, #98	; 0x62
 8005806:	d80a      	bhi.n	800581e <_printf_i+0x32>
 8005808:	2f00      	cmp	r7, #0
 800580a:	f000 80d5 	beq.w	80059b8 <_printf_i+0x1cc>
 800580e:	2f58      	cmp	r7, #88	; 0x58
 8005810:	f000 80c1 	beq.w	8005996 <_printf_i+0x1aa>
 8005814:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005818:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800581c:	e03a      	b.n	8005894 <_printf_i+0xa8>
 800581e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005822:	2b15      	cmp	r3, #21
 8005824:	d8f6      	bhi.n	8005814 <_printf_i+0x28>
 8005826:	a101      	add	r1, pc, #4	; (adr r1, 800582c <_printf_i+0x40>)
 8005828:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800582c:	08005885 	.word	0x08005885
 8005830:	08005899 	.word	0x08005899
 8005834:	08005815 	.word	0x08005815
 8005838:	08005815 	.word	0x08005815
 800583c:	08005815 	.word	0x08005815
 8005840:	08005815 	.word	0x08005815
 8005844:	08005899 	.word	0x08005899
 8005848:	08005815 	.word	0x08005815
 800584c:	08005815 	.word	0x08005815
 8005850:	08005815 	.word	0x08005815
 8005854:	08005815 	.word	0x08005815
 8005858:	0800599f 	.word	0x0800599f
 800585c:	080058c5 	.word	0x080058c5
 8005860:	08005959 	.word	0x08005959
 8005864:	08005815 	.word	0x08005815
 8005868:	08005815 	.word	0x08005815
 800586c:	080059c1 	.word	0x080059c1
 8005870:	08005815 	.word	0x08005815
 8005874:	080058c5 	.word	0x080058c5
 8005878:	08005815 	.word	0x08005815
 800587c:	08005815 	.word	0x08005815
 8005880:	08005961 	.word	0x08005961
 8005884:	682b      	ldr	r3, [r5, #0]
 8005886:	1d1a      	adds	r2, r3, #4
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	602a      	str	r2, [r5, #0]
 800588c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005890:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005894:	2301      	movs	r3, #1
 8005896:	e0a0      	b.n	80059da <_printf_i+0x1ee>
 8005898:	6820      	ldr	r0, [r4, #0]
 800589a:	682b      	ldr	r3, [r5, #0]
 800589c:	0607      	lsls	r7, r0, #24
 800589e:	f103 0104 	add.w	r1, r3, #4
 80058a2:	6029      	str	r1, [r5, #0]
 80058a4:	d501      	bpl.n	80058aa <_printf_i+0xbe>
 80058a6:	681e      	ldr	r6, [r3, #0]
 80058a8:	e003      	b.n	80058b2 <_printf_i+0xc6>
 80058aa:	0646      	lsls	r6, r0, #25
 80058ac:	d5fb      	bpl.n	80058a6 <_printf_i+0xba>
 80058ae:	f9b3 6000 	ldrsh.w	r6, [r3]
 80058b2:	2e00      	cmp	r6, #0
 80058b4:	da03      	bge.n	80058be <_printf_i+0xd2>
 80058b6:	232d      	movs	r3, #45	; 0x2d
 80058b8:	4276      	negs	r6, r6
 80058ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058be:	230a      	movs	r3, #10
 80058c0:	4859      	ldr	r0, [pc, #356]	; (8005a28 <_printf_i+0x23c>)
 80058c2:	e012      	b.n	80058ea <_printf_i+0xfe>
 80058c4:	682b      	ldr	r3, [r5, #0]
 80058c6:	6820      	ldr	r0, [r4, #0]
 80058c8:	1d19      	adds	r1, r3, #4
 80058ca:	6029      	str	r1, [r5, #0]
 80058cc:	0605      	lsls	r5, r0, #24
 80058ce:	d501      	bpl.n	80058d4 <_printf_i+0xe8>
 80058d0:	681e      	ldr	r6, [r3, #0]
 80058d2:	e002      	b.n	80058da <_printf_i+0xee>
 80058d4:	0641      	lsls	r1, r0, #25
 80058d6:	d5fb      	bpl.n	80058d0 <_printf_i+0xe4>
 80058d8:	881e      	ldrh	r6, [r3, #0]
 80058da:	2f6f      	cmp	r7, #111	; 0x6f
 80058dc:	bf0c      	ite	eq
 80058de:	2308      	moveq	r3, #8
 80058e0:	230a      	movne	r3, #10
 80058e2:	4851      	ldr	r0, [pc, #324]	; (8005a28 <_printf_i+0x23c>)
 80058e4:	2100      	movs	r1, #0
 80058e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80058ea:	6865      	ldr	r5, [r4, #4]
 80058ec:	2d00      	cmp	r5, #0
 80058ee:	bfa8      	it	ge
 80058f0:	6821      	ldrge	r1, [r4, #0]
 80058f2:	60a5      	str	r5, [r4, #8]
 80058f4:	bfa4      	itt	ge
 80058f6:	f021 0104 	bicge.w	r1, r1, #4
 80058fa:	6021      	strge	r1, [r4, #0]
 80058fc:	b90e      	cbnz	r6, 8005902 <_printf_i+0x116>
 80058fe:	2d00      	cmp	r5, #0
 8005900:	d04b      	beq.n	800599a <_printf_i+0x1ae>
 8005902:	4615      	mov	r5, r2
 8005904:	fbb6 f1f3 	udiv	r1, r6, r3
 8005908:	fb03 6711 	mls	r7, r3, r1, r6
 800590c:	5dc7      	ldrb	r7, [r0, r7]
 800590e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005912:	4637      	mov	r7, r6
 8005914:	42bb      	cmp	r3, r7
 8005916:	460e      	mov	r6, r1
 8005918:	d9f4      	bls.n	8005904 <_printf_i+0x118>
 800591a:	2b08      	cmp	r3, #8
 800591c:	d10b      	bne.n	8005936 <_printf_i+0x14a>
 800591e:	6823      	ldr	r3, [r4, #0]
 8005920:	07de      	lsls	r6, r3, #31
 8005922:	d508      	bpl.n	8005936 <_printf_i+0x14a>
 8005924:	6923      	ldr	r3, [r4, #16]
 8005926:	6861      	ldr	r1, [r4, #4]
 8005928:	4299      	cmp	r1, r3
 800592a:	bfde      	ittt	le
 800592c:	2330      	movle	r3, #48	; 0x30
 800592e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005932:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005936:	1b52      	subs	r2, r2, r5
 8005938:	6122      	str	r2, [r4, #16]
 800593a:	464b      	mov	r3, r9
 800593c:	4621      	mov	r1, r4
 800593e:	4640      	mov	r0, r8
 8005940:	f8cd a000 	str.w	sl, [sp]
 8005944:	aa03      	add	r2, sp, #12
 8005946:	f7ff fedf 	bl	8005708 <_printf_common>
 800594a:	3001      	adds	r0, #1
 800594c:	d14a      	bne.n	80059e4 <_printf_i+0x1f8>
 800594e:	f04f 30ff 	mov.w	r0, #4294967295
 8005952:	b004      	add	sp, #16
 8005954:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005958:	6823      	ldr	r3, [r4, #0]
 800595a:	f043 0320 	orr.w	r3, r3, #32
 800595e:	6023      	str	r3, [r4, #0]
 8005960:	2778      	movs	r7, #120	; 0x78
 8005962:	4832      	ldr	r0, [pc, #200]	; (8005a2c <_printf_i+0x240>)
 8005964:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005968:	6823      	ldr	r3, [r4, #0]
 800596a:	6829      	ldr	r1, [r5, #0]
 800596c:	061f      	lsls	r7, r3, #24
 800596e:	f851 6b04 	ldr.w	r6, [r1], #4
 8005972:	d402      	bmi.n	800597a <_printf_i+0x18e>
 8005974:	065f      	lsls	r7, r3, #25
 8005976:	bf48      	it	mi
 8005978:	b2b6      	uxthmi	r6, r6
 800597a:	07df      	lsls	r7, r3, #31
 800597c:	bf48      	it	mi
 800597e:	f043 0320 	orrmi.w	r3, r3, #32
 8005982:	6029      	str	r1, [r5, #0]
 8005984:	bf48      	it	mi
 8005986:	6023      	strmi	r3, [r4, #0]
 8005988:	b91e      	cbnz	r6, 8005992 <_printf_i+0x1a6>
 800598a:	6823      	ldr	r3, [r4, #0]
 800598c:	f023 0320 	bic.w	r3, r3, #32
 8005990:	6023      	str	r3, [r4, #0]
 8005992:	2310      	movs	r3, #16
 8005994:	e7a6      	b.n	80058e4 <_printf_i+0xf8>
 8005996:	4824      	ldr	r0, [pc, #144]	; (8005a28 <_printf_i+0x23c>)
 8005998:	e7e4      	b.n	8005964 <_printf_i+0x178>
 800599a:	4615      	mov	r5, r2
 800599c:	e7bd      	b.n	800591a <_printf_i+0x12e>
 800599e:	682b      	ldr	r3, [r5, #0]
 80059a0:	6826      	ldr	r6, [r4, #0]
 80059a2:	1d18      	adds	r0, r3, #4
 80059a4:	6961      	ldr	r1, [r4, #20]
 80059a6:	6028      	str	r0, [r5, #0]
 80059a8:	0635      	lsls	r5, r6, #24
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	d501      	bpl.n	80059b2 <_printf_i+0x1c6>
 80059ae:	6019      	str	r1, [r3, #0]
 80059b0:	e002      	b.n	80059b8 <_printf_i+0x1cc>
 80059b2:	0670      	lsls	r0, r6, #25
 80059b4:	d5fb      	bpl.n	80059ae <_printf_i+0x1c2>
 80059b6:	8019      	strh	r1, [r3, #0]
 80059b8:	2300      	movs	r3, #0
 80059ba:	4615      	mov	r5, r2
 80059bc:	6123      	str	r3, [r4, #16]
 80059be:	e7bc      	b.n	800593a <_printf_i+0x14e>
 80059c0:	682b      	ldr	r3, [r5, #0]
 80059c2:	2100      	movs	r1, #0
 80059c4:	1d1a      	adds	r2, r3, #4
 80059c6:	602a      	str	r2, [r5, #0]
 80059c8:	681d      	ldr	r5, [r3, #0]
 80059ca:	6862      	ldr	r2, [r4, #4]
 80059cc:	4628      	mov	r0, r5
 80059ce:	f000 f9e3 	bl	8005d98 <memchr>
 80059d2:	b108      	cbz	r0, 80059d8 <_printf_i+0x1ec>
 80059d4:	1b40      	subs	r0, r0, r5
 80059d6:	6060      	str	r0, [r4, #4]
 80059d8:	6863      	ldr	r3, [r4, #4]
 80059da:	6123      	str	r3, [r4, #16]
 80059dc:	2300      	movs	r3, #0
 80059de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059e2:	e7aa      	b.n	800593a <_printf_i+0x14e>
 80059e4:	462a      	mov	r2, r5
 80059e6:	4649      	mov	r1, r9
 80059e8:	4640      	mov	r0, r8
 80059ea:	6923      	ldr	r3, [r4, #16]
 80059ec:	47d0      	blx	sl
 80059ee:	3001      	adds	r0, #1
 80059f0:	d0ad      	beq.n	800594e <_printf_i+0x162>
 80059f2:	6823      	ldr	r3, [r4, #0]
 80059f4:	079b      	lsls	r3, r3, #30
 80059f6:	d413      	bmi.n	8005a20 <_printf_i+0x234>
 80059f8:	68e0      	ldr	r0, [r4, #12]
 80059fa:	9b03      	ldr	r3, [sp, #12]
 80059fc:	4298      	cmp	r0, r3
 80059fe:	bfb8      	it	lt
 8005a00:	4618      	movlt	r0, r3
 8005a02:	e7a6      	b.n	8005952 <_printf_i+0x166>
 8005a04:	2301      	movs	r3, #1
 8005a06:	4632      	mov	r2, r6
 8005a08:	4649      	mov	r1, r9
 8005a0a:	4640      	mov	r0, r8
 8005a0c:	47d0      	blx	sl
 8005a0e:	3001      	adds	r0, #1
 8005a10:	d09d      	beq.n	800594e <_printf_i+0x162>
 8005a12:	3501      	adds	r5, #1
 8005a14:	68e3      	ldr	r3, [r4, #12]
 8005a16:	9903      	ldr	r1, [sp, #12]
 8005a18:	1a5b      	subs	r3, r3, r1
 8005a1a:	42ab      	cmp	r3, r5
 8005a1c:	dcf2      	bgt.n	8005a04 <_printf_i+0x218>
 8005a1e:	e7eb      	b.n	80059f8 <_printf_i+0x20c>
 8005a20:	2500      	movs	r5, #0
 8005a22:	f104 0619 	add.w	r6, r4, #25
 8005a26:	e7f5      	b.n	8005a14 <_printf_i+0x228>
 8005a28:	08008ac4 	.word	0x08008ac4
 8005a2c:	08008ad5 	.word	0x08008ad5

08005a30 <std>:
 8005a30:	2300      	movs	r3, #0
 8005a32:	b510      	push	{r4, lr}
 8005a34:	4604      	mov	r4, r0
 8005a36:	e9c0 3300 	strd	r3, r3, [r0]
 8005a3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a3e:	6083      	str	r3, [r0, #8]
 8005a40:	8181      	strh	r1, [r0, #12]
 8005a42:	6643      	str	r3, [r0, #100]	; 0x64
 8005a44:	81c2      	strh	r2, [r0, #14]
 8005a46:	6183      	str	r3, [r0, #24]
 8005a48:	4619      	mov	r1, r3
 8005a4a:	2208      	movs	r2, #8
 8005a4c:	305c      	adds	r0, #92	; 0x5c
 8005a4e:	f000 f915 	bl	8005c7c <memset>
 8005a52:	4b05      	ldr	r3, [pc, #20]	; (8005a68 <std+0x38>)
 8005a54:	6224      	str	r4, [r4, #32]
 8005a56:	6263      	str	r3, [r4, #36]	; 0x24
 8005a58:	4b04      	ldr	r3, [pc, #16]	; (8005a6c <std+0x3c>)
 8005a5a:	62a3      	str	r3, [r4, #40]	; 0x28
 8005a5c:	4b04      	ldr	r3, [pc, #16]	; (8005a70 <std+0x40>)
 8005a5e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005a60:	4b04      	ldr	r3, [pc, #16]	; (8005a74 <std+0x44>)
 8005a62:	6323      	str	r3, [r4, #48]	; 0x30
 8005a64:	bd10      	pop	{r4, pc}
 8005a66:	bf00      	nop
 8005a68:	08005bb5 	.word	0x08005bb5
 8005a6c:	08005bd7 	.word	0x08005bd7
 8005a70:	08005c0f 	.word	0x08005c0f
 8005a74:	08005c33 	.word	0x08005c33

08005a78 <stdio_exit_handler>:
 8005a78:	4a02      	ldr	r2, [pc, #8]	; (8005a84 <stdio_exit_handler+0xc>)
 8005a7a:	4903      	ldr	r1, [pc, #12]	; (8005a88 <stdio_exit_handler+0x10>)
 8005a7c:	4803      	ldr	r0, [pc, #12]	; (8005a8c <stdio_exit_handler+0x14>)
 8005a7e:	f000 b869 	b.w	8005b54 <_fwalk_sglue>
 8005a82:	bf00      	nop
 8005a84:	20000014 	.word	0x20000014
 8005a88:	08007869 	.word	0x08007869
 8005a8c:	20000020 	.word	0x20000020

08005a90 <cleanup_stdio>:
 8005a90:	6841      	ldr	r1, [r0, #4]
 8005a92:	4b0c      	ldr	r3, [pc, #48]	; (8005ac4 <cleanup_stdio+0x34>)
 8005a94:	b510      	push	{r4, lr}
 8005a96:	4299      	cmp	r1, r3
 8005a98:	4604      	mov	r4, r0
 8005a9a:	d001      	beq.n	8005aa0 <cleanup_stdio+0x10>
 8005a9c:	f001 fee4 	bl	8007868 <_fflush_r>
 8005aa0:	68a1      	ldr	r1, [r4, #8]
 8005aa2:	4b09      	ldr	r3, [pc, #36]	; (8005ac8 <cleanup_stdio+0x38>)
 8005aa4:	4299      	cmp	r1, r3
 8005aa6:	d002      	beq.n	8005aae <cleanup_stdio+0x1e>
 8005aa8:	4620      	mov	r0, r4
 8005aaa:	f001 fedd 	bl	8007868 <_fflush_r>
 8005aae:	68e1      	ldr	r1, [r4, #12]
 8005ab0:	4b06      	ldr	r3, [pc, #24]	; (8005acc <cleanup_stdio+0x3c>)
 8005ab2:	4299      	cmp	r1, r3
 8005ab4:	d004      	beq.n	8005ac0 <cleanup_stdio+0x30>
 8005ab6:	4620      	mov	r0, r4
 8005ab8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005abc:	f001 bed4 	b.w	8007868 <_fflush_r>
 8005ac0:	bd10      	pop	{r4, pc}
 8005ac2:	bf00      	nop
 8005ac4:	20000aec 	.word	0x20000aec
 8005ac8:	20000b54 	.word	0x20000b54
 8005acc:	20000bbc 	.word	0x20000bbc

08005ad0 <global_stdio_init.part.0>:
 8005ad0:	b510      	push	{r4, lr}
 8005ad2:	4b0b      	ldr	r3, [pc, #44]	; (8005b00 <global_stdio_init.part.0+0x30>)
 8005ad4:	4c0b      	ldr	r4, [pc, #44]	; (8005b04 <global_stdio_init.part.0+0x34>)
 8005ad6:	4a0c      	ldr	r2, [pc, #48]	; (8005b08 <global_stdio_init.part.0+0x38>)
 8005ad8:	4620      	mov	r0, r4
 8005ada:	601a      	str	r2, [r3, #0]
 8005adc:	2104      	movs	r1, #4
 8005ade:	2200      	movs	r2, #0
 8005ae0:	f7ff ffa6 	bl	8005a30 <std>
 8005ae4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005ae8:	2201      	movs	r2, #1
 8005aea:	2109      	movs	r1, #9
 8005aec:	f7ff ffa0 	bl	8005a30 <std>
 8005af0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005af4:	2202      	movs	r2, #2
 8005af6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005afa:	2112      	movs	r1, #18
 8005afc:	f7ff bf98 	b.w	8005a30 <std>
 8005b00:	20000c24 	.word	0x20000c24
 8005b04:	20000aec 	.word	0x20000aec
 8005b08:	08005a79 	.word	0x08005a79

08005b0c <__sfp_lock_acquire>:
 8005b0c:	4801      	ldr	r0, [pc, #4]	; (8005b14 <__sfp_lock_acquire+0x8>)
 8005b0e:	f000 b941 	b.w	8005d94 <__retarget_lock_acquire_recursive>
 8005b12:	bf00      	nop
 8005b14:	20000c2d 	.word	0x20000c2d

08005b18 <__sfp_lock_release>:
 8005b18:	4801      	ldr	r0, [pc, #4]	; (8005b20 <__sfp_lock_release+0x8>)
 8005b1a:	f000 b93c 	b.w	8005d96 <__retarget_lock_release_recursive>
 8005b1e:	bf00      	nop
 8005b20:	20000c2d 	.word	0x20000c2d

08005b24 <__sinit>:
 8005b24:	b510      	push	{r4, lr}
 8005b26:	4604      	mov	r4, r0
 8005b28:	f7ff fff0 	bl	8005b0c <__sfp_lock_acquire>
 8005b2c:	6a23      	ldr	r3, [r4, #32]
 8005b2e:	b11b      	cbz	r3, 8005b38 <__sinit+0x14>
 8005b30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b34:	f7ff bff0 	b.w	8005b18 <__sfp_lock_release>
 8005b38:	4b04      	ldr	r3, [pc, #16]	; (8005b4c <__sinit+0x28>)
 8005b3a:	6223      	str	r3, [r4, #32]
 8005b3c:	4b04      	ldr	r3, [pc, #16]	; (8005b50 <__sinit+0x2c>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d1f5      	bne.n	8005b30 <__sinit+0xc>
 8005b44:	f7ff ffc4 	bl	8005ad0 <global_stdio_init.part.0>
 8005b48:	e7f2      	b.n	8005b30 <__sinit+0xc>
 8005b4a:	bf00      	nop
 8005b4c:	08005a91 	.word	0x08005a91
 8005b50:	20000c24 	.word	0x20000c24

08005b54 <_fwalk_sglue>:
 8005b54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b58:	4607      	mov	r7, r0
 8005b5a:	4688      	mov	r8, r1
 8005b5c:	4614      	mov	r4, r2
 8005b5e:	2600      	movs	r6, #0
 8005b60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005b64:	f1b9 0901 	subs.w	r9, r9, #1
 8005b68:	d505      	bpl.n	8005b76 <_fwalk_sglue+0x22>
 8005b6a:	6824      	ldr	r4, [r4, #0]
 8005b6c:	2c00      	cmp	r4, #0
 8005b6e:	d1f7      	bne.n	8005b60 <_fwalk_sglue+0xc>
 8005b70:	4630      	mov	r0, r6
 8005b72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b76:	89ab      	ldrh	r3, [r5, #12]
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	d907      	bls.n	8005b8c <_fwalk_sglue+0x38>
 8005b7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b80:	3301      	adds	r3, #1
 8005b82:	d003      	beq.n	8005b8c <_fwalk_sglue+0x38>
 8005b84:	4629      	mov	r1, r5
 8005b86:	4638      	mov	r0, r7
 8005b88:	47c0      	blx	r8
 8005b8a:	4306      	orrs	r6, r0
 8005b8c:	3568      	adds	r5, #104	; 0x68
 8005b8e:	e7e9      	b.n	8005b64 <_fwalk_sglue+0x10>

08005b90 <iprintf>:
 8005b90:	b40f      	push	{r0, r1, r2, r3}
 8005b92:	b507      	push	{r0, r1, r2, lr}
 8005b94:	4906      	ldr	r1, [pc, #24]	; (8005bb0 <iprintf+0x20>)
 8005b96:	ab04      	add	r3, sp, #16
 8005b98:	6808      	ldr	r0, [r1, #0]
 8005b9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b9e:	6881      	ldr	r1, [r0, #8]
 8005ba0:	9301      	str	r3, [sp, #4]
 8005ba2:	f001 fcc5 	bl	8007530 <_vfiprintf_r>
 8005ba6:	b003      	add	sp, #12
 8005ba8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005bac:	b004      	add	sp, #16
 8005bae:	4770      	bx	lr
 8005bb0:	2000006c 	.word	0x2000006c

08005bb4 <__sread>:
 8005bb4:	b510      	push	{r4, lr}
 8005bb6:	460c      	mov	r4, r1
 8005bb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bbc:	f000 f88c 	bl	8005cd8 <_read_r>
 8005bc0:	2800      	cmp	r0, #0
 8005bc2:	bfab      	itete	ge
 8005bc4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005bc6:	89a3      	ldrhlt	r3, [r4, #12]
 8005bc8:	181b      	addge	r3, r3, r0
 8005bca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005bce:	bfac      	ite	ge
 8005bd0:	6563      	strge	r3, [r4, #84]	; 0x54
 8005bd2:	81a3      	strhlt	r3, [r4, #12]
 8005bd4:	bd10      	pop	{r4, pc}

08005bd6 <__swrite>:
 8005bd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bda:	461f      	mov	r7, r3
 8005bdc:	898b      	ldrh	r3, [r1, #12]
 8005bde:	4605      	mov	r5, r0
 8005be0:	05db      	lsls	r3, r3, #23
 8005be2:	460c      	mov	r4, r1
 8005be4:	4616      	mov	r6, r2
 8005be6:	d505      	bpl.n	8005bf4 <__swrite+0x1e>
 8005be8:	2302      	movs	r3, #2
 8005bea:	2200      	movs	r2, #0
 8005bec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bf0:	f000 f860 	bl	8005cb4 <_lseek_r>
 8005bf4:	89a3      	ldrh	r3, [r4, #12]
 8005bf6:	4632      	mov	r2, r6
 8005bf8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005bfc:	81a3      	strh	r3, [r4, #12]
 8005bfe:	4628      	mov	r0, r5
 8005c00:	463b      	mov	r3, r7
 8005c02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c0a:	f000 b887 	b.w	8005d1c <_write_r>

08005c0e <__sseek>:
 8005c0e:	b510      	push	{r4, lr}
 8005c10:	460c      	mov	r4, r1
 8005c12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c16:	f000 f84d 	bl	8005cb4 <_lseek_r>
 8005c1a:	1c43      	adds	r3, r0, #1
 8005c1c:	89a3      	ldrh	r3, [r4, #12]
 8005c1e:	bf15      	itete	ne
 8005c20:	6560      	strne	r0, [r4, #84]	; 0x54
 8005c22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005c26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005c2a:	81a3      	strheq	r3, [r4, #12]
 8005c2c:	bf18      	it	ne
 8005c2e:	81a3      	strhne	r3, [r4, #12]
 8005c30:	bd10      	pop	{r4, pc}

08005c32 <__sclose>:
 8005c32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c36:	f000 b82d 	b.w	8005c94 <_close_r>
	...

08005c3c <_vsiprintf_r>:
 8005c3c:	b500      	push	{lr}
 8005c3e:	b09b      	sub	sp, #108	; 0x6c
 8005c40:	9100      	str	r1, [sp, #0]
 8005c42:	9104      	str	r1, [sp, #16]
 8005c44:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005c48:	9105      	str	r1, [sp, #20]
 8005c4a:	9102      	str	r1, [sp, #8]
 8005c4c:	4905      	ldr	r1, [pc, #20]	; (8005c64 <_vsiprintf_r+0x28>)
 8005c4e:	9103      	str	r1, [sp, #12]
 8005c50:	4669      	mov	r1, sp
 8005c52:	f001 fb47 	bl	80072e4 <_svfiprintf_r>
 8005c56:	2200      	movs	r2, #0
 8005c58:	9b00      	ldr	r3, [sp, #0]
 8005c5a:	701a      	strb	r2, [r3, #0]
 8005c5c:	b01b      	add	sp, #108	; 0x6c
 8005c5e:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c62:	bf00      	nop
 8005c64:	ffff0208 	.word	0xffff0208

08005c68 <vsiprintf>:
 8005c68:	4613      	mov	r3, r2
 8005c6a:	460a      	mov	r2, r1
 8005c6c:	4601      	mov	r1, r0
 8005c6e:	4802      	ldr	r0, [pc, #8]	; (8005c78 <vsiprintf+0x10>)
 8005c70:	6800      	ldr	r0, [r0, #0]
 8005c72:	f7ff bfe3 	b.w	8005c3c <_vsiprintf_r>
 8005c76:	bf00      	nop
 8005c78:	2000006c 	.word	0x2000006c

08005c7c <memset>:
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	4402      	add	r2, r0
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d100      	bne.n	8005c86 <memset+0xa>
 8005c84:	4770      	bx	lr
 8005c86:	f803 1b01 	strb.w	r1, [r3], #1
 8005c8a:	e7f9      	b.n	8005c80 <memset+0x4>

08005c8c <_localeconv_r>:
 8005c8c:	4800      	ldr	r0, [pc, #0]	; (8005c90 <_localeconv_r+0x4>)
 8005c8e:	4770      	bx	lr
 8005c90:	20000160 	.word	0x20000160

08005c94 <_close_r>:
 8005c94:	b538      	push	{r3, r4, r5, lr}
 8005c96:	2300      	movs	r3, #0
 8005c98:	4d05      	ldr	r5, [pc, #20]	; (8005cb0 <_close_r+0x1c>)
 8005c9a:	4604      	mov	r4, r0
 8005c9c:	4608      	mov	r0, r1
 8005c9e:	602b      	str	r3, [r5, #0]
 8005ca0:	f7fc f908 	bl	8001eb4 <_close>
 8005ca4:	1c43      	adds	r3, r0, #1
 8005ca6:	d102      	bne.n	8005cae <_close_r+0x1a>
 8005ca8:	682b      	ldr	r3, [r5, #0]
 8005caa:	b103      	cbz	r3, 8005cae <_close_r+0x1a>
 8005cac:	6023      	str	r3, [r4, #0]
 8005cae:	bd38      	pop	{r3, r4, r5, pc}
 8005cb0:	20000c28 	.word	0x20000c28

08005cb4 <_lseek_r>:
 8005cb4:	b538      	push	{r3, r4, r5, lr}
 8005cb6:	4604      	mov	r4, r0
 8005cb8:	4608      	mov	r0, r1
 8005cba:	4611      	mov	r1, r2
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	4d05      	ldr	r5, [pc, #20]	; (8005cd4 <_lseek_r+0x20>)
 8005cc0:	602a      	str	r2, [r5, #0]
 8005cc2:	461a      	mov	r2, r3
 8005cc4:	f7fc f91a 	bl	8001efc <_lseek>
 8005cc8:	1c43      	adds	r3, r0, #1
 8005cca:	d102      	bne.n	8005cd2 <_lseek_r+0x1e>
 8005ccc:	682b      	ldr	r3, [r5, #0]
 8005cce:	b103      	cbz	r3, 8005cd2 <_lseek_r+0x1e>
 8005cd0:	6023      	str	r3, [r4, #0]
 8005cd2:	bd38      	pop	{r3, r4, r5, pc}
 8005cd4:	20000c28 	.word	0x20000c28

08005cd8 <_read_r>:
 8005cd8:	b538      	push	{r3, r4, r5, lr}
 8005cda:	4604      	mov	r4, r0
 8005cdc:	4608      	mov	r0, r1
 8005cde:	4611      	mov	r1, r2
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	4d05      	ldr	r5, [pc, #20]	; (8005cf8 <_read_r+0x20>)
 8005ce4:	602a      	str	r2, [r5, #0]
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	f7fc f8ab 	bl	8001e42 <_read>
 8005cec:	1c43      	adds	r3, r0, #1
 8005cee:	d102      	bne.n	8005cf6 <_read_r+0x1e>
 8005cf0:	682b      	ldr	r3, [r5, #0]
 8005cf2:	b103      	cbz	r3, 8005cf6 <_read_r+0x1e>
 8005cf4:	6023      	str	r3, [r4, #0]
 8005cf6:	bd38      	pop	{r3, r4, r5, pc}
 8005cf8:	20000c28 	.word	0x20000c28

08005cfc <_sbrk_r>:
 8005cfc:	b538      	push	{r3, r4, r5, lr}
 8005cfe:	2300      	movs	r3, #0
 8005d00:	4d05      	ldr	r5, [pc, #20]	; (8005d18 <_sbrk_r+0x1c>)
 8005d02:	4604      	mov	r4, r0
 8005d04:	4608      	mov	r0, r1
 8005d06:	602b      	str	r3, [r5, #0]
 8005d08:	f7fc f904 	bl	8001f14 <_sbrk>
 8005d0c:	1c43      	adds	r3, r0, #1
 8005d0e:	d102      	bne.n	8005d16 <_sbrk_r+0x1a>
 8005d10:	682b      	ldr	r3, [r5, #0]
 8005d12:	b103      	cbz	r3, 8005d16 <_sbrk_r+0x1a>
 8005d14:	6023      	str	r3, [r4, #0]
 8005d16:	bd38      	pop	{r3, r4, r5, pc}
 8005d18:	20000c28 	.word	0x20000c28

08005d1c <_write_r>:
 8005d1c:	b538      	push	{r3, r4, r5, lr}
 8005d1e:	4604      	mov	r4, r0
 8005d20:	4608      	mov	r0, r1
 8005d22:	4611      	mov	r1, r2
 8005d24:	2200      	movs	r2, #0
 8005d26:	4d05      	ldr	r5, [pc, #20]	; (8005d3c <_write_r+0x20>)
 8005d28:	602a      	str	r2, [r5, #0]
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	f7fc f8a6 	bl	8001e7c <_write>
 8005d30:	1c43      	adds	r3, r0, #1
 8005d32:	d102      	bne.n	8005d3a <_write_r+0x1e>
 8005d34:	682b      	ldr	r3, [r5, #0]
 8005d36:	b103      	cbz	r3, 8005d3a <_write_r+0x1e>
 8005d38:	6023      	str	r3, [r4, #0]
 8005d3a:	bd38      	pop	{r3, r4, r5, pc}
 8005d3c:	20000c28 	.word	0x20000c28

08005d40 <__errno>:
 8005d40:	4b01      	ldr	r3, [pc, #4]	; (8005d48 <__errno+0x8>)
 8005d42:	6818      	ldr	r0, [r3, #0]
 8005d44:	4770      	bx	lr
 8005d46:	bf00      	nop
 8005d48:	2000006c 	.word	0x2000006c

08005d4c <__libc_init_array>:
 8005d4c:	b570      	push	{r4, r5, r6, lr}
 8005d4e:	2600      	movs	r6, #0
 8005d50:	4d0c      	ldr	r5, [pc, #48]	; (8005d84 <__libc_init_array+0x38>)
 8005d52:	4c0d      	ldr	r4, [pc, #52]	; (8005d88 <__libc_init_array+0x3c>)
 8005d54:	1b64      	subs	r4, r4, r5
 8005d56:	10a4      	asrs	r4, r4, #2
 8005d58:	42a6      	cmp	r6, r4
 8005d5a:	d109      	bne.n	8005d70 <__libc_init_array+0x24>
 8005d5c:	f001 ffc6 	bl	8007cec <_init>
 8005d60:	2600      	movs	r6, #0
 8005d62:	4d0a      	ldr	r5, [pc, #40]	; (8005d8c <__libc_init_array+0x40>)
 8005d64:	4c0a      	ldr	r4, [pc, #40]	; (8005d90 <__libc_init_array+0x44>)
 8005d66:	1b64      	subs	r4, r4, r5
 8005d68:	10a4      	asrs	r4, r4, #2
 8005d6a:	42a6      	cmp	r6, r4
 8005d6c:	d105      	bne.n	8005d7a <__libc_init_array+0x2e>
 8005d6e:	bd70      	pop	{r4, r5, r6, pc}
 8005d70:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d74:	4798      	blx	r3
 8005d76:	3601      	adds	r6, #1
 8005d78:	e7ee      	b.n	8005d58 <__libc_init_array+0xc>
 8005d7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d7e:	4798      	blx	r3
 8005d80:	3601      	adds	r6, #1
 8005d82:	e7f2      	b.n	8005d6a <__libc_init_array+0x1e>
 8005d84:	08008e24 	.word	0x08008e24
 8005d88:	08008e24 	.word	0x08008e24
 8005d8c:	08008e24 	.word	0x08008e24
 8005d90:	08008e28 	.word	0x08008e28

08005d94 <__retarget_lock_acquire_recursive>:
 8005d94:	4770      	bx	lr

08005d96 <__retarget_lock_release_recursive>:
 8005d96:	4770      	bx	lr

08005d98 <memchr>:
 8005d98:	4603      	mov	r3, r0
 8005d9a:	b510      	push	{r4, lr}
 8005d9c:	b2c9      	uxtb	r1, r1
 8005d9e:	4402      	add	r2, r0
 8005da0:	4293      	cmp	r3, r2
 8005da2:	4618      	mov	r0, r3
 8005da4:	d101      	bne.n	8005daa <memchr+0x12>
 8005da6:	2000      	movs	r0, #0
 8005da8:	e003      	b.n	8005db2 <memchr+0x1a>
 8005daa:	7804      	ldrb	r4, [r0, #0]
 8005dac:	3301      	adds	r3, #1
 8005dae:	428c      	cmp	r4, r1
 8005db0:	d1f6      	bne.n	8005da0 <memchr+0x8>
 8005db2:	bd10      	pop	{r4, pc}

08005db4 <memcpy>:
 8005db4:	440a      	add	r2, r1
 8005db6:	4291      	cmp	r1, r2
 8005db8:	f100 33ff 	add.w	r3, r0, #4294967295
 8005dbc:	d100      	bne.n	8005dc0 <memcpy+0xc>
 8005dbe:	4770      	bx	lr
 8005dc0:	b510      	push	{r4, lr}
 8005dc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005dc6:	4291      	cmp	r1, r2
 8005dc8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005dcc:	d1f9      	bne.n	8005dc2 <memcpy+0xe>
 8005dce:	bd10      	pop	{r4, pc}

08005dd0 <quorem>:
 8005dd0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dd4:	6903      	ldr	r3, [r0, #16]
 8005dd6:	690c      	ldr	r4, [r1, #16]
 8005dd8:	4607      	mov	r7, r0
 8005dda:	42a3      	cmp	r3, r4
 8005ddc:	db7f      	blt.n	8005ede <quorem+0x10e>
 8005dde:	3c01      	subs	r4, #1
 8005de0:	f100 0514 	add.w	r5, r0, #20
 8005de4:	f101 0814 	add.w	r8, r1, #20
 8005de8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005dec:	9301      	str	r3, [sp, #4]
 8005dee:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005df2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005df6:	3301      	adds	r3, #1
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	fbb2 f6f3 	udiv	r6, r2, r3
 8005dfe:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005e02:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005e06:	d331      	bcc.n	8005e6c <quorem+0x9c>
 8005e08:	f04f 0e00 	mov.w	lr, #0
 8005e0c:	4640      	mov	r0, r8
 8005e0e:	46ac      	mov	ip, r5
 8005e10:	46f2      	mov	sl, lr
 8005e12:	f850 2b04 	ldr.w	r2, [r0], #4
 8005e16:	b293      	uxth	r3, r2
 8005e18:	fb06 e303 	mla	r3, r6, r3, lr
 8005e1c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005e20:	0c1a      	lsrs	r2, r3, #16
 8005e22:	b29b      	uxth	r3, r3
 8005e24:	fb06 220e 	mla	r2, r6, lr, r2
 8005e28:	ebaa 0303 	sub.w	r3, sl, r3
 8005e2c:	f8dc a000 	ldr.w	sl, [ip]
 8005e30:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005e34:	fa1f fa8a 	uxth.w	sl, sl
 8005e38:	4453      	add	r3, sl
 8005e3a:	f8dc a000 	ldr.w	sl, [ip]
 8005e3e:	b292      	uxth	r2, r2
 8005e40:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005e44:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e48:	b29b      	uxth	r3, r3
 8005e4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e4e:	4581      	cmp	r9, r0
 8005e50:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005e54:	f84c 3b04 	str.w	r3, [ip], #4
 8005e58:	d2db      	bcs.n	8005e12 <quorem+0x42>
 8005e5a:	f855 300b 	ldr.w	r3, [r5, fp]
 8005e5e:	b92b      	cbnz	r3, 8005e6c <quorem+0x9c>
 8005e60:	9b01      	ldr	r3, [sp, #4]
 8005e62:	3b04      	subs	r3, #4
 8005e64:	429d      	cmp	r5, r3
 8005e66:	461a      	mov	r2, r3
 8005e68:	d32d      	bcc.n	8005ec6 <quorem+0xf6>
 8005e6a:	613c      	str	r4, [r7, #16]
 8005e6c:	4638      	mov	r0, r7
 8005e6e:	f001 f8e1 	bl	8007034 <__mcmp>
 8005e72:	2800      	cmp	r0, #0
 8005e74:	db23      	blt.n	8005ebe <quorem+0xee>
 8005e76:	4629      	mov	r1, r5
 8005e78:	2000      	movs	r0, #0
 8005e7a:	3601      	adds	r6, #1
 8005e7c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005e80:	f8d1 c000 	ldr.w	ip, [r1]
 8005e84:	b293      	uxth	r3, r2
 8005e86:	1ac3      	subs	r3, r0, r3
 8005e88:	0c12      	lsrs	r2, r2, #16
 8005e8a:	fa1f f08c 	uxth.w	r0, ip
 8005e8e:	4403      	add	r3, r0
 8005e90:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005e94:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e9e:	45c1      	cmp	r9, r8
 8005ea0:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005ea4:	f841 3b04 	str.w	r3, [r1], #4
 8005ea8:	d2e8      	bcs.n	8005e7c <quorem+0xac>
 8005eaa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005eae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005eb2:	b922      	cbnz	r2, 8005ebe <quorem+0xee>
 8005eb4:	3b04      	subs	r3, #4
 8005eb6:	429d      	cmp	r5, r3
 8005eb8:	461a      	mov	r2, r3
 8005eba:	d30a      	bcc.n	8005ed2 <quorem+0x102>
 8005ebc:	613c      	str	r4, [r7, #16]
 8005ebe:	4630      	mov	r0, r6
 8005ec0:	b003      	add	sp, #12
 8005ec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ec6:	6812      	ldr	r2, [r2, #0]
 8005ec8:	3b04      	subs	r3, #4
 8005eca:	2a00      	cmp	r2, #0
 8005ecc:	d1cd      	bne.n	8005e6a <quorem+0x9a>
 8005ece:	3c01      	subs	r4, #1
 8005ed0:	e7c8      	b.n	8005e64 <quorem+0x94>
 8005ed2:	6812      	ldr	r2, [r2, #0]
 8005ed4:	3b04      	subs	r3, #4
 8005ed6:	2a00      	cmp	r2, #0
 8005ed8:	d1f0      	bne.n	8005ebc <quorem+0xec>
 8005eda:	3c01      	subs	r4, #1
 8005edc:	e7eb      	b.n	8005eb6 <quorem+0xe6>
 8005ede:	2000      	movs	r0, #0
 8005ee0:	e7ee      	b.n	8005ec0 <quorem+0xf0>
 8005ee2:	0000      	movs	r0, r0
 8005ee4:	0000      	movs	r0, r0
	...

08005ee8 <_dtoa_r>:
 8005ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005eec:	4616      	mov	r6, r2
 8005eee:	461f      	mov	r7, r3
 8005ef0:	69c4      	ldr	r4, [r0, #28]
 8005ef2:	b099      	sub	sp, #100	; 0x64
 8005ef4:	4605      	mov	r5, r0
 8005ef6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005efa:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005efe:	b974      	cbnz	r4, 8005f1e <_dtoa_r+0x36>
 8005f00:	2010      	movs	r0, #16
 8005f02:	f7ff f87b 	bl	8004ffc <malloc>
 8005f06:	4602      	mov	r2, r0
 8005f08:	61e8      	str	r0, [r5, #28]
 8005f0a:	b920      	cbnz	r0, 8005f16 <_dtoa_r+0x2e>
 8005f0c:	21ef      	movs	r1, #239	; 0xef
 8005f0e:	4bac      	ldr	r3, [pc, #688]	; (80061c0 <_dtoa_r+0x2d8>)
 8005f10:	48ac      	ldr	r0, [pc, #688]	; (80061c4 <_dtoa_r+0x2dc>)
 8005f12:	f001 fd81 	bl	8007a18 <__assert_func>
 8005f16:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005f1a:	6004      	str	r4, [r0, #0]
 8005f1c:	60c4      	str	r4, [r0, #12]
 8005f1e:	69eb      	ldr	r3, [r5, #28]
 8005f20:	6819      	ldr	r1, [r3, #0]
 8005f22:	b151      	cbz	r1, 8005f3a <_dtoa_r+0x52>
 8005f24:	685a      	ldr	r2, [r3, #4]
 8005f26:	2301      	movs	r3, #1
 8005f28:	4093      	lsls	r3, r2
 8005f2a:	604a      	str	r2, [r1, #4]
 8005f2c:	608b      	str	r3, [r1, #8]
 8005f2e:	4628      	mov	r0, r5
 8005f30:	f000 fe46 	bl	8006bc0 <_Bfree>
 8005f34:	2200      	movs	r2, #0
 8005f36:	69eb      	ldr	r3, [r5, #28]
 8005f38:	601a      	str	r2, [r3, #0]
 8005f3a:	1e3b      	subs	r3, r7, #0
 8005f3c:	bfaf      	iteee	ge
 8005f3e:	2300      	movge	r3, #0
 8005f40:	2201      	movlt	r2, #1
 8005f42:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005f46:	9305      	strlt	r3, [sp, #20]
 8005f48:	bfa8      	it	ge
 8005f4a:	f8c8 3000 	strge.w	r3, [r8]
 8005f4e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005f52:	4b9d      	ldr	r3, [pc, #628]	; (80061c8 <_dtoa_r+0x2e0>)
 8005f54:	bfb8      	it	lt
 8005f56:	f8c8 2000 	strlt.w	r2, [r8]
 8005f5a:	ea33 0309 	bics.w	r3, r3, r9
 8005f5e:	d119      	bne.n	8005f94 <_dtoa_r+0xac>
 8005f60:	f242 730f 	movw	r3, #9999	; 0x270f
 8005f64:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005f66:	6013      	str	r3, [r2, #0]
 8005f68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005f6c:	4333      	orrs	r3, r6
 8005f6e:	f000 8589 	beq.w	8006a84 <_dtoa_r+0xb9c>
 8005f72:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005f74:	b953      	cbnz	r3, 8005f8c <_dtoa_r+0xa4>
 8005f76:	4b95      	ldr	r3, [pc, #596]	; (80061cc <_dtoa_r+0x2e4>)
 8005f78:	e023      	b.n	8005fc2 <_dtoa_r+0xda>
 8005f7a:	4b95      	ldr	r3, [pc, #596]	; (80061d0 <_dtoa_r+0x2e8>)
 8005f7c:	9303      	str	r3, [sp, #12]
 8005f7e:	3308      	adds	r3, #8
 8005f80:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005f82:	6013      	str	r3, [r2, #0]
 8005f84:	9803      	ldr	r0, [sp, #12]
 8005f86:	b019      	add	sp, #100	; 0x64
 8005f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f8c:	4b8f      	ldr	r3, [pc, #572]	; (80061cc <_dtoa_r+0x2e4>)
 8005f8e:	9303      	str	r3, [sp, #12]
 8005f90:	3303      	adds	r3, #3
 8005f92:	e7f5      	b.n	8005f80 <_dtoa_r+0x98>
 8005f94:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005f98:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8005f9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	f7fa fd00 	bl	80009a8 <__aeabi_dcmpeq>
 8005fa8:	4680      	mov	r8, r0
 8005faa:	b160      	cbz	r0, 8005fc6 <_dtoa_r+0xde>
 8005fac:	2301      	movs	r3, #1
 8005fae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005fb0:	6013      	str	r3, [r2, #0]
 8005fb2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	f000 8562 	beq.w	8006a7e <_dtoa_r+0xb96>
 8005fba:	4b86      	ldr	r3, [pc, #536]	; (80061d4 <_dtoa_r+0x2ec>)
 8005fbc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005fbe:	6013      	str	r3, [r2, #0]
 8005fc0:	3b01      	subs	r3, #1
 8005fc2:	9303      	str	r3, [sp, #12]
 8005fc4:	e7de      	b.n	8005f84 <_dtoa_r+0x9c>
 8005fc6:	ab16      	add	r3, sp, #88	; 0x58
 8005fc8:	9301      	str	r3, [sp, #4]
 8005fca:	ab17      	add	r3, sp, #92	; 0x5c
 8005fcc:	9300      	str	r3, [sp, #0]
 8005fce:	4628      	mov	r0, r5
 8005fd0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005fd4:	f001 f8d6 	bl	8007184 <__d2b>
 8005fd8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005fdc:	4682      	mov	sl, r0
 8005fde:	2c00      	cmp	r4, #0
 8005fe0:	d07e      	beq.n	80060e0 <_dtoa_r+0x1f8>
 8005fe2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005fe6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fe8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8005fec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ff0:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005ff4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005ff8:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005ffc:	4619      	mov	r1, r3
 8005ffe:	2200      	movs	r2, #0
 8006000:	4b75      	ldr	r3, [pc, #468]	; (80061d8 <_dtoa_r+0x2f0>)
 8006002:	f7fa f8b1 	bl	8000168 <__aeabi_dsub>
 8006006:	a368      	add	r3, pc, #416	; (adr r3, 80061a8 <_dtoa_r+0x2c0>)
 8006008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800600c:	f7fa fa64 	bl	80004d8 <__aeabi_dmul>
 8006010:	a367      	add	r3, pc, #412	; (adr r3, 80061b0 <_dtoa_r+0x2c8>)
 8006012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006016:	f7fa f8a9 	bl	800016c <__adddf3>
 800601a:	4606      	mov	r6, r0
 800601c:	4620      	mov	r0, r4
 800601e:	460f      	mov	r7, r1
 8006020:	f7fa f9f0 	bl	8000404 <__aeabi_i2d>
 8006024:	a364      	add	r3, pc, #400	; (adr r3, 80061b8 <_dtoa_r+0x2d0>)
 8006026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800602a:	f7fa fa55 	bl	80004d8 <__aeabi_dmul>
 800602e:	4602      	mov	r2, r0
 8006030:	460b      	mov	r3, r1
 8006032:	4630      	mov	r0, r6
 8006034:	4639      	mov	r1, r7
 8006036:	f7fa f899 	bl	800016c <__adddf3>
 800603a:	4606      	mov	r6, r0
 800603c:	460f      	mov	r7, r1
 800603e:	f7fa fcfb 	bl	8000a38 <__aeabi_d2iz>
 8006042:	2200      	movs	r2, #0
 8006044:	4683      	mov	fp, r0
 8006046:	2300      	movs	r3, #0
 8006048:	4630      	mov	r0, r6
 800604a:	4639      	mov	r1, r7
 800604c:	f7fa fcb6 	bl	80009bc <__aeabi_dcmplt>
 8006050:	b148      	cbz	r0, 8006066 <_dtoa_r+0x17e>
 8006052:	4658      	mov	r0, fp
 8006054:	f7fa f9d6 	bl	8000404 <__aeabi_i2d>
 8006058:	4632      	mov	r2, r6
 800605a:	463b      	mov	r3, r7
 800605c:	f7fa fca4 	bl	80009a8 <__aeabi_dcmpeq>
 8006060:	b908      	cbnz	r0, 8006066 <_dtoa_r+0x17e>
 8006062:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006066:	f1bb 0f16 	cmp.w	fp, #22
 800606a:	d857      	bhi.n	800611c <_dtoa_r+0x234>
 800606c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006070:	4b5a      	ldr	r3, [pc, #360]	; (80061dc <_dtoa_r+0x2f4>)
 8006072:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800607a:	f7fa fc9f 	bl	80009bc <__aeabi_dcmplt>
 800607e:	2800      	cmp	r0, #0
 8006080:	d04e      	beq.n	8006120 <_dtoa_r+0x238>
 8006082:	2300      	movs	r3, #0
 8006084:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006088:	930f      	str	r3, [sp, #60]	; 0x3c
 800608a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800608c:	1b1b      	subs	r3, r3, r4
 800608e:	1e5a      	subs	r2, r3, #1
 8006090:	bf46      	itte	mi
 8006092:	f1c3 0901 	rsbmi	r9, r3, #1
 8006096:	2300      	movmi	r3, #0
 8006098:	f04f 0900 	movpl.w	r9, #0
 800609c:	9209      	str	r2, [sp, #36]	; 0x24
 800609e:	bf48      	it	mi
 80060a0:	9309      	strmi	r3, [sp, #36]	; 0x24
 80060a2:	f1bb 0f00 	cmp.w	fp, #0
 80060a6:	db3d      	blt.n	8006124 <_dtoa_r+0x23c>
 80060a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060aa:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80060ae:	445b      	add	r3, fp
 80060b0:	9309      	str	r3, [sp, #36]	; 0x24
 80060b2:	2300      	movs	r3, #0
 80060b4:	930a      	str	r3, [sp, #40]	; 0x28
 80060b6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80060b8:	2b09      	cmp	r3, #9
 80060ba:	d867      	bhi.n	800618c <_dtoa_r+0x2a4>
 80060bc:	2b05      	cmp	r3, #5
 80060be:	bfc4      	itt	gt
 80060c0:	3b04      	subgt	r3, #4
 80060c2:	9322      	strgt	r3, [sp, #136]	; 0x88
 80060c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80060c6:	bfc8      	it	gt
 80060c8:	2400      	movgt	r4, #0
 80060ca:	f1a3 0302 	sub.w	r3, r3, #2
 80060ce:	bfd8      	it	le
 80060d0:	2401      	movle	r4, #1
 80060d2:	2b03      	cmp	r3, #3
 80060d4:	f200 8086 	bhi.w	80061e4 <_dtoa_r+0x2fc>
 80060d8:	e8df f003 	tbb	[pc, r3]
 80060dc:	5637392c 	.word	0x5637392c
 80060e0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80060e4:	441c      	add	r4, r3
 80060e6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80060ea:	2b20      	cmp	r3, #32
 80060ec:	bfc1      	itttt	gt
 80060ee:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80060f2:	fa09 f903 	lslgt.w	r9, r9, r3
 80060f6:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 80060fa:	fa26 f303 	lsrgt.w	r3, r6, r3
 80060fe:	bfd6      	itet	le
 8006100:	f1c3 0320 	rsble	r3, r3, #32
 8006104:	ea49 0003 	orrgt.w	r0, r9, r3
 8006108:	fa06 f003 	lslle.w	r0, r6, r3
 800610c:	f7fa f96a 	bl	80003e4 <__aeabi_ui2d>
 8006110:	2201      	movs	r2, #1
 8006112:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006116:	3c01      	subs	r4, #1
 8006118:	9213      	str	r2, [sp, #76]	; 0x4c
 800611a:	e76f      	b.n	8005ffc <_dtoa_r+0x114>
 800611c:	2301      	movs	r3, #1
 800611e:	e7b3      	b.n	8006088 <_dtoa_r+0x1a0>
 8006120:	900f      	str	r0, [sp, #60]	; 0x3c
 8006122:	e7b2      	b.n	800608a <_dtoa_r+0x1a2>
 8006124:	f1cb 0300 	rsb	r3, fp, #0
 8006128:	930a      	str	r3, [sp, #40]	; 0x28
 800612a:	2300      	movs	r3, #0
 800612c:	eba9 090b 	sub.w	r9, r9, fp
 8006130:	930e      	str	r3, [sp, #56]	; 0x38
 8006132:	e7c0      	b.n	80060b6 <_dtoa_r+0x1ce>
 8006134:	2300      	movs	r3, #0
 8006136:	930b      	str	r3, [sp, #44]	; 0x2c
 8006138:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800613a:	2b00      	cmp	r3, #0
 800613c:	dc55      	bgt.n	80061ea <_dtoa_r+0x302>
 800613e:	2301      	movs	r3, #1
 8006140:	461a      	mov	r2, r3
 8006142:	9306      	str	r3, [sp, #24]
 8006144:	9308      	str	r3, [sp, #32]
 8006146:	9223      	str	r2, [sp, #140]	; 0x8c
 8006148:	e00b      	b.n	8006162 <_dtoa_r+0x27a>
 800614a:	2301      	movs	r3, #1
 800614c:	e7f3      	b.n	8006136 <_dtoa_r+0x24e>
 800614e:	2300      	movs	r3, #0
 8006150:	930b      	str	r3, [sp, #44]	; 0x2c
 8006152:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006154:	445b      	add	r3, fp
 8006156:	9306      	str	r3, [sp, #24]
 8006158:	3301      	adds	r3, #1
 800615a:	2b01      	cmp	r3, #1
 800615c:	9308      	str	r3, [sp, #32]
 800615e:	bfb8      	it	lt
 8006160:	2301      	movlt	r3, #1
 8006162:	2100      	movs	r1, #0
 8006164:	2204      	movs	r2, #4
 8006166:	69e8      	ldr	r0, [r5, #28]
 8006168:	f102 0614 	add.w	r6, r2, #20
 800616c:	429e      	cmp	r6, r3
 800616e:	d940      	bls.n	80061f2 <_dtoa_r+0x30a>
 8006170:	6041      	str	r1, [r0, #4]
 8006172:	4628      	mov	r0, r5
 8006174:	f000 fce4 	bl	8006b40 <_Balloc>
 8006178:	9003      	str	r0, [sp, #12]
 800617a:	2800      	cmp	r0, #0
 800617c:	d13c      	bne.n	80061f8 <_dtoa_r+0x310>
 800617e:	4602      	mov	r2, r0
 8006180:	f240 11af 	movw	r1, #431	; 0x1af
 8006184:	4b16      	ldr	r3, [pc, #88]	; (80061e0 <_dtoa_r+0x2f8>)
 8006186:	e6c3      	b.n	8005f10 <_dtoa_r+0x28>
 8006188:	2301      	movs	r3, #1
 800618a:	e7e1      	b.n	8006150 <_dtoa_r+0x268>
 800618c:	2401      	movs	r4, #1
 800618e:	2300      	movs	r3, #0
 8006190:	940b      	str	r4, [sp, #44]	; 0x2c
 8006192:	9322      	str	r3, [sp, #136]	; 0x88
 8006194:	f04f 33ff 	mov.w	r3, #4294967295
 8006198:	2200      	movs	r2, #0
 800619a:	9306      	str	r3, [sp, #24]
 800619c:	9308      	str	r3, [sp, #32]
 800619e:	2312      	movs	r3, #18
 80061a0:	e7d1      	b.n	8006146 <_dtoa_r+0x25e>
 80061a2:	bf00      	nop
 80061a4:	f3af 8000 	nop.w
 80061a8:	636f4361 	.word	0x636f4361
 80061ac:	3fd287a7 	.word	0x3fd287a7
 80061b0:	8b60c8b3 	.word	0x8b60c8b3
 80061b4:	3fc68a28 	.word	0x3fc68a28
 80061b8:	509f79fb 	.word	0x509f79fb
 80061bc:	3fd34413 	.word	0x3fd34413
 80061c0:	08008af3 	.word	0x08008af3
 80061c4:	08008b0a 	.word	0x08008b0a
 80061c8:	7ff00000 	.word	0x7ff00000
 80061cc:	08008aef 	.word	0x08008aef
 80061d0:	08008ae6 	.word	0x08008ae6
 80061d4:	08008ac3 	.word	0x08008ac3
 80061d8:	3ff80000 	.word	0x3ff80000
 80061dc:	08008bf8 	.word	0x08008bf8
 80061e0:	08008b62 	.word	0x08008b62
 80061e4:	2301      	movs	r3, #1
 80061e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80061e8:	e7d4      	b.n	8006194 <_dtoa_r+0x2ac>
 80061ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80061ec:	9306      	str	r3, [sp, #24]
 80061ee:	9308      	str	r3, [sp, #32]
 80061f0:	e7b7      	b.n	8006162 <_dtoa_r+0x27a>
 80061f2:	3101      	adds	r1, #1
 80061f4:	0052      	lsls	r2, r2, #1
 80061f6:	e7b7      	b.n	8006168 <_dtoa_r+0x280>
 80061f8:	69eb      	ldr	r3, [r5, #28]
 80061fa:	9a03      	ldr	r2, [sp, #12]
 80061fc:	601a      	str	r2, [r3, #0]
 80061fe:	9b08      	ldr	r3, [sp, #32]
 8006200:	2b0e      	cmp	r3, #14
 8006202:	f200 80a8 	bhi.w	8006356 <_dtoa_r+0x46e>
 8006206:	2c00      	cmp	r4, #0
 8006208:	f000 80a5 	beq.w	8006356 <_dtoa_r+0x46e>
 800620c:	f1bb 0f00 	cmp.w	fp, #0
 8006210:	dd34      	ble.n	800627c <_dtoa_r+0x394>
 8006212:	4b9a      	ldr	r3, [pc, #616]	; (800647c <_dtoa_r+0x594>)
 8006214:	f00b 020f 	and.w	r2, fp, #15
 8006218:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800621c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006220:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006224:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006228:	ea4f 142b 	mov.w	r4, fp, asr #4
 800622c:	d016      	beq.n	800625c <_dtoa_r+0x374>
 800622e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006232:	4b93      	ldr	r3, [pc, #588]	; (8006480 <_dtoa_r+0x598>)
 8006234:	2703      	movs	r7, #3
 8006236:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800623a:	f7fa fa77 	bl	800072c <__aeabi_ddiv>
 800623e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006242:	f004 040f 	and.w	r4, r4, #15
 8006246:	4e8e      	ldr	r6, [pc, #568]	; (8006480 <_dtoa_r+0x598>)
 8006248:	b954      	cbnz	r4, 8006260 <_dtoa_r+0x378>
 800624a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800624e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006252:	f7fa fa6b 	bl	800072c <__aeabi_ddiv>
 8006256:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800625a:	e029      	b.n	80062b0 <_dtoa_r+0x3c8>
 800625c:	2702      	movs	r7, #2
 800625e:	e7f2      	b.n	8006246 <_dtoa_r+0x35e>
 8006260:	07e1      	lsls	r1, r4, #31
 8006262:	d508      	bpl.n	8006276 <_dtoa_r+0x38e>
 8006264:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006268:	e9d6 2300 	ldrd	r2, r3, [r6]
 800626c:	f7fa f934 	bl	80004d8 <__aeabi_dmul>
 8006270:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006274:	3701      	adds	r7, #1
 8006276:	1064      	asrs	r4, r4, #1
 8006278:	3608      	adds	r6, #8
 800627a:	e7e5      	b.n	8006248 <_dtoa_r+0x360>
 800627c:	f000 80a5 	beq.w	80063ca <_dtoa_r+0x4e2>
 8006280:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006284:	f1cb 0400 	rsb	r4, fp, #0
 8006288:	4b7c      	ldr	r3, [pc, #496]	; (800647c <_dtoa_r+0x594>)
 800628a:	f004 020f 	and.w	r2, r4, #15
 800628e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006296:	f7fa f91f 	bl	80004d8 <__aeabi_dmul>
 800629a:	2702      	movs	r7, #2
 800629c:	2300      	movs	r3, #0
 800629e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80062a2:	4e77      	ldr	r6, [pc, #476]	; (8006480 <_dtoa_r+0x598>)
 80062a4:	1124      	asrs	r4, r4, #4
 80062a6:	2c00      	cmp	r4, #0
 80062a8:	f040 8084 	bne.w	80063b4 <_dtoa_r+0x4cc>
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d1d2      	bne.n	8006256 <_dtoa_r+0x36e>
 80062b0:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80062b4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80062b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	f000 8087 	beq.w	80063ce <_dtoa_r+0x4e6>
 80062c0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80062c4:	2200      	movs	r2, #0
 80062c6:	4b6f      	ldr	r3, [pc, #444]	; (8006484 <_dtoa_r+0x59c>)
 80062c8:	f7fa fb78 	bl	80009bc <__aeabi_dcmplt>
 80062cc:	2800      	cmp	r0, #0
 80062ce:	d07e      	beq.n	80063ce <_dtoa_r+0x4e6>
 80062d0:	9b08      	ldr	r3, [sp, #32]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d07b      	beq.n	80063ce <_dtoa_r+0x4e6>
 80062d6:	9b06      	ldr	r3, [sp, #24]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	dd38      	ble.n	800634e <_dtoa_r+0x466>
 80062dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80062e0:	2200      	movs	r2, #0
 80062e2:	4b69      	ldr	r3, [pc, #420]	; (8006488 <_dtoa_r+0x5a0>)
 80062e4:	f7fa f8f8 	bl	80004d8 <__aeabi_dmul>
 80062e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80062ec:	9c06      	ldr	r4, [sp, #24]
 80062ee:	f10b 38ff 	add.w	r8, fp, #4294967295
 80062f2:	3701      	adds	r7, #1
 80062f4:	4638      	mov	r0, r7
 80062f6:	f7fa f885 	bl	8000404 <__aeabi_i2d>
 80062fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062fe:	f7fa f8eb 	bl	80004d8 <__aeabi_dmul>
 8006302:	2200      	movs	r2, #0
 8006304:	4b61      	ldr	r3, [pc, #388]	; (800648c <_dtoa_r+0x5a4>)
 8006306:	f7f9 ff31 	bl	800016c <__adddf3>
 800630a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800630e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006312:	9611      	str	r6, [sp, #68]	; 0x44
 8006314:	2c00      	cmp	r4, #0
 8006316:	d15d      	bne.n	80063d4 <_dtoa_r+0x4ec>
 8006318:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800631c:	2200      	movs	r2, #0
 800631e:	4b5c      	ldr	r3, [pc, #368]	; (8006490 <_dtoa_r+0x5a8>)
 8006320:	f7f9 ff22 	bl	8000168 <__aeabi_dsub>
 8006324:	4602      	mov	r2, r0
 8006326:	460b      	mov	r3, r1
 8006328:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800632c:	4633      	mov	r3, r6
 800632e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006330:	f7fa fb62 	bl	80009f8 <__aeabi_dcmpgt>
 8006334:	2800      	cmp	r0, #0
 8006336:	f040 8295 	bne.w	8006864 <_dtoa_r+0x97c>
 800633a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800633e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006340:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006344:	f7fa fb3a 	bl	80009bc <__aeabi_dcmplt>
 8006348:	2800      	cmp	r0, #0
 800634a:	f040 8289 	bne.w	8006860 <_dtoa_r+0x978>
 800634e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006352:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006356:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006358:	2b00      	cmp	r3, #0
 800635a:	f2c0 8151 	blt.w	8006600 <_dtoa_r+0x718>
 800635e:	f1bb 0f0e 	cmp.w	fp, #14
 8006362:	f300 814d 	bgt.w	8006600 <_dtoa_r+0x718>
 8006366:	4b45      	ldr	r3, [pc, #276]	; (800647c <_dtoa_r+0x594>)
 8006368:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800636c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006370:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006374:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006376:	2b00      	cmp	r3, #0
 8006378:	f280 80da 	bge.w	8006530 <_dtoa_r+0x648>
 800637c:	9b08      	ldr	r3, [sp, #32]
 800637e:	2b00      	cmp	r3, #0
 8006380:	f300 80d6 	bgt.w	8006530 <_dtoa_r+0x648>
 8006384:	f040 826b 	bne.w	800685e <_dtoa_r+0x976>
 8006388:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800638c:	2200      	movs	r2, #0
 800638e:	4b40      	ldr	r3, [pc, #256]	; (8006490 <_dtoa_r+0x5a8>)
 8006390:	f7fa f8a2 	bl	80004d8 <__aeabi_dmul>
 8006394:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006398:	f7fa fb24 	bl	80009e4 <__aeabi_dcmpge>
 800639c:	9c08      	ldr	r4, [sp, #32]
 800639e:	4626      	mov	r6, r4
 80063a0:	2800      	cmp	r0, #0
 80063a2:	f040 8241 	bne.w	8006828 <_dtoa_r+0x940>
 80063a6:	2331      	movs	r3, #49	; 0x31
 80063a8:	9f03      	ldr	r7, [sp, #12]
 80063aa:	f10b 0b01 	add.w	fp, fp, #1
 80063ae:	f807 3b01 	strb.w	r3, [r7], #1
 80063b2:	e23d      	b.n	8006830 <_dtoa_r+0x948>
 80063b4:	07e2      	lsls	r2, r4, #31
 80063b6:	d505      	bpl.n	80063c4 <_dtoa_r+0x4dc>
 80063b8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80063bc:	f7fa f88c 	bl	80004d8 <__aeabi_dmul>
 80063c0:	2301      	movs	r3, #1
 80063c2:	3701      	adds	r7, #1
 80063c4:	1064      	asrs	r4, r4, #1
 80063c6:	3608      	adds	r6, #8
 80063c8:	e76d      	b.n	80062a6 <_dtoa_r+0x3be>
 80063ca:	2702      	movs	r7, #2
 80063cc:	e770      	b.n	80062b0 <_dtoa_r+0x3c8>
 80063ce:	46d8      	mov	r8, fp
 80063d0:	9c08      	ldr	r4, [sp, #32]
 80063d2:	e78f      	b.n	80062f4 <_dtoa_r+0x40c>
 80063d4:	9903      	ldr	r1, [sp, #12]
 80063d6:	4b29      	ldr	r3, [pc, #164]	; (800647c <_dtoa_r+0x594>)
 80063d8:	4421      	add	r1, r4
 80063da:	9112      	str	r1, [sp, #72]	; 0x48
 80063dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063de:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80063e2:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80063e6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80063ea:	2900      	cmp	r1, #0
 80063ec:	d054      	beq.n	8006498 <_dtoa_r+0x5b0>
 80063ee:	2000      	movs	r0, #0
 80063f0:	4928      	ldr	r1, [pc, #160]	; (8006494 <_dtoa_r+0x5ac>)
 80063f2:	f7fa f99b 	bl	800072c <__aeabi_ddiv>
 80063f6:	463b      	mov	r3, r7
 80063f8:	4632      	mov	r2, r6
 80063fa:	f7f9 feb5 	bl	8000168 <__aeabi_dsub>
 80063fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006402:	9f03      	ldr	r7, [sp, #12]
 8006404:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006408:	f7fa fb16 	bl	8000a38 <__aeabi_d2iz>
 800640c:	4604      	mov	r4, r0
 800640e:	f7f9 fff9 	bl	8000404 <__aeabi_i2d>
 8006412:	4602      	mov	r2, r0
 8006414:	460b      	mov	r3, r1
 8006416:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800641a:	f7f9 fea5 	bl	8000168 <__aeabi_dsub>
 800641e:	4602      	mov	r2, r0
 8006420:	460b      	mov	r3, r1
 8006422:	3430      	adds	r4, #48	; 0x30
 8006424:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006428:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800642c:	f807 4b01 	strb.w	r4, [r7], #1
 8006430:	f7fa fac4 	bl	80009bc <__aeabi_dcmplt>
 8006434:	2800      	cmp	r0, #0
 8006436:	d173      	bne.n	8006520 <_dtoa_r+0x638>
 8006438:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800643c:	2000      	movs	r0, #0
 800643e:	4911      	ldr	r1, [pc, #68]	; (8006484 <_dtoa_r+0x59c>)
 8006440:	f7f9 fe92 	bl	8000168 <__aeabi_dsub>
 8006444:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006448:	f7fa fab8 	bl	80009bc <__aeabi_dcmplt>
 800644c:	2800      	cmp	r0, #0
 800644e:	f040 80b6 	bne.w	80065be <_dtoa_r+0x6d6>
 8006452:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006454:	429f      	cmp	r7, r3
 8006456:	f43f af7a 	beq.w	800634e <_dtoa_r+0x466>
 800645a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800645e:	2200      	movs	r2, #0
 8006460:	4b09      	ldr	r3, [pc, #36]	; (8006488 <_dtoa_r+0x5a0>)
 8006462:	f7fa f839 	bl	80004d8 <__aeabi_dmul>
 8006466:	2200      	movs	r2, #0
 8006468:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800646c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006470:	4b05      	ldr	r3, [pc, #20]	; (8006488 <_dtoa_r+0x5a0>)
 8006472:	f7fa f831 	bl	80004d8 <__aeabi_dmul>
 8006476:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800647a:	e7c3      	b.n	8006404 <_dtoa_r+0x51c>
 800647c:	08008bf8 	.word	0x08008bf8
 8006480:	08008bd0 	.word	0x08008bd0
 8006484:	3ff00000 	.word	0x3ff00000
 8006488:	40240000 	.word	0x40240000
 800648c:	401c0000 	.word	0x401c0000
 8006490:	40140000 	.word	0x40140000
 8006494:	3fe00000 	.word	0x3fe00000
 8006498:	4630      	mov	r0, r6
 800649a:	4639      	mov	r1, r7
 800649c:	f7fa f81c 	bl	80004d8 <__aeabi_dmul>
 80064a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80064a2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80064a6:	9c03      	ldr	r4, [sp, #12]
 80064a8:	9314      	str	r3, [sp, #80]	; 0x50
 80064aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064ae:	f7fa fac3 	bl	8000a38 <__aeabi_d2iz>
 80064b2:	9015      	str	r0, [sp, #84]	; 0x54
 80064b4:	f7f9 ffa6 	bl	8000404 <__aeabi_i2d>
 80064b8:	4602      	mov	r2, r0
 80064ba:	460b      	mov	r3, r1
 80064bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064c0:	f7f9 fe52 	bl	8000168 <__aeabi_dsub>
 80064c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80064c6:	4606      	mov	r6, r0
 80064c8:	3330      	adds	r3, #48	; 0x30
 80064ca:	f804 3b01 	strb.w	r3, [r4], #1
 80064ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80064d0:	460f      	mov	r7, r1
 80064d2:	429c      	cmp	r4, r3
 80064d4:	f04f 0200 	mov.w	r2, #0
 80064d8:	d124      	bne.n	8006524 <_dtoa_r+0x63c>
 80064da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80064de:	4baf      	ldr	r3, [pc, #700]	; (800679c <_dtoa_r+0x8b4>)
 80064e0:	f7f9 fe44 	bl	800016c <__adddf3>
 80064e4:	4602      	mov	r2, r0
 80064e6:	460b      	mov	r3, r1
 80064e8:	4630      	mov	r0, r6
 80064ea:	4639      	mov	r1, r7
 80064ec:	f7fa fa84 	bl	80009f8 <__aeabi_dcmpgt>
 80064f0:	2800      	cmp	r0, #0
 80064f2:	d163      	bne.n	80065bc <_dtoa_r+0x6d4>
 80064f4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80064f8:	2000      	movs	r0, #0
 80064fa:	49a8      	ldr	r1, [pc, #672]	; (800679c <_dtoa_r+0x8b4>)
 80064fc:	f7f9 fe34 	bl	8000168 <__aeabi_dsub>
 8006500:	4602      	mov	r2, r0
 8006502:	460b      	mov	r3, r1
 8006504:	4630      	mov	r0, r6
 8006506:	4639      	mov	r1, r7
 8006508:	f7fa fa58 	bl	80009bc <__aeabi_dcmplt>
 800650c:	2800      	cmp	r0, #0
 800650e:	f43f af1e 	beq.w	800634e <_dtoa_r+0x466>
 8006512:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006514:	1e7b      	subs	r3, r7, #1
 8006516:	9314      	str	r3, [sp, #80]	; 0x50
 8006518:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800651c:	2b30      	cmp	r3, #48	; 0x30
 800651e:	d0f8      	beq.n	8006512 <_dtoa_r+0x62a>
 8006520:	46c3      	mov	fp, r8
 8006522:	e03b      	b.n	800659c <_dtoa_r+0x6b4>
 8006524:	4b9e      	ldr	r3, [pc, #632]	; (80067a0 <_dtoa_r+0x8b8>)
 8006526:	f7f9 ffd7 	bl	80004d8 <__aeabi_dmul>
 800652a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800652e:	e7bc      	b.n	80064aa <_dtoa_r+0x5c2>
 8006530:	9f03      	ldr	r7, [sp, #12]
 8006532:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006536:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800653a:	4640      	mov	r0, r8
 800653c:	4649      	mov	r1, r9
 800653e:	f7fa f8f5 	bl	800072c <__aeabi_ddiv>
 8006542:	f7fa fa79 	bl	8000a38 <__aeabi_d2iz>
 8006546:	4604      	mov	r4, r0
 8006548:	f7f9 ff5c 	bl	8000404 <__aeabi_i2d>
 800654c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006550:	f7f9 ffc2 	bl	80004d8 <__aeabi_dmul>
 8006554:	4602      	mov	r2, r0
 8006556:	460b      	mov	r3, r1
 8006558:	4640      	mov	r0, r8
 800655a:	4649      	mov	r1, r9
 800655c:	f7f9 fe04 	bl	8000168 <__aeabi_dsub>
 8006560:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006564:	f807 6b01 	strb.w	r6, [r7], #1
 8006568:	9e03      	ldr	r6, [sp, #12]
 800656a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800656e:	1bbe      	subs	r6, r7, r6
 8006570:	45b4      	cmp	ip, r6
 8006572:	4602      	mov	r2, r0
 8006574:	460b      	mov	r3, r1
 8006576:	d136      	bne.n	80065e6 <_dtoa_r+0x6fe>
 8006578:	f7f9 fdf8 	bl	800016c <__adddf3>
 800657c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006580:	4680      	mov	r8, r0
 8006582:	4689      	mov	r9, r1
 8006584:	f7fa fa38 	bl	80009f8 <__aeabi_dcmpgt>
 8006588:	bb58      	cbnz	r0, 80065e2 <_dtoa_r+0x6fa>
 800658a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800658e:	4640      	mov	r0, r8
 8006590:	4649      	mov	r1, r9
 8006592:	f7fa fa09 	bl	80009a8 <__aeabi_dcmpeq>
 8006596:	b108      	cbz	r0, 800659c <_dtoa_r+0x6b4>
 8006598:	07e3      	lsls	r3, r4, #31
 800659a:	d422      	bmi.n	80065e2 <_dtoa_r+0x6fa>
 800659c:	4651      	mov	r1, sl
 800659e:	4628      	mov	r0, r5
 80065a0:	f000 fb0e 	bl	8006bc0 <_Bfree>
 80065a4:	2300      	movs	r3, #0
 80065a6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80065a8:	703b      	strb	r3, [r7, #0]
 80065aa:	f10b 0301 	add.w	r3, fp, #1
 80065ae:	6013      	str	r3, [r2, #0]
 80065b0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	f43f ace6 	beq.w	8005f84 <_dtoa_r+0x9c>
 80065b8:	601f      	str	r7, [r3, #0]
 80065ba:	e4e3      	b.n	8005f84 <_dtoa_r+0x9c>
 80065bc:	4627      	mov	r7, r4
 80065be:	463b      	mov	r3, r7
 80065c0:	461f      	mov	r7, r3
 80065c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80065c6:	2a39      	cmp	r2, #57	; 0x39
 80065c8:	d107      	bne.n	80065da <_dtoa_r+0x6f2>
 80065ca:	9a03      	ldr	r2, [sp, #12]
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d1f7      	bne.n	80065c0 <_dtoa_r+0x6d8>
 80065d0:	2230      	movs	r2, #48	; 0x30
 80065d2:	9903      	ldr	r1, [sp, #12]
 80065d4:	f108 0801 	add.w	r8, r8, #1
 80065d8:	700a      	strb	r2, [r1, #0]
 80065da:	781a      	ldrb	r2, [r3, #0]
 80065dc:	3201      	adds	r2, #1
 80065de:	701a      	strb	r2, [r3, #0]
 80065e0:	e79e      	b.n	8006520 <_dtoa_r+0x638>
 80065e2:	46d8      	mov	r8, fp
 80065e4:	e7eb      	b.n	80065be <_dtoa_r+0x6d6>
 80065e6:	2200      	movs	r2, #0
 80065e8:	4b6d      	ldr	r3, [pc, #436]	; (80067a0 <_dtoa_r+0x8b8>)
 80065ea:	f7f9 ff75 	bl	80004d8 <__aeabi_dmul>
 80065ee:	2200      	movs	r2, #0
 80065f0:	2300      	movs	r3, #0
 80065f2:	4680      	mov	r8, r0
 80065f4:	4689      	mov	r9, r1
 80065f6:	f7fa f9d7 	bl	80009a8 <__aeabi_dcmpeq>
 80065fa:	2800      	cmp	r0, #0
 80065fc:	d09b      	beq.n	8006536 <_dtoa_r+0x64e>
 80065fe:	e7cd      	b.n	800659c <_dtoa_r+0x6b4>
 8006600:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006602:	2a00      	cmp	r2, #0
 8006604:	f000 80c4 	beq.w	8006790 <_dtoa_r+0x8a8>
 8006608:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800660a:	2a01      	cmp	r2, #1
 800660c:	f300 80a8 	bgt.w	8006760 <_dtoa_r+0x878>
 8006610:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006612:	2a00      	cmp	r2, #0
 8006614:	f000 80a0 	beq.w	8006758 <_dtoa_r+0x870>
 8006618:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800661c:	464f      	mov	r7, r9
 800661e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006620:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006622:	2101      	movs	r1, #1
 8006624:	441a      	add	r2, r3
 8006626:	4628      	mov	r0, r5
 8006628:	4499      	add	r9, r3
 800662a:	9209      	str	r2, [sp, #36]	; 0x24
 800662c:	f000 fb7e 	bl	8006d2c <__i2b>
 8006630:	4606      	mov	r6, r0
 8006632:	b15f      	cbz	r7, 800664c <_dtoa_r+0x764>
 8006634:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006636:	2b00      	cmp	r3, #0
 8006638:	dd08      	ble.n	800664c <_dtoa_r+0x764>
 800663a:	42bb      	cmp	r3, r7
 800663c:	bfa8      	it	ge
 800663e:	463b      	movge	r3, r7
 8006640:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006642:	eba9 0903 	sub.w	r9, r9, r3
 8006646:	1aff      	subs	r7, r7, r3
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	9309      	str	r3, [sp, #36]	; 0x24
 800664c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800664e:	b1f3      	cbz	r3, 800668e <_dtoa_r+0x7a6>
 8006650:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006652:	2b00      	cmp	r3, #0
 8006654:	f000 80a0 	beq.w	8006798 <_dtoa_r+0x8b0>
 8006658:	2c00      	cmp	r4, #0
 800665a:	dd10      	ble.n	800667e <_dtoa_r+0x796>
 800665c:	4631      	mov	r1, r6
 800665e:	4622      	mov	r2, r4
 8006660:	4628      	mov	r0, r5
 8006662:	f000 fc21 	bl	8006ea8 <__pow5mult>
 8006666:	4652      	mov	r2, sl
 8006668:	4601      	mov	r1, r0
 800666a:	4606      	mov	r6, r0
 800666c:	4628      	mov	r0, r5
 800666e:	f000 fb73 	bl	8006d58 <__multiply>
 8006672:	4680      	mov	r8, r0
 8006674:	4651      	mov	r1, sl
 8006676:	4628      	mov	r0, r5
 8006678:	f000 faa2 	bl	8006bc0 <_Bfree>
 800667c:	46c2      	mov	sl, r8
 800667e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006680:	1b1a      	subs	r2, r3, r4
 8006682:	d004      	beq.n	800668e <_dtoa_r+0x7a6>
 8006684:	4651      	mov	r1, sl
 8006686:	4628      	mov	r0, r5
 8006688:	f000 fc0e 	bl	8006ea8 <__pow5mult>
 800668c:	4682      	mov	sl, r0
 800668e:	2101      	movs	r1, #1
 8006690:	4628      	mov	r0, r5
 8006692:	f000 fb4b 	bl	8006d2c <__i2b>
 8006696:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006698:	4604      	mov	r4, r0
 800669a:	2b00      	cmp	r3, #0
 800669c:	f340 8082 	ble.w	80067a4 <_dtoa_r+0x8bc>
 80066a0:	461a      	mov	r2, r3
 80066a2:	4601      	mov	r1, r0
 80066a4:	4628      	mov	r0, r5
 80066a6:	f000 fbff 	bl	8006ea8 <__pow5mult>
 80066aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80066ac:	4604      	mov	r4, r0
 80066ae:	2b01      	cmp	r3, #1
 80066b0:	dd7b      	ble.n	80067aa <_dtoa_r+0x8c2>
 80066b2:	f04f 0800 	mov.w	r8, #0
 80066b6:	6923      	ldr	r3, [r4, #16]
 80066b8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80066bc:	6918      	ldr	r0, [r3, #16]
 80066be:	f000 fae7 	bl	8006c90 <__hi0bits>
 80066c2:	f1c0 0020 	rsb	r0, r0, #32
 80066c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066c8:	4418      	add	r0, r3
 80066ca:	f010 001f 	ands.w	r0, r0, #31
 80066ce:	f000 8092 	beq.w	80067f6 <_dtoa_r+0x90e>
 80066d2:	f1c0 0320 	rsb	r3, r0, #32
 80066d6:	2b04      	cmp	r3, #4
 80066d8:	f340 8085 	ble.w	80067e6 <_dtoa_r+0x8fe>
 80066dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066de:	f1c0 001c 	rsb	r0, r0, #28
 80066e2:	4403      	add	r3, r0
 80066e4:	4481      	add	r9, r0
 80066e6:	4407      	add	r7, r0
 80066e8:	9309      	str	r3, [sp, #36]	; 0x24
 80066ea:	f1b9 0f00 	cmp.w	r9, #0
 80066ee:	dd05      	ble.n	80066fc <_dtoa_r+0x814>
 80066f0:	4651      	mov	r1, sl
 80066f2:	464a      	mov	r2, r9
 80066f4:	4628      	mov	r0, r5
 80066f6:	f000 fc31 	bl	8006f5c <__lshift>
 80066fa:	4682      	mov	sl, r0
 80066fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066fe:	2b00      	cmp	r3, #0
 8006700:	dd05      	ble.n	800670e <_dtoa_r+0x826>
 8006702:	4621      	mov	r1, r4
 8006704:	461a      	mov	r2, r3
 8006706:	4628      	mov	r0, r5
 8006708:	f000 fc28 	bl	8006f5c <__lshift>
 800670c:	4604      	mov	r4, r0
 800670e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006710:	2b00      	cmp	r3, #0
 8006712:	d072      	beq.n	80067fa <_dtoa_r+0x912>
 8006714:	4621      	mov	r1, r4
 8006716:	4650      	mov	r0, sl
 8006718:	f000 fc8c 	bl	8007034 <__mcmp>
 800671c:	2800      	cmp	r0, #0
 800671e:	da6c      	bge.n	80067fa <_dtoa_r+0x912>
 8006720:	2300      	movs	r3, #0
 8006722:	4651      	mov	r1, sl
 8006724:	220a      	movs	r2, #10
 8006726:	4628      	mov	r0, r5
 8006728:	f000 fa6c 	bl	8006c04 <__multadd>
 800672c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800672e:	4682      	mov	sl, r0
 8006730:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006734:	2b00      	cmp	r3, #0
 8006736:	f000 81ac 	beq.w	8006a92 <_dtoa_r+0xbaa>
 800673a:	2300      	movs	r3, #0
 800673c:	4631      	mov	r1, r6
 800673e:	220a      	movs	r2, #10
 8006740:	4628      	mov	r0, r5
 8006742:	f000 fa5f 	bl	8006c04 <__multadd>
 8006746:	9b06      	ldr	r3, [sp, #24]
 8006748:	4606      	mov	r6, r0
 800674a:	2b00      	cmp	r3, #0
 800674c:	f300 8093 	bgt.w	8006876 <_dtoa_r+0x98e>
 8006750:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006752:	2b02      	cmp	r3, #2
 8006754:	dc59      	bgt.n	800680a <_dtoa_r+0x922>
 8006756:	e08e      	b.n	8006876 <_dtoa_r+0x98e>
 8006758:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800675a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800675e:	e75d      	b.n	800661c <_dtoa_r+0x734>
 8006760:	9b08      	ldr	r3, [sp, #32]
 8006762:	1e5c      	subs	r4, r3, #1
 8006764:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006766:	42a3      	cmp	r3, r4
 8006768:	bfbf      	itttt	lt
 800676a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800676c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800676e:	1ae3      	sublt	r3, r4, r3
 8006770:	18d2      	addlt	r2, r2, r3
 8006772:	bfa8      	it	ge
 8006774:	1b1c      	subge	r4, r3, r4
 8006776:	9b08      	ldr	r3, [sp, #32]
 8006778:	bfbe      	ittt	lt
 800677a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800677c:	920e      	strlt	r2, [sp, #56]	; 0x38
 800677e:	2400      	movlt	r4, #0
 8006780:	2b00      	cmp	r3, #0
 8006782:	bfb5      	itete	lt
 8006784:	eba9 0703 	sublt.w	r7, r9, r3
 8006788:	464f      	movge	r7, r9
 800678a:	2300      	movlt	r3, #0
 800678c:	9b08      	ldrge	r3, [sp, #32]
 800678e:	e747      	b.n	8006620 <_dtoa_r+0x738>
 8006790:	464f      	mov	r7, r9
 8006792:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006794:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006796:	e74c      	b.n	8006632 <_dtoa_r+0x74a>
 8006798:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800679a:	e773      	b.n	8006684 <_dtoa_r+0x79c>
 800679c:	3fe00000 	.word	0x3fe00000
 80067a0:	40240000 	.word	0x40240000
 80067a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	dc18      	bgt.n	80067dc <_dtoa_r+0x8f4>
 80067aa:	9b04      	ldr	r3, [sp, #16]
 80067ac:	b9b3      	cbnz	r3, 80067dc <_dtoa_r+0x8f4>
 80067ae:	9b05      	ldr	r3, [sp, #20]
 80067b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067b4:	b993      	cbnz	r3, 80067dc <_dtoa_r+0x8f4>
 80067b6:	9b05      	ldr	r3, [sp, #20]
 80067b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80067bc:	0d1b      	lsrs	r3, r3, #20
 80067be:	051b      	lsls	r3, r3, #20
 80067c0:	b17b      	cbz	r3, 80067e2 <_dtoa_r+0x8fa>
 80067c2:	f04f 0801 	mov.w	r8, #1
 80067c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067c8:	f109 0901 	add.w	r9, r9, #1
 80067cc:	3301      	adds	r3, #1
 80067ce:	9309      	str	r3, [sp, #36]	; 0x24
 80067d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	f47f af6f 	bne.w	80066b6 <_dtoa_r+0x7ce>
 80067d8:	2001      	movs	r0, #1
 80067da:	e774      	b.n	80066c6 <_dtoa_r+0x7de>
 80067dc:	f04f 0800 	mov.w	r8, #0
 80067e0:	e7f6      	b.n	80067d0 <_dtoa_r+0x8e8>
 80067e2:	4698      	mov	r8, r3
 80067e4:	e7f4      	b.n	80067d0 <_dtoa_r+0x8e8>
 80067e6:	d080      	beq.n	80066ea <_dtoa_r+0x802>
 80067e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80067ea:	331c      	adds	r3, #28
 80067ec:	441a      	add	r2, r3
 80067ee:	4499      	add	r9, r3
 80067f0:	441f      	add	r7, r3
 80067f2:	9209      	str	r2, [sp, #36]	; 0x24
 80067f4:	e779      	b.n	80066ea <_dtoa_r+0x802>
 80067f6:	4603      	mov	r3, r0
 80067f8:	e7f6      	b.n	80067e8 <_dtoa_r+0x900>
 80067fa:	9b08      	ldr	r3, [sp, #32]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	dc34      	bgt.n	800686a <_dtoa_r+0x982>
 8006800:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006802:	2b02      	cmp	r3, #2
 8006804:	dd31      	ble.n	800686a <_dtoa_r+0x982>
 8006806:	9b08      	ldr	r3, [sp, #32]
 8006808:	9306      	str	r3, [sp, #24]
 800680a:	9b06      	ldr	r3, [sp, #24]
 800680c:	b963      	cbnz	r3, 8006828 <_dtoa_r+0x940>
 800680e:	4621      	mov	r1, r4
 8006810:	2205      	movs	r2, #5
 8006812:	4628      	mov	r0, r5
 8006814:	f000 f9f6 	bl	8006c04 <__multadd>
 8006818:	4601      	mov	r1, r0
 800681a:	4604      	mov	r4, r0
 800681c:	4650      	mov	r0, sl
 800681e:	f000 fc09 	bl	8007034 <__mcmp>
 8006822:	2800      	cmp	r0, #0
 8006824:	f73f adbf 	bgt.w	80063a6 <_dtoa_r+0x4be>
 8006828:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800682a:	9f03      	ldr	r7, [sp, #12]
 800682c:	ea6f 0b03 	mvn.w	fp, r3
 8006830:	f04f 0800 	mov.w	r8, #0
 8006834:	4621      	mov	r1, r4
 8006836:	4628      	mov	r0, r5
 8006838:	f000 f9c2 	bl	8006bc0 <_Bfree>
 800683c:	2e00      	cmp	r6, #0
 800683e:	f43f aead 	beq.w	800659c <_dtoa_r+0x6b4>
 8006842:	f1b8 0f00 	cmp.w	r8, #0
 8006846:	d005      	beq.n	8006854 <_dtoa_r+0x96c>
 8006848:	45b0      	cmp	r8, r6
 800684a:	d003      	beq.n	8006854 <_dtoa_r+0x96c>
 800684c:	4641      	mov	r1, r8
 800684e:	4628      	mov	r0, r5
 8006850:	f000 f9b6 	bl	8006bc0 <_Bfree>
 8006854:	4631      	mov	r1, r6
 8006856:	4628      	mov	r0, r5
 8006858:	f000 f9b2 	bl	8006bc0 <_Bfree>
 800685c:	e69e      	b.n	800659c <_dtoa_r+0x6b4>
 800685e:	2400      	movs	r4, #0
 8006860:	4626      	mov	r6, r4
 8006862:	e7e1      	b.n	8006828 <_dtoa_r+0x940>
 8006864:	46c3      	mov	fp, r8
 8006866:	4626      	mov	r6, r4
 8006868:	e59d      	b.n	80063a6 <_dtoa_r+0x4be>
 800686a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800686c:	2b00      	cmp	r3, #0
 800686e:	f000 80c8 	beq.w	8006a02 <_dtoa_r+0xb1a>
 8006872:	9b08      	ldr	r3, [sp, #32]
 8006874:	9306      	str	r3, [sp, #24]
 8006876:	2f00      	cmp	r7, #0
 8006878:	dd05      	ble.n	8006886 <_dtoa_r+0x99e>
 800687a:	4631      	mov	r1, r6
 800687c:	463a      	mov	r2, r7
 800687e:	4628      	mov	r0, r5
 8006880:	f000 fb6c 	bl	8006f5c <__lshift>
 8006884:	4606      	mov	r6, r0
 8006886:	f1b8 0f00 	cmp.w	r8, #0
 800688a:	d05b      	beq.n	8006944 <_dtoa_r+0xa5c>
 800688c:	4628      	mov	r0, r5
 800688e:	6871      	ldr	r1, [r6, #4]
 8006890:	f000 f956 	bl	8006b40 <_Balloc>
 8006894:	4607      	mov	r7, r0
 8006896:	b928      	cbnz	r0, 80068a4 <_dtoa_r+0x9bc>
 8006898:	4602      	mov	r2, r0
 800689a:	f240 21ef 	movw	r1, #751	; 0x2ef
 800689e:	4b81      	ldr	r3, [pc, #516]	; (8006aa4 <_dtoa_r+0xbbc>)
 80068a0:	f7ff bb36 	b.w	8005f10 <_dtoa_r+0x28>
 80068a4:	6932      	ldr	r2, [r6, #16]
 80068a6:	f106 010c 	add.w	r1, r6, #12
 80068aa:	3202      	adds	r2, #2
 80068ac:	0092      	lsls	r2, r2, #2
 80068ae:	300c      	adds	r0, #12
 80068b0:	f7ff fa80 	bl	8005db4 <memcpy>
 80068b4:	2201      	movs	r2, #1
 80068b6:	4639      	mov	r1, r7
 80068b8:	4628      	mov	r0, r5
 80068ba:	f000 fb4f 	bl	8006f5c <__lshift>
 80068be:	46b0      	mov	r8, r6
 80068c0:	4606      	mov	r6, r0
 80068c2:	9b03      	ldr	r3, [sp, #12]
 80068c4:	9a03      	ldr	r2, [sp, #12]
 80068c6:	3301      	adds	r3, #1
 80068c8:	9308      	str	r3, [sp, #32]
 80068ca:	9b06      	ldr	r3, [sp, #24]
 80068cc:	4413      	add	r3, r2
 80068ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80068d0:	9b04      	ldr	r3, [sp, #16]
 80068d2:	f003 0301 	and.w	r3, r3, #1
 80068d6:	930a      	str	r3, [sp, #40]	; 0x28
 80068d8:	9b08      	ldr	r3, [sp, #32]
 80068da:	4621      	mov	r1, r4
 80068dc:	3b01      	subs	r3, #1
 80068de:	4650      	mov	r0, sl
 80068e0:	9304      	str	r3, [sp, #16]
 80068e2:	f7ff fa75 	bl	8005dd0 <quorem>
 80068e6:	4641      	mov	r1, r8
 80068e8:	9006      	str	r0, [sp, #24]
 80068ea:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80068ee:	4650      	mov	r0, sl
 80068f0:	f000 fba0 	bl	8007034 <__mcmp>
 80068f4:	4632      	mov	r2, r6
 80068f6:	9009      	str	r0, [sp, #36]	; 0x24
 80068f8:	4621      	mov	r1, r4
 80068fa:	4628      	mov	r0, r5
 80068fc:	f000 fbb6 	bl	800706c <__mdiff>
 8006900:	68c2      	ldr	r2, [r0, #12]
 8006902:	4607      	mov	r7, r0
 8006904:	bb02      	cbnz	r2, 8006948 <_dtoa_r+0xa60>
 8006906:	4601      	mov	r1, r0
 8006908:	4650      	mov	r0, sl
 800690a:	f000 fb93 	bl	8007034 <__mcmp>
 800690e:	4602      	mov	r2, r0
 8006910:	4639      	mov	r1, r7
 8006912:	4628      	mov	r0, r5
 8006914:	920c      	str	r2, [sp, #48]	; 0x30
 8006916:	f000 f953 	bl	8006bc0 <_Bfree>
 800691a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800691c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800691e:	9f08      	ldr	r7, [sp, #32]
 8006920:	ea43 0102 	orr.w	r1, r3, r2
 8006924:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006926:	4319      	orrs	r1, r3
 8006928:	d110      	bne.n	800694c <_dtoa_r+0xa64>
 800692a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800692e:	d029      	beq.n	8006984 <_dtoa_r+0xa9c>
 8006930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006932:	2b00      	cmp	r3, #0
 8006934:	dd02      	ble.n	800693c <_dtoa_r+0xa54>
 8006936:	9b06      	ldr	r3, [sp, #24]
 8006938:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800693c:	9b04      	ldr	r3, [sp, #16]
 800693e:	f883 9000 	strb.w	r9, [r3]
 8006942:	e777      	b.n	8006834 <_dtoa_r+0x94c>
 8006944:	4630      	mov	r0, r6
 8006946:	e7ba      	b.n	80068be <_dtoa_r+0x9d6>
 8006948:	2201      	movs	r2, #1
 800694a:	e7e1      	b.n	8006910 <_dtoa_r+0xa28>
 800694c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800694e:	2b00      	cmp	r3, #0
 8006950:	db04      	blt.n	800695c <_dtoa_r+0xa74>
 8006952:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006954:	430b      	orrs	r3, r1
 8006956:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006958:	430b      	orrs	r3, r1
 800695a:	d120      	bne.n	800699e <_dtoa_r+0xab6>
 800695c:	2a00      	cmp	r2, #0
 800695e:	dded      	ble.n	800693c <_dtoa_r+0xa54>
 8006960:	4651      	mov	r1, sl
 8006962:	2201      	movs	r2, #1
 8006964:	4628      	mov	r0, r5
 8006966:	f000 faf9 	bl	8006f5c <__lshift>
 800696a:	4621      	mov	r1, r4
 800696c:	4682      	mov	sl, r0
 800696e:	f000 fb61 	bl	8007034 <__mcmp>
 8006972:	2800      	cmp	r0, #0
 8006974:	dc03      	bgt.n	800697e <_dtoa_r+0xa96>
 8006976:	d1e1      	bne.n	800693c <_dtoa_r+0xa54>
 8006978:	f019 0f01 	tst.w	r9, #1
 800697c:	d0de      	beq.n	800693c <_dtoa_r+0xa54>
 800697e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006982:	d1d8      	bne.n	8006936 <_dtoa_r+0xa4e>
 8006984:	2339      	movs	r3, #57	; 0x39
 8006986:	9a04      	ldr	r2, [sp, #16]
 8006988:	7013      	strb	r3, [r2, #0]
 800698a:	463b      	mov	r3, r7
 800698c:	461f      	mov	r7, r3
 800698e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006992:	3b01      	subs	r3, #1
 8006994:	2a39      	cmp	r2, #57	; 0x39
 8006996:	d06b      	beq.n	8006a70 <_dtoa_r+0xb88>
 8006998:	3201      	adds	r2, #1
 800699a:	701a      	strb	r2, [r3, #0]
 800699c:	e74a      	b.n	8006834 <_dtoa_r+0x94c>
 800699e:	2a00      	cmp	r2, #0
 80069a0:	dd07      	ble.n	80069b2 <_dtoa_r+0xaca>
 80069a2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80069a6:	d0ed      	beq.n	8006984 <_dtoa_r+0xa9c>
 80069a8:	9a04      	ldr	r2, [sp, #16]
 80069aa:	f109 0301 	add.w	r3, r9, #1
 80069ae:	7013      	strb	r3, [r2, #0]
 80069b0:	e740      	b.n	8006834 <_dtoa_r+0x94c>
 80069b2:	9b08      	ldr	r3, [sp, #32]
 80069b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80069b6:	f803 9c01 	strb.w	r9, [r3, #-1]
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d042      	beq.n	8006a44 <_dtoa_r+0xb5c>
 80069be:	4651      	mov	r1, sl
 80069c0:	2300      	movs	r3, #0
 80069c2:	220a      	movs	r2, #10
 80069c4:	4628      	mov	r0, r5
 80069c6:	f000 f91d 	bl	8006c04 <__multadd>
 80069ca:	45b0      	cmp	r8, r6
 80069cc:	4682      	mov	sl, r0
 80069ce:	f04f 0300 	mov.w	r3, #0
 80069d2:	f04f 020a 	mov.w	r2, #10
 80069d6:	4641      	mov	r1, r8
 80069d8:	4628      	mov	r0, r5
 80069da:	d107      	bne.n	80069ec <_dtoa_r+0xb04>
 80069dc:	f000 f912 	bl	8006c04 <__multadd>
 80069e0:	4680      	mov	r8, r0
 80069e2:	4606      	mov	r6, r0
 80069e4:	9b08      	ldr	r3, [sp, #32]
 80069e6:	3301      	adds	r3, #1
 80069e8:	9308      	str	r3, [sp, #32]
 80069ea:	e775      	b.n	80068d8 <_dtoa_r+0x9f0>
 80069ec:	f000 f90a 	bl	8006c04 <__multadd>
 80069f0:	4631      	mov	r1, r6
 80069f2:	4680      	mov	r8, r0
 80069f4:	2300      	movs	r3, #0
 80069f6:	220a      	movs	r2, #10
 80069f8:	4628      	mov	r0, r5
 80069fa:	f000 f903 	bl	8006c04 <__multadd>
 80069fe:	4606      	mov	r6, r0
 8006a00:	e7f0      	b.n	80069e4 <_dtoa_r+0xafc>
 8006a02:	9b08      	ldr	r3, [sp, #32]
 8006a04:	9306      	str	r3, [sp, #24]
 8006a06:	9f03      	ldr	r7, [sp, #12]
 8006a08:	4621      	mov	r1, r4
 8006a0a:	4650      	mov	r0, sl
 8006a0c:	f7ff f9e0 	bl	8005dd0 <quorem>
 8006a10:	9b03      	ldr	r3, [sp, #12]
 8006a12:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006a16:	f807 9b01 	strb.w	r9, [r7], #1
 8006a1a:	1afa      	subs	r2, r7, r3
 8006a1c:	9b06      	ldr	r3, [sp, #24]
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	dd07      	ble.n	8006a32 <_dtoa_r+0xb4a>
 8006a22:	4651      	mov	r1, sl
 8006a24:	2300      	movs	r3, #0
 8006a26:	220a      	movs	r2, #10
 8006a28:	4628      	mov	r0, r5
 8006a2a:	f000 f8eb 	bl	8006c04 <__multadd>
 8006a2e:	4682      	mov	sl, r0
 8006a30:	e7ea      	b.n	8006a08 <_dtoa_r+0xb20>
 8006a32:	9b06      	ldr	r3, [sp, #24]
 8006a34:	f04f 0800 	mov.w	r8, #0
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	bfcc      	ite	gt
 8006a3c:	461f      	movgt	r7, r3
 8006a3e:	2701      	movle	r7, #1
 8006a40:	9b03      	ldr	r3, [sp, #12]
 8006a42:	441f      	add	r7, r3
 8006a44:	4651      	mov	r1, sl
 8006a46:	2201      	movs	r2, #1
 8006a48:	4628      	mov	r0, r5
 8006a4a:	f000 fa87 	bl	8006f5c <__lshift>
 8006a4e:	4621      	mov	r1, r4
 8006a50:	4682      	mov	sl, r0
 8006a52:	f000 faef 	bl	8007034 <__mcmp>
 8006a56:	2800      	cmp	r0, #0
 8006a58:	dc97      	bgt.n	800698a <_dtoa_r+0xaa2>
 8006a5a:	d102      	bne.n	8006a62 <_dtoa_r+0xb7a>
 8006a5c:	f019 0f01 	tst.w	r9, #1
 8006a60:	d193      	bne.n	800698a <_dtoa_r+0xaa2>
 8006a62:	463b      	mov	r3, r7
 8006a64:	461f      	mov	r7, r3
 8006a66:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a6a:	2a30      	cmp	r2, #48	; 0x30
 8006a6c:	d0fa      	beq.n	8006a64 <_dtoa_r+0xb7c>
 8006a6e:	e6e1      	b.n	8006834 <_dtoa_r+0x94c>
 8006a70:	9a03      	ldr	r2, [sp, #12]
 8006a72:	429a      	cmp	r2, r3
 8006a74:	d18a      	bne.n	800698c <_dtoa_r+0xaa4>
 8006a76:	2331      	movs	r3, #49	; 0x31
 8006a78:	f10b 0b01 	add.w	fp, fp, #1
 8006a7c:	e797      	b.n	80069ae <_dtoa_r+0xac6>
 8006a7e:	4b0a      	ldr	r3, [pc, #40]	; (8006aa8 <_dtoa_r+0xbc0>)
 8006a80:	f7ff ba9f 	b.w	8005fc2 <_dtoa_r+0xda>
 8006a84:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	f47f aa77 	bne.w	8005f7a <_dtoa_r+0x92>
 8006a8c:	4b07      	ldr	r3, [pc, #28]	; (8006aac <_dtoa_r+0xbc4>)
 8006a8e:	f7ff ba98 	b.w	8005fc2 <_dtoa_r+0xda>
 8006a92:	9b06      	ldr	r3, [sp, #24]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	dcb6      	bgt.n	8006a06 <_dtoa_r+0xb1e>
 8006a98:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006a9a:	2b02      	cmp	r3, #2
 8006a9c:	f73f aeb5 	bgt.w	800680a <_dtoa_r+0x922>
 8006aa0:	e7b1      	b.n	8006a06 <_dtoa_r+0xb1e>
 8006aa2:	bf00      	nop
 8006aa4:	08008b62 	.word	0x08008b62
 8006aa8:	08008ac2 	.word	0x08008ac2
 8006aac:	08008ae6 	.word	0x08008ae6

08006ab0 <_free_r>:
 8006ab0:	b538      	push	{r3, r4, r5, lr}
 8006ab2:	4605      	mov	r5, r0
 8006ab4:	2900      	cmp	r1, #0
 8006ab6:	d040      	beq.n	8006b3a <_free_r+0x8a>
 8006ab8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006abc:	1f0c      	subs	r4, r1, #4
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	bfb8      	it	lt
 8006ac2:	18e4      	addlt	r4, r4, r3
 8006ac4:	f7fe fb4a 	bl	800515c <__malloc_lock>
 8006ac8:	4a1c      	ldr	r2, [pc, #112]	; (8006b3c <_free_r+0x8c>)
 8006aca:	6813      	ldr	r3, [r2, #0]
 8006acc:	b933      	cbnz	r3, 8006adc <_free_r+0x2c>
 8006ace:	6063      	str	r3, [r4, #4]
 8006ad0:	6014      	str	r4, [r2, #0]
 8006ad2:	4628      	mov	r0, r5
 8006ad4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ad8:	f7fe bb46 	b.w	8005168 <__malloc_unlock>
 8006adc:	42a3      	cmp	r3, r4
 8006ade:	d908      	bls.n	8006af2 <_free_r+0x42>
 8006ae0:	6820      	ldr	r0, [r4, #0]
 8006ae2:	1821      	adds	r1, r4, r0
 8006ae4:	428b      	cmp	r3, r1
 8006ae6:	bf01      	itttt	eq
 8006ae8:	6819      	ldreq	r1, [r3, #0]
 8006aea:	685b      	ldreq	r3, [r3, #4]
 8006aec:	1809      	addeq	r1, r1, r0
 8006aee:	6021      	streq	r1, [r4, #0]
 8006af0:	e7ed      	b.n	8006ace <_free_r+0x1e>
 8006af2:	461a      	mov	r2, r3
 8006af4:	685b      	ldr	r3, [r3, #4]
 8006af6:	b10b      	cbz	r3, 8006afc <_free_r+0x4c>
 8006af8:	42a3      	cmp	r3, r4
 8006afa:	d9fa      	bls.n	8006af2 <_free_r+0x42>
 8006afc:	6811      	ldr	r1, [r2, #0]
 8006afe:	1850      	adds	r0, r2, r1
 8006b00:	42a0      	cmp	r0, r4
 8006b02:	d10b      	bne.n	8006b1c <_free_r+0x6c>
 8006b04:	6820      	ldr	r0, [r4, #0]
 8006b06:	4401      	add	r1, r0
 8006b08:	1850      	adds	r0, r2, r1
 8006b0a:	4283      	cmp	r3, r0
 8006b0c:	6011      	str	r1, [r2, #0]
 8006b0e:	d1e0      	bne.n	8006ad2 <_free_r+0x22>
 8006b10:	6818      	ldr	r0, [r3, #0]
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	4408      	add	r0, r1
 8006b16:	6010      	str	r0, [r2, #0]
 8006b18:	6053      	str	r3, [r2, #4]
 8006b1a:	e7da      	b.n	8006ad2 <_free_r+0x22>
 8006b1c:	d902      	bls.n	8006b24 <_free_r+0x74>
 8006b1e:	230c      	movs	r3, #12
 8006b20:	602b      	str	r3, [r5, #0]
 8006b22:	e7d6      	b.n	8006ad2 <_free_r+0x22>
 8006b24:	6820      	ldr	r0, [r4, #0]
 8006b26:	1821      	adds	r1, r4, r0
 8006b28:	428b      	cmp	r3, r1
 8006b2a:	bf01      	itttt	eq
 8006b2c:	6819      	ldreq	r1, [r3, #0]
 8006b2e:	685b      	ldreq	r3, [r3, #4]
 8006b30:	1809      	addeq	r1, r1, r0
 8006b32:	6021      	streq	r1, [r4, #0]
 8006b34:	6063      	str	r3, [r4, #4]
 8006b36:	6054      	str	r4, [r2, #4]
 8006b38:	e7cb      	b.n	8006ad2 <_free_r+0x22>
 8006b3a:	bd38      	pop	{r3, r4, r5, pc}
 8006b3c:	20000ae4 	.word	0x20000ae4

08006b40 <_Balloc>:
 8006b40:	b570      	push	{r4, r5, r6, lr}
 8006b42:	69c6      	ldr	r6, [r0, #28]
 8006b44:	4604      	mov	r4, r0
 8006b46:	460d      	mov	r5, r1
 8006b48:	b976      	cbnz	r6, 8006b68 <_Balloc+0x28>
 8006b4a:	2010      	movs	r0, #16
 8006b4c:	f7fe fa56 	bl	8004ffc <malloc>
 8006b50:	4602      	mov	r2, r0
 8006b52:	61e0      	str	r0, [r4, #28]
 8006b54:	b920      	cbnz	r0, 8006b60 <_Balloc+0x20>
 8006b56:	216b      	movs	r1, #107	; 0x6b
 8006b58:	4b17      	ldr	r3, [pc, #92]	; (8006bb8 <_Balloc+0x78>)
 8006b5a:	4818      	ldr	r0, [pc, #96]	; (8006bbc <_Balloc+0x7c>)
 8006b5c:	f000 ff5c 	bl	8007a18 <__assert_func>
 8006b60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b64:	6006      	str	r6, [r0, #0]
 8006b66:	60c6      	str	r6, [r0, #12]
 8006b68:	69e6      	ldr	r6, [r4, #28]
 8006b6a:	68f3      	ldr	r3, [r6, #12]
 8006b6c:	b183      	cbz	r3, 8006b90 <_Balloc+0x50>
 8006b6e:	69e3      	ldr	r3, [r4, #28]
 8006b70:	68db      	ldr	r3, [r3, #12]
 8006b72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006b76:	b9b8      	cbnz	r0, 8006ba8 <_Balloc+0x68>
 8006b78:	2101      	movs	r1, #1
 8006b7a:	fa01 f605 	lsl.w	r6, r1, r5
 8006b7e:	1d72      	adds	r2, r6, #5
 8006b80:	4620      	mov	r0, r4
 8006b82:	0092      	lsls	r2, r2, #2
 8006b84:	f000 ff66 	bl	8007a54 <_calloc_r>
 8006b88:	b160      	cbz	r0, 8006ba4 <_Balloc+0x64>
 8006b8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006b8e:	e00e      	b.n	8006bae <_Balloc+0x6e>
 8006b90:	2221      	movs	r2, #33	; 0x21
 8006b92:	2104      	movs	r1, #4
 8006b94:	4620      	mov	r0, r4
 8006b96:	f000 ff5d 	bl	8007a54 <_calloc_r>
 8006b9a:	69e3      	ldr	r3, [r4, #28]
 8006b9c:	60f0      	str	r0, [r6, #12]
 8006b9e:	68db      	ldr	r3, [r3, #12]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d1e4      	bne.n	8006b6e <_Balloc+0x2e>
 8006ba4:	2000      	movs	r0, #0
 8006ba6:	bd70      	pop	{r4, r5, r6, pc}
 8006ba8:	6802      	ldr	r2, [r0, #0]
 8006baa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006bae:	2300      	movs	r3, #0
 8006bb0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006bb4:	e7f7      	b.n	8006ba6 <_Balloc+0x66>
 8006bb6:	bf00      	nop
 8006bb8:	08008af3 	.word	0x08008af3
 8006bbc:	08008b73 	.word	0x08008b73

08006bc0 <_Bfree>:
 8006bc0:	b570      	push	{r4, r5, r6, lr}
 8006bc2:	69c6      	ldr	r6, [r0, #28]
 8006bc4:	4605      	mov	r5, r0
 8006bc6:	460c      	mov	r4, r1
 8006bc8:	b976      	cbnz	r6, 8006be8 <_Bfree+0x28>
 8006bca:	2010      	movs	r0, #16
 8006bcc:	f7fe fa16 	bl	8004ffc <malloc>
 8006bd0:	4602      	mov	r2, r0
 8006bd2:	61e8      	str	r0, [r5, #28]
 8006bd4:	b920      	cbnz	r0, 8006be0 <_Bfree+0x20>
 8006bd6:	218f      	movs	r1, #143	; 0x8f
 8006bd8:	4b08      	ldr	r3, [pc, #32]	; (8006bfc <_Bfree+0x3c>)
 8006bda:	4809      	ldr	r0, [pc, #36]	; (8006c00 <_Bfree+0x40>)
 8006bdc:	f000 ff1c 	bl	8007a18 <__assert_func>
 8006be0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006be4:	6006      	str	r6, [r0, #0]
 8006be6:	60c6      	str	r6, [r0, #12]
 8006be8:	b13c      	cbz	r4, 8006bfa <_Bfree+0x3a>
 8006bea:	69eb      	ldr	r3, [r5, #28]
 8006bec:	6862      	ldr	r2, [r4, #4]
 8006bee:	68db      	ldr	r3, [r3, #12]
 8006bf0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006bf4:	6021      	str	r1, [r4, #0]
 8006bf6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006bfa:	bd70      	pop	{r4, r5, r6, pc}
 8006bfc:	08008af3 	.word	0x08008af3
 8006c00:	08008b73 	.word	0x08008b73

08006c04 <__multadd>:
 8006c04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c08:	4607      	mov	r7, r0
 8006c0a:	460c      	mov	r4, r1
 8006c0c:	461e      	mov	r6, r3
 8006c0e:	2000      	movs	r0, #0
 8006c10:	690d      	ldr	r5, [r1, #16]
 8006c12:	f101 0c14 	add.w	ip, r1, #20
 8006c16:	f8dc 3000 	ldr.w	r3, [ip]
 8006c1a:	3001      	adds	r0, #1
 8006c1c:	b299      	uxth	r1, r3
 8006c1e:	fb02 6101 	mla	r1, r2, r1, r6
 8006c22:	0c1e      	lsrs	r6, r3, #16
 8006c24:	0c0b      	lsrs	r3, r1, #16
 8006c26:	fb02 3306 	mla	r3, r2, r6, r3
 8006c2a:	b289      	uxth	r1, r1
 8006c2c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006c30:	4285      	cmp	r5, r0
 8006c32:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006c36:	f84c 1b04 	str.w	r1, [ip], #4
 8006c3a:	dcec      	bgt.n	8006c16 <__multadd+0x12>
 8006c3c:	b30e      	cbz	r6, 8006c82 <__multadd+0x7e>
 8006c3e:	68a3      	ldr	r3, [r4, #8]
 8006c40:	42ab      	cmp	r3, r5
 8006c42:	dc19      	bgt.n	8006c78 <__multadd+0x74>
 8006c44:	6861      	ldr	r1, [r4, #4]
 8006c46:	4638      	mov	r0, r7
 8006c48:	3101      	adds	r1, #1
 8006c4a:	f7ff ff79 	bl	8006b40 <_Balloc>
 8006c4e:	4680      	mov	r8, r0
 8006c50:	b928      	cbnz	r0, 8006c5e <__multadd+0x5a>
 8006c52:	4602      	mov	r2, r0
 8006c54:	21ba      	movs	r1, #186	; 0xba
 8006c56:	4b0c      	ldr	r3, [pc, #48]	; (8006c88 <__multadd+0x84>)
 8006c58:	480c      	ldr	r0, [pc, #48]	; (8006c8c <__multadd+0x88>)
 8006c5a:	f000 fedd 	bl	8007a18 <__assert_func>
 8006c5e:	6922      	ldr	r2, [r4, #16]
 8006c60:	f104 010c 	add.w	r1, r4, #12
 8006c64:	3202      	adds	r2, #2
 8006c66:	0092      	lsls	r2, r2, #2
 8006c68:	300c      	adds	r0, #12
 8006c6a:	f7ff f8a3 	bl	8005db4 <memcpy>
 8006c6e:	4621      	mov	r1, r4
 8006c70:	4638      	mov	r0, r7
 8006c72:	f7ff ffa5 	bl	8006bc0 <_Bfree>
 8006c76:	4644      	mov	r4, r8
 8006c78:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006c7c:	3501      	adds	r5, #1
 8006c7e:	615e      	str	r6, [r3, #20]
 8006c80:	6125      	str	r5, [r4, #16]
 8006c82:	4620      	mov	r0, r4
 8006c84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c88:	08008b62 	.word	0x08008b62
 8006c8c:	08008b73 	.word	0x08008b73

08006c90 <__hi0bits>:
 8006c90:	0c02      	lsrs	r2, r0, #16
 8006c92:	0412      	lsls	r2, r2, #16
 8006c94:	4603      	mov	r3, r0
 8006c96:	b9ca      	cbnz	r2, 8006ccc <__hi0bits+0x3c>
 8006c98:	0403      	lsls	r3, r0, #16
 8006c9a:	2010      	movs	r0, #16
 8006c9c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006ca0:	bf04      	itt	eq
 8006ca2:	021b      	lsleq	r3, r3, #8
 8006ca4:	3008      	addeq	r0, #8
 8006ca6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006caa:	bf04      	itt	eq
 8006cac:	011b      	lsleq	r3, r3, #4
 8006cae:	3004      	addeq	r0, #4
 8006cb0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006cb4:	bf04      	itt	eq
 8006cb6:	009b      	lsleq	r3, r3, #2
 8006cb8:	3002      	addeq	r0, #2
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	db05      	blt.n	8006cca <__hi0bits+0x3a>
 8006cbe:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006cc2:	f100 0001 	add.w	r0, r0, #1
 8006cc6:	bf08      	it	eq
 8006cc8:	2020      	moveq	r0, #32
 8006cca:	4770      	bx	lr
 8006ccc:	2000      	movs	r0, #0
 8006cce:	e7e5      	b.n	8006c9c <__hi0bits+0xc>

08006cd0 <__lo0bits>:
 8006cd0:	6803      	ldr	r3, [r0, #0]
 8006cd2:	4602      	mov	r2, r0
 8006cd4:	f013 0007 	ands.w	r0, r3, #7
 8006cd8:	d00b      	beq.n	8006cf2 <__lo0bits+0x22>
 8006cda:	07d9      	lsls	r1, r3, #31
 8006cdc:	d421      	bmi.n	8006d22 <__lo0bits+0x52>
 8006cde:	0798      	lsls	r0, r3, #30
 8006ce0:	bf49      	itett	mi
 8006ce2:	085b      	lsrmi	r3, r3, #1
 8006ce4:	089b      	lsrpl	r3, r3, #2
 8006ce6:	2001      	movmi	r0, #1
 8006ce8:	6013      	strmi	r3, [r2, #0]
 8006cea:	bf5c      	itt	pl
 8006cec:	2002      	movpl	r0, #2
 8006cee:	6013      	strpl	r3, [r2, #0]
 8006cf0:	4770      	bx	lr
 8006cf2:	b299      	uxth	r1, r3
 8006cf4:	b909      	cbnz	r1, 8006cfa <__lo0bits+0x2a>
 8006cf6:	2010      	movs	r0, #16
 8006cf8:	0c1b      	lsrs	r3, r3, #16
 8006cfa:	b2d9      	uxtb	r1, r3
 8006cfc:	b909      	cbnz	r1, 8006d02 <__lo0bits+0x32>
 8006cfe:	3008      	adds	r0, #8
 8006d00:	0a1b      	lsrs	r3, r3, #8
 8006d02:	0719      	lsls	r1, r3, #28
 8006d04:	bf04      	itt	eq
 8006d06:	091b      	lsreq	r3, r3, #4
 8006d08:	3004      	addeq	r0, #4
 8006d0a:	0799      	lsls	r1, r3, #30
 8006d0c:	bf04      	itt	eq
 8006d0e:	089b      	lsreq	r3, r3, #2
 8006d10:	3002      	addeq	r0, #2
 8006d12:	07d9      	lsls	r1, r3, #31
 8006d14:	d403      	bmi.n	8006d1e <__lo0bits+0x4e>
 8006d16:	085b      	lsrs	r3, r3, #1
 8006d18:	f100 0001 	add.w	r0, r0, #1
 8006d1c:	d003      	beq.n	8006d26 <__lo0bits+0x56>
 8006d1e:	6013      	str	r3, [r2, #0]
 8006d20:	4770      	bx	lr
 8006d22:	2000      	movs	r0, #0
 8006d24:	4770      	bx	lr
 8006d26:	2020      	movs	r0, #32
 8006d28:	4770      	bx	lr
	...

08006d2c <__i2b>:
 8006d2c:	b510      	push	{r4, lr}
 8006d2e:	460c      	mov	r4, r1
 8006d30:	2101      	movs	r1, #1
 8006d32:	f7ff ff05 	bl	8006b40 <_Balloc>
 8006d36:	4602      	mov	r2, r0
 8006d38:	b928      	cbnz	r0, 8006d46 <__i2b+0x1a>
 8006d3a:	f240 1145 	movw	r1, #325	; 0x145
 8006d3e:	4b04      	ldr	r3, [pc, #16]	; (8006d50 <__i2b+0x24>)
 8006d40:	4804      	ldr	r0, [pc, #16]	; (8006d54 <__i2b+0x28>)
 8006d42:	f000 fe69 	bl	8007a18 <__assert_func>
 8006d46:	2301      	movs	r3, #1
 8006d48:	6144      	str	r4, [r0, #20]
 8006d4a:	6103      	str	r3, [r0, #16]
 8006d4c:	bd10      	pop	{r4, pc}
 8006d4e:	bf00      	nop
 8006d50:	08008b62 	.word	0x08008b62
 8006d54:	08008b73 	.word	0x08008b73

08006d58 <__multiply>:
 8006d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d5c:	4691      	mov	r9, r2
 8006d5e:	690a      	ldr	r2, [r1, #16]
 8006d60:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006d64:	460c      	mov	r4, r1
 8006d66:	429a      	cmp	r2, r3
 8006d68:	bfbe      	ittt	lt
 8006d6a:	460b      	movlt	r3, r1
 8006d6c:	464c      	movlt	r4, r9
 8006d6e:	4699      	movlt	r9, r3
 8006d70:	6927      	ldr	r7, [r4, #16]
 8006d72:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006d76:	68a3      	ldr	r3, [r4, #8]
 8006d78:	6861      	ldr	r1, [r4, #4]
 8006d7a:	eb07 060a 	add.w	r6, r7, sl
 8006d7e:	42b3      	cmp	r3, r6
 8006d80:	b085      	sub	sp, #20
 8006d82:	bfb8      	it	lt
 8006d84:	3101      	addlt	r1, #1
 8006d86:	f7ff fedb 	bl	8006b40 <_Balloc>
 8006d8a:	b930      	cbnz	r0, 8006d9a <__multiply+0x42>
 8006d8c:	4602      	mov	r2, r0
 8006d8e:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006d92:	4b43      	ldr	r3, [pc, #268]	; (8006ea0 <__multiply+0x148>)
 8006d94:	4843      	ldr	r0, [pc, #268]	; (8006ea4 <__multiply+0x14c>)
 8006d96:	f000 fe3f 	bl	8007a18 <__assert_func>
 8006d9a:	f100 0514 	add.w	r5, r0, #20
 8006d9e:	462b      	mov	r3, r5
 8006da0:	2200      	movs	r2, #0
 8006da2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006da6:	4543      	cmp	r3, r8
 8006da8:	d321      	bcc.n	8006dee <__multiply+0x96>
 8006daa:	f104 0314 	add.w	r3, r4, #20
 8006dae:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006db2:	f109 0314 	add.w	r3, r9, #20
 8006db6:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006dba:	9202      	str	r2, [sp, #8]
 8006dbc:	1b3a      	subs	r2, r7, r4
 8006dbe:	3a15      	subs	r2, #21
 8006dc0:	f022 0203 	bic.w	r2, r2, #3
 8006dc4:	3204      	adds	r2, #4
 8006dc6:	f104 0115 	add.w	r1, r4, #21
 8006dca:	428f      	cmp	r7, r1
 8006dcc:	bf38      	it	cc
 8006dce:	2204      	movcc	r2, #4
 8006dd0:	9201      	str	r2, [sp, #4]
 8006dd2:	9a02      	ldr	r2, [sp, #8]
 8006dd4:	9303      	str	r3, [sp, #12]
 8006dd6:	429a      	cmp	r2, r3
 8006dd8:	d80c      	bhi.n	8006df4 <__multiply+0x9c>
 8006dda:	2e00      	cmp	r6, #0
 8006ddc:	dd03      	ble.n	8006de6 <__multiply+0x8e>
 8006dde:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d05a      	beq.n	8006e9c <__multiply+0x144>
 8006de6:	6106      	str	r6, [r0, #16]
 8006de8:	b005      	add	sp, #20
 8006dea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dee:	f843 2b04 	str.w	r2, [r3], #4
 8006df2:	e7d8      	b.n	8006da6 <__multiply+0x4e>
 8006df4:	f8b3 a000 	ldrh.w	sl, [r3]
 8006df8:	f1ba 0f00 	cmp.w	sl, #0
 8006dfc:	d023      	beq.n	8006e46 <__multiply+0xee>
 8006dfe:	46a9      	mov	r9, r5
 8006e00:	f04f 0c00 	mov.w	ip, #0
 8006e04:	f104 0e14 	add.w	lr, r4, #20
 8006e08:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006e0c:	f8d9 1000 	ldr.w	r1, [r9]
 8006e10:	fa1f fb82 	uxth.w	fp, r2
 8006e14:	b289      	uxth	r1, r1
 8006e16:	fb0a 110b 	mla	r1, sl, fp, r1
 8006e1a:	4461      	add	r1, ip
 8006e1c:	f8d9 c000 	ldr.w	ip, [r9]
 8006e20:	0c12      	lsrs	r2, r2, #16
 8006e22:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006e26:	fb0a c202 	mla	r2, sl, r2, ip
 8006e2a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006e2e:	b289      	uxth	r1, r1
 8006e30:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006e34:	4577      	cmp	r7, lr
 8006e36:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006e3a:	f849 1b04 	str.w	r1, [r9], #4
 8006e3e:	d8e3      	bhi.n	8006e08 <__multiply+0xb0>
 8006e40:	9a01      	ldr	r2, [sp, #4]
 8006e42:	f845 c002 	str.w	ip, [r5, r2]
 8006e46:	9a03      	ldr	r2, [sp, #12]
 8006e48:	3304      	adds	r3, #4
 8006e4a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006e4e:	f1b9 0f00 	cmp.w	r9, #0
 8006e52:	d021      	beq.n	8006e98 <__multiply+0x140>
 8006e54:	46ae      	mov	lr, r5
 8006e56:	f04f 0a00 	mov.w	sl, #0
 8006e5a:	6829      	ldr	r1, [r5, #0]
 8006e5c:	f104 0c14 	add.w	ip, r4, #20
 8006e60:	f8bc b000 	ldrh.w	fp, [ip]
 8006e64:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006e68:	b289      	uxth	r1, r1
 8006e6a:	fb09 220b 	mla	r2, r9, fp, r2
 8006e6e:	4452      	add	r2, sl
 8006e70:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006e74:	f84e 1b04 	str.w	r1, [lr], #4
 8006e78:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006e7c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006e80:	f8be 1000 	ldrh.w	r1, [lr]
 8006e84:	4567      	cmp	r7, ip
 8006e86:	fb09 110a 	mla	r1, r9, sl, r1
 8006e8a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006e8e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006e92:	d8e5      	bhi.n	8006e60 <__multiply+0x108>
 8006e94:	9a01      	ldr	r2, [sp, #4]
 8006e96:	50a9      	str	r1, [r5, r2]
 8006e98:	3504      	adds	r5, #4
 8006e9a:	e79a      	b.n	8006dd2 <__multiply+0x7a>
 8006e9c:	3e01      	subs	r6, #1
 8006e9e:	e79c      	b.n	8006dda <__multiply+0x82>
 8006ea0:	08008b62 	.word	0x08008b62
 8006ea4:	08008b73 	.word	0x08008b73

08006ea8 <__pow5mult>:
 8006ea8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006eac:	4615      	mov	r5, r2
 8006eae:	f012 0203 	ands.w	r2, r2, #3
 8006eb2:	4606      	mov	r6, r0
 8006eb4:	460f      	mov	r7, r1
 8006eb6:	d007      	beq.n	8006ec8 <__pow5mult+0x20>
 8006eb8:	4c25      	ldr	r4, [pc, #148]	; (8006f50 <__pow5mult+0xa8>)
 8006eba:	3a01      	subs	r2, #1
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006ec2:	f7ff fe9f 	bl	8006c04 <__multadd>
 8006ec6:	4607      	mov	r7, r0
 8006ec8:	10ad      	asrs	r5, r5, #2
 8006eca:	d03d      	beq.n	8006f48 <__pow5mult+0xa0>
 8006ecc:	69f4      	ldr	r4, [r6, #28]
 8006ece:	b97c      	cbnz	r4, 8006ef0 <__pow5mult+0x48>
 8006ed0:	2010      	movs	r0, #16
 8006ed2:	f7fe f893 	bl	8004ffc <malloc>
 8006ed6:	4602      	mov	r2, r0
 8006ed8:	61f0      	str	r0, [r6, #28]
 8006eda:	b928      	cbnz	r0, 8006ee8 <__pow5mult+0x40>
 8006edc:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006ee0:	4b1c      	ldr	r3, [pc, #112]	; (8006f54 <__pow5mult+0xac>)
 8006ee2:	481d      	ldr	r0, [pc, #116]	; (8006f58 <__pow5mult+0xb0>)
 8006ee4:	f000 fd98 	bl	8007a18 <__assert_func>
 8006ee8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006eec:	6004      	str	r4, [r0, #0]
 8006eee:	60c4      	str	r4, [r0, #12]
 8006ef0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006ef4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006ef8:	b94c      	cbnz	r4, 8006f0e <__pow5mult+0x66>
 8006efa:	f240 2171 	movw	r1, #625	; 0x271
 8006efe:	4630      	mov	r0, r6
 8006f00:	f7ff ff14 	bl	8006d2c <__i2b>
 8006f04:	2300      	movs	r3, #0
 8006f06:	4604      	mov	r4, r0
 8006f08:	f8c8 0008 	str.w	r0, [r8, #8]
 8006f0c:	6003      	str	r3, [r0, #0]
 8006f0e:	f04f 0900 	mov.w	r9, #0
 8006f12:	07eb      	lsls	r3, r5, #31
 8006f14:	d50a      	bpl.n	8006f2c <__pow5mult+0x84>
 8006f16:	4639      	mov	r1, r7
 8006f18:	4622      	mov	r2, r4
 8006f1a:	4630      	mov	r0, r6
 8006f1c:	f7ff ff1c 	bl	8006d58 <__multiply>
 8006f20:	4680      	mov	r8, r0
 8006f22:	4639      	mov	r1, r7
 8006f24:	4630      	mov	r0, r6
 8006f26:	f7ff fe4b 	bl	8006bc0 <_Bfree>
 8006f2a:	4647      	mov	r7, r8
 8006f2c:	106d      	asrs	r5, r5, #1
 8006f2e:	d00b      	beq.n	8006f48 <__pow5mult+0xa0>
 8006f30:	6820      	ldr	r0, [r4, #0]
 8006f32:	b938      	cbnz	r0, 8006f44 <__pow5mult+0x9c>
 8006f34:	4622      	mov	r2, r4
 8006f36:	4621      	mov	r1, r4
 8006f38:	4630      	mov	r0, r6
 8006f3a:	f7ff ff0d 	bl	8006d58 <__multiply>
 8006f3e:	6020      	str	r0, [r4, #0]
 8006f40:	f8c0 9000 	str.w	r9, [r0]
 8006f44:	4604      	mov	r4, r0
 8006f46:	e7e4      	b.n	8006f12 <__pow5mult+0x6a>
 8006f48:	4638      	mov	r0, r7
 8006f4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f4e:	bf00      	nop
 8006f50:	08008cc0 	.word	0x08008cc0
 8006f54:	08008af3 	.word	0x08008af3
 8006f58:	08008b73 	.word	0x08008b73

08006f5c <__lshift>:
 8006f5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f60:	460c      	mov	r4, r1
 8006f62:	4607      	mov	r7, r0
 8006f64:	4691      	mov	r9, r2
 8006f66:	6923      	ldr	r3, [r4, #16]
 8006f68:	6849      	ldr	r1, [r1, #4]
 8006f6a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006f6e:	68a3      	ldr	r3, [r4, #8]
 8006f70:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006f74:	f108 0601 	add.w	r6, r8, #1
 8006f78:	42b3      	cmp	r3, r6
 8006f7a:	db0b      	blt.n	8006f94 <__lshift+0x38>
 8006f7c:	4638      	mov	r0, r7
 8006f7e:	f7ff fddf 	bl	8006b40 <_Balloc>
 8006f82:	4605      	mov	r5, r0
 8006f84:	b948      	cbnz	r0, 8006f9a <__lshift+0x3e>
 8006f86:	4602      	mov	r2, r0
 8006f88:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006f8c:	4b27      	ldr	r3, [pc, #156]	; (800702c <__lshift+0xd0>)
 8006f8e:	4828      	ldr	r0, [pc, #160]	; (8007030 <__lshift+0xd4>)
 8006f90:	f000 fd42 	bl	8007a18 <__assert_func>
 8006f94:	3101      	adds	r1, #1
 8006f96:	005b      	lsls	r3, r3, #1
 8006f98:	e7ee      	b.n	8006f78 <__lshift+0x1c>
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	f100 0114 	add.w	r1, r0, #20
 8006fa0:	f100 0210 	add.w	r2, r0, #16
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	4553      	cmp	r3, sl
 8006fa8:	db33      	blt.n	8007012 <__lshift+0xb6>
 8006faa:	6920      	ldr	r0, [r4, #16]
 8006fac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006fb0:	f104 0314 	add.w	r3, r4, #20
 8006fb4:	f019 091f 	ands.w	r9, r9, #31
 8006fb8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006fbc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006fc0:	d02b      	beq.n	800701a <__lshift+0xbe>
 8006fc2:	468a      	mov	sl, r1
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	f1c9 0e20 	rsb	lr, r9, #32
 8006fca:	6818      	ldr	r0, [r3, #0]
 8006fcc:	fa00 f009 	lsl.w	r0, r0, r9
 8006fd0:	4310      	orrs	r0, r2
 8006fd2:	f84a 0b04 	str.w	r0, [sl], #4
 8006fd6:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fda:	459c      	cmp	ip, r3
 8006fdc:	fa22 f20e 	lsr.w	r2, r2, lr
 8006fe0:	d8f3      	bhi.n	8006fca <__lshift+0x6e>
 8006fe2:	ebac 0304 	sub.w	r3, ip, r4
 8006fe6:	3b15      	subs	r3, #21
 8006fe8:	f023 0303 	bic.w	r3, r3, #3
 8006fec:	3304      	adds	r3, #4
 8006fee:	f104 0015 	add.w	r0, r4, #21
 8006ff2:	4584      	cmp	ip, r0
 8006ff4:	bf38      	it	cc
 8006ff6:	2304      	movcc	r3, #4
 8006ff8:	50ca      	str	r2, [r1, r3]
 8006ffa:	b10a      	cbz	r2, 8007000 <__lshift+0xa4>
 8006ffc:	f108 0602 	add.w	r6, r8, #2
 8007000:	3e01      	subs	r6, #1
 8007002:	4638      	mov	r0, r7
 8007004:	4621      	mov	r1, r4
 8007006:	612e      	str	r6, [r5, #16]
 8007008:	f7ff fdda 	bl	8006bc0 <_Bfree>
 800700c:	4628      	mov	r0, r5
 800700e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007012:	f842 0f04 	str.w	r0, [r2, #4]!
 8007016:	3301      	adds	r3, #1
 8007018:	e7c5      	b.n	8006fa6 <__lshift+0x4a>
 800701a:	3904      	subs	r1, #4
 800701c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007020:	459c      	cmp	ip, r3
 8007022:	f841 2f04 	str.w	r2, [r1, #4]!
 8007026:	d8f9      	bhi.n	800701c <__lshift+0xc0>
 8007028:	e7ea      	b.n	8007000 <__lshift+0xa4>
 800702a:	bf00      	nop
 800702c:	08008b62 	.word	0x08008b62
 8007030:	08008b73 	.word	0x08008b73

08007034 <__mcmp>:
 8007034:	4603      	mov	r3, r0
 8007036:	690a      	ldr	r2, [r1, #16]
 8007038:	6900      	ldr	r0, [r0, #16]
 800703a:	b530      	push	{r4, r5, lr}
 800703c:	1a80      	subs	r0, r0, r2
 800703e:	d10d      	bne.n	800705c <__mcmp+0x28>
 8007040:	3314      	adds	r3, #20
 8007042:	3114      	adds	r1, #20
 8007044:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007048:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800704c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007050:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007054:	4295      	cmp	r5, r2
 8007056:	d002      	beq.n	800705e <__mcmp+0x2a>
 8007058:	d304      	bcc.n	8007064 <__mcmp+0x30>
 800705a:	2001      	movs	r0, #1
 800705c:	bd30      	pop	{r4, r5, pc}
 800705e:	42a3      	cmp	r3, r4
 8007060:	d3f4      	bcc.n	800704c <__mcmp+0x18>
 8007062:	e7fb      	b.n	800705c <__mcmp+0x28>
 8007064:	f04f 30ff 	mov.w	r0, #4294967295
 8007068:	e7f8      	b.n	800705c <__mcmp+0x28>
	...

0800706c <__mdiff>:
 800706c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007070:	460d      	mov	r5, r1
 8007072:	4607      	mov	r7, r0
 8007074:	4611      	mov	r1, r2
 8007076:	4628      	mov	r0, r5
 8007078:	4614      	mov	r4, r2
 800707a:	f7ff ffdb 	bl	8007034 <__mcmp>
 800707e:	1e06      	subs	r6, r0, #0
 8007080:	d111      	bne.n	80070a6 <__mdiff+0x3a>
 8007082:	4631      	mov	r1, r6
 8007084:	4638      	mov	r0, r7
 8007086:	f7ff fd5b 	bl	8006b40 <_Balloc>
 800708a:	4602      	mov	r2, r0
 800708c:	b928      	cbnz	r0, 800709a <__mdiff+0x2e>
 800708e:	f240 2137 	movw	r1, #567	; 0x237
 8007092:	4b3a      	ldr	r3, [pc, #232]	; (800717c <__mdiff+0x110>)
 8007094:	483a      	ldr	r0, [pc, #232]	; (8007180 <__mdiff+0x114>)
 8007096:	f000 fcbf 	bl	8007a18 <__assert_func>
 800709a:	2301      	movs	r3, #1
 800709c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80070a0:	4610      	mov	r0, r2
 80070a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070a6:	bfa4      	itt	ge
 80070a8:	4623      	movge	r3, r4
 80070aa:	462c      	movge	r4, r5
 80070ac:	4638      	mov	r0, r7
 80070ae:	6861      	ldr	r1, [r4, #4]
 80070b0:	bfa6      	itte	ge
 80070b2:	461d      	movge	r5, r3
 80070b4:	2600      	movge	r6, #0
 80070b6:	2601      	movlt	r6, #1
 80070b8:	f7ff fd42 	bl	8006b40 <_Balloc>
 80070bc:	4602      	mov	r2, r0
 80070be:	b918      	cbnz	r0, 80070c8 <__mdiff+0x5c>
 80070c0:	f240 2145 	movw	r1, #581	; 0x245
 80070c4:	4b2d      	ldr	r3, [pc, #180]	; (800717c <__mdiff+0x110>)
 80070c6:	e7e5      	b.n	8007094 <__mdiff+0x28>
 80070c8:	f102 0814 	add.w	r8, r2, #20
 80070cc:	46c2      	mov	sl, r8
 80070ce:	f04f 0c00 	mov.w	ip, #0
 80070d2:	6927      	ldr	r7, [r4, #16]
 80070d4:	60c6      	str	r6, [r0, #12]
 80070d6:	692e      	ldr	r6, [r5, #16]
 80070d8:	f104 0014 	add.w	r0, r4, #20
 80070dc:	f105 0914 	add.w	r9, r5, #20
 80070e0:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80070e4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80070e8:	3410      	adds	r4, #16
 80070ea:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80070ee:	f859 3b04 	ldr.w	r3, [r9], #4
 80070f2:	fa1f f18b 	uxth.w	r1, fp
 80070f6:	4461      	add	r1, ip
 80070f8:	fa1f fc83 	uxth.w	ip, r3
 80070fc:	0c1b      	lsrs	r3, r3, #16
 80070fe:	eba1 010c 	sub.w	r1, r1, ip
 8007102:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007106:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800710a:	b289      	uxth	r1, r1
 800710c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8007110:	454e      	cmp	r6, r9
 8007112:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007116:	f84a 1b04 	str.w	r1, [sl], #4
 800711a:	d8e6      	bhi.n	80070ea <__mdiff+0x7e>
 800711c:	1b73      	subs	r3, r6, r5
 800711e:	3b15      	subs	r3, #21
 8007120:	f023 0303 	bic.w	r3, r3, #3
 8007124:	3515      	adds	r5, #21
 8007126:	3304      	adds	r3, #4
 8007128:	42ae      	cmp	r6, r5
 800712a:	bf38      	it	cc
 800712c:	2304      	movcc	r3, #4
 800712e:	4418      	add	r0, r3
 8007130:	4443      	add	r3, r8
 8007132:	461e      	mov	r6, r3
 8007134:	4605      	mov	r5, r0
 8007136:	4575      	cmp	r5, lr
 8007138:	d30e      	bcc.n	8007158 <__mdiff+0xec>
 800713a:	f10e 0103 	add.w	r1, lr, #3
 800713e:	1a09      	subs	r1, r1, r0
 8007140:	f021 0103 	bic.w	r1, r1, #3
 8007144:	3803      	subs	r0, #3
 8007146:	4586      	cmp	lr, r0
 8007148:	bf38      	it	cc
 800714a:	2100      	movcc	r1, #0
 800714c:	440b      	add	r3, r1
 800714e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007152:	b189      	cbz	r1, 8007178 <__mdiff+0x10c>
 8007154:	6117      	str	r7, [r2, #16]
 8007156:	e7a3      	b.n	80070a0 <__mdiff+0x34>
 8007158:	f855 8b04 	ldr.w	r8, [r5], #4
 800715c:	fa1f f188 	uxth.w	r1, r8
 8007160:	4461      	add	r1, ip
 8007162:	140c      	asrs	r4, r1, #16
 8007164:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007168:	b289      	uxth	r1, r1
 800716a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800716e:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007172:	f846 1b04 	str.w	r1, [r6], #4
 8007176:	e7de      	b.n	8007136 <__mdiff+0xca>
 8007178:	3f01      	subs	r7, #1
 800717a:	e7e8      	b.n	800714e <__mdiff+0xe2>
 800717c:	08008b62 	.word	0x08008b62
 8007180:	08008b73 	.word	0x08008b73

08007184 <__d2b>:
 8007184:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007186:	2101      	movs	r1, #1
 8007188:	4617      	mov	r7, r2
 800718a:	461c      	mov	r4, r3
 800718c:	9e08      	ldr	r6, [sp, #32]
 800718e:	f7ff fcd7 	bl	8006b40 <_Balloc>
 8007192:	4605      	mov	r5, r0
 8007194:	b930      	cbnz	r0, 80071a4 <__d2b+0x20>
 8007196:	4602      	mov	r2, r0
 8007198:	f240 310f 	movw	r1, #783	; 0x30f
 800719c:	4b22      	ldr	r3, [pc, #136]	; (8007228 <__d2b+0xa4>)
 800719e:	4823      	ldr	r0, [pc, #140]	; (800722c <__d2b+0xa8>)
 80071a0:	f000 fc3a 	bl	8007a18 <__assert_func>
 80071a4:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80071a8:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80071ac:	bb24      	cbnz	r4, 80071f8 <__d2b+0x74>
 80071ae:	2f00      	cmp	r7, #0
 80071b0:	9301      	str	r3, [sp, #4]
 80071b2:	d026      	beq.n	8007202 <__d2b+0x7e>
 80071b4:	4668      	mov	r0, sp
 80071b6:	9700      	str	r7, [sp, #0]
 80071b8:	f7ff fd8a 	bl	8006cd0 <__lo0bits>
 80071bc:	e9dd 1200 	ldrd	r1, r2, [sp]
 80071c0:	b1e8      	cbz	r0, 80071fe <__d2b+0x7a>
 80071c2:	f1c0 0320 	rsb	r3, r0, #32
 80071c6:	fa02 f303 	lsl.w	r3, r2, r3
 80071ca:	430b      	orrs	r3, r1
 80071cc:	40c2      	lsrs	r2, r0
 80071ce:	616b      	str	r3, [r5, #20]
 80071d0:	9201      	str	r2, [sp, #4]
 80071d2:	9b01      	ldr	r3, [sp, #4]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	bf14      	ite	ne
 80071d8:	2102      	movne	r1, #2
 80071da:	2101      	moveq	r1, #1
 80071dc:	61ab      	str	r3, [r5, #24]
 80071de:	6129      	str	r1, [r5, #16]
 80071e0:	b1bc      	cbz	r4, 8007212 <__d2b+0x8e>
 80071e2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80071e6:	4404      	add	r4, r0
 80071e8:	6034      	str	r4, [r6, #0]
 80071ea:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80071ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071f0:	6018      	str	r0, [r3, #0]
 80071f2:	4628      	mov	r0, r5
 80071f4:	b003      	add	sp, #12
 80071f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80071fc:	e7d7      	b.n	80071ae <__d2b+0x2a>
 80071fe:	6169      	str	r1, [r5, #20]
 8007200:	e7e7      	b.n	80071d2 <__d2b+0x4e>
 8007202:	a801      	add	r0, sp, #4
 8007204:	f7ff fd64 	bl	8006cd0 <__lo0bits>
 8007208:	9b01      	ldr	r3, [sp, #4]
 800720a:	2101      	movs	r1, #1
 800720c:	616b      	str	r3, [r5, #20]
 800720e:	3020      	adds	r0, #32
 8007210:	e7e5      	b.n	80071de <__d2b+0x5a>
 8007212:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007216:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800721a:	6030      	str	r0, [r6, #0]
 800721c:	6918      	ldr	r0, [r3, #16]
 800721e:	f7ff fd37 	bl	8006c90 <__hi0bits>
 8007222:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007226:	e7e2      	b.n	80071ee <__d2b+0x6a>
 8007228:	08008b62 	.word	0x08008b62
 800722c:	08008b73 	.word	0x08008b73

08007230 <__ssputs_r>:
 8007230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007234:	461f      	mov	r7, r3
 8007236:	688e      	ldr	r6, [r1, #8]
 8007238:	4682      	mov	sl, r0
 800723a:	42be      	cmp	r6, r7
 800723c:	460c      	mov	r4, r1
 800723e:	4690      	mov	r8, r2
 8007240:	680b      	ldr	r3, [r1, #0]
 8007242:	d82c      	bhi.n	800729e <__ssputs_r+0x6e>
 8007244:	898a      	ldrh	r2, [r1, #12]
 8007246:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800724a:	d026      	beq.n	800729a <__ssputs_r+0x6a>
 800724c:	6965      	ldr	r5, [r4, #20]
 800724e:	6909      	ldr	r1, [r1, #16]
 8007250:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007254:	eba3 0901 	sub.w	r9, r3, r1
 8007258:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800725c:	1c7b      	adds	r3, r7, #1
 800725e:	444b      	add	r3, r9
 8007260:	106d      	asrs	r5, r5, #1
 8007262:	429d      	cmp	r5, r3
 8007264:	bf38      	it	cc
 8007266:	461d      	movcc	r5, r3
 8007268:	0553      	lsls	r3, r2, #21
 800726a:	d527      	bpl.n	80072bc <__ssputs_r+0x8c>
 800726c:	4629      	mov	r1, r5
 800726e:	f7fd fef5 	bl	800505c <_malloc_r>
 8007272:	4606      	mov	r6, r0
 8007274:	b360      	cbz	r0, 80072d0 <__ssputs_r+0xa0>
 8007276:	464a      	mov	r2, r9
 8007278:	6921      	ldr	r1, [r4, #16]
 800727a:	f7fe fd9b 	bl	8005db4 <memcpy>
 800727e:	89a3      	ldrh	r3, [r4, #12]
 8007280:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007284:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007288:	81a3      	strh	r3, [r4, #12]
 800728a:	6126      	str	r6, [r4, #16]
 800728c:	444e      	add	r6, r9
 800728e:	6026      	str	r6, [r4, #0]
 8007290:	463e      	mov	r6, r7
 8007292:	6165      	str	r5, [r4, #20]
 8007294:	eba5 0509 	sub.w	r5, r5, r9
 8007298:	60a5      	str	r5, [r4, #8]
 800729a:	42be      	cmp	r6, r7
 800729c:	d900      	bls.n	80072a0 <__ssputs_r+0x70>
 800729e:	463e      	mov	r6, r7
 80072a0:	4632      	mov	r2, r6
 80072a2:	4641      	mov	r1, r8
 80072a4:	6820      	ldr	r0, [r4, #0]
 80072a6:	f000 fb9d 	bl	80079e4 <memmove>
 80072aa:	2000      	movs	r0, #0
 80072ac:	68a3      	ldr	r3, [r4, #8]
 80072ae:	1b9b      	subs	r3, r3, r6
 80072b0:	60a3      	str	r3, [r4, #8]
 80072b2:	6823      	ldr	r3, [r4, #0]
 80072b4:	4433      	add	r3, r6
 80072b6:	6023      	str	r3, [r4, #0]
 80072b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072bc:	462a      	mov	r2, r5
 80072be:	f000 fbef 	bl	8007aa0 <_realloc_r>
 80072c2:	4606      	mov	r6, r0
 80072c4:	2800      	cmp	r0, #0
 80072c6:	d1e0      	bne.n	800728a <__ssputs_r+0x5a>
 80072c8:	4650      	mov	r0, sl
 80072ca:	6921      	ldr	r1, [r4, #16]
 80072cc:	f7ff fbf0 	bl	8006ab0 <_free_r>
 80072d0:	230c      	movs	r3, #12
 80072d2:	f8ca 3000 	str.w	r3, [sl]
 80072d6:	89a3      	ldrh	r3, [r4, #12]
 80072d8:	f04f 30ff 	mov.w	r0, #4294967295
 80072dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80072e0:	81a3      	strh	r3, [r4, #12]
 80072e2:	e7e9      	b.n	80072b8 <__ssputs_r+0x88>

080072e4 <_svfiprintf_r>:
 80072e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072e8:	4698      	mov	r8, r3
 80072ea:	898b      	ldrh	r3, [r1, #12]
 80072ec:	4607      	mov	r7, r0
 80072ee:	061b      	lsls	r3, r3, #24
 80072f0:	460d      	mov	r5, r1
 80072f2:	4614      	mov	r4, r2
 80072f4:	b09d      	sub	sp, #116	; 0x74
 80072f6:	d50e      	bpl.n	8007316 <_svfiprintf_r+0x32>
 80072f8:	690b      	ldr	r3, [r1, #16]
 80072fa:	b963      	cbnz	r3, 8007316 <_svfiprintf_r+0x32>
 80072fc:	2140      	movs	r1, #64	; 0x40
 80072fe:	f7fd fead 	bl	800505c <_malloc_r>
 8007302:	6028      	str	r0, [r5, #0]
 8007304:	6128      	str	r0, [r5, #16]
 8007306:	b920      	cbnz	r0, 8007312 <_svfiprintf_r+0x2e>
 8007308:	230c      	movs	r3, #12
 800730a:	603b      	str	r3, [r7, #0]
 800730c:	f04f 30ff 	mov.w	r0, #4294967295
 8007310:	e0d0      	b.n	80074b4 <_svfiprintf_r+0x1d0>
 8007312:	2340      	movs	r3, #64	; 0x40
 8007314:	616b      	str	r3, [r5, #20]
 8007316:	2300      	movs	r3, #0
 8007318:	9309      	str	r3, [sp, #36]	; 0x24
 800731a:	2320      	movs	r3, #32
 800731c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007320:	2330      	movs	r3, #48	; 0x30
 8007322:	f04f 0901 	mov.w	r9, #1
 8007326:	f8cd 800c 	str.w	r8, [sp, #12]
 800732a:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80074cc <_svfiprintf_r+0x1e8>
 800732e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007332:	4623      	mov	r3, r4
 8007334:	469a      	mov	sl, r3
 8007336:	f813 2b01 	ldrb.w	r2, [r3], #1
 800733a:	b10a      	cbz	r2, 8007340 <_svfiprintf_r+0x5c>
 800733c:	2a25      	cmp	r2, #37	; 0x25
 800733e:	d1f9      	bne.n	8007334 <_svfiprintf_r+0x50>
 8007340:	ebba 0b04 	subs.w	fp, sl, r4
 8007344:	d00b      	beq.n	800735e <_svfiprintf_r+0x7a>
 8007346:	465b      	mov	r3, fp
 8007348:	4622      	mov	r2, r4
 800734a:	4629      	mov	r1, r5
 800734c:	4638      	mov	r0, r7
 800734e:	f7ff ff6f 	bl	8007230 <__ssputs_r>
 8007352:	3001      	adds	r0, #1
 8007354:	f000 80a9 	beq.w	80074aa <_svfiprintf_r+0x1c6>
 8007358:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800735a:	445a      	add	r2, fp
 800735c:	9209      	str	r2, [sp, #36]	; 0x24
 800735e:	f89a 3000 	ldrb.w	r3, [sl]
 8007362:	2b00      	cmp	r3, #0
 8007364:	f000 80a1 	beq.w	80074aa <_svfiprintf_r+0x1c6>
 8007368:	2300      	movs	r3, #0
 800736a:	f04f 32ff 	mov.w	r2, #4294967295
 800736e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007372:	f10a 0a01 	add.w	sl, sl, #1
 8007376:	9304      	str	r3, [sp, #16]
 8007378:	9307      	str	r3, [sp, #28]
 800737a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800737e:	931a      	str	r3, [sp, #104]	; 0x68
 8007380:	4654      	mov	r4, sl
 8007382:	2205      	movs	r2, #5
 8007384:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007388:	4850      	ldr	r0, [pc, #320]	; (80074cc <_svfiprintf_r+0x1e8>)
 800738a:	f7fe fd05 	bl	8005d98 <memchr>
 800738e:	9a04      	ldr	r2, [sp, #16]
 8007390:	b9d8      	cbnz	r0, 80073ca <_svfiprintf_r+0xe6>
 8007392:	06d0      	lsls	r0, r2, #27
 8007394:	bf44      	itt	mi
 8007396:	2320      	movmi	r3, #32
 8007398:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800739c:	0711      	lsls	r1, r2, #28
 800739e:	bf44      	itt	mi
 80073a0:	232b      	movmi	r3, #43	; 0x2b
 80073a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80073a6:	f89a 3000 	ldrb.w	r3, [sl]
 80073aa:	2b2a      	cmp	r3, #42	; 0x2a
 80073ac:	d015      	beq.n	80073da <_svfiprintf_r+0xf6>
 80073ae:	4654      	mov	r4, sl
 80073b0:	2000      	movs	r0, #0
 80073b2:	f04f 0c0a 	mov.w	ip, #10
 80073b6:	9a07      	ldr	r2, [sp, #28]
 80073b8:	4621      	mov	r1, r4
 80073ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073be:	3b30      	subs	r3, #48	; 0x30
 80073c0:	2b09      	cmp	r3, #9
 80073c2:	d94d      	bls.n	8007460 <_svfiprintf_r+0x17c>
 80073c4:	b1b0      	cbz	r0, 80073f4 <_svfiprintf_r+0x110>
 80073c6:	9207      	str	r2, [sp, #28]
 80073c8:	e014      	b.n	80073f4 <_svfiprintf_r+0x110>
 80073ca:	eba0 0308 	sub.w	r3, r0, r8
 80073ce:	fa09 f303 	lsl.w	r3, r9, r3
 80073d2:	4313      	orrs	r3, r2
 80073d4:	46a2      	mov	sl, r4
 80073d6:	9304      	str	r3, [sp, #16]
 80073d8:	e7d2      	b.n	8007380 <_svfiprintf_r+0x9c>
 80073da:	9b03      	ldr	r3, [sp, #12]
 80073dc:	1d19      	adds	r1, r3, #4
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	9103      	str	r1, [sp, #12]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	bfbb      	ittet	lt
 80073e6:	425b      	neglt	r3, r3
 80073e8:	f042 0202 	orrlt.w	r2, r2, #2
 80073ec:	9307      	strge	r3, [sp, #28]
 80073ee:	9307      	strlt	r3, [sp, #28]
 80073f0:	bfb8      	it	lt
 80073f2:	9204      	strlt	r2, [sp, #16]
 80073f4:	7823      	ldrb	r3, [r4, #0]
 80073f6:	2b2e      	cmp	r3, #46	; 0x2e
 80073f8:	d10c      	bne.n	8007414 <_svfiprintf_r+0x130>
 80073fa:	7863      	ldrb	r3, [r4, #1]
 80073fc:	2b2a      	cmp	r3, #42	; 0x2a
 80073fe:	d134      	bne.n	800746a <_svfiprintf_r+0x186>
 8007400:	9b03      	ldr	r3, [sp, #12]
 8007402:	3402      	adds	r4, #2
 8007404:	1d1a      	adds	r2, r3, #4
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	9203      	str	r2, [sp, #12]
 800740a:	2b00      	cmp	r3, #0
 800740c:	bfb8      	it	lt
 800740e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007412:	9305      	str	r3, [sp, #20]
 8007414:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 80074d0 <_svfiprintf_r+0x1ec>
 8007418:	2203      	movs	r2, #3
 800741a:	4650      	mov	r0, sl
 800741c:	7821      	ldrb	r1, [r4, #0]
 800741e:	f7fe fcbb 	bl	8005d98 <memchr>
 8007422:	b138      	cbz	r0, 8007434 <_svfiprintf_r+0x150>
 8007424:	2240      	movs	r2, #64	; 0x40
 8007426:	9b04      	ldr	r3, [sp, #16]
 8007428:	eba0 000a 	sub.w	r0, r0, sl
 800742c:	4082      	lsls	r2, r0
 800742e:	4313      	orrs	r3, r2
 8007430:	3401      	adds	r4, #1
 8007432:	9304      	str	r3, [sp, #16]
 8007434:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007438:	2206      	movs	r2, #6
 800743a:	4826      	ldr	r0, [pc, #152]	; (80074d4 <_svfiprintf_r+0x1f0>)
 800743c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007440:	f7fe fcaa 	bl	8005d98 <memchr>
 8007444:	2800      	cmp	r0, #0
 8007446:	d038      	beq.n	80074ba <_svfiprintf_r+0x1d6>
 8007448:	4b23      	ldr	r3, [pc, #140]	; (80074d8 <_svfiprintf_r+0x1f4>)
 800744a:	bb1b      	cbnz	r3, 8007494 <_svfiprintf_r+0x1b0>
 800744c:	9b03      	ldr	r3, [sp, #12]
 800744e:	3307      	adds	r3, #7
 8007450:	f023 0307 	bic.w	r3, r3, #7
 8007454:	3308      	adds	r3, #8
 8007456:	9303      	str	r3, [sp, #12]
 8007458:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800745a:	4433      	add	r3, r6
 800745c:	9309      	str	r3, [sp, #36]	; 0x24
 800745e:	e768      	b.n	8007332 <_svfiprintf_r+0x4e>
 8007460:	460c      	mov	r4, r1
 8007462:	2001      	movs	r0, #1
 8007464:	fb0c 3202 	mla	r2, ip, r2, r3
 8007468:	e7a6      	b.n	80073b8 <_svfiprintf_r+0xd4>
 800746a:	2300      	movs	r3, #0
 800746c:	f04f 0c0a 	mov.w	ip, #10
 8007470:	4619      	mov	r1, r3
 8007472:	3401      	adds	r4, #1
 8007474:	9305      	str	r3, [sp, #20]
 8007476:	4620      	mov	r0, r4
 8007478:	f810 2b01 	ldrb.w	r2, [r0], #1
 800747c:	3a30      	subs	r2, #48	; 0x30
 800747e:	2a09      	cmp	r2, #9
 8007480:	d903      	bls.n	800748a <_svfiprintf_r+0x1a6>
 8007482:	2b00      	cmp	r3, #0
 8007484:	d0c6      	beq.n	8007414 <_svfiprintf_r+0x130>
 8007486:	9105      	str	r1, [sp, #20]
 8007488:	e7c4      	b.n	8007414 <_svfiprintf_r+0x130>
 800748a:	4604      	mov	r4, r0
 800748c:	2301      	movs	r3, #1
 800748e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007492:	e7f0      	b.n	8007476 <_svfiprintf_r+0x192>
 8007494:	ab03      	add	r3, sp, #12
 8007496:	9300      	str	r3, [sp, #0]
 8007498:	462a      	mov	r2, r5
 800749a:	4638      	mov	r0, r7
 800749c:	4b0f      	ldr	r3, [pc, #60]	; (80074dc <_svfiprintf_r+0x1f8>)
 800749e:	a904      	add	r1, sp, #16
 80074a0:	f7fd ff04 	bl	80052ac <_printf_float>
 80074a4:	1c42      	adds	r2, r0, #1
 80074a6:	4606      	mov	r6, r0
 80074a8:	d1d6      	bne.n	8007458 <_svfiprintf_r+0x174>
 80074aa:	89ab      	ldrh	r3, [r5, #12]
 80074ac:	065b      	lsls	r3, r3, #25
 80074ae:	f53f af2d 	bmi.w	800730c <_svfiprintf_r+0x28>
 80074b2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80074b4:	b01d      	add	sp, #116	; 0x74
 80074b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074ba:	ab03      	add	r3, sp, #12
 80074bc:	9300      	str	r3, [sp, #0]
 80074be:	462a      	mov	r2, r5
 80074c0:	4638      	mov	r0, r7
 80074c2:	4b06      	ldr	r3, [pc, #24]	; (80074dc <_svfiprintf_r+0x1f8>)
 80074c4:	a904      	add	r1, sp, #16
 80074c6:	f7fe f991 	bl	80057ec <_printf_i>
 80074ca:	e7eb      	b.n	80074a4 <_svfiprintf_r+0x1c0>
 80074cc:	08008ccc 	.word	0x08008ccc
 80074d0:	08008cd2 	.word	0x08008cd2
 80074d4:	08008cd6 	.word	0x08008cd6
 80074d8:	080052ad 	.word	0x080052ad
 80074dc:	08007231 	.word	0x08007231

080074e0 <__sfputc_r>:
 80074e0:	6893      	ldr	r3, [r2, #8]
 80074e2:	b410      	push	{r4}
 80074e4:	3b01      	subs	r3, #1
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	6093      	str	r3, [r2, #8]
 80074ea:	da07      	bge.n	80074fc <__sfputc_r+0x1c>
 80074ec:	6994      	ldr	r4, [r2, #24]
 80074ee:	42a3      	cmp	r3, r4
 80074f0:	db01      	blt.n	80074f6 <__sfputc_r+0x16>
 80074f2:	290a      	cmp	r1, #10
 80074f4:	d102      	bne.n	80074fc <__sfputc_r+0x1c>
 80074f6:	bc10      	pop	{r4}
 80074f8:	f000 b9de 	b.w	80078b8 <__swbuf_r>
 80074fc:	6813      	ldr	r3, [r2, #0]
 80074fe:	1c58      	adds	r0, r3, #1
 8007500:	6010      	str	r0, [r2, #0]
 8007502:	7019      	strb	r1, [r3, #0]
 8007504:	4608      	mov	r0, r1
 8007506:	bc10      	pop	{r4}
 8007508:	4770      	bx	lr

0800750a <__sfputs_r>:
 800750a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800750c:	4606      	mov	r6, r0
 800750e:	460f      	mov	r7, r1
 8007510:	4614      	mov	r4, r2
 8007512:	18d5      	adds	r5, r2, r3
 8007514:	42ac      	cmp	r4, r5
 8007516:	d101      	bne.n	800751c <__sfputs_r+0x12>
 8007518:	2000      	movs	r0, #0
 800751a:	e007      	b.n	800752c <__sfputs_r+0x22>
 800751c:	463a      	mov	r2, r7
 800751e:	4630      	mov	r0, r6
 8007520:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007524:	f7ff ffdc 	bl	80074e0 <__sfputc_r>
 8007528:	1c43      	adds	r3, r0, #1
 800752a:	d1f3      	bne.n	8007514 <__sfputs_r+0xa>
 800752c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007530 <_vfiprintf_r>:
 8007530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007534:	460d      	mov	r5, r1
 8007536:	4614      	mov	r4, r2
 8007538:	4698      	mov	r8, r3
 800753a:	4606      	mov	r6, r0
 800753c:	b09d      	sub	sp, #116	; 0x74
 800753e:	b118      	cbz	r0, 8007548 <_vfiprintf_r+0x18>
 8007540:	6a03      	ldr	r3, [r0, #32]
 8007542:	b90b      	cbnz	r3, 8007548 <_vfiprintf_r+0x18>
 8007544:	f7fe faee 	bl	8005b24 <__sinit>
 8007548:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800754a:	07d9      	lsls	r1, r3, #31
 800754c:	d405      	bmi.n	800755a <_vfiprintf_r+0x2a>
 800754e:	89ab      	ldrh	r3, [r5, #12]
 8007550:	059a      	lsls	r2, r3, #22
 8007552:	d402      	bmi.n	800755a <_vfiprintf_r+0x2a>
 8007554:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007556:	f7fe fc1d 	bl	8005d94 <__retarget_lock_acquire_recursive>
 800755a:	89ab      	ldrh	r3, [r5, #12]
 800755c:	071b      	lsls	r3, r3, #28
 800755e:	d501      	bpl.n	8007564 <_vfiprintf_r+0x34>
 8007560:	692b      	ldr	r3, [r5, #16]
 8007562:	b99b      	cbnz	r3, 800758c <_vfiprintf_r+0x5c>
 8007564:	4629      	mov	r1, r5
 8007566:	4630      	mov	r0, r6
 8007568:	f000 f9e4 	bl	8007934 <__swsetup_r>
 800756c:	b170      	cbz	r0, 800758c <_vfiprintf_r+0x5c>
 800756e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007570:	07dc      	lsls	r4, r3, #31
 8007572:	d504      	bpl.n	800757e <_vfiprintf_r+0x4e>
 8007574:	f04f 30ff 	mov.w	r0, #4294967295
 8007578:	b01d      	add	sp, #116	; 0x74
 800757a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800757e:	89ab      	ldrh	r3, [r5, #12]
 8007580:	0598      	lsls	r0, r3, #22
 8007582:	d4f7      	bmi.n	8007574 <_vfiprintf_r+0x44>
 8007584:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007586:	f7fe fc06 	bl	8005d96 <__retarget_lock_release_recursive>
 800758a:	e7f3      	b.n	8007574 <_vfiprintf_r+0x44>
 800758c:	2300      	movs	r3, #0
 800758e:	9309      	str	r3, [sp, #36]	; 0x24
 8007590:	2320      	movs	r3, #32
 8007592:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007596:	2330      	movs	r3, #48	; 0x30
 8007598:	f04f 0901 	mov.w	r9, #1
 800759c:	f8cd 800c 	str.w	r8, [sp, #12]
 80075a0:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8007750 <_vfiprintf_r+0x220>
 80075a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80075a8:	4623      	mov	r3, r4
 80075aa:	469a      	mov	sl, r3
 80075ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075b0:	b10a      	cbz	r2, 80075b6 <_vfiprintf_r+0x86>
 80075b2:	2a25      	cmp	r2, #37	; 0x25
 80075b4:	d1f9      	bne.n	80075aa <_vfiprintf_r+0x7a>
 80075b6:	ebba 0b04 	subs.w	fp, sl, r4
 80075ba:	d00b      	beq.n	80075d4 <_vfiprintf_r+0xa4>
 80075bc:	465b      	mov	r3, fp
 80075be:	4622      	mov	r2, r4
 80075c0:	4629      	mov	r1, r5
 80075c2:	4630      	mov	r0, r6
 80075c4:	f7ff ffa1 	bl	800750a <__sfputs_r>
 80075c8:	3001      	adds	r0, #1
 80075ca:	f000 80a9 	beq.w	8007720 <_vfiprintf_r+0x1f0>
 80075ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075d0:	445a      	add	r2, fp
 80075d2:	9209      	str	r2, [sp, #36]	; 0x24
 80075d4:	f89a 3000 	ldrb.w	r3, [sl]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	f000 80a1 	beq.w	8007720 <_vfiprintf_r+0x1f0>
 80075de:	2300      	movs	r3, #0
 80075e0:	f04f 32ff 	mov.w	r2, #4294967295
 80075e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075e8:	f10a 0a01 	add.w	sl, sl, #1
 80075ec:	9304      	str	r3, [sp, #16]
 80075ee:	9307      	str	r3, [sp, #28]
 80075f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80075f4:	931a      	str	r3, [sp, #104]	; 0x68
 80075f6:	4654      	mov	r4, sl
 80075f8:	2205      	movs	r2, #5
 80075fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075fe:	4854      	ldr	r0, [pc, #336]	; (8007750 <_vfiprintf_r+0x220>)
 8007600:	f7fe fbca 	bl	8005d98 <memchr>
 8007604:	9a04      	ldr	r2, [sp, #16]
 8007606:	b9d8      	cbnz	r0, 8007640 <_vfiprintf_r+0x110>
 8007608:	06d1      	lsls	r1, r2, #27
 800760a:	bf44      	itt	mi
 800760c:	2320      	movmi	r3, #32
 800760e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007612:	0713      	lsls	r3, r2, #28
 8007614:	bf44      	itt	mi
 8007616:	232b      	movmi	r3, #43	; 0x2b
 8007618:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800761c:	f89a 3000 	ldrb.w	r3, [sl]
 8007620:	2b2a      	cmp	r3, #42	; 0x2a
 8007622:	d015      	beq.n	8007650 <_vfiprintf_r+0x120>
 8007624:	4654      	mov	r4, sl
 8007626:	2000      	movs	r0, #0
 8007628:	f04f 0c0a 	mov.w	ip, #10
 800762c:	9a07      	ldr	r2, [sp, #28]
 800762e:	4621      	mov	r1, r4
 8007630:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007634:	3b30      	subs	r3, #48	; 0x30
 8007636:	2b09      	cmp	r3, #9
 8007638:	d94d      	bls.n	80076d6 <_vfiprintf_r+0x1a6>
 800763a:	b1b0      	cbz	r0, 800766a <_vfiprintf_r+0x13a>
 800763c:	9207      	str	r2, [sp, #28]
 800763e:	e014      	b.n	800766a <_vfiprintf_r+0x13a>
 8007640:	eba0 0308 	sub.w	r3, r0, r8
 8007644:	fa09 f303 	lsl.w	r3, r9, r3
 8007648:	4313      	orrs	r3, r2
 800764a:	46a2      	mov	sl, r4
 800764c:	9304      	str	r3, [sp, #16]
 800764e:	e7d2      	b.n	80075f6 <_vfiprintf_r+0xc6>
 8007650:	9b03      	ldr	r3, [sp, #12]
 8007652:	1d19      	adds	r1, r3, #4
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	9103      	str	r1, [sp, #12]
 8007658:	2b00      	cmp	r3, #0
 800765a:	bfbb      	ittet	lt
 800765c:	425b      	neglt	r3, r3
 800765e:	f042 0202 	orrlt.w	r2, r2, #2
 8007662:	9307      	strge	r3, [sp, #28]
 8007664:	9307      	strlt	r3, [sp, #28]
 8007666:	bfb8      	it	lt
 8007668:	9204      	strlt	r2, [sp, #16]
 800766a:	7823      	ldrb	r3, [r4, #0]
 800766c:	2b2e      	cmp	r3, #46	; 0x2e
 800766e:	d10c      	bne.n	800768a <_vfiprintf_r+0x15a>
 8007670:	7863      	ldrb	r3, [r4, #1]
 8007672:	2b2a      	cmp	r3, #42	; 0x2a
 8007674:	d134      	bne.n	80076e0 <_vfiprintf_r+0x1b0>
 8007676:	9b03      	ldr	r3, [sp, #12]
 8007678:	3402      	adds	r4, #2
 800767a:	1d1a      	adds	r2, r3, #4
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	9203      	str	r2, [sp, #12]
 8007680:	2b00      	cmp	r3, #0
 8007682:	bfb8      	it	lt
 8007684:	f04f 33ff 	movlt.w	r3, #4294967295
 8007688:	9305      	str	r3, [sp, #20]
 800768a:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007754 <_vfiprintf_r+0x224>
 800768e:	2203      	movs	r2, #3
 8007690:	4650      	mov	r0, sl
 8007692:	7821      	ldrb	r1, [r4, #0]
 8007694:	f7fe fb80 	bl	8005d98 <memchr>
 8007698:	b138      	cbz	r0, 80076aa <_vfiprintf_r+0x17a>
 800769a:	2240      	movs	r2, #64	; 0x40
 800769c:	9b04      	ldr	r3, [sp, #16]
 800769e:	eba0 000a 	sub.w	r0, r0, sl
 80076a2:	4082      	lsls	r2, r0
 80076a4:	4313      	orrs	r3, r2
 80076a6:	3401      	adds	r4, #1
 80076a8:	9304      	str	r3, [sp, #16]
 80076aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076ae:	2206      	movs	r2, #6
 80076b0:	4829      	ldr	r0, [pc, #164]	; (8007758 <_vfiprintf_r+0x228>)
 80076b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80076b6:	f7fe fb6f 	bl	8005d98 <memchr>
 80076ba:	2800      	cmp	r0, #0
 80076bc:	d03f      	beq.n	800773e <_vfiprintf_r+0x20e>
 80076be:	4b27      	ldr	r3, [pc, #156]	; (800775c <_vfiprintf_r+0x22c>)
 80076c0:	bb1b      	cbnz	r3, 800770a <_vfiprintf_r+0x1da>
 80076c2:	9b03      	ldr	r3, [sp, #12]
 80076c4:	3307      	adds	r3, #7
 80076c6:	f023 0307 	bic.w	r3, r3, #7
 80076ca:	3308      	adds	r3, #8
 80076cc:	9303      	str	r3, [sp, #12]
 80076ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076d0:	443b      	add	r3, r7
 80076d2:	9309      	str	r3, [sp, #36]	; 0x24
 80076d4:	e768      	b.n	80075a8 <_vfiprintf_r+0x78>
 80076d6:	460c      	mov	r4, r1
 80076d8:	2001      	movs	r0, #1
 80076da:	fb0c 3202 	mla	r2, ip, r2, r3
 80076de:	e7a6      	b.n	800762e <_vfiprintf_r+0xfe>
 80076e0:	2300      	movs	r3, #0
 80076e2:	f04f 0c0a 	mov.w	ip, #10
 80076e6:	4619      	mov	r1, r3
 80076e8:	3401      	adds	r4, #1
 80076ea:	9305      	str	r3, [sp, #20]
 80076ec:	4620      	mov	r0, r4
 80076ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076f2:	3a30      	subs	r2, #48	; 0x30
 80076f4:	2a09      	cmp	r2, #9
 80076f6:	d903      	bls.n	8007700 <_vfiprintf_r+0x1d0>
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d0c6      	beq.n	800768a <_vfiprintf_r+0x15a>
 80076fc:	9105      	str	r1, [sp, #20]
 80076fe:	e7c4      	b.n	800768a <_vfiprintf_r+0x15a>
 8007700:	4604      	mov	r4, r0
 8007702:	2301      	movs	r3, #1
 8007704:	fb0c 2101 	mla	r1, ip, r1, r2
 8007708:	e7f0      	b.n	80076ec <_vfiprintf_r+0x1bc>
 800770a:	ab03      	add	r3, sp, #12
 800770c:	9300      	str	r3, [sp, #0]
 800770e:	462a      	mov	r2, r5
 8007710:	4630      	mov	r0, r6
 8007712:	4b13      	ldr	r3, [pc, #76]	; (8007760 <_vfiprintf_r+0x230>)
 8007714:	a904      	add	r1, sp, #16
 8007716:	f7fd fdc9 	bl	80052ac <_printf_float>
 800771a:	4607      	mov	r7, r0
 800771c:	1c78      	adds	r0, r7, #1
 800771e:	d1d6      	bne.n	80076ce <_vfiprintf_r+0x19e>
 8007720:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007722:	07d9      	lsls	r1, r3, #31
 8007724:	d405      	bmi.n	8007732 <_vfiprintf_r+0x202>
 8007726:	89ab      	ldrh	r3, [r5, #12]
 8007728:	059a      	lsls	r2, r3, #22
 800772a:	d402      	bmi.n	8007732 <_vfiprintf_r+0x202>
 800772c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800772e:	f7fe fb32 	bl	8005d96 <__retarget_lock_release_recursive>
 8007732:	89ab      	ldrh	r3, [r5, #12]
 8007734:	065b      	lsls	r3, r3, #25
 8007736:	f53f af1d 	bmi.w	8007574 <_vfiprintf_r+0x44>
 800773a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800773c:	e71c      	b.n	8007578 <_vfiprintf_r+0x48>
 800773e:	ab03      	add	r3, sp, #12
 8007740:	9300      	str	r3, [sp, #0]
 8007742:	462a      	mov	r2, r5
 8007744:	4630      	mov	r0, r6
 8007746:	4b06      	ldr	r3, [pc, #24]	; (8007760 <_vfiprintf_r+0x230>)
 8007748:	a904      	add	r1, sp, #16
 800774a:	f7fe f84f 	bl	80057ec <_printf_i>
 800774e:	e7e4      	b.n	800771a <_vfiprintf_r+0x1ea>
 8007750:	08008ccc 	.word	0x08008ccc
 8007754:	08008cd2 	.word	0x08008cd2
 8007758:	08008cd6 	.word	0x08008cd6
 800775c:	080052ad 	.word	0x080052ad
 8007760:	0800750b 	.word	0x0800750b

08007764 <__sflush_r>:
 8007764:	898a      	ldrh	r2, [r1, #12]
 8007766:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007768:	4605      	mov	r5, r0
 800776a:	0710      	lsls	r0, r2, #28
 800776c:	460c      	mov	r4, r1
 800776e:	d457      	bmi.n	8007820 <__sflush_r+0xbc>
 8007770:	684b      	ldr	r3, [r1, #4]
 8007772:	2b00      	cmp	r3, #0
 8007774:	dc04      	bgt.n	8007780 <__sflush_r+0x1c>
 8007776:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007778:	2b00      	cmp	r3, #0
 800777a:	dc01      	bgt.n	8007780 <__sflush_r+0x1c>
 800777c:	2000      	movs	r0, #0
 800777e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007780:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007782:	2e00      	cmp	r6, #0
 8007784:	d0fa      	beq.n	800777c <__sflush_r+0x18>
 8007786:	2300      	movs	r3, #0
 8007788:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800778c:	682f      	ldr	r7, [r5, #0]
 800778e:	6a21      	ldr	r1, [r4, #32]
 8007790:	602b      	str	r3, [r5, #0]
 8007792:	d032      	beq.n	80077fa <__sflush_r+0x96>
 8007794:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007796:	89a3      	ldrh	r3, [r4, #12]
 8007798:	075a      	lsls	r2, r3, #29
 800779a:	d505      	bpl.n	80077a8 <__sflush_r+0x44>
 800779c:	6863      	ldr	r3, [r4, #4]
 800779e:	1ac0      	subs	r0, r0, r3
 80077a0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80077a2:	b10b      	cbz	r3, 80077a8 <__sflush_r+0x44>
 80077a4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80077a6:	1ac0      	subs	r0, r0, r3
 80077a8:	2300      	movs	r3, #0
 80077aa:	4602      	mov	r2, r0
 80077ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80077ae:	4628      	mov	r0, r5
 80077b0:	6a21      	ldr	r1, [r4, #32]
 80077b2:	47b0      	blx	r6
 80077b4:	1c43      	adds	r3, r0, #1
 80077b6:	89a3      	ldrh	r3, [r4, #12]
 80077b8:	d106      	bne.n	80077c8 <__sflush_r+0x64>
 80077ba:	6829      	ldr	r1, [r5, #0]
 80077bc:	291d      	cmp	r1, #29
 80077be:	d82b      	bhi.n	8007818 <__sflush_r+0xb4>
 80077c0:	4a28      	ldr	r2, [pc, #160]	; (8007864 <__sflush_r+0x100>)
 80077c2:	410a      	asrs	r2, r1
 80077c4:	07d6      	lsls	r6, r2, #31
 80077c6:	d427      	bmi.n	8007818 <__sflush_r+0xb4>
 80077c8:	2200      	movs	r2, #0
 80077ca:	6062      	str	r2, [r4, #4]
 80077cc:	6922      	ldr	r2, [r4, #16]
 80077ce:	04d9      	lsls	r1, r3, #19
 80077d0:	6022      	str	r2, [r4, #0]
 80077d2:	d504      	bpl.n	80077de <__sflush_r+0x7a>
 80077d4:	1c42      	adds	r2, r0, #1
 80077d6:	d101      	bne.n	80077dc <__sflush_r+0x78>
 80077d8:	682b      	ldr	r3, [r5, #0]
 80077da:	b903      	cbnz	r3, 80077de <__sflush_r+0x7a>
 80077dc:	6560      	str	r0, [r4, #84]	; 0x54
 80077de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80077e0:	602f      	str	r7, [r5, #0]
 80077e2:	2900      	cmp	r1, #0
 80077e4:	d0ca      	beq.n	800777c <__sflush_r+0x18>
 80077e6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80077ea:	4299      	cmp	r1, r3
 80077ec:	d002      	beq.n	80077f4 <__sflush_r+0x90>
 80077ee:	4628      	mov	r0, r5
 80077f0:	f7ff f95e 	bl	8006ab0 <_free_r>
 80077f4:	2000      	movs	r0, #0
 80077f6:	6360      	str	r0, [r4, #52]	; 0x34
 80077f8:	e7c1      	b.n	800777e <__sflush_r+0x1a>
 80077fa:	2301      	movs	r3, #1
 80077fc:	4628      	mov	r0, r5
 80077fe:	47b0      	blx	r6
 8007800:	1c41      	adds	r1, r0, #1
 8007802:	d1c8      	bne.n	8007796 <__sflush_r+0x32>
 8007804:	682b      	ldr	r3, [r5, #0]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d0c5      	beq.n	8007796 <__sflush_r+0x32>
 800780a:	2b1d      	cmp	r3, #29
 800780c:	d001      	beq.n	8007812 <__sflush_r+0xae>
 800780e:	2b16      	cmp	r3, #22
 8007810:	d101      	bne.n	8007816 <__sflush_r+0xb2>
 8007812:	602f      	str	r7, [r5, #0]
 8007814:	e7b2      	b.n	800777c <__sflush_r+0x18>
 8007816:	89a3      	ldrh	r3, [r4, #12]
 8007818:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800781c:	81a3      	strh	r3, [r4, #12]
 800781e:	e7ae      	b.n	800777e <__sflush_r+0x1a>
 8007820:	690f      	ldr	r7, [r1, #16]
 8007822:	2f00      	cmp	r7, #0
 8007824:	d0aa      	beq.n	800777c <__sflush_r+0x18>
 8007826:	0793      	lsls	r3, r2, #30
 8007828:	bf18      	it	ne
 800782a:	2300      	movne	r3, #0
 800782c:	680e      	ldr	r6, [r1, #0]
 800782e:	bf08      	it	eq
 8007830:	694b      	ldreq	r3, [r1, #20]
 8007832:	1bf6      	subs	r6, r6, r7
 8007834:	600f      	str	r7, [r1, #0]
 8007836:	608b      	str	r3, [r1, #8]
 8007838:	2e00      	cmp	r6, #0
 800783a:	dd9f      	ble.n	800777c <__sflush_r+0x18>
 800783c:	4633      	mov	r3, r6
 800783e:	463a      	mov	r2, r7
 8007840:	4628      	mov	r0, r5
 8007842:	6a21      	ldr	r1, [r4, #32]
 8007844:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007848:	47e0      	blx	ip
 800784a:	2800      	cmp	r0, #0
 800784c:	dc06      	bgt.n	800785c <__sflush_r+0xf8>
 800784e:	89a3      	ldrh	r3, [r4, #12]
 8007850:	f04f 30ff 	mov.w	r0, #4294967295
 8007854:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007858:	81a3      	strh	r3, [r4, #12]
 800785a:	e790      	b.n	800777e <__sflush_r+0x1a>
 800785c:	4407      	add	r7, r0
 800785e:	1a36      	subs	r6, r6, r0
 8007860:	e7ea      	b.n	8007838 <__sflush_r+0xd4>
 8007862:	bf00      	nop
 8007864:	dfbffffe 	.word	0xdfbffffe

08007868 <_fflush_r>:
 8007868:	b538      	push	{r3, r4, r5, lr}
 800786a:	690b      	ldr	r3, [r1, #16]
 800786c:	4605      	mov	r5, r0
 800786e:	460c      	mov	r4, r1
 8007870:	b913      	cbnz	r3, 8007878 <_fflush_r+0x10>
 8007872:	2500      	movs	r5, #0
 8007874:	4628      	mov	r0, r5
 8007876:	bd38      	pop	{r3, r4, r5, pc}
 8007878:	b118      	cbz	r0, 8007882 <_fflush_r+0x1a>
 800787a:	6a03      	ldr	r3, [r0, #32]
 800787c:	b90b      	cbnz	r3, 8007882 <_fflush_r+0x1a>
 800787e:	f7fe f951 	bl	8005b24 <__sinit>
 8007882:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d0f3      	beq.n	8007872 <_fflush_r+0xa>
 800788a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800788c:	07d0      	lsls	r0, r2, #31
 800788e:	d404      	bmi.n	800789a <_fflush_r+0x32>
 8007890:	0599      	lsls	r1, r3, #22
 8007892:	d402      	bmi.n	800789a <_fflush_r+0x32>
 8007894:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007896:	f7fe fa7d 	bl	8005d94 <__retarget_lock_acquire_recursive>
 800789a:	4628      	mov	r0, r5
 800789c:	4621      	mov	r1, r4
 800789e:	f7ff ff61 	bl	8007764 <__sflush_r>
 80078a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80078a4:	4605      	mov	r5, r0
 80078a6:	07da      	lsls	r2, r3, #31
 80078a8:	d4e4      	bmi.n	8007874 <_fflush_r+0xc>
 80078aa:	89a3      	ldrh	r3, [r4, #12]
 80078ac:	059b      	lsls	r3, r3, #22
 80078ae:	d4e1      	bmi.n	8007874 <_fflush_r+0xc>
 80078b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80078b2:	f7fe fa70 	bl	8005d96 <__retarget_lock_release_recursive>
 80078b6:	e7dd      	b.n	8007874 <_fflush_r+0xc>

080078b8 <__swbuf_r>:
 80078b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078ba:	460e      	mov	r6, r1
 80078bc:	4614      	mov	r4, r2
 80078be:	4605      	mov	r5, r0
 80078c0:	b118      	cbz	r0, 80078ca <__swbuf_r+0x12>
 80078c2:	6a03      	ldr	r3, [r0, #32]
 80078c4:	b90b      	cbnz	r3, 80078ca <__swbuf_r+0x12>
 80078c6:	f7fe f92d 	bl	8005b24 <__sinit>
 80078ca:	69a3      	ldr	r3, [r4, #24]
 80078cc:	60a3      	str	r3, [r4, #8]
 80078ce:	89a3      	ldrh	r3, [r4, #12]
 80078d0:	071a      	lsls	r2, r3, #28
 80078d2:	d525      	bpl.n	8007920 <__swbuf_r+0x68>
 80078d4:	6923      	ldr	r3, [r4, #16]
 80078d6:	b31b      	cbz	r3, 8007920 <__swbuf_r+0x68>
 80078d8:	6823      	ldr	r3, [r4, #0]
 80078da:	6922      	ldr	r2, [r4, #16]
 80078dc:	b2f6      	uxtb	r6, r6
 80078de:	1a98      	subs	r0, r3, r2
 80078e0:	6963      	ldr	r3, [r4, #20]
 80078e2:	4637      	mov	r7, r6
 80078e4:	4283      	cmp	r3, r0
 80078e6:	dc04      	bgt.n	80078f2 <__swbuf_r+0x3a>
 80078e8:	4621      	mov	r1, r4
 80078ea:	4628      	mov	r0, r5
 80078ec:	f7ff ffbc 	bl	8007868 <_fflush_r>
 80078f0:	b9e0      	cbnz	r0, 800792c <__swbuf_r+0x74>
 80078f2:	68a3      	ldr	r3, [r4, #8]
 80078f4:	3b01      	subs	r3, #1
 80078f6:	60a3      	str	r3, [r4, #8]
 80078f8:	6823      	ldr	r3, [r4, #0]
 80078fa:	1c5a      	adds	r2, r3, #1
 80078fc:	6022      	str	r2, [r4, #0]
 80078fe:	701e      	strb	r6, [r3, #0]
 8007900:	6962      	ldr	r2, [r4, #20]
 8007902:	1c43      	adds	r3, r0, #1
 8007904:	429a      	cmp	r2, r3
 8007906:	d004      	beq.n	8007912 <__swbuf_r+0x5a>
 8007908:	89a3      	ldrh	r3, [r4, #12]
 800790a:	07db      	lsls	r3, r3, #31
 800790c:	d506      	bpl.n	800791c <__swbuf_r+0x64>
 800790e:	2e0a      	cmp	r6, #10
 8007910:	d104      	bne.n	800791c <__swbuf_r+0x64>
 8007912:	4621      	mov	r1, r4
 8007914:	4628      	mov	r0, r5
 8007916:	f7ff ffa7 	bl	8007868 <_fflush_r>
 800791a:	b938      	cbnz	r0, 800792c <__swbuf_r+0x74>
 800791c:	4638      	mov	r0, r7
 800791e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007920:	4621      	mov	r1, r4
 8007922:	4628      	mov	r0, r5
 8007924:	f000 f806 	bl	8007934 <__swsetup_r>
 8007928:	2800      	cmp	r0, #0
 800792a:	d0d5      	beq.n	80078d8 <__swbuf_r+0x20>
 800792c:	f04f 37ff 	mov.w	r7, #4294967295
 8007930:	e7f4      	b.n	800791c <__swbuf_r+0x64>
	...

08007934 <__swsetup_r>:
 8007934:	b538      	push	{r3, r4, r5, lr}
 8007936:	4b2a      	ldr	r3, [pc, #168]	; (80079e0 <__swsetup_r+0xac>)
 8007938:	4605      	mov	r5, r0
 800793a:	6818      	ldr	r0, [r3, #0]
 800793c:	460c      	mov	r4, r1
 800793e:	b118      	cbz	r0, 8007948 <__swsetup_r+0x14>
 8007940:	6a03      	ldr	r3, [r0, #32]
 8007942:	b90b      	cbnz	r3, 8007948 <__swsetup_r+0x14>
 8007944:	f7fe f8ee 	bl	8005b24 <__sinit>
 8007948:	89a3      	ldrh	r3, [r4, #12]
 800794a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800794e:	0718      	lsls	r0, r3, #28
 8007950:	d422      	bmi.n	8007998 <__swsetup_r+0x64>
 8007952:	06d9      	lsls	r1, r3, #27
 8007954:	d407      	bmi.n	8007966 <__swsetup_r+0x32>
 8007956:	2309      	movs	r3, #9
 8007958:	602b      	str	r3, [r5, #0]
 800795a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800795e:	f04f 30ff 	mov.w	r0, #4294967295
 8007962:	81a3      	strh	r3, [r4, #12]
 8007964:	e034      	b.n	80079d0 <__swsetup_r+0x9c>
 8007966:	0758      	lsls	r0, r3, #29
 8007968:	d512      	bpl.n	8007990 <__swsetup_r+0x5c>
 800796a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800796c:	b141      	cbz	r1, 8007980 <__swsetup_r+0x4c>
 800796e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007972:	4299      	cmp	r1, r3
 8007974:	d002      	beq.n	800797c <__swsetup_r+0x48>
 8007976:	4628      	mov	r0, r5
 8007978:	f7ff f89a 	bl	8006ab0 <_free_r>
 800797c:	2300      	movs	r3, #0
 800797e:	6363      	str	r3, [r4, #52]	; 0x34
 8007980:	89a3      	ldrh	r3, [r4, #12]
 8007982:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007986:	81a3      	strh	r3, [r4, #12]
 8007988:	2300      	movs	r3, #0
 800798a:	6063      	str	r3, [r4, #4]
 800798c:	6923      	ldr	r3, [r4, #16]
 800798e:	6023      	str	r3, [r4, #0]
 8007990:	89a3      	ldrh	r3, [r4, #12]
 8007992:	f043 0308 	orr.w	r3, r3, #8
 8007996:	81a3      	strh	r3, [r4, #12]
 8007998:	6923      	ldr	r3, [r4, #16]
 800799a:	b94b      	cbnz	r3, 80079b0 <__swsetup_r+0x7c>
 800799c:	89a3      	ldrh	r3, [r4, #12]
 800799e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80079a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80079a6:	d003      	beq.n	80079b0 <__swsetup_r+0x7c>
 80079a8:	4621      	mov	r1, r4
 80079aa:	4628      	mov	r0, r5
 80079ac:	f000 f8eb 	bl	8007b86 <__smakebuf_r>
 80079b0:	89a0      	ldrh	r0, [r4, #12]
 80079b2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80079b6:	f010 0301 	ands.w	r3, r0, #1
 80079ba:	d00a      	beq.n	80079d2 <__swsetup_r+0x9e>
 80079bc:	2300      	movs	r3, #0
 80079be:	60a3      	str	r3, [r4, #8]
 80079c0:	6963      	ldr	r3, [r4, #20]
 80079c2:	425b      	negs	r3, r3
 80079c4:	61a3      	str	r3, [r4, #24]
 80079c6:	6923      	ldr	r3, [r4, #16]
 80079c8:	b943      	cbnz	r3, 80079dc <__swsetup_r+0xa8>
 80079ca:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80079ce:	d1c4      	bne.n	800795a <__swsetup_r+0x26>
 80079d0:	bd38      	pop	{r3, r4, r5, pc}
 80079d2:	0781      	lsls	r1, r0, #30
 80079d4:	bf58      	it	pl
 80079d6:	6963      	ldrpl	r3, [r4, #20]
 80079d8:	60a3      	str	r3, [r4, #8]
 80079da:	e7f4      	b.n	80079c6 <__swsetup_r+0x92>
 80079dc:	2000      	movs	r0, #0
 80079de:	e7f7      	b.n	80079d0 <__swsetup_r+0x9c>
 80079e0:	2000006c 	.word	0x2000006c

080079e4 <memmove>:
 80079e4:	4288      	cmp	r0, r1
 80079e6:	b510      	push	{r4, lr}
 80079e8:	eb01 0402 	add.w	r4, r1, r2
 80079ec:	d902      	bls.n	80079f4 <memmove+0x10>
 80079ee:	4284      	cmp	r4, r0
 80079f0:	4623      	mov	r3, r4
 80079f2:	d807      	bhi.n	8007a04 <memmove+0x20>
 80079f4:	1e43      	subs	r3, r0, #1
 80079f6:	42a1      	cmp	r1, r4
 80079f8:	d008      	beq.n	8007a0c <memmove+0x28>
 80079fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80079fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007a02:	e7f8      	b.n	80079f6 <memmove+0x12>
 8007a04:	4601      	mov	r1, r0
 8007a06:	4402      	add	r2, r0
 8007a08:	428a      	cmp	r2, r1
 8007a0a:	d100      	bne.n	8007a0e <memmove+0x2a>
 8007a0c:	bd10      	pop	{r4, pc}
 8007a0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007a12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007a16:	e7f7      	b.n	8007a08 <memmove+0x24>

08007a18 <__assert_func>:
 8007a18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007a1a:	4614      	mov	r4, r2
 8007a1c:	461a      	mov	r2, r3
 8007a1e:	4b09      	ldr	r3, [pc, #36]	; (8007a44 <__assert_func+0x2c>)
 8007a20:	4605      	mov	r5, r0
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	68d8      	ldr	r0, [r3, #12]
 8007a26:	b14c      	cbz	r4, 8007a3c <__assert_func+0x24>
 8007a28:	4b07      	ldr	r3, [pc, #28]	; (8007a48 <__assert_func+0x30>)
 8007a2a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007a2e:	9100      	str	r1, [sp, #0]
 8007a30:	462b      	mov	r3, r5
 8007a32:	4906      	ldr	r1, [pc, #24]	; (8007a4c <__assert_func+0x34>)
 8007a34:	f000 f870 	bl	8007b18 <fiprintf>
 8007a38:	f000 f904 	bl	8007c44 <abort>
 8007a3c:	4b04      	ldr	r3, [pc, #16]	; (8007a50 <__assert_func+0x38>)
 8007a3e:	461c      	mov	r4, r3
 8007a40:	e7f3      	b.n	8007a2a <__assert_func+0x12>
 8007a42:	bf00      	nop
 8007a44:	2000006c 	.word	0x2000006c
 8007a48:	08008ce7 	.word	0x08008ce7
 8007a4c:	08008cf4 	.word	0x08008cf4
 8007a50:	08008d22 	.word	0x08008d22

08007a54 <_calloc_r>:
 8007a54:	b570      	push	{r4, r5, r6, lr}
 8007a56:	fba1 5402 	umull	r5, r4, r1, r2
 8007a5a:	b934      	cbnz	r4, 8007a6a <_calloc_r+0x16>
 8007a5c:	4629      	mov	r1, r5
 8007a5e:	f7fd fafd 	bl	800505c <_malloc_r>
 8007a62:	4606      	mov	r6, r0
 8007a64:	b928      	cbnz	r0, 8007a72 <_calloc_r+0x1e>
 8007a66:	4630      	mov	r0, r6
 8007a68:	bd70      	pop	{r4, r5, r6, pc}
 8007a6a:	220c      	movs	r2, #12
 8007a6c:	2600      	movs	r6, #0
 8007a6e:	6002      	str	r2, [r0, #0]
 8007a70:	e7f9      	b.n	8007a66 <_calloc_r+0x12>
 8007a72:	462a      	mov	r2, r5
 8007a74:	4621      	mov	r1, r4
 8007a76:	f7fe f901 	bl	8005c7c <memset>
 8007a7a:	e7f4      	b.n	8007a66 <_calloc_r+0x12>

08007a7c <__ascii_mbtowc>:
 8007a7c:	b082      	sub	sp, #8
 8007a7e:	b901      	cbnz	r1, 8007a82 <__ascii_mbtowc+0x6>
 8007a80:	a901      	add	r1, sp, #4
 8007a82:	b142      	cbz	r2, 8007a96 <__ascii_mbtowc+0x1a>
 8007a84:	b14b      	cbz	r3, 8007a9a <__ascii_mbtowc+0x1e>
 8007a86:	7813      	ldrb	r3, [r2, #0]
 8007a88:	600b      	str	r3, [r1, #0]
 8007a8a:	7812      	ldrb	r2, [r2, #0]
 8007a8c:	1e10      	subs	r0, r2, #0
 8007a8e:	bf18      	it	ne
 8007a90:	2001      	movne	r0, #1
 8007a92:	b002      	add	sp, #8
 8007a94:	4770      	bx	lr
 8007a96:	4610      	mov	r0, r2
 8007a98:	e7fb      	b.n	8007a92 <__ascii_mbtowc+0x16>
 8007a9a:	f06f 0001 	mvn.w	r0, #1
 8007a9e:	e7f8      	b.n	8007a92 <__ascii_mbtowc+0x16>

08007aa0 <_realloc_r>:
 8007aa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007aa4:	4680      	mov	r8, r0
 8007aa6:	4614      	mov	r4, r2
 8007aa8:	460e      	mov	r6, r1
 8007aaa:	b921      	cbnz	r1, 8007ab6 <_realloc_r+0x16>
 8007aac:	4611      	mov	r1, r2
 8007aae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ab2:	f7fd bad3 	b.w	800505c <_malloc_r>
 8007ab6:	b92a      	cbnz	r2, 8007ac4 <_realloc_r+0x24>
 8007ab8:	f7fe fffa 	bl	8006ab0 <_free_r>
 8007abc:	4625      	mov	r5, r4
 8007abe:	4628      	mov	r0, r5
 8007ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ac4:	f000 f8c5 	bl	8007c52 <_malloc_usable_size_r>
 8007ac8:	4284      	cmp	r4, r0
 8007aca:	4607      	mov	r7, r0
 8007acc:	d802      	bhi.n	8007ad4 <_realloc_r+0x34>
 8007ace:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007ad2:	d812      	bhi.n	8007afa <_realloc_r+0x5a>
 8007ad4:	4621      	mov	r1, r4
 8007ad6:	4640      	mov	r0, r8
 8007ad8:	f7fd fac0 	bl	800505c <_malloc_r>
 8007adc:	4605      	mov	r5, r0
 8007ade:	2800      	cmp	r0, #0
 8007ae0:	d0ed      	beq.n	8007abe <_realloc_r+0x1e>
 8007ae2:	42bc      	cmp	r4, r7
 8007ae4:	4622      	mov	r2, r4
 8007ae6:	4631      	mov	r1, r6
 8007ae8:	bf28      	it	cs
 8007aea:	463a      	movcs	r2, r7
 8007aec:	f7fe f962 	bl	8005db4 <memcpy>
 8007af0:	4631      	mov	r1, r6
 8007af2:	4640      	mov	r0, r8
 8007af4:	f7fe ffdc 	bl	8006ab0 <_free_r>
 8007af8:	e7e1      	b.n	8007abe <_realloc_r+0x1e>
 8007afa:	4635      	mov	r5, r6
 8007afc:	e7df      	b.n	8007abe <_realloc_r+0x1e>

08007afe <__ascii_wctomb>:
 8007afe:	4603      	mov	r3, r0
 8007b00:	4608      	mov	r0, r1
 8007b02:	b141      	cbz	r1, 8007b16 <__ascii_wctomb+0x18>
 8007b04:	2aff      	cmp	r2, #255	; 0xff
 8007b06:	d904      	bls.n	8007b12 <__ascii_wctomb+0x14>
 8007b08:	228a      	movs	r2, #138	; 0x8a
 8007b0a:	f04f 30ff 	mov.w	r0, #4294967295
 8007b0e:	601a      	str	r2, [r3, #0]
 8007b10:	4770      	bx	lr
 8007b12:	2001      	movs	r0, #1
 8007b14:	700a      	strb	r2, [r1, #0]
 8007b16:	4770      	bx	lr

08007b18 <fiprintf>:
 8007b18:	b40e      	push	{r1, r2, r3}
 8007b1a:	b503      	push	{r0, r1, lr}
 8007b1c:	4601      	mov	r1, r0
 8007b1e:	ab03      	add	r3, sp, #12
 8007b20:	4805      	ldr	r0, [pc, #20]	; (8007b38 <fiprintf+0x20>)
 8007b22:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b26:	6800      	ldr	r0, [r0, #0]
 8007b28:	9301      	str	r3, [sp, #4]
 8007b2a:	f7ff fd01 	bl	8007530 <_vfiprintf_r>
 8007b2e:	b002      	add	sp, #8
 8007b30:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b34:	b003      	add	sp, #12
 8007b36:	4770      	bx	lr
 8007b38:	2000006c 	.word	0x2000006c

08007b3c <__swhatbuf_r>:
 8007b3c:	b570      	push	{r4, r5, r6, lr}
 8007b3e:	460c      	mov	r4, r1
 8007b40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b44:	4615      	mov	r5, r2
 8007b46:	2900      	cmp	r1, #0
 8007b48:	461e      	mov	r6, r3
 8007b4a:	b096      	sub	sp, #88	; 0x58
 8007b4c:	da0c      	bge.n	8007b68 <__swhatbuf_r+0x2c>
 8007b4e:	89a3      	ldrh	r3, [r4, #12]
 8007b50:	2100      	movs	r1, #0
 8007b52:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007b56:	bf0c      	ite	eq
 8007b58:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007b5c:	2340      	movne	r3, #64	; 0x40
 8007b5e:	2000      	movs	r0, #0
 8007b60:	6031      	str	r1, [r6, #0]
 8007b62:	602b      	str	r3, [r5, #0]
 8007b64:	b016      	add	sp, #88	; 0x58
 8007b66:	bd70      	pop	{r4, r5, r6, pc}
 8007b68:	466a      	mov	r2, sp
 8007b6a:	f000 f849 	bl	8007c00 <_fstat_r>
 8007b6e:	2800      	cmp	r0, #0
 8007b70:	dbed      	blt.n	8007b4e <__swhatbuf_r+0x12>
 8007b72:	9901      	ldr	r1, [sp, #4]
 8007b74:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007b78:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007b7c:	4259      	negs	r1, r3
 8007b7e:	4159      	adcs	r1, r3
 8007b80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b84:	e7eb      	b.n	8007b5e <__swhatbuf_r+0x22>

08007b86 <__smakebuf_r>:
 8007b86:	898b      	ldrh	r3, [r1, #12]
 8007b88:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007b8a:	079d      	lsls	r5, r3, #30
 8007b8c:	4606      	mov	r6, r0
 8007b8e:	460c      	mov	r4, r1
 8007b90:	d507      	bpl.n	8007ba2 <__smakebuf_r+0x1c>
 8007b92:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007b96:	6023      	str	r3, [r4, #0]
 8007b98:	6123      	str	r3, [r4, #16]
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	6163      	str	r3, [r4, #20]
 8007b9e:	b002      	add	sp, #8
 8007ba0:	bd70      	pop	{r4, r5, r6, pc}
 8007ba2:	466a      	mov	r2, sp
 8007ba4:	ab01      	add	r3, sp, #4
 8007ba6:	f7ff ffc9 	bl	8007b3c <__swhatbuf_r>
 8007baa:	9900      	ldr	r1, [sp, #0]
 8007bac:	4605      	mov	r5, r0
 8007bae:	4630      	mov	r0, r6
 8007bb0:	f7fd fa54 	bl	800505c <_malloc_r>
 8007bb4:	b948      	cbnz	r0, 8007bca <__smakebuf_r+0x44>
 8007bb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bba:	059a      	lsls	r2, r3, #22
 8007bbc:	d4ef      	bmi.n	8007b9e <__smakebuf_r+0x18>
 8007bbe:	f023 0303 	bic.w	r3, r3, #3
 8007bc2:	f043 0302 	orr.w	r3, r3, #2
 8007bc6:	81a3      	strh	r3, [r4, #12]
 8007bc8:	e7e3      	b.n	8007b92 <__smakebuf_r+0xc>
 8007bca:	89a3      	ldrh	r3, [r4, #12]
 8007bcc:	6020      	str	r0, [r4, #0]
 8007bce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007bd2:	81a3      	strh	r3, [r4, #12]
 8007bd4:	9b00      	ldr	r3, [sp, #0]
 8007bd6:	6120      	str	r0, [r4, #16]
 8007bd8:	6163      	str	r3, [r4, #20]
 8007bda:	9b01      	ldr	r3, [sp, #4]
 8007bdc:	b15b      	cbz	r3, 8007bf6 <__smakebuf_r+0x70>
 8007bde:	4630      	mov	r0, r6
 8007be0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007be4:	f000 f81e 	bl	8007c24 <_isatty_r>
 8007be8:	b128      	cbz	r0, 8007bf6 <__smakebuf_r+0x70>
 8007bea:	89a3      	ldrh	r3, [r4, #12]
 8007bec:	f023 0303 	bic.w	r3, r3, #3
 8007bf0:	f043 0301 	orr.w	r3, r3, #1
 8007bf4:	81a3      	strh	r3, [r4, #12]
 8007bf6:	89a3      	ldrh	r3, [r4, #12]
 8007bf8:	431d      	orrs	r5, r3
 8007bfa:	81a5      	strh	r5, [r4, #12]
 8007bfc:	e7cf      	b.n	8007b9e <__smakebuf_r+0x18>
	...

08007c00 <_fstat_r>:
 8007c00:	b538      	push	{r3, r4, r5, lr}
 8007c02:	2300      	movs	r3, #0
 8007c04:	4d06      	ldr	r5, [pc, #24]	; (8007c20 <_fstat_r+0x20>)
 8007c06:	4604      	mov	r4, r0
 8007c08:	4608      	mov	r0, r1
 8007c0a:	4611      	mov	r1, r2
 8007c0c:	602b      	str	r3, [r5, #0]
 8007c0e:	f7fa f95c 	bl	8001eca <_fstat>
 8007c12:	1c43      	adds	r3, r0, #1
 8007c14:	d102      	bne.n	8007c1c <_fstat_r+0x1c>
 8007c16:	682b      	ldr	r3, [r5, #0]
 8007c18:	b103      	cbz	r3, 8007c1c <_fstat_r+0x1c>
 8007c1a:	6023      	str	r3, [r4, #0]
 8007c1c:	bd38      	pop	{r3, r4, r5, pc}
 8007c1e:	bf00      	nop
 8007c20:	20000c28 	.word	0x20000c28

08007c24 <_isatty_r>:
 8007c24:	b538      	push	{r3, r4, r5, lr}
 8007c26:	2300      	movs	r3, #0
 8007c28:	4d05      	ldr	r5, [pc, #20]	; (8007c40 <_isatty_r+0x1c>)
 8007c2a:	4604      	mov	r4, r0
 8007c2c:	4608      	mov	r0, r1
 8007c2e:	602b      	str	r3, [r5, #0]
 8007c30:	f7fa f95a 	bl	8001ee8 <_isatty>
 8007c34:	1c43      	adds	r3, r0, #1
 8007c36:	d102      	bne.n	8007c3e <_isatty_r+0x1a>
 8007c38:	682b      	ldr	r3, [r5, #0]
 8007c3a:	b103      	cbz	r3, 8007c3e <_isatty_r+0x1a>
 8007c3c:	6023      	str	r3, [r4, #0]
 8007c3e:	bd38      	pop	{r3, r4, r5, pc}
 8007c40:	20000c28 	.word	0x20000c28

08007c44 <abort>:
 8007c44:	2006      	movs	r0, #6
 8007c46:	b508      	push	{r3, lr}
 8007c48:	f000 f834 	bl	8007cb4 <raise>
 8007c4c:	2001      	movs	r0, #1
 8007c4e:	f7fa f8ee 	bl	8001e2e <_exit>

08007c52 <_malloc_usable_size_r>:
 8007c52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c56:	1f18      	subs	r0, r3, #4
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	bfbc      	itt	lt
 8007c5c:	580b      	ldrlt	r3, [r1, r0]
 8007c5e:	18c0      	addlt	r0, r0, r3
 8007c60:	4770      	bx	lr

08007c62 <_raise_r>:
 8007c62:	291f      	cmp	r1, #31
 8007c64:	b538      	push	{r3, r4, r5, lr}
 8007c66:	4604      	mov	r4, r0
 8007c68:	460d      	mov	r5, r1
 8007c6a:	d904      	bls.n	8007c76 <_raise_r+0x14>
 8007c6c:	2316      	movs	r3, #22
 8007c6e:	6003      	str	r3, [r0, #0]
 8007c70:	f04f 30ff 	mov.w	r0, #4294967295
 8007c74:	bd38      	pop	{r3, r4, r5, pc}
 8007c76:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007c78:	b112      	cbz	r2, 8007c80 <_raise_r+0x1e>
 8007c7a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007c7e:	b94b      	cbnz	r3, 8007c94 <_raise_r+0x32>
 8007c80:	4620      	mov	r0, r4
 8007c82:	f000 f831 	bl	8007ce8 <_getpid_r>
 8007c86:	462a      	mov	r2, r5
 8007c88:	4601      	mov	r1, r0
 8007c8a:	4620      	mov	r0, r4
 8007c8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c90:	f000 b818 	b.w	8007cc4 <_kill_r>
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d00a      	beq.n	8007cae <_raise_r+0x4c>
 8007c98:	1c59      	adds	r1, r3, #1
 8007c9a:	d103      	bne.n	8007ca4 <_raise_r+0x42>
 8007c9c:	2316      	movs	r3, #22
 8007c9e:	6003      	str	r3, [r0, #0]
 8007ca0:	2001      	movs	r0, #1
 8007ca2:	e7e7      	b.n	8007c74 <_raise_r+0x12>
 8007ca4:	2400      	movs	r4, #0
 8007ca6:	4628      	mov	r0, r5
 8007ca8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007cac:	4798      	blx	r3
 8007cae:	2000      	movs	r0, #0
 8007cb0:	e7e0      	b.n	8007c74 <_raise_r+0x12>
	...

08007cb4 <raise>:
 8007cb4:	4b02      	ldr	r3, [pc, #8]	; (8007cc0 <raise+0xc>)
 8007cb6:	4601      	mov	r1, r0
 8007cb8:	6818      	ldr	r0, [r3, #0]
 8007cba:	f7ff bfd2 	b.w	8007c62 <_raise_r>
 8007cbe:	bf00      	nop
 8007cc0:	2000006c 	.word	0x2000006c

08007cc4 <_kill_r>:
 8007cc4:	b538      	push	{r3, r4, r5, lr}
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	4d06      	ldr	r5, [pc, #24]	; (8007ce4 <_kill_r+0x20>)
 8007cca:	4604      	mov	r4, r0
 8007ccc:	4608      	mov	r0, r1
 8007cce:	4611      	mov	r1, r2
 8007cd0:	602b      	str	r3, [r5, #0]
 8007cd2:	f7fa f89c 	bl	8001e0e <_kill>
 8007cd6:	1c43      	adds	r3, r0, #1
 8007cd8:	d102      	bne.n	8007ce0 <_kill_r+0x1c>
 8007cda:	682b      	ldr	r3, [r5, #0]
 8007cdc:	b103      	cbz	r3, 8007ce0 <_kill_r+0x1c>
 8007cde:	6023      	str	r3, [r4, #0]
 8007ce0:	bd38      	pop	{r3, r4, r5, pc}
 8007ce2:	bf00      	nop
 8007ce4:	20000c28 	.word	0x20000c28

08007ce8 <_getpid_r>:
 8007ce8:	f7fa b88a 	b.w	8001e00 <_getpid>

08007cec <_init>:
 8007cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cee:	bf00      	nop
 8007cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cf2:	bc08      	pop	{r3}
 8007cf4:	469e      	mov	lr, r3
 8007cf6:	4770      	bx	lr

08007cf8 <_fini>:
 8007cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cfa:	bf00      	nop
 8007cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cfe:	bc08      	pop	{r3}
 8007d00:	469e      	mov	lr, r3
 8007d02:	4770      	bx	lr
