// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pgconv64_64u_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bottom1_V_address0,
        bottom1_V_ce0,
        bottom1_V_q0,
        bottom1_V_address1,
        bottom1_V_ce1,
        bottom1_V_q1,
        c,
        top_0_V_address0,
        top_0_V_ce0,
        top_0_V_we0,
        top_0_V_d0,
        top_1_V_address0,
        top_1_V_ce0,
        top_1_V_we0,
        top_1_V_d0,
        top_2_V_address0,
        top_2_V_ce0,
        top_2_V_we0,
        top_2_V_d0,
        top_3_V_address0,
        top_3_V_ce0,
        top_3_V_we0,
        top_3_V_d0,
        top_4_V_address0,
        top_4_V_ce0,
        top_4_V_we0,
        top_4_V_d0,
        top_5_V_address0,
        top_5_V_ce0,
        top_5_V_we0,
        top_5_V_d0,
        top_6_V_address0,
        top_6_V_ce0,
        top_6_V_we0,
        top_6_V_d0,
        top_7_V_address0,
        top_7_V_ce0,
        top_7_V_we0,
        top_7_V_d0,
        top_8_V_address0,
        top_8_V_ce0,
        top_8_V_we0,
        top_8_V_d0,
        top_9_V_address0,
        top_9_V_ce0,
        top_9_V_we0,
        top_9_V_d0,
        top_10_V_address0,
        top_10_V_ce0,
        top_10_V_we0,
        top_10_V_d0,
        top_11_V_address0,
        top_11_V_ce0,
        top_11_V_we0,
        top_11_V_d0,
        top_12_V_address0,
        top_12_V_ce0,
        top_12_V_we0,
        top_12_V_d0,
        top_13_V_address0,
        top_13_V_ce0,
        top_13_V_we0,
        top_13_V_d0,
        top_14_V_address0,
        top_14_V_ce0,
        top_14_V_we0,
        top_14_V_d0,
        top_15_V_address0,
        top_15_V_ce0,
        top_15_V_we0,
        top_15_V_d0
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_pp0_stage0 = 7'd2;
parameter    ap_ST_fsm_pp0_stage1 = 7'd4;
parameter    ap_ST_fsm_pp0_stage2 = 7'd8;
parameter    ap_ST_fsm_pp0_stage3 = 7'd16;
parameter    ap_ST_fsm_pp0_stage4 = 7'd32;
parameter    ap_ST_fsm_state13 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] bottom1_V_address0;
output   bottom1_V_ce0;
input  [63:0] bottom1_V_q0;
output  [6:0] bottom1_V_address1;
output   bottom1_V_ce1;
input  [63:0] bottom1_V_q1;
input  [2:0] c;
output  [6:0] top_0_V_address0;
output   top_0_V_ce0;
output   top_0_V_we0;
output  [11:0] top_0_V_d0;
output  [6:0] top_1_V_address0;
output   top_1_V_ce0;
output   top_1_V_we0;
output  [11:0] top_1_V_d0;
output  [6:0] top_2_V_address0;
output   top_2_V_ce0;
output   top_2_V_we0;
output  [11:0] top_2_V_d0;
output  [6:0] top_3_V_address0;
output   top_3_V_ce0;
output   top_3_V_we0;
output  [11:0] top_3_V_d0;
output  [6:0] top_4_V_address0;
output   top_4_V_ce0;
output   top_4_V_we0;
output  [11:0] top_4_V_d0;
output  [6:0] top_5_V_address0;
output   top_5_V_ce0;
output   top_5_V_we0;
output  [11:0] top_5_V_d0;
output  [6:0] top_6_V_address0;
output   top_6_V_ce0;
output   top_6_V_we0;
output  [11:0] top_6_V_d0;
output  [6:0] top_7_V_address0;
output   top_7_V_ce0;
output   top_7_V_we0;
output  [11:0] top_7_V_d0;
output  [6:0] top_8_V_address0;
output   top_8_V_ce0;
output   top_8_V_we0;
output  [11:0] top_8_V_d0;
output  [6:0] top_9_V_address0;
output   top_9_V_ce0;
output   top_9_V_we0;
output  [11:0] top_9_V_d0;
output  [6:0] top_10_V_address0;
output   top_10_V_ce0;
output   top_10_V_we0;
output  [11:0] top_10_V_d0;
output  [6:0] top_11_V_address0;
output   top_11_V_ce0;
output   top_11_V_we0;
output  [11:0] top_11_V_d0;
output  [6:0] top_12_V_address0;
output   top_12_V_ce0;
output   top_12_V_we0;
output  [11:0] top_12_V_d0;
output  [6:0] top_13_V_address0;
output   top_13_V_ce0;
output   top_13_V_we0;
output  [11:0] top_13_V_d0;
output  [6:0] top_14_V_address0;
output   top_14_V_ce0;
output   top_14_V_we0;
output  [11:0] top_14_V_d0;
output  [6:0] top_15_V_address0;
output   top_15_V_ce0;
output   top_15_V_we0;
output  [11:0] top_15_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[6:0] bottom1_V_address0;
reg bottom1_V_ce0;
reg[6:0] bottom1_V_address1;
reg bottom1_V_ce1;
reg top_0_V_ce0;
reg top_0_V_we0;
reg top_1_V_ce0;
reg top_1_V_we0;
reg top_2_V_ce0;
reg top_2_V_we0;
reg top_3_V_ce0;
reg top_3_V_we0;
reg top_4_V_ce0;
reg top_4_V_we0;
reg top_5_V_ce0;
reg top_5_V_we0;
reg top_6_V_ce0;
reg top_6_V_we0;
reg top_7_V_ce0;
reg top_7_V_we0;
reg top_8_V_ce0;
reg top_8_V_we0;
reg top_9_V_ce0;
reg top_9_V_we0;
reg top_10_V_ce0;
reg top_10_V_we0;
reg top_11_V_ce0;
reg top_11_V_we0;
reg top_12_V_ce0;
reg top_12_V_we0;
reg top_13_V_ce0;
reg top_13_V_we0;
reg top_14_V_ce0;
reg top_14_V_we0;
reg top_15_V_ce0;
reg top_15_V_we0;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [6:0] indvar_flatten_reg_407;
reg   [3:0] row_0_reg_418;
reg   [3:0] col_0_reg_429;
wire   [5:0] grp_compute_engine_64_fu_449_ap_return;
reg   [5:0] reg_554;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] icmp_ln103_reg_1297;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln103_reg_1297_pp0_iter1_reg;
wire   [11:0] grp_batch_norm_fu_533_ap_return;
reg   [11:0] reg_560;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state10_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state11_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire   [1:0] trunc_ln109_fu_565_p1;
reg   [1:0] trunc_ln109_reg_1275;
wire   [0:0] icmp_ln103_fu_581_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [6:0] add_ln103_fu_587_p2;
reg   [6:0] add_ln103_reg_1301;
wire   [3:0] select_ln109_fu_599_p3;
reg   [3:0] select_ln109_reg_1306;
wire   [7:0] add_ln109_2_fu_639_p2;
reg   [7:0] add_ln109_2_reg_1311;
wire   [3:0] select_ln109_2_fu_645_p3;
reg   [3:0] select_ln109_2_reg_1316;
wire   [3:0] select_ln109_3_fu_659_p3;
reg   [3:0] select_ln109_3_reg_1323;
wire   [7:0] zext_ln109_2_fu_673_p1;
reg   [7:0] zext_ln109_2_reg_1329;
wire   [7:0] zext_ln110_fu_688_p1;
reg   [7:0] zext_ln110_reg_1340;
wire   [7:0] add_ln112_fu_725_p2;
reg   [7:0] add_ln112_reg_1351;
wire   [3:0] col_fu_741_p2;
reg   [3:0] col_reg_1362;
wire   [7:0] zext_ln111_fu_746_p1;
reg   [7:0] zext_ln111_reg_1367;
wire   [7:0] add_ln115_2_fu_876_p2;
reg   [7:0] add_ln115_2_reg_1378;
wire   [63:0] zext_ln113_fu_885_p1;
reg   [63:0] zext_ln113_reg_1383;
reg   [63:0] zext_ln113_reg_1383_pp0_iter1_reg;
wire   [7:0] add_ln116_fu_890_p2;
reg   [7:0] add_ln116_reg_1408;
wire   [7:0] add_ln117_fu_904_p2;
reg   [7:0] add_ln117_reg_1418;
wire   [5:0] grp_compute_engine_64_fu_440_ap_return;
reg   [5:0] p_s_reg_1423;
wire   [5:0] grp_compute_engine_64_fu_458_ap_return;
reg   [5:0] p_080_1_reg_1428;
wire   [5:0] grp_compute_engine_64_fu_467_ap_return;
reg   [5:0] tmp1_V_0_1_reg_1433;
wire   [5:0] grp_compute_engine_64_fu_476_ap_return;
reg   [5:0] p_080_2_reg_1438;
reg   [5:0] p_080_2_reg_1438_pp0_iter1_reg;
wire   [5:0] grp_compute_engine_64_fu_486_ap_return;
reg   [5:0] tmp1_V_0_2_reg_1443;
reg   [5:0] tmp1_V_0_2_reg_1443_pp0_iter1_reg;
reg   [5:0] tmp2_V_reg_1458;
reg   [5:0] tmp3_V_reg_1463;
reg   [5:0] tmp2_V_0_1_reg_1468;
reg   [5:0] tmp3_V_0_1_reg_1473;
reg   [5:0] tmp2_V_0_2_reg_1478;
reg   [5:0] tmp3_V_0_2_reg_1483;
reg   [5:0] tmp4_V_reg_1493;
reg   [5:0] tmp5_V_reg_1498;
reg   [5:0] tmp4_V_0_1_reg_1503;
reg   [5:0] tmp5_V_0_1_reg_1508;
reg   [5:0] tmp4_V_0_2_reg_1513;
reg   [5:0] tmp5_V_0_2_reg_1518;
reg   [5:0] tmp6_V_reg_1523;
reg   [5:0] tmp7_V_reg_1528;
reg   [5:0] tmp6_V_0_1_reg_1533;
reg   [5:0] tmp7_V_0_1_reg_1538;
reg   [5:0] tmp6_V_0_2_reg_1543;
reg   [5:0] tmp7_V_0_2_reg_1548;
wire   [7:0] grp_sum_engine_fu_519_ap_return;
reg   [7:0] sum_V_ret_reg_1553;
wire   [4:0] grp_fu_538_p4;
reg   [4:0] tmp_106_reg_1559;
reg   [5:0] tmp8_V_0_2_reg_1564;
wire   [7:0] select_ln131_1_fu_1253_p3;
reg   [7:0] select_ln131_1_reg_1569;
wire   [7:0] select_ln131_2_fu_1267_p3;
reg   [7:0] select_ln131_2_reg_1574;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage4_subdone;
reg    ap_enable_reg_pp0_iter2;
wire    grp_compute_engine_64_fu_440_ap_start;
wire    grp_compute_engine_64_fu_440_ap_done;
wire    grp_compute_engine_64_fu_440_ap_idle;
wire    grp_compute_engine_64_fu_440_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_440_w_V;
wire    grp_compute_engine_64_fu_449_ap_start;
wire    grp_compute_engine_64_fu_449_ap_done;
wire    grp_compute_engine_64_fu_449_ap_idle;
wire    grp_compute_engine_64_fu_449_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_449_b_V;
reg   [63:0] grp_compute_engine_64_fu_449_w_V;
wire    grp_compute_engine_64_fu_458_ap_start;
wire    grp_compute_engine_64_fu_458_ap_done;
wire    grp_compute_engine_64_fu_458_ap_idle;
wire    grp_compute_engine_64_fu_458_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_458_w_V;
wire    grp_compute_engine_64_fu_467_ap_start;
wire    grp_compute_engine_64_fu_467_ap_done;
wire    grp_compute_engine_64_fu_467_ap_idle;
wire    grp_compute_engine_64_fu_467_ap_ready;
reg   [63:0] grp_compute_engine_64_fu_467_w_V;
wire    grp_compute_engine_64_fu_476_ap_start;
wire    grp_compute_engine_64_fu_476_ap_done;
wire    grp_compute_engine_64_fu_476_ap_idle;
wire    grp_compute_engine_64_fu_476_ap_ready;
wire    grp_compute_engine_64_fu_486_ap_start;
wire    grp_compute_engine_64_fu_486_ap_done;
wire    grp_compute_engine_64_fu_486_ap_idle;
wire    grp_compute_engine_64_fu_486_ap_ready;
wire    grp_relu_fu_498_ap_ready;
wire   [11:0] grp_relu_fu_498_ap_return;
wire    grp_sum_engine_fu_519_ap_ready;
reg   [5:0] grp_sum_engine_fu_519_t0_V;
reg   [5:0] grp_sum_engine_fu_519_t1_V;
reg   [5:0] grp_sum_engine_fu_519_t2_V;
reg   [5:0] grp_sum_engine_fu_519_t3_V;
reg   [5:0] grp_sum_engine_fu_519_t4_V;
reg   [5:0] grp_sum_engine_fu_519_t5_V;
reg   [5:0] grp_sum_engine_fu_519_t6_V;
reg   [5:0] grp_sum_engine_fu_519_t7_V;
reg   [5:0] grp_sum_engine_fu_519_t8_V;
wire    grp_batch_norm_fu_533_ap_ready;
reg   [7:0] grp_batch_norm_fu_533_sum_V;
reg   [6:0] ap_phi_mux_indvar_flatten_phi_fu_411_p4;
wire    ap_block_pp0_stage0;
reg   [3:0] ap_phi_mux_row_0_phi_fu_422_p4;
reg   [3:0] ap_phi_mux_col_0_phi_fu_433_p4;
reg    grp_compute_engine_64_fu_440_ap_start_reg;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire   [63:0] select_ln109_4_fu_773_p3;
wire   [63:0] select_ln111_fu_922_p3;
wire   [63:0] select_ln113_fu_1018_p3;
wire   [63:0] select_ln115_fu_1110_p3;
wire   [63:0] select_ln117_fu_1198_p3;
reg    grp_compute_engine_64_fu_449_ap_start_reg;
wire   [63:0] select_ln110_fu_795_p3;
wire   [63:0] select_ln112_fu_944_p3;
wire   [63:0] select_ln114_fu_1040_p3;
wire   [63:0] select_ln116_fu_1132_p3;
wire   [63:0] select_ln117_1_fu_1220_p3;
reg    grp_compute_engine_64_fu_458_ap_start_reg;
wire   [63:0] select_ln109_5_fu_817_p3;
wire   [63:0] select_ln111_1_fu_966_p3;
wire   [63:0] select_ln113_1_fu_1062_p3;
wire   [63:0] select_ln115_1_fu_1154_p3;
reg    grp_compute_engine_64_fu_467_ap_start_reg;
wire   [63:0] select_ln110_1_fu_839_p3;
wire   [63:0] select_ln112_1_fu_988_p3;
wire   [63:0] select_ln114_1_fu_1084_p3;
wire   [63:0] select_ln116_1_fu_1176_p3;
reg    grp_compute_engine_64_fu_476_ap_start_reg;
reg    grp_compute_engine_64_fu_486_ap_start_reg;
wire   [7:0] select_ln131_fu_1239_p3;
wire   [63:0] zext_ln109_3_fu_683_p1;
wire   [63:0] zext_ln110_1_fu_698_p1;
wire   [63:0] zext_ln112_2_fu_736_p1;
wire   [63:0] zext_ln111_1_fu_755_p1;
wire   [63:0] zext_ln114_fu_899_p1;
wire   [63:0] zext_ln115_2_fu_997_p1;
wire   [63:0] zext_ln116_fu_1001_p1;
wire   [63:0] zext_ln117_fu_1093_p1;
wire   [0:0] icmp_ln104_fu_593_p2;
wire   [3:0] add_ln109_fu_569_p2;
wire   [3:0] select_ln109_1_fu_607_p3;
wire   [6:0] tmp_fu_615_p3;
wire   [4:0] tmp_101_fu_627_p3;
wire   [7:0] zext_ln109_1_fu_635_p1;
wire   [7:0] zext_ln109_fu_623_p1;
wire   [3:0] row_fu_575_p2;
wire   [3:0] add_ln115_fu_653_p2;
wire   [3:0] add_ln109_1_fu_667_p2;
wire   [7:0] add_ln109_3_fu_677_p2;
wire   [7:0] add_ln110_fu_692_p2;
wire   [6:0] tmp_102_fu_703_p3;
wire   [4:0] tmp_103_fu_714_p3;
wire   [7:0] zext_ln112_1_fu_721_p1;
wire   [7:0] zext_ln112_fu_710_p1;
wire   [7:0] add_ln112_1_fu_731_p2;
wire   [7:0] add_ln111_1_fu_750_p2;
wire   [0:0] weights_0_0_0_V_r_fu_760_p6;
wire   [0:0] weights_0_0_1_V_r_fu_782_p6;
wire   [0:0] weights_1_0_0_V_r_fu_804_p6;
wire   [0:0] weights_1_0_1_V_r_fu_826_p6;
wire   [6:0] tmp_104_fu_848_p3;
wire   [4:0] tmp_105_fu_859_p3;
wire   [7:0] zext_ln115_1_fu_866_p1;
wire   [7:0] zext_ln115_fu_855_p1;
wire   [7:0] add_ln115_1_fu_870_p2;
wire   [7:0] add_ln113_fu_881_p2;
wire   [7:0] add_ln114_fu_895_p2;
wire   [0:0] weights_0_0_2_V_r_fu_909_p6;
wire   [0:0] weights_0_1_0_V_r_fu_931_p6;
wire   [0:0] weights_1_0_2_V_r_fu_953_p6;
wire   [0:0] weights_1_1_0_V_r_fu_975_p6;
wire   [0:0] weights_0_1_1_V_r_fu_1005_p6;
wire   [0:0] weights_0_1_2_V_r_fu_1027_p6;
wire   [0:0] weights_1_1_1_V_r_fu_1049_p6;
wire   [0:0] weights_1_1_2_V_r_fu_1071_p6;
wire   [0:0] weights_0_2_0_V_r_fu_1097_p6;
wire   [0:0] weights_0_2_1_V_r_fu_1119_p6;
wire   [0:0] weights_1_2_0_V_r_fu_1141_p6;
wire   [0:0] weights_1_2_1_V_r_fu_1163_p6;
wire   [0:0] weights_0_2_2_V_r_fu_1185_p6;
wire   [0:0] weights_1_2_2_V_r_fu_1207_p6;
wire   [0:0] icmp_ln1494_fu_1229_p2;
wire   [7:0] shl_ln700_fu_1234_p2;
wire   [0:0] grp_fu_548_p2;
wire   [7:0] shl_ln700_16_fu_1247_p2;
wire   [7:0] shl_ln700_17_fu_1261_p2;
wire    ap_CS_fsm_state13;
reg   [6:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_466;
reg    ap_condition_471;
reg    ap_condition_477;
reg    ap_condition_483;
reg    ap_condition_452;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 grp_compute_engine_64_fu_440_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_449_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_458_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_467_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_476_ap_start_reg = 1'b0;
#0 grp_compute_engine_64_fu_486_ap_start_reg = 1'b0;
end

compute_engine_64 grp_compute_engine_64_fu_440(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_440_ap_start),
    .ap_done(grp_compute_engine_64_fu_440_ap_done),
    .ap_idle(grp_compute_engine_64_fu_440_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_440_ap_ready),
    .ap_ce(1'b1),
    .b_V(bottom1_V_q0),
    .w_V(grp_compute_engine_64_fu_440_w_V),
    .ap_return(grp_compute_engine_64_fu_440_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_449(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_449_ap_start),
    .ap_done(grp_compute_engine_64_fu_449_ap_done),
    .ap_idle(grp_compute_engine_64_fu_449_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_449_ap_ready),
    .ap_ce(1'b1),
    .b_V(grp_compute_engine_64_fu_449_b_V),
    .w_V(grp_compute_engine_64_fu_449_w_V),
    .ap_return(grp_compute_engine_64_fu_449_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_458(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_458_ap_start),
    .ap_done(grp_compute_engine_64_fu_458_ap_done),
    .ap_idle(grp_compute_engine_64_fu_458_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_458_ap_ready),
    .ap_ce(1'b1),
    .b_V(bottom1_V_q0),
    .w_V(grp_compute_engine_64_fu_458_w_V),
    .ap_return(grp_compute_engine_64_fu_458_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_467(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_467_ap_start),
    .ap_done(grp_compute_engine_64_fu_467_ap_done),
    .ap_idle(grp_compute_engine_64_fu_467_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_467_ap_ready),
    .ap_ce(1'b1),
    .b_V(bottom1_V_q1),
    .w_V(grp_compute_engine_64_fu_467_w_V),
    .ap_return(grp_compute_engine_64_fu_467_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_476(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_476_ap_start),
    .ap_done(grp_compute_engine_64_fu_476_ap_done),
    .ap_idle(grp_compute_engine_64_fu_476_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_476_ap_ready),
    .ap_ce(1'b1),
    .b_V(bottom1_V_q0),
    .w_V(64'd18446744073709551615),
    .ap_return(grp_compute_engine_64_fu_476_ap_return)
);

compute_engine_64 grp_compute_engine_64_fu_486(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_engine_64_fu_486_ap_start),
    .ap_done(grp_compute_engine_64_fu_486_ap_done),
    .ap_idle(grp_compute_engine_64_fu_486_ap_idle),
    .ap_ready(grp_compute_engine_64_fu_486_ap_ready),
    .ap_ce(1'b1),
    .b_V(bottom1_V_q1),
    .w_V(64'd18446744073709551615),
    .ap_return(grp_compute_engine_64_fu_486_ap_return)
);

relu grp_relu_fu_498(
    .ap_ready(grp_relu_fu_498_ap_ready),
    .norm_V(reg_560),
    .ap_return(grp_relu_fu_498_ap_return)
);

sum_engine grp_sum_engine_fu_519(
    .ap_ready(grp_sum_engine_fu_519_ap_ready),
    .t0_V(grp_sum_engine_fu_519_t0_V),
    .t1_V(grp_sum_engine_fu_519_t1_V),
    .t2_V(grp_sum_engine_fu_519_t2_V),
    .t3_V(grp_sum_engine_fu_519_t3_V),
    .t4_V(grp_sum_engine_fu_519_t4_V),
    .t5_V(grp_sum_engine_fu_519_t5_V),
    .t6_V(grp_sum_engine_fu_519_t6_V),
    .t7_V(grp_sum_engine_fu_519_t7_V),
    .t8_V(grp_sum_engine_fu_519_t8_V),
    .ap_return(grp_sum_engine_fu_519_ap_return)
);

batch_norm grp_batch_norm_fu_533(
    .ap_ready(grp_batch_norm_fu_533_ap_ready),
    .sum_V(grp_batch_norm_fu_533_sum_V),
    .ap_return(grp_batch_norm_fu_533_ap_return)
);

ResNet_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
ResNet_mux_42_1_1_1_U608(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd1),
    .din4(trunc_ln109_reg_1275),
    .dout(weights_0_0_0_V_r_fu_760_p6)
);

ResNet_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
ResNet_mux_42_1_1_1_U609(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd1),
    .din4(trunc_ln109_reg_1275),
    .dout(weights_0_0_1_V_r_fu_782_p6)
);

ResNet_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
ResNet_mux_42_1_1_1_U610(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd1),
    .din4(trunc_ln109_reg_1275),
    .dout(weights_1_0_0_V_r_fu_804_p6)
);

ResNet_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
ResNet_mux_42_1_1_1_U611(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd1),
    .din4(trunc_ln109_reg_1275),
    .dout(weights_1_0_1_V_r_fu_826_p6)
);

ResNet_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
ResNet_mux_42_1_1_1_U612(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd1),
    .din4(trunc_ln109_reg_1275),
    .dout(weights_0_0_2_V_r_fu_909_p6)
);

ResNet_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
ResNet_mux_42_1_1_1_U613(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd1),
    .din4(trunc_ln109_reg_1275),
    .dout(weights_0_1_0_V_r_fu_931_p6)
);

ResNet_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
ResNet_mux_42_1_1_1_U614(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd1),
    .din4(trunc_ln109_reg_1275),
    .dout(weights_1_0_2_V_r_fu_953_p6)
);

ResNet_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
ResNet_mux_42_1_1_1_U615(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd1),
    .din4(trunc_ln109_reg_1275),
    .dout(weights_1_1_0_V_r_fu_975_p6)
);

ResNet_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
ResNet_mux_42_1_1_1_U616(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd1),
    .din4(trunc_ln109_reg_1275),
    .dout(weights_0_1_1_V_r_fu_1005_p6)
);

ResNet_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
ResNet_mux_42_1_1_1_U617(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd1),
    .din4(trunc_ln109_reg_1275),
    .dout(weights_0_1_2_V_r_fu_1027_p6)
);

ResNet_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
ResNet_mux_42_1_1_1_U618(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd1),
    .din4(trunc_ln109_reg_1275),
    .dout(weights_1_1_1_V_r_fu_1049_p6)
);

ResNet_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
ResNet_mux_42_1_1_1_U619(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd1),
    .din4(trunc_ln109_reg_1275),
    .dout(weights_1_1_2_V_r_fu_1071_p6)
);

ResNet_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
ResNet_mux_42_1_1_1_U620(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd1),
    .din4(trunc_ln109_reg_1275),
    .dout(weights_0_2_0_V_r_fu_1097_p6)
);

ResNet_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
ResNet_mux_42_1_1_1_U621(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd1),
    .din4(trunc_ln109_reg_1275),
    .dout(weights_0_2_1_V_r_fu_1119_p6)
);

ResNet_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
ResNet_mux_42_1_1_1_U622(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd1),
    .din4(trunc_ln109_reg_1275),
    .dout(weights_1_2_0_V_r_fu_1141_p6)
);

ResNet_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
ResNet_mux_42_1_1_1_U623(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd1),
    .din4(trunc_ln109_reg_1275),
    .dout(weights_1_2_1_V_r_fu_1163_p6)
);

ResNet_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
ResNet_mux_42_1_1_1_U624(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd1),
    .din4(trunc_ln109_reg_1275),
    .dout(weights_0_2_2_V_r_fu_1185_p6)
);

ResNet_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
ResNet_mux_42_1_1_1_U625(
    .din0(1'd1),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd1),
    .din4(trunc_ln109_reg_1275),
    .dout(weights_1_2_2_V_r_fu_1207_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_440_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_fu_581_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln103_reg_1297 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln103_reg_1297 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
            grp_compute_engine_64_fu_440_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_440_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_440_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_449_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_fu_581_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln103_reg_1297 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln103_reg_1297 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
            grp_compute_engine_64_fu_449_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_449_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_449_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_458_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_fu_581_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln103_reg_1297 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln103_reg_1297 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
            grp_compute_engine_64_fu_458_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_458_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_458_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_467_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_fu_581_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln103_reg_1297 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln103_reg_1297 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
            grp_compute_engine_64_fu_467_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_467_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_467_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_476_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_fu_581_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln103_reg_1297 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln103_reg_1297 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
            grp_compute_engine_64_fu_476_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_476_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_476_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_engine_64_fu_486_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_fu_581_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln103_reg_1297 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln103_reg_1297 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
            grp_compute_engine_64_fu_486_ap_start_reg <= 1'b1;
        end else if ((grp_compute_engine_64_fu_486_ap_ready == 1'b1)) begin
            grp_compute_engine_64_fu_486_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0))) begin
        col_0_reg_429 <= col_reg_1362;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_0_reg_429 <= 4'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0))) begin
        indvar_flatten_reg_407 <= add_ln103_reg_1301;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_407 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0))) begin
        row_0_reg_418 <= select_ln109_2_reg_1316;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        row_0_reg_418 <= 4'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln103_reg_1301 <= add_ln103_fu_587_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln103_fu_581_p2 == 1'd0))) begin
        add_ln109_2_reg_1311[7 : 1] <= add_ln109_2_fu_639_p2[7 : 1];
        select_ln109_3_reg_1323 <= select_ln109_3_fu_659_p3;
        select_ln109_reg_1306 <= select_ln109_fu_599_p3;
        zext_ln109_2_reg_1329[3 : 0] <= zext_ln109_2_fu_673_p1[3 : 0];
        zext_ln110_reg_1340[3 : 0] <= zext_ln110_fu_688_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln103_reg_1297 == 1'd0))) begin
        add_ln112_reg_1351[7 : 1] <= add_ln112_fu_725_p2[7 : 1];
        zext_ln111_reg_1367[3 : 0] <= zext_ln111_fu_746_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln103_reg_1297 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln115_2_reg_1378 <= add_ln115_2_fu_876_p2;
        add_ln116_reg_1408 <= add_ln116_fu_890_p2;
        add_ln117_reg_1418 <= add_ln117_fu_904_p2;
        zext_ln113_reg_1383[7 : 0] <= zext_ln113_fu_885_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln103_reg_1297 == 1'd0))) begin
        col_reg_1362 <= col_fu_741_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln103_reg_1297 <= icmp_ln103_fu_581_p2;
        icmp_ln103_reg_1297_pp0_iter1_reg <= icmp_ln103_reg_1297;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln103_reg_1297 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        p_080_1_reg_1428 <= grp_compute_engine_64_fu_458_ap_return;
        p_080_2_reg_1438 <= grp_compute_engine_64_fu_476_ap_return;
        p_s_reg_1423 <= grp_compute_engine_64_fu_440_ap_return;
        tmp1_V_0_1_reg_1433 <= grp_compute_engine_64_fu_467_ap_return;
        tmp1_V_0_2_reg_1443 <= grp_compute_engine_64_fu_486_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        p_080_2_reg_1438_pp0_iter1_reg <= p_080_2_reg_1438;
        tmp1_V_0_2_reg_1443_pp0_iter1_reg <= tmp1_V_0_2_reg_1443;
        zext_ln113_reg_1383_pp0_iter1_reg[7 : 0] <= zext_ln113_reg_1383[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln103_reg_1297 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        reg_554 <= grp_compute_engine_64_fu_449_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        reg_560 <= grp_batch_norm_fu_533_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_fu_581_p2 == 1'd0))) begin
        select_ln109_2_reg_1316 <= select_ln109_2_fu_645_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        select_ln131_1_reg_1569 <= select_ln131_1_fu_1253_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        select_ln131_2_reg_1574 <= select_ln131_2_fu_1267_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        sum_V_ret_reg_1553 <= grp_sum_engine_fu_519_ap_return;
        tmp8_V_0_2_reg_1564 <= grp_compute_engine_64_fu_458_ap_return;
        tmp_106_reg_1559 <= {{grp_sum_engine_fu_519_ap_return[7:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0))) begin
        tmp2_V_0_1_reg_1468 <= grp_compute_engine_64_fu_458_ap_return;
        tmp2_V_0_2_reg_1478 <= grp_compute_engine_64_fu_476_ap_return;
        tmp2_V_reg_1458 <= grp_compute_engine_64_fu_440_ap_return;
        tmp3_V_0_1_reg_1473 <= grp_compute_engine_64_fu_467_ap_return;
        tmp3_V_0_2_reg_1483 <= grp_compute_engine_64_fu_486_ap_return;
        tmp3_V_reg_1463 <= grp_compute_engine_64_fu_449_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0))) begin
        tmp4_V_0_1_reg_1503 <= grp_compute_engine_64_fu_458_ap_return;
        tmp4_V_0_2_reg_1513 <= grp_compute_engine_64_fu_476_ap_return;
        tmp4_V_reg_1493 <= grp_compute_engine_64_fu_440_ap_return;
        tmp5_V_0_1_reg_1508 <= grp_compute_engine_64_fu_467_ap_return;
        tmp5_V_0_2_reg_1518 <= grp_compute_engine_64_fu_486_ap_return;
        tmp5_V_reg_1498 <= grp_compute_engine_64_fu_449_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0))) begin
        tmp6_V_0_1_reg_1533 <= grp_compute_engine_64_fu_458_ap_return;
        tmp6_V_0_2_reg_1543 <= grp_compute_engine_64_fu_476_ap_return;
        tmp6_V_reg_1523 <= grp_compute_engine_64_fu_440_ap_return;
        tmp7_V_0_1_reg_1538 <= grp_compute_engine_64_fu_467_ap_return;
        tmp7_V_0_2_reg_1548 <= grp_compute_engine_64_fu_486_ap_return;
        tmp7_V_reg_1528 <= grp_compute_engine_64_fu_449_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        trunc_ln109_reg_1275 <= trunc_ln109_fu_565_p1;
    end
end

always @ (*) begin
    if ((icmp_ln103_fu_581_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0))) begin
        ap_phi_mux_col_0_phi_fu_433_p4 = col_reg_1362;
    end else begin
        ap_phi_mux_col_0_phi_fu_433_p4 = col_0_reg_429;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_411_p4 = add_ln103_reg_1301;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_411_p4 = indvar_flatten_reg_407;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0))) begin
        ap_phi_mux_row_0_phi_fu_422_p4 = select_ln109_2_reg_1316;
    end else begin
        ap_phi_mux_row_0_phi_fu_422_p4 = row_0_reg_418;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            bottom1_V_address0 = zext_ln117_fu_1093_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            bottom1_V_address0 = zext_ln115_2_fu_997_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            bottom1_V_address0 = zext_ln113_fu_885_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            bottom1_V_address0 = zext_ln111_1_fu_755_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bottom1_V_address0 = zext_ln109_3_fu_683_p1;
        end else begin
            bottom1_V_address0 = 'bx;
        end
    end else begin
        bottom1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            bottom1_V_address1 = zext_ln116_fu_1001_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            bottom1_V_address1 = zext_ln114_fu_899_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            bottom1_V_address1 = zext_ln112_2_fu_736_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bottom1_V_address1 = zext_ln110_1_fu_698_p1;
        end else begin
            bottom1_V_address1 = 'bx;
        end
    end else begin
        bottom1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        bottom1_V_ce0 = 1'b1;
    end else begin
        bottom1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        bottom1_V_ce1 = 1'b1;
    end else begin
        bottom1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_batch_norm_fu_533_sum_V = select_ln131_2_reg_1574;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_batch_norm_fu_533_sum_V = select_ln131_1_reg_1569;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_batch_norm_fu_533_sum_V = select_ln131_fu_1239_p3;
        end else begin
            grp_batch_norm_fu_533_sum_V = 'bx;
        end
    end else begin
        grp_batch_norm_fu_533_sum_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln103_reg_1297 == 1'd0)) begin
        if ((1'b1 == ap_condition_452)) begin
            grp_compute_engine_64_fu_440_w_V = select_ln117_fu_1198_p3;
        end else if ((1'b1 == ap_condition_483)) begin
            grp_compute_engine_64_fu_440_w_V = select_ln115_fu_1110_p3;
        end else if ((1'b1 == ap_condition_477)) begin
            grp_compute_engine_64_fu_440_w_V = select_ln113_fu_1018_p3;
        end else if ((1'b1 == ap_condition_471)) begin
            grp_compute_engine_64_fu_440_w_V = select_ln111_fu_922_p3;
        end else if ((1'b1 == ap_condition_466)) begin
            grp_compute_engine_64_fu_440_w_V = select_ln109_4_fu_773_p3;
        end else begin
            grp_compute_engine_64_fu_440_w_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_440_w_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0))) begin
        grp_compute_engine_64_fu_449_b_V = bottom1_V_q0;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln103_reg_1297 == 1'd0)))) begin
        grp_compute_engine_64_fu_449_b_V = bottom1_V_q1;
    end else begin
        grp_compute_engine_64_fu_449_b_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln103_reg_1297 == 1'd0)) begin
        if ((1'b1 == ap_condition_452)) begin
            grp_compute_engine_64_fu_449_w_V = select_ln117_1_fu_1220_p3;
        end else if ((1'b1 == ap_condition_483)) begin
            grp_compute_engine_64_fu_449_w_V = select_ln116_fu_1132_p3;
        end else if ((1'b1 == ap_condition_477)) begin
            grp_compute_engine_64_fu_449_w_V = select_ln114_fu_1040_p3;
        end else if ((1'b1 == ap_condition_471)) begin
            grp_compute_engine_64_fu_449_w_V = select_ln112_fu_944_p3;
        end else if ((1'b1 == ap_condition_466)) begin
            grp_compute_engine_64_fu_449_w_V = select_ln110_fu_795_p3;
        end else begin
            grp_compute_engine_64_fu_449_w_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_449_w_V = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln103_reg_1297 == 1'd0)) begin
        if ((1'b1 == ap_condition_452)) begin
            grp_compute_engine_64_fu_458_w_V = 64'd18446744073709551615;
        end else if ((1'b1 == ap_condition_483)) begin
            grp_compute_engine_64_fu_458_w_V = select_ln115_1_fu_1154_p3;
        end else if ((1'b1 == ap_condition_477)) begin
            grp_compute_engine_64_fu_458_w_V = select_ln113_1_fu_1062_p3;
        end else if ((1'b1 == ap_condition_471)) begin
            grp_compute_engine_64_fu_458_w_V = select_ln111_1_fu_966_p3;
        end else if ((1'b1 == ap_condition_466)) begin
            grp_compute_engine_64_fu_458_w_V = select_ln109_5_fu_817_p3;
        end else begin
            grp_compute_engine_64_fu_458_w_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_458_w_V = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln103_reg_1297 == 1'd0))) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_compute_engine_64_fu_467_w_V = select_ln116_1_fu_1176_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_compute_engine_64_fu_467_w_V = select_ln114_1_fu_1084_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_compute_engine_64_fu_467_w_V = select_ln112_1_fu_988_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_compute_engine_64_fu_467_w_V = select_ln110_1_fu_839_p3;
        end else begin
            grp_compute_engine_64_fu_467_w_V = 'bx;
        end
    end else begin
        grp_compute_engine_64_fu_467_w_V = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_sum_engine_fu_519_t0_V = p_080_2_reg_1438_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_sum_engine_fu_519_t0_V = p_080_1_reg_1428;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_sum_engine_fu_519_t0_V = p_s_reg_1423;
        end else begin
            grp_sum_engine_fu_519_t0_V = 'bx;
        end
    end else begin
        grp_sum_engine_fu_519_t0_V = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_sum_engine_fu_519_t1_V = tmp1_V_0_2_reg_1443_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_sum_engine_fu_519_t1_V = tmp1_V_0_1_reg_1433;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_sum_engine_fu_519_t1_V = reg_554;
        end else begin
            grp_sum_engine_fu_519_t1_V = 'bx;
        end
    end else begin
        grp_sum_engine_fu_519_t1_V = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_sum_engine_fu_519_t2_V = tmp2_V_0_2_reg_1478;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_sum_engine_fu_519_t2_V = tmp2_V_0_1_reg_1468;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_sum_engine_fu_519_t2_V = tmp2_V_reg_1458;
        end else begin
            grp_sum_engine_fu_519_t2_V = 'bx;
        end
    end else begin
        grp_sum_engine_fu_519_t2_V = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_sum_engine_fu_519_t3_V = tmp3_V_0_2_reg_1483;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_sum_engine_fu_519_t3_V = tmp3_V_0_1_reg_1473;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_sum_engine_fu_519_t3_V = tmp3_V_reg_1463;
        end else begin
            grp_sum_engine_fu_519_t3_V = 'bx;
        end
    end else begin
        grp_sum_engine_fu_519_t3_V = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_sum_engine_fu_519_t4_V = tmp4_V_0_2_reg_1513;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_sum_engine_fu_519_t4_V = tmp4_V_0_1_reg_1503;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_sum_engine_fu_519_t4_V = tmp4_V_reg_1493;
        end else begin
            grp_sum_engine_fu_519_t4_V = 'bx;
        end
    end else begin
        grp_sum_engine_fu_519_t4_V = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_sum_engine_fu_519_t5_V = tmp5_V_0_2_reg_1518;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_sum_engine_fu_519_t5_V = tmp5_V_0_1_reg_1508;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_sum_engine_fu_519_t5_V = tmp5_V_reg_1498;
        end else begin
            grp_sum_engine_fu_519_t5_V = 'bx;
        end
    end else begin
        grp_sum_engine_fu_519_t5_V = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_sum_engine_fu_519_t6_V = tmp6_V_0_2_reg_1543;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_sum_engine_fu_519_t6_V = tmp6_V_0_1_reg_1533;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_sum_engine_fu_519_t6_V = tmp6_V_reg_1523;
        end else begin
            grp_sum_engine_fu_519_t6_V = 'bx;
        end
    end else begin
        grp_sum_engine_fu_519_t6_V = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_sum_engine_fu_519_t7_V = tmp7_V_0_2_reg_1548;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_sum_engine_fu_519_t7_V = tmp7_V_0_1_reg_1538;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_sum_engine_fu_519_t7_V = tmp7_V_reg_1528;
        end else begin
            grp_sum_engine_fu_519_t7_V = 'bx;
        end
    end else begin
        grp_sum_engine_fu_519_t7_V = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_sum_engine_fu_519_t8_V = tmp8_V_0_2_reg_1564;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_sum_engine_fu_519_t8_V = reg_554;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_sum_engine_fu_519_t8_V = grp_compute_engine_64_fu_440_ap_return;
        end else begin
            grp_sum_engine_fu_519_t8_V = 'bx;
        end
    end else begin
        grp_sum_engine_fu_519_t8_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        top_0_V_ce0 = 1'b1;
    end else begin
        top_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        top_0_V_we0 = 1'b1;
    end else begin
        top_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_10_V_ce0 = 1'b1;
    end else begin
        top_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        top_10_V_we0 = 1'b1;
    end else begin
        top_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_11_V_ce0 = 1'b1;
    end else begin
        top_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        top_11_V_we0 = 1'b1;
    end else begin
        top_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_12_V_ce0 = 1'b1;
    end else begin
        top_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        top_12_V_we0 = 1'b1;
    end else begin
        top_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_13_V_ce0 = 1'b1;
    end else begin
        top_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        top_13_V_we0 = 1'b1;
    end else begin
        top_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_14_V_ce0 = 1'b1;
    end else begin
        top_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        top_14_V_we0 = 1'b1;
    end else begin
        top_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_15_V_ce0 = 1'b1;
    end else begin
        top_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        top_15_V_we0 = 1'b1;
    end else begin
        top_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        top_1_V_ce0 = 1'b1;
    end else begin
        top_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        top_1_V_we0 = 1'b1;
    end else begin
        top_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_2_V_ce0 = 1'b1;
    end else begin
        top_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        top_2_V_we0 = 1'b1;
    end else begin
        top_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_3_V_ce0 = 1'b1;
    end else begin
        top_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        top_3_V_we0 = 1'b1;
    end else begin
        top_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_4_V_ce0 = 1'b1;
    end else begin
        top_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        top_4_V_we0 = 1'b1;
    end else begin
        top_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_5_V_ce0 = 1'b1;
    end else begin
        top_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        top_5_V_we0 = 1'b1;
    end else begin
        top_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_6_V_ce0 = 1'b1;
    end else begin
        top_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        top_6_V_we0 = 1'b1;
    end else begin
        top_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_7_V_ce0 = 1'b1;
    end else begin
        top_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        top_7_V_we0 = 1'b1;
    end else begin
        top_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_8_V_ce0 = 1'b1;
    end else begin
        top_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        top_8_V_we0 = 1'b1;
    end else begin
        top_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_9_V_ce0 = 1'b1;
    end else begin
        top_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln103_reg_1297_pp0_iter1_reg == 1'd0))) begin
        top_9_V_we0 = 1'b1;
    end else begin
        top_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln103_fu_581_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln103_fu_581_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln103_fu_587_p2 = (ap_phi_mux_indvar_flatten_phi_fu_411_p4 + 7'd1);

assign add_ln109_1_fu_667_p2 = ($signed(4'd15) + $signed(select_ln109_fu_599_p3));

assign add_ln109_2_fu_639_p2 = (zext_ln109_1_fu_635_p1 + zext_ln109_fu_623_p1);

assign add_ln109_3_fu_677_p2 = (add_ln109_2_fu_639_p2 + zext_ln109_2_fu_673_p1);

assign add_ln109_fu_569_p2 = ($signed(ap_phi_mux_row_0_phi_fu_422_p4) + $signed(4'd15));

assign add_ln110_fu_692_p2 = (add_ln109_2_fu_639_p2 + zext_ln110_fu_688_p1);

assign add_ln111_1_fu_750_p2 = (add_ln109_2_reg_1311 + zext_ln111_fu_746_p1);

assign add_ln112_1_fu_731_p2 = (add_ln112_fu_725_p2 + zext_ln109_2_reg_1329);

assign add_ln112_fu_725_p2 = (zext_ln112_1_fu_721_p1 + zext_ln112_fu_710_p1);

assign add_ln113_fu_881_p2 = (add_ln112_reg_1351 + zext_ln110_reg_1340);

assign add_ln114_fu_895_p2 = (add_ln112_reg_1351 + zext_ln111_reg_1367);

assign add_ln115_1_fu_870_p2 = (zext_ln115_1_fu_866_p1 + zext_ln115_fu_855_p1);

assign add_ln115_2_fu_876_p2 = (add_ln115_1_fu_870_p2 + zext_ln109_2_reg_1329);

assign add_ln115_fu_653_p2 = (4'd2 + ap_phi_mux_row_0_phi_fu_422_p4);

assign add_ln116_fu_890_p2 = (add_ln115_1_fu_870_p2 + zext_ln110_reg_1340);

assign add_ln117_fu_904_p2 = (add_ln115_1_fu_870_p2 + zext_ln111_reg_1367);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_452 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_466 = ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_471 = ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_477 = ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_483 = ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign col_fu_741_p2 = (4'd1 + select_ln109_reg_1306);

assign grp_compute_engine_64_fu_440_ap_start = grp_compute_engine_64_fu_440_ap_start_reg;

assign grp_compute_engine_64_fu_449_ap_start = grp_compute_engine_64_fu_449_ap_start_reg;

assign grp_compute_engine_64_fu_458_ap_start = grp_compute_engine_64_fu_458_ap_start_reg;

assign grp_compute_engine_64_fu_467_ap_start = grp_compute_engine_64_fu_467_ap_start_reg;

assign grp_compute_engine_64_fu_476_ap_start = grp_compute_engine_64_fu_476_ap_start_reg;

assign grp_compute_engine_64_fu_486_ap_start = grp_compute_engine_64_fu_486_ap_start_reg;

assign grp_fu_538_p4 = {{grp_sum_engine_fu_519_ap_return[7:3]}};

assign grp_fu_548_p2 = ((grp_fu_538_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln103_fu_581_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_411_p4 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_593_p2 = ((ap_phi_mux_col_0_phi_fu_433_p4 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_1229_p2 = ((tmp_106_reg_1559 != 5'd0) ? 1'b1 : 1'b0);

assign row_fu_575_p2 = (ap_phi_mux_row_0_phi_fu_422_p4 + 4'd1);

assign select_ln109_1_fu_607_p3 = ((icmp_ln104_fu_593_p2[0:0] === 1'b1) ? ap_phi_mux_row_0_phi_fu_422_p4 : add_ln109_fu_569_p2);

assign select_ln109_2_fu_645_p3 = ((icmp_ln104_fu_593_p2[0:0] === 1'b1) ? row_fu_575_p2 : ap_phi_mux_row_0_phi_fu_422_p4);

assign select_ln109_3_fu_659_p3 = ((icmp_ln104_fu_593_p2[0:0] === 1'b1) ? add_ln115_fu_653_p2 : row_fu_575_p2);

assign select_ln109_4_fu_773_p3 = ((weights_0_0_0_V_r_fu_760_p6[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln109_5_fu_817_p3 = ((weights_1_0_0_V_r_fu_804_p6[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln109_fu_599_p3 = ((icmp_ln104_fu_593_p2[0:0] === 1'b1) ? 4'd1 : ap_phi_mux_col_0_phi_fu_433_p4);

assign select_ln110_1_fu_839_p3 = ((weights_1_0_1_V_r_fu_826_p6[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln110_fu_795_p3 = ((weights_0_0_1_V_r_fu_782_p6[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln111_1_fu_966_p3 = ((weights_1_0_2_V_r_fu_953_p6[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln111_fu_922_p3 = ((weights_0_0_2_V_r_fu_909_p6[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln112_1_fu_988_p3 = ((weights_1_1_0_V_r_fu_975_p6[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln112_fu_944_p3 = ((weights_0_1_0_V_r_fu_931_p6[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln113_1_fu_1062_p3 = ((weights_1_1_1_V_r_fu_1049_p6[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln113_fu_1018_p3 = ((weights_0_1_1_V_r_fu_1005_p6[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln114_1_fu_1084_p3 = ((weights_1_1_2_V_r_fu_1071_p6[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln114_fu_1040_p3 = ((weights_0_1_2_V_r_fu_1027_p6[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln115_1_fu_1154_p3 = ((weights_1_2_0_V_r_fu_1141_p6[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln115_fu_1110_p3 = ((weights_0_2_0_V_r_fu_1097_p6[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln116_1_fu_1176_p3 = ((weights_1_2_1_V_r_fu_1163_p6[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln116_fu_1132_p3 = ((weights_0_2_1_V_r_fu_1119_p6[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln117_1_fu_1220_p3 = ((weights_1_2_2_V_r_fu_1207_p6[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln117_fu_1198_p3 = ((weights_0_2_2_V_r_fu_1185_p6[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln131_1_fu_1253_p3 = ((grp_fu_548_p2[0:0] === 1'b1) ? shl_ln700_16_fu_1247_p2 : grp_sum_engine_fu_519_ap_return);

assign select_ln131_2_fu_1267_p3 = ((grp_fu_548_p2[0:0] === 1'b1) ? shl_ln700_17_fu_1261_p2 : grp_sum_engine_fu_519_ap_return);

assign select_ln131_fu_1239_p3 = ((icmp_ln1494_fu_1229_p2[0:0] === 1'b1) ? shl_ln700_fu_1234_p2 : sum_V_ret_reg_1553);

assign shl_ln700_16_fu_1247_p2 = grp_sum_engine_fu_519_ap_return << 8'd1;

assign shl_ln700_17_fu_1261_p2 = grp_sum_engine_fu_519_ap_return << 8'd1;

assign shl_ln700_fu_1234_p2 = sum_V_ret_reg_1553 << 8'd1;

assign tmp_101_fu_627_p3 = {{select_ln109_1_fu_607_p3}, {1'd0}};

assign tmp_102_fu_703_p3 = {{select_ln109_2_reg_1316}, {3'd0}};

assign tmp_103_fu_714_p3 = {{select_ln109_2_reg_1316}, {1'd0}};

assign tmp_104_fu_848_p3 = {{select_ln109_3_reg_1323}, {3'd0}};

assign tmp_105_fu_859_p3 = {{select_ln109_3_reg_1323}, {1'd0}};

assign tmp_fu_615_p3 = {{select_ln109_1_fu_607_p3}, {3'd0}};

assign top_0_V_address0 = zext_ln113_reg_1383_pp0_iter1_reg;

assign top_0_V_d0 = grp_relu_fu_498_ap_return;

assign top_10_V_address0 = zext_ln113_reg_1383_pp0_iter1_reg;

assign top_10_V_d0 = grp_relu_fu_498_ap_return;

assign top_11_V_address0 = zext_ln113_reg_1383_pp0_iter1_reg;

assign top_11_V_d0 = grp_relu_fu_498_ap_return;

assign top_12_V_address0 = zext_ln113_reg_1383_pp0_iter1_reg;

assign top_12_V_d0 = grp_relu_fu_498_ap_return;

assign top_13_V_address0 = zext_ln113_reg_1383_pp0_iter1_reg;

assign top_13_V_d0 = grp_relu_fu_498_ap_return;

assign top_14_V_address0 = zext_ln113_reg_1383_pp0_iter1_reg;

assign top_14_V_d0 = grp_relu_fu_498_ap_return;

assign top_15_V_address0 = zext_ln113_reg_1383_pp0_iter1_reg;

assign top_15_V_d0 = grp_relu_fu_498_ap_return;

assign top_1_V_address0 = zext_ln113_reg_1383_pp0_iter1_reg;

assign top_1_V_d0 = grp_relu_fu_498_ap_return;

assign top_2_V_address0 = zext_ln113_reg_1383_pp0_iter1_reg;

assign top_2_V_d0 = grp_relu_fu_498_ap_return;

assign top_3_V_address0 = zext_ln113_reg_1383_pp0_iter1_reg;

assign top_3_V_d0 = grp_relu_fu_498_ap_return;

assign top_4_V_address0 = zext_ln113_reg_1383_pp0_iter1_reg;

assign top_4_V_d0 = grp_relu_fu_498_ap_return;

assign top_5_V_address0 = zext_ln113_reg_1383_pp0_iter1_reg;

assign top_5_V_d0 = grp_relu_fu_498_ap_return;

assign top_6_V_address0 = zext_ln113_reg_1383_pp0_iter1_reg;

assign top_6_V_d0 = grp_relu_fu_498_ap_return;

assign top_7_V_address0 = zext_ln113_reg_1383_pp0_iter1_reg;

assign top_7_V_d0 = grp_relu_fu_498_ap_return;

assign top_8_V_address0 = zext_ln113_reg_1383_pp0_iter1_reg;

assign top_8_V_d0 = grp_relu_fu_498_ap_return;

assign top_9_V_address0 = zext_ln113_reg_1383_pp0_iter1_reg;

assign top_9_V_d0 = grp_relu_fu_498_ap_return;

assign trunc_ln109_fu_565_p1 = c[1:0];

assign zext_ln109_1_fu_635_p1 = tmp_101_fu_627_p3;

assign zext_ln109_2_fu_673_p1 = add_ln109_1_fu_667_p2;

assign zext_ln109_3_fu_683_p1 = add_ln109_3_fu_677_p2;

assign zext_ln109_fu_623_p1 = tmp_fu_615_p3;

assign zext_ln110_1_fu_698_p1 = add_ln110_fu_692_p2;

assign zext_ln110_fu_688_p1 = select_ln109_fu_599_p3;

assign zext_ln111_1_fu_755_p1 = add_ln111_1_fu_750_p2;

assign zext_ln111_fu_746_p1 = col_fu_741_p2;

assign zext_ln112_1_fu_721_p1 = tmp_103_fu_714_p3;

assign zext_ln112_2_fu_736_p1 = add_ln112_1_fu_731_p2;

assign zext_ln112_fu_710_p1 = tmp_102_fu_703_p3;

assign zext_ln113_fu_885_p1 = add_ln113_fu_881_p2;

assign zext_ln114_fu_899_p1 = add_ln114_fu_895_p2;

assign zext_ln115_1_fu_866_p1 = tmp_105_fu_859_p3;

assign zext_ln115_2_fu_997_p1 = add_ln115_2_reg_1378;

assign zext_ln115_fu_855_p1 = tmp_104_fu_848_p3;

assign zext_ln116_fu_1001_p1 = add_ln116_reg_1408;

assign zext_ln117_fu_1093_p1 = add_ln117_reg_1418;

always @ (posedge ap_clk) begin
    add_ln109_2_reg_1311[0] <= 1'b0;
    zext_ln109_2_reg_1329[7:4] <= 4'b0000;
    zext_ln110_reg_1340[7:4] <= 4'b0000;
    add_ln112_reg_1351[0] <= 1'b0;
    zext_ln111_reg_1367[7:4] <= 4'b0000;
    zext_ln113_reg_1383[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln113_reg_1383_pp0_iter1_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //pgconv64_64u_s
