# ğŸ§ª SystemVerilog UART Verification Environment

\<div \>

\<img src="[https://img.shields.io/badge/Language-SystemVerilog-green?style=for-the-badge\&logo=systemverilog](https://www.google.com/search?q=https://img.shields.io/badge/Language-SystemVerilog-green%3Fstyle%3Dfor-the-badge%26logo%3Dsystemverilog)" /\>
\<img src="[https://img.shields.io/badge/Methodology-UVM\_Style\_OOP-blue?style=for-the-badge](https://www.google.com/search?q=https://img.shields.io/badge/Methodology-UVM_Style_OOP-blue%3Fstyle%3Dfor-the-badge)" /\>
\<img src="[https://img.shields.io/badge/Sim-Vivado\_Simulator-red?style=for-the-badge\&logo=xilinx](https://www.google.com/search?q=https://img.shields.io/badge/Sim-Vivado_Simulator-red%3Fstyle%3Dfor-the-badge%26logo%3Dxilinx)" /\>
\<img src="[https://img.shields.io/badge/Target-UART\_Controller-orange?style=for-the-badge](https://www.google.com/search?q=https://img.shields.io/badge/Target-UART_Controller-orange%3Fstyle%3Dfor-the-badge)" /\>

**Constrained Random Verification (CRV) ê¸°ë°˜ì˜ UART ê²€ì¦ í”„ë ˆì„ì›Œí¬**<br>
Layered Testbench êµ¬ì¡°ë¥¼ ì ìš©í•˜ì—¬ ìë™í™”ëœ í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤ ìƒì„± ë° Self-Checkingì„ ìˆ˜í–‰í•©ë‹ˆë‹¤.

\</div\>

-----

## ğŸ“– 1. í”„ë¡œì íŠ¸ ê°œìš” (Overview)

ì´ í”„ë¡œì íŠ¸ëŠ” **UART(Universal Asynchronous Receiver/Transmitter) ì»¨íŠ¸ë¡¤ëŸ¬**ì˜ ì‹ ë¢°ì„±ì„ í™•ë³´í•˜ê¸° ìœ„í•œ **SystemVerilog ê¸°ë°˜ ê²€ì¦ í™˜ê²½** êµ¬ì¶• í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.
ê¸°ì¡´ì˜ ì ˆì°¨ì  í…ŒìŠ¤íŠ¸ë²¤ì¹˜ì™€ ë‹¬ë¦¬, \*\*í´ë˜ìŠ¤ ê¸°ë°˜(Class-based)\*\*ì˜ ê³„ì¸µì  êµ¬ì¡°ë¥¼ ë„ì…í•˜ì—¬ ì¬ì‚¬ìš©ì„±ì„ ë†’ì˜€ìœ¼ë©°, `Mailbox`ì™€ `Event`ë¥¼ í™œìš©í•œ íŠ¸ëœì­ì…˜ ë ˆë²¨ ëª¨ë¸ë§(TLM)ì„ êµ¬í˜„í–ˆìŠµë‹ˆë‹¤.

### âœ¨ ì£¼ìš” ê²€ì¦ íŠ¹ì§• (Verification Highlights)

  * [cite_start]**Layered Architecture:** Generator â†’ Driver â†’ DUT â†’ Monitor â†’ Scoreboardë¡œ ì´ì–´ì§€ëŠ” í‘œì¤€ ê²€ì¦ ê³„ì¸µ êµ¬ì¡°[cite: 42, 43, 44].
  * [cite_start]**Constrained Random Verification:** `rand` ë° `randc`ë¥¼ ì‚¬ìš©í•˜ì—¬ ë‹¤ì–‘í•œ ë°ì´í„° íŒ¨í„´ì„ ë¬´ì‘ìœ„ë¡œ ìƒì„±, Corner Case ê²€ì¦ ìˆ˜í–‰[cite: 6, 11].
  * [cite_start]**Self-Checking Scoreboard:** ìë™í™”ëœ ë°ì´í„° ë¹„êµ ë¡œì§ì„ í†µí•´ ìˆ˜ë™ íŒŒí˜• ë¶„ì„ ì—†ì´ Pass/Fail ì—¬ë¶€ë¥¼ ì¦‰ì‹œ íŒë³„[cite: 37, 40].
  * [cite_start]**Transaction Level Modeling:** ì‹ í˜¸(Pin) ë ˆë²¨ì´ ì•„ë‹Œ íŠ¸ëœì­ì…˜(Packet) ë‹¨ìœ„ì˜ ë°ì´í„° íë¦„ ì œì–´[cite: 4, 13].

-----

## ğŸ—ï¸ 2. ê²€ì¦ í™˜ê²½ ì•„í‚¤í…ì²˜ (Verification Architecture)

í…ŒìŠ¤íŠ¸ë²¤ì¹˜ëŠ” DUT(Device Under Test)ë¥¼ ê°ì‹¸ëŠ” í™˜ê²½(Environment) ë‚´ì—ì„œ ë…ë¦½ì ì¸ ê°ì²´ë“¤ì´ ìƒí˜¸ì‘ìš©í•˜ëŠ” êµ¬ì¡°ë¡œ ì„¤ê³„ë˜ì—ˆìŠµë‹ˆë‹¤.

```mermaid
graph LR
    subgraph Testbench Environment
        GEN[Generator] -->|Put Trans| MBX1[Gen2Drv Mailbox]
        MBX1 -->|Get Trans| DRV[Driver]
        
        DRV -->|Virtual Interface| IF[UART Interface]
        IF <==> DUT[UART Controller]
        IF -->|Sample| MON[Monitor]
        
        MON -->|Put Trans| MBX2[Mon2Scb Mailbox]
        MBX2 -->|Get Trans| SCB[Scoreboard]
        
        DRV -.->|Copy Expected| MBX3[Drv2Scb Mailbox] -.-> SCB
    end
    
    SCB -->|Compare & Report| RESULT[Simulation Report]
```

### ğŸ§© ì£¼ìš” ì»´í¬ë„ŒíŠ¸ (Components)

| ì»´í¬ë„ŒíŠ¸ (Class) | ì—­í•  (Role) | ìƒì„¸ ì„¤ëª… |
| :--- | :--- | :--- |
| **Transaction** | ë°ì´í„° ì¶”ìƒí™” | [cite_start]ì „ì†¡í•  ë°ì´í„°(`rx_data`)ì™€ ì œì–´ ì‹ í˜¸(`rx_done`)ë¥¼ í¬í•¨í•˜ëŠ” íŒ¨í‚· ê°ì²´ì…ë‹ˆë‹¤[cite: 4, 5]. |
| **Generator** | ìê·¹ ìƒì„± | [cite_start]`randomize()` í•¨ìˆ˜ë¥¼ í†µí•´ ì œì•½ ì¡°ê±´ ë‚´ì—ì„œ ë¬´ì‘ìœ„ íŠ¸ëœì­ì…˜ì„ ìƒì„±í•˜ì—¬ Driverë¡œ ì „ë‹¬í•©ë‹ˆë‹¤[cite: 11, 12]. |
| **Driver** | ì‹ í˜¸ êµ¬ë™ | [cite_start]íŠ¸ëœì­ì…˜ì„ ë°›ì•„ ë¬¼ë¦¬ì ì¸ í•€(Interface)ì— UART í”„ë¡œí† ì½œ(Start-Data-Stop bit)ì— ë§ì¶° ì‹ í˜¸ë¥¼ ì¸ê°€í•©ë‹ˆë‹¤[cite: 23, 24]. |
| **Monitor** | ì‹ í˜¸ ê°ì§€ | [cite_start]ì¸í„°í˜ì´ìŠ¤ìƒì˜ ì‹ í˜¸ ë³€í™”ë¥¼ ê°ì§€í•˜ê³ , ì´ë¥¼ ë‹¤ì‹œ íŠ¸ëœì­ì…˜ í˜•íƒœë¡œ ì¬ì¡°ë¦½í•˜ì—¬ Scoreboardë¡œ ë³´ëƒ…ë‹ˆë‹¤[cite: 30, 31]. |
| **Scoreboard** | ê²°ê³¼ íŒë… | [cite_start]Driverê°€ ë³´ë‚¸ ê¸°ëŒ€ê°’(Golden Ref)ê³¼ Monitorê°€ ìˆ˜ì§‘í•œ ì‹¤ì œê°’(DUT Output)ì„ ë¹„êµí•˜ì—¬ ë¬´ê²°ì„±ì„ ê²€ì¦í•©ë‹ˆë‹¤[cite: 37, 40]. |

-----

## ğŸ” 3. ì‹œë®¬ë ˆì´ì…˜ ì‹œë‚˜ë¦¬ì˜¤ (Test Scenarios)

### 3.1 Random Data Loopback Test (`tb_uart_top.sv`)

  * **ëª©ì :** UART RXì™€ TXê°€ ë£¨í”„ë°±(Loopback) ë˜ëŠ” ì—°ì† ë™ì‘ ì‹œ ë°ì´í„° ê¹¨ì§ ì—†ì´ ì†¡ìˆ˜ì‹ ë˜ëŠ”ì§€ ê²€ì¦.
  * **ë°©ë²•:** `Generator`ê°€ 256ê°œì˜ ëœë¤ 8-bit ë°ì´í„°ë¥¼ ìƒì„±í•˜ì—¬ ì£¼ì….
  * **ê²€ì¦:** Scoreboardì—ì„œ `pass_count`ì™€ `fail_count`ë¥¼ ì§‘ê³„í•˜ì—¬ ìµœì¢… ë¦¬í¬íŠ¸ ì¶œë ¥.
  * [cite_start]256íšŒ ë°˜ë³µ í…ŒìŠ¤íŠ¸ ìˆ˜í–‰ (`repeat(256)`)[cite: 234].

### 3.2 Functional Command Test (`tb_top_function.sv`)

  * **ëª©ì :** ì‹¤ì œ ì• í”Œë¦¬ì¼€ì´ì…˜ ë™ì‘(ì¹´ìš´í„° ì œì–´) í™•ì¸.
  * **ì‹œë‚˜ë¦¬ì˜¤:**
    1.  [cite_start]`r` (Run/Stop) ì „ì†¡ â†’ ì¹´ìš´í„° ë™ì‘ ì‹œì‘ í™•ì¸[cite: 561, 562].
    2.  [cite_start]`c` (Clear) ì „ì†¡ â†’ ì¹´ìš´í„° ê°’ ì´ˆê¸°í™” í™•ì¸[cite: 563, 564].
    3.  [cite_start]`m` (Mode) ì „ì†¡ â†’ ë™ì‘ ëª¨ë“œ ë³€ê²½ í™•ì¸[cite: 565, 566].

-----

## ğŸ“Š 4. ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ (Simulation Report)

í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ì‹¤í–‰ ì¢…ë£Œ ì‹œ `Environment` í´ë˜ìŠ¤ì˜ `report()` íƒœìŠ¤í¬ê°€ í˜¸ì¶œë˜ì–´ ì•„ë˜ì™€ ê°™ì€ ìš”ì•½ ì •ë³´ë¥¼ í„°ë¯¸ë„ì— ì¶œë ¥í•©ë‹ˆë‹¤.

```text
===================================
=========== test report ===========
===================================
==    Total Test : 256           ==  <-- ì´ ì „ì†¡ëœ íŒ¨í‚· ìˆ˜
==    Pass Test  : 256           ==  <-- ë°ì´í„° ì¼ì¹˜ íšŸìˆ˜
==    Fail Test  : 0             ==  <-- ë°ì´í„° ë¶ˆì¼ì¹˜ íšŸìˆ˜
===================================
==     Testbench is finished     ==
===================================
```

*[cite_start]ìœ„ ê²°ê³¼ëŠ” `environment::report()` í•¨ìˆ˜ì— ì˜í•´ ì¶œë ¥ë©ë‹ˆë‹¤[cite: 46, 47, 48].*

-----

## ğŸ› ï¸ 5. DUT ì„¤ê³„ ëª…ì„¸ (Design Under Test)

ê²€ì¦ ëŒ€ìƒì¸ **UART Top Module**ì€ ë‹¤ìŒê³¼ ê°™ì€ ì„œë¸Œ ëª¨ë“ˆë¡œ êµ¬ì„±ë˜ì–´ ìˆìŠµë‹ˆë‹¤.

  * **UART RX/TX:** 9600bps (100MHz í´ëŸ­ ê¸°ì¤€) ë¹„ë™ê¸° ì§ë ¬ í†µì‹  ì²˜ë¦¬. [cite_start]FSMì„ ì‚¬ìš©í•˜ì—¬ Start/Stop ë¹„íŠ¸ ë° ë°ì´í„° ìƒ˜í”Œë§ ì œì–´[cite: 465].
  * **FIFO Buffers:** RXì™€ TX ë¼ì¸ì— ê°ê° ë²„í¼ë¥¼ ë°°ì¹˜í•˜ì—¬ CPU/FPGA ì²˜ë¦¬ ì†ë„ ì°¨ì´ë¡œ ì¸í•œ ë°ì´í„° ì†ì‹¤ ë°©ì§€. (Circular Queue ë°©ì‹)[cite_start][cite: 265, 266].
  * [cite_start]**Baud Rate Generator:** íŒŒë¼ë¯¸í„° ì„¤ì •ì„ í†µí•´ ë‹¤ì–‘í•œ í†µì‹  ì†ë„ ì§€ì› ê°€ëŠ¥í•œ í´ëŸ­ ë””ë°”ì´ë”[cite: 491].

-----

## ğŸš€ 6. ì‹¤í–‰ ë°©ë²• (How to Run)

1.  **Vivado ì‹¤í–‰:** Xilinx Vivado Design Suiteë¥¼ ì‹¤í–‰í•©ë‹ˆë‹¤.
2.  **ì†ŒìŠ¤ ì¶”ê°€:** `src` í´ë”ì˜ ëª¨ë“  `.sv` íŒŒì¼(Design & Testbench)ì„ í”„ë¡œì íŠ¸ì— ì¶”ê°€í•©ë‹ˆë‹¤.
3.  **ì‹œë®¬ë ˆì´ì…˜ ì„¤ì •:**
      * ëœë¤ ê²€ì¦: `tb_uart_top` ë˜ëŠ” `tb_uart_rx`ë¥¼ Top Moduleë¡œ ì„¤ì •.
      * ê¸°ëŠ¥ ê²€ì¦: `tb_uart_counter`ë¥¼ Top Moduleë¡œ ì„¤ì •.
4.  **Run Simulation:** `Run Behavioral Simulation`ì„ í´ë¦­í•˜ì—¬ íŒŒí˜• ë° Tcl Consoleì˜ Scoreboard ë¦¬í¬íŠ¸ë¥¼ í™•ì¸í•©ë‹ˆë‹¤.

-----

\<div\>
\<i\>SystemVerilog Testbench Architecture for Reliable Hardware Design\</i\>
\</div\>
