int\r\nnva3_hdmi_ctrl(struct nv50_disp_priv *priv, int head, int or, u32 data)\r\n{\r\nconst u32 soff = (or * 0x800);\r\nif (!(data & NV84_DISP_SOR_HDMI_PWR_STATE_ON)) {\r\nnv_mask(priv, 0x61c5a4 + soff, 0x40000000, 0x00000000);\r\nnv_mask(priv, 0x61c520 + soff, 0x00000001, 0x00000000);\r\nnv_mask(priv, 0x61c500 + soff, 0x00000001, 0x00000000);\r\nreturn 0;\r\n}\r\nnv_mask(priv, 0x61c520 + soff, 0x00000001, 0x00000000);\r\nnv_wr32(priv, 0x61c528 + soff, 0x000d0282);\r\nnv_wr32(priv, 0x61c52c + soff, 0x0000006f);\r\nnv_wr32(priv, 0x61c530 + soff, 0x00000000);\r\nnv_wr32(priv, 0x61c534 + soff, 0x00000000);\r\nnv_wr32(priv, 0x61c538 + soff, 0x00000000);\r\nnv_mask(priv, 0x61c520 + soff, 0x00000001, 0x00000001);\r\nnv_mask(priv, 0x61c500 + soff, 0x00000001, 0x00000000);\r\nnv_wr32(priv, 0x61c508 + soff, 0x000a0184);\r\nnv_wr32(priv, 0x61c50c + soff, 0x00000071);\r\nnv_wr32(priv, 0x61c510 + soff, 0x00000000);\r\nnv_mask(priv, 0x61c500 + soff, 0x00000001, 0x00000001);\r\nnv_mask(priv, 0x61c5d0 + soff, 0x00070001, 0x00010001);\r\nnv_mask(priv, 0x61c568 + soff, 0x00010101, 0x00000000);\r\nnv_mask(priv, 0x61c578 + soff, 0x80000000, 0x80000000);\r\nnv_mask(priv, 0x61733c, 0x00100000, 0x00100000);\r\nnv_mask(priv, 0x61733c, 0x10000000, 0x10000000);\r\nnv_mask(priv, 0x61733c, 0x00100000, 0x00000000);\r\nnv_mask(priv, 0x61c5a4 + soff, 0x5f1f007f, data | 0x1f000000 );\r\nreturn 0;\r\n}
