--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/Main_FPGA.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Main FPGA/labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button1     |    3.255(R)|   -1.574(R)|clock_27mhz_IBUFG |   0.000|
button2     |    3.470(R)|   -2.076(R)|clock_27mhz_IBUFG |   0.000|
button3     |    4.872(R)|   -1.811(R)|clock_27mhz_IBUFG |   0.000|
button_enter|    3.639(R)|   -1.819(R)|clock_27mhz_IBUFG |   0.000|
switch<0>   |    9.201(R)|   -5.872(R)|clock_27mhz_IBUFG |   0.000|
switch<1>   |    8.714(R)|   -5.676(R)|clock_27mhz_IBUFG |   0.000|
switch<2>   |   10.591(R)|   -6.744(R)|clock_27mhz_IBUFG |   0.000|
user1<14>   |    7.668(R)|   -2.816(R)|clock_27mhz_IBUFG |   0.000|
user1<17>   |    8.258(R)|   -3.595(R)|clock_27mhz_IBUFG |   0.000|
user1<20>   |   10.103(R)|   -3.684(R)|clock_27mhz_IBUFG |   0.000|
user1<23>   |    8.204(R)|   -4.044(R)|clock_27mhz_IBUFG |   0.000|
user1<26>   |    8.670(R)|   -3.275(R)|clock_27mhz_IBUFG |   0.000|
user1<29>   |    9.335(R)|   -4.132(R)|clock_27mhz_IBUFG |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
disp_clock  |   11.424(R)|clock_27mhz_IBUFG |   0.000|
user1<12>   |   13.611(R)|clock_27mhz_IBUFG |   0.000|
user1<13>   |   13.323(R)|clock_27mhz_IBUFG |   0.000|
user1<15>   |   13.907(R)|clock_27mhz_IBUFG |   0.000|
user1<16>   |   14.387(R)|clock_27mhz_IBUFG |   0.000|
user1<18>   |   14.285(R)|clock_27mhz_IBUFG |   0.000|
user1<19>   |   13.730(R)|clock_27mhz_IBUFG |   0.000|
user1<21>   |   14.756(R)|clock_27mhz_IBUFG |   0.000|
user1<22>   |   14.770(R)|clock_27mhz_IBUFG |   0.000|
user1<24>   |   14.716(R)|clock_27mhz_IBUFG |   0.000|
user1<25>   |   14.073(R)|clock_27mhz_IBUFG |   0.000|
user1<27>   |   13.710(R)|clock_27mhz_IBUFG |   0.000|
user1<28>   |   14.392(R)|clock_27mhz_IBUFG |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |    8.939|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   11.460|
---------------+-------------------+---------+


Analysis completed Sat Dec  5 16:47:02 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 370 MB



