"use strict";(self.webpackChunkSPO600=self.webpackChunkSPO600||[]).push([[8454],{3905:function(e,r,t){t.d(r,{Zo:function(){return u},kt:function(){return p}});var o=t(7294);function a(e,r,t){return r in e?Object.defineProperty(e,r,{value:t,enumerable:!0,configurable:!0,writable:!0}):e[r]=t,e}function n(e,r){var t=Object.keys(e);if(Object.getOwnPropertySymbols){var o=Object.getOwnPropertySymbols(e);r&&(o=o.filter((function(r){return Object.getOwnPropertyDescriptor(e,r).enumerable}))),t.push.apply(t,o)}return t}function i(e){for(var r=1;r<arguments.length;r++){var t=null!=arguments[r]?arguments[r]:{};r%2?n(Object(t),!0).forEach((function(r){a(e,r,t[r])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(t)):n(Object(t)).forEach((function(r){Object.defineProperty(e,r,Object.getOwnPropertyDescriptor(t,r))}))}return e}function s(e,r){if(null==e)return{};var t,o,a=function(e,r){if(null==e)return{};var t,o,a={},n=Object.keys(e);for(o=0;o<n.length;o++)t=n[o],r.indexOf(t)>=0||(a[t]=e[t]);return a}(e,r);if(Object.getOwnPropertySymbols){var n=Object.getOwnPropertySymbols(e);for(o=0;o<n.length;o++)t=n[o],r.indexOf(t)>=0||Object.prototype.propertyIsEnumerable.call(e,t)&&(a[t]=e[t])}return a}var l=o.createContext({}),d=function(e){var r=o.useContext(l),t=r;return e&&(t="function"==typeof e?e(r):i(i({},r),e)),t},u=function(e){var r=d(e.components);return o.createElement(l.Provider,{value:r},e.children)},c={inlineCode:"code",wrapper:function(e){var r=e.children;return o.createElement(o.Fragment,{},r)}},m=o.forwardRef((function(e,r){var t=e.components,a=e.mdxType,n=e.originalType,l=e.parentName,u=s(e,["components","mdxType","originalType","parentName"]),m=d(t),p=a,f=m["".concat(l,".").concat(p)]||m[p]||c[p]||n;return t?o.createElement(f,i(i({ref:r},u),{},{components:t})):o.createElement(f,i({ref:r},u))}));function p(e,r){var t=arguments,a=r&&r.mdxType;if("string"==typeof e||a){var n=t.length,i=new Array(n);i[0]=m;var s={};for(var l in r)hasOwnProperty.call(r,l)&&(s[l]=r[l]);s.originalType=e,s.mdxType="string"==typeof e?e:a,i[1]=s;for(var d=2;d<n;d++)i[d]=t[d];return o.createElement.apply(null,i)}return o.createElement.apply(null,t)}m.displayName="MDXCreateElement"},8292:function(e,r,t){t.r(r),t.d(r,{assets:function(){return l},contentTitle:function(){return i},default:function(){return c},frontMatter:function(){return n},metadata:function(){return s},toc:function(){return d}});var o=t(3117),a=(t(7294),t(3905));const n={id:"word",title:"Word",sidebar_position:31,description:"Word"},i="Word",s={unversionedId:"E-ComputerArchitecture/word",id:"E-ComputerArchitecture/word",title:"Word",description:"Word",source:"@site/docs/E-ComputerArchitecture/word.md",sourceDirName:"E-ComputerArchitecture",slug:"/E-ComputerArchitecture/word",permalink:"/SPO600/E-ComputerArchitecture/word",draft:!1,editUrl:"https://github.com/Seneca-ICTOER/SPO600/tree/main/docs/E-ComputerArchitecture/word.md",tags:[],version:"current",sidebarPosition:31,frontMatter:{id:"word",title:"Word",sidebar_position:31,description:"Word"},sidebar:"courseNotesSidebar",previous:{title:"Volatile",permalink:"/SPO600/E-ComputerArchitecture/volatile"},next:{title:"Assembly Language",permalink:"/SPO600/F-AssemblyLanguage/assembly-language"}},l={},d=[{value:"Hardware Word",id:"hardware-word",level:2},{value:"Common Names for Various Word Sizes",id:"common-names-for-various-word-sizes",level:2},{value:"Bit",id:"bit",level:3},{value:"Byte",id:"byte",level:3},{value:"Octet",id:"octet",level:3},{value:"Nibble",id:"nibble",level:3},{value:"Half word, Single word, Double word, Quad word",id:"half-word-single-word-double-word-quad-word",level:3}],u={toc:d};function c(e){let{components:r,...t}=e;return(0,a.kt)("wrapper",(0,o.Z)({},u,t,{components:r,mdxType:"MDXLayout"}),(0,a.kt)("h1",{id:"word"},"Word"),(0,a.kt)("p",null,"A word is a set number of bits managed as a unit."),(0,a.kt)("h2",{id:"hardware-word"},"Hardware Word"),(0,a.kt)("p",null,"A ",(0,a.kt)("em",{parentName:"p"},"hardware word")," is the group of bits normally managed by a processor. The word size is a distinguishing feature of a processor, and is typically a power-of-two multiple of eight bits (8, 16, 32, or 64 bits), although some rare or early processors used different word sizes."),(0,a.kt)("p",null,"The word size is usually associated with the size of general-purpose ",(0,a.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/register"},"registers"),' and the amount of data read from or written to memory at one time. Most modern processors can read/write alternate word sizes (for example, a "64-bit" x86_64 system can also read/write 32, 16, and 8 bit values to/from memory, and 64-bit registers can be accessed as 32, 16, or 8-bit subsets). Additionally, many modern systems use a different memory word size than CPU word size (for example, a "64-bit" system may be built to read/write memory 128 bits at a time), but this is transparent to the programmer and user.'),(0,a.kt)("h2",{id:"common-names-for-various-word-sizes"},"Common Names for Various Word Sizes"),(0,a.kt)("h3",{id:"bit"},"Bit"),(0,a.kt)("p",null,"A bit is a single ",(0,a.kt)("em",{parentName:"p"},"binary digit"),", a value that can take one of two states. These states may be referred to as:"),(0,a.kt)("ul",null,(0,a.kt)("li",{parentName:"ul"},"1 or 0"),(0,a.kt)("li",{parentName:"ul"},"True or False"),(0,a.kt)("li",{parentName:"ul"},"On or Off (electrically)"),(0,a.kt)("li",{parentName:"ul"},"Positive or Negative charge, or Forward or Reverse current flow (electrically - differential signalling)")),(0,a.kt)("h3",{id:"byte"},"Byte"),(0,a.kt)("p",null,"A byte is a collection of eight ",(0,a.kt)("strong",{parentName:"p"},"bits"),". It is a convenient size for use with many small character sets such as ",(0,a.kt)("a",{parentName:"p",href:"http://czyborra.com/charsets/iso646.html"},"ASCII"),", ",(0,a.kt)("a",{parentName:"p",href:"http://czyborra.com/charsets/iso8859.html"},"ISO8859"),", and ",(0,a.kt)("a",{parentName:"p",href:"http://czyborra.com/charsets/iso646.html#EBCDIC"},"EBCDIC"),", and can also be used with the ",(0,a.kt)("a",{parentName:"p",href:"http://czyborra.com/utf/#UTF-8"},"UTF-8")," encoding of Unicode. It is often viewed as the smallest hardware word size that makes sense for general-purpose computing."),(0,a.kt)("p",null,'Most computers with larger hardware word sizes continue to rank memory, storage, and data sizes in bytes (or prefixed multiples of bytes) for comparability. For example, an x86_64 system will be advertised as having "16 gigabytes" of memory instead of "2 gigawords".'),(0,a.kt)("h3",{id:"octet"},"Octet"),(0,a.kt)("p",null,"Another name for ",(0,a.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/word#byte"},"byte"),", commonly used in telecommunication standards and in French."),(0,a.kt)("h3",{id:"nibble"},"Nibble"),(0,a.kt)("p",null,"A nibble (or nybble) is a half-byte, corresponding to one hexadecimal or BCD digit."),(0,a.kt)("h3",{id:"half-word-single-word-double-word-quad-word"},"Half word, Single word, Double word, Quad word"),(0,a.kt)("p",null,"The terms half word (or halfword or half-word), single word, double word, and quad word are often used in contemporary computing to refer to common word sizes relative to a 32-bit base word size:"),(0,a.kt)("ul",null,(0,a.kt)("li",{parentName:"ul"},"half word = 16 bits"),(0,a.kt)("li",{parentName:"ul"},"single word = 32 bits"),(0,a.kt)("li",{parentName:"ul"},"double word = 64 bits"),(0,a.kt)("li",{parentName:"ul"},"quad word = 128 bits")),(0,a.kt)("p",null,"This terminology can be seen, for example, in the lane naming conventions for AArch64 SIMD (where ",(0,a.kt)("inlineCode",{parentName:"p"},"v0.8h")," refers to the 128-bit vector register 0 divided in eight half word lanes) and x86_86 instruction suffixes (MOVQ to move a quad word)."),(0,a.kt)("p",null,"The 32-bit base size is reflective of the 32-bit standard integer size used in the predominant LP64 (and less common ILP32) programming models."))}c.isMDXComponent=!0}}]);