

================================================================
== Vivado HLS Report for 'ov7670_diretto'
================================================================
* Date:           Thu Oct  8 16:53:42 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        lettura_diretta
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  41.67|      1.96|        0.01|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    3|    2|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (!brmerge) | (!or_cond) | (!href_V_read)
	3  / (brmerge & or_cond & href_V_read)
3 --> 
	4  / true
4 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_in_read = call i8 @_ssdm_op_Read.ap_none.i8(i8 %data_in)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_in_assign = alloca i8, align 1"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "store volatile i8 %data_in_read, i8* %data_in_assign, align 1"

 <State 2> : 1.96ns
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %data_in), !map !42"
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %href_V), !map !48"
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %vsync_V), !map !52"
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %data_out_V), !map !56"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %line_valid_V), !map !60"
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %frame_valid_V), !map !64"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @ov7670_diretto_str) nounwind"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%vsync_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %vsync_V)"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%href_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %href_V)"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%data_in_assign_load = load volatile i8* %data_in_assign, align 1" [lettura_diretta/lettura_diretta.cpp:9]
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %data_in, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:9]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %href_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:10]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %vsync_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:11]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %line_valid_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:13]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %frame_valid_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:14]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_out_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:16]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:17]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%count_lines_load = load i32* @count_lines, align 4" [lettura_diretta/lettura_diretta.cpp:23]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @count_lines, i32 1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:23]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @count_readings, i32 1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:24]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%first_load = load i1* @first, align 1" [lettura_diretta/lettura_diretta.cpp:25]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @first, i32 1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:25]
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node brmerge)   --->   "%p_not1 = xor i1 %first_load, true" [lettura_diretta/lettura_diretta.cpp:27]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.33ns) (out node of the LUT)   --->   "%brmerge = or i1 %vsync_V_read, %p_not1" [lettura_diretta/lettura_diretta.cpp:27]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %brmerge, label %._crit_edge, label %1" [lettura_diretta/lettura_diretta.cpp:27]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 false)" [lettura_diretta/lettura_diretta.cpp:29]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 false)" [lettura_diretta/lettura_diretta.cpp:30]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br label %12" [lettura_diretta/lettura_diretta.cpp:32]
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "store i1 false, i1* @first, align 1" [lettura_diretta/lettura_diretta.cpp:34]
ST_2 : Operation 37 [1/1] (0.33ns)   --->   "%p_not = xor i1 %vsync_V_read, true" [lettura_diretta/lettura_diretta.cpp:36]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.11ns)   --->   "%tmp_2 = icmp ult i32 %count_lines_load, 480" [lettura_diretta/lettura_diretta.cpp:36]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.33ns)   --->   "%or_cond = and i1 %tmp_2, %p_not" [lettura_diretta/lettura_diretta.cpp:36]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %2, label %8" [lettura_diretta/lettura_diretta.cpp:36]
ST_2 : Operation 41 [1/1] (1.11ns)   --->   "%tmp_3 = icmp eq i32 %count_lines_load, 480" [lettura_diretta/lettura_diretta.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.33ns)   --->   "%or_cond1 = and i1 %tmp_3, %p_not" [lettura_diretta/lettura_diretta.cpp:57]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 false)" [lettura_diretta/lettura_diretta.cpp:59]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %or_cond1, label %10, label %9" [lettura_diretta/lettura_diretta.cpp:57]
ST_2 : Operation 45 [1/1] (0.75ns)   --->   "store i32 0, i32* @count_lines, align 4" [lettura_diretta/lettura_diretta.cpp:64]
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %10"
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %11"
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 true)" [lettura_diretta/lettura_diretta.cpp:39]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%count_readings_load = load i32* @count_readings, align 4" [lettura_diretta/lettura_diretta.cpp:46]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %href_V_read, label %3, label %4" [lettura_diretta/lettura_diretta.cpp:40]
ST_2 : Operation 51 [1/1] (1.11ns)   --->   "%tmp_7 = icmp eq i32 %count_readings_load, 1280" [lettura_diretta/lettura_diretta.cpp:48]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 false)" [lettura_diretta/lettura_diretta.cpp:50]
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %5, label %6" [lettura_diretta/lettura_diretta.cpp:48]
ST_2 : Operation 54 [1/1] (0.75ns)   --->   "store i32 0, i32* @count_readings, align 4" [lettura_diretta/lettura_diretta.cpp:51]
ST_2 : Operation 55 [1/1] (1.20ns)   --->   "%tmp_8 = add i32 %count_lines_load, 1" [lettura_diretta/lettura_diretta.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.75ns)   --->   "store i32 %tmp_8, i32* @count_lines, align 4" [lettura_diretta/lettura_diretta.cpp:52]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br label %6" [lettura_diretta/lettura_diretta.cpp:53]
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br label %7"
ST_2 : Operation 59 [1/1] (1.20ns)   --->   "%tmp_6 = add i32 %count_readings_load, 1" [lettura_diretta/lettura_diretta.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.75ns)   --->   "store i32 %tmp_6, i32* @count_readings, align 4" [lettura_diretta/lettura_diretta.cpp:46]

 <State 3> : 0.00ns
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp = load volatile i8* %data_in_assign, align 1" [lettura_diretta/lettura_diretta.cpp:42]
ST_3 : Operation 62 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %data_out_V, i8 %tmp)" [lettura_diretta/lettura_diretta.cpp:42]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 63 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %data_out_V, i8 %tmp)" [lettura_diretta/lettura_diretta.cpp:42]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 true)" [lettura_diretta/lettura_diretta.cpp:45]
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br label %7" [lettura_diretta/lettura_diretta.cpp:47]
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br label %11" [lettura_diretta/lettura_diretta.cpp:56]
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br label %12" [lettura_diretta/lettura_diretta.cpp:66]
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "ret void" [lettura_diretta/lettura_diretta.cpp:67]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 41.7ns, clock uncertainty: 0.01ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.96ns
The critical path consists of the following:
	'load' operation ('count_lines_load', lettura_diretta/lettura_diretta.cpp:23) on static variable 'count_lines' [30]  (0 ns)
	'add' operation ('tmp_8', lettura_diretta/lettura_diretta.cpp:52) [68]  (1.2 ns)
	'store' operation (lettura_diretta/lettura_diretta.cpp:52) of variable 'tmp_8', lettura_diretta/lettura_diretta.cpp:52 on static variable 'count_lines' [69]  (0.755 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
