# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.084/*         0.054/*         U1_ClkDiv/odd_edge_tog_reg/SI    1
TX_CLK(R)->TX_CLK(R)	0.752    0.085/*         0.052/*         F1_fifo/u_w2r_sync/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.085/*         0.047/*         U0_ClkDiv/odd_edge_tog_reg/SI    1
TX_CLK(R)->TX_CLK(R)	0.752    0.086/*         0.052/*         F1_fifo/u_w2r_sync/\sync_reg_reg[0][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.752    0.086/*         0.052/*         F1_fifo/u_w2r_sync/\sync_reg_reg[2][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.748    0.090/*         0.056/*         F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.039    0.097/*         0.064/*         U0_ALU/\ALU_OUT_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.747    0.099/*         0.057/*         PUL_GEN_1/sync_flop_reg/D    1
@(R)->SCAN_CLK(R)	0.525    0.107/*         0.066/*         U0_UART/U0_UART_TX/S1/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.526    0.107/*         0.066/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.526    0.108/*         0.066/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.526    0.108/*         0.066/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.526    0.109/*         0.066/*         U0_UART/U0_UART_TX/S1/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.526    0.109/*         0.066/*         U0_UART/U0_UART_TX/S1/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.526    0.109/*         0.066/*         U0_UART/U0_UART_TX/P1/par_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.526    0.109/*         0.066/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.526    0.109/*         0.066/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.526    0.109/*         0.066/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.526    0.110/*         0.066/*         U0_UART/U0_UART_TX/S1/ser_data_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.111/*         0.064/*         RST_SYNC_1/\sync_reg_reg[0] /SI    1
UARTCLK(R)->UARTCLK(R)	0.692    0.111/*         0.056/*         RST_SYNC_2/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.112/*         0.064/*         F1_fifo/wptr_full/\bn_wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.652    0.114/*         0.060/*         F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.116/*         0.060/*         U0_ALU/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.116/*         0.060/*         F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /D    1
@(R)->SCAN_CLK(R)	0.518    0.117/*         0.074/*         U0_UART/U0_UART_TX/S1/\count_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.117/*         0.060/*         F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.117/*         0.060/*         F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.117/*         0.060/*         U0_ALU/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.119/*         0.065/*         F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.119/*         0.060/*         U0_ALU/\ALU_OUT_reg[5] /SI    1
REFCLK(R)->REFCLK(R)	0.378    0.119/*         0.057/*         F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.119/*         0.060/*         U0_ALU/\ALU_OUT_reg[4] /SI    1
REFCLK(R)->REFCLK(R)	0.378    0.119/*         0.057/*         F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] /D    1
REFCLK(R)->REFCLK(R)	0.332    0.120/*         0.059/*         U0_ref_sync/\sync_reg_reg[1] /D    1
REFCLK(R)->REFCLK(R)	0.377    0.120/*         0.057/*         F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.121/*         0.060/*         U0_ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.121/*         0.060/*         U0_ALU/\ALU_OUT_reg[13] /SI    1
REFCLK(R)->REFCLK(R)	0.374    0.121/*         0.060/*         RST_SYNC_1/\sync_reg_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.122/*         0.060/*         U0_ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.123/*         0.060/*         U0_ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.041    0.123/*         0.060/*         U0_ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.124/*         0.060/*         U0_ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.041    0.124/*         0.060/*         U0_ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.039    0.124/*         0.064/*         U0_ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.127/*         0.060/*         U0_ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.127/*         0.060/*         U0_ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.133/*         0.061/*         U0_ALU/\ALU_OUT_reg[2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.751    0.146/*         0.052/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.751    0.148/*         0.052/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	0.751    0.149/*         0.052/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[1] /D    1
TX_CLK(R)->TX_CLK(R)	0.746    0.149/*         0.056/*         U0_UART/U0_UART_TX/S1/\count_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	0.751    0.150/*         0.052/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[2] /D    1
TX_CLK(R)->TX_CLK(R)	0.750    0.151/*         0.052/*         U0_UART/U0_UART_TX/S1/ser_data_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.750    0.153/*         0.052/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[6] /D    1
TX_CLK(R)->TX_CLK(R)	0.750    0.154/*         0.052/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[4] /D    1
TX_CLK(R)->TX_CLK(R)	0.750    0.156/*         0.052/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[5] /D    1
TX_CLK(R)->TX_CLK(R)	0.750    0.157/*         0.052/*         U0_UART/U0_UART_TX/P1/par_bit_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.750    0.157/*         0.052/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[7] /D    1
@(R)->UARTCLK(R)	0.677    0.162/*         0.072/*         RST_SYNC_2/\sync_reg_reg[0] /RN    1
REFCLK(R)->REFCLK(R)	0.285    */0.164         */0.088         U0_RegFile/\Reg_File_reg[0][0] /D    1
REFCLK(R)->REFCLK(R)	0.285    */0.164         */0.088         U0_RegFile/\Reg_File_reg[0][1] /D    1
RX_CLK(R)->RX_CLK(R)	0.692    */0.164         */0.094         U0_UART/U0_UART_RX/D0/\sample_test_reg[0] /D    1
REFCLK(R)->REFCLK(R)	0.285    */0.165         */0.088         U0_RegFile/\Reg_File_reg[0][3] /D    1
REFCLK(R)->REFCLK(R)	0.331    0.165/*         0.060/*         U0_ref_sync/enable_flop_reg/D    1
RX_CLK(R)->RX_CLK(R)	0.727    0.165/*         0.059/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[2] /D    1
@(R)->UARTCLK(R)	0.673    0.165/*         0.075/*         RST_SYNC_2/\sync_reg_reg[1] /RN    1
RX_CLK(R)->RX_CLK(R)	0.736    0.169/*         0.052/*         U0_UART/U0_UART_RX/STP0/stp_err_reg/D    1
RX_CLK(R)->RX_CLK(R)	0.727    0.169/*         0.059/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[1] /D    1
REFCLK(R)->REFCLK(R)	0.291    */0.169         */0.088         U0_RegFile/\Reg_File_reg[10][5] /D    1
TX_CLK(R)->TX_CLK(R)	0.752    0.170/*         0.052/*         F1_fifo/rptr_empty/\g_rptr_reg[0] /D    1
REFCLK(R)->REFCLK(R)	0.334    0.170/*         0.057/*         F1_fifo/u_r2w_sync/\sync_reg_reg[3][1] /D    1
REFCLK(R)->REFCLK(R)	0.292    */0.170         */0.089         U0_RegFile/\Reg_File_reg[11][6] /D    1
REFCLK(R)->REFCLK(R)	0.295    */0.171         */0.089         U0_RegFile/\Reg_File_reg[11][1] /D    1
REFCLK(R)->REFCLK(R)	0.293    */0.171         */0.089         U0_RegFile/\Reg_File_reg[5][7] /D    1
REFCLK(R)->REFCLK(R)	0.316    */0.171         */0.089         U0_RegFile/\Reg_File_reg[15][3] /D    1
REFCLK(R)->REFCLK(R)	0.285    */0.171         */0.089         U0_RegFile/\Reg_File_reg[0][2] /D    1
REFCLK(R)->REFCLK(R)	0.278    */0.172         */0.089         U0_RegFile/\Reg_File_reg[5][0] /D    1
TX_CLK(R)->TX_CLK(R)	0.716    */0.172         */0.086         U0_UART/U0_UART_TX/S1/\count_reg[0] /D    1
REFCLK(R)->REFCLK(R)	0.313    */0.172         */0.089         U0_RegFile/\Reg_File_reg[14][2] /D    1
REFCLK(R)->REFCLK(R)	0.283    */0.172         */0.088         U0_RegFile/\Reg_File_reg[0][4] /D    1
REFCLK(R)->REFCLK(R)	0.312    */0.172         */0.089         U0_RegFile/\Reg_File_reg[10][6] /D    1
REFCLK(R)->REFCLK(R)	0.293    */0.173         */0.089         U0_RegFile/\Reg_File_reg[10][3] /D    1
REFCLK(R)->REFCLK(R)	0.278    */0.173         */0.089         U0_RegFile/\Reg_File_reg[4][4] /D    1
REFCLK(R)->REFCLK(R)	0.292    */0.173         */0.089         U0_RegFile/\Reg_File_reg[11][7] /D    1
REFCLK(R)->REFCLK(R)	0.303    */0.173         */0.089         U0_RegFile/\Reg_File_reg[10][1] /D    1
REFCLK(R)->REFCLK(R)	0.312    */0.173         */0.089         U0_RegFile/\Reg_File_reg[14][3] /D    1
REFCLK(R)->REFCLK(R)	0.314    */0.173         */0.089         U0_RegFile/\Reg_File_reg[14][0] /D    1
REFCLK(R)->REFCLK(R)	0.277    */0.173         */0.089         U0_RegFile/\Reg_File_reg[4][5] /D    1
REFCLK(R)->REFCLK(R)	0.277    */0.173         */0.089         U0_RegFile/\Reg_File_reg[5][1] /D    1
RX_CLK(R)->RX_CLK(R)	0.734    0.173/*         0.052/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[5] /D    1
REFCLK(R)->REFCLK(R)	0.313    */0.173         */0.089         U0_RegFile/\Reg_File_reg[14][7] /D    1
RX_CLK(R)->RX_CLK(R)	0.734    0.174/*         0.051/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[3] /D    1
REFCLK(R)->REFCLK(R)	0.292    */0.174         */0.089         U0_RegFile/\Reg_File_reg[10][4] /D    1
REFCLK(R)->REFCLK(R)	0.314    */0.174         */0.089         U0_RegFile/\Reg_File_reg[15][1] /D    1
REFCLK(R)->REFCLK(R)	0.290    */0.174         */0.089         U0_RegFile/\Reg_File_reg[11][5] /D    1
REFCLK(R)->REFCLK(R)	0.307    */0.174         */0.089         U0_RegFile/\Reg_File_reg[10][0] /D    1
REFCLK(R)->REFCLK(R)	0.297    */0.175         */0.089         U0_RegFile/\Reg_File_reg[11][2] /D    1
REFCLK(R)->REFCLK(R)	0.292    */0.175         */0.089         U0_RegFile/\Reg_File_reg[11][3] /D    1
REFCLK(R)->REFCLK(R)	0.293    */0.175         */0.089         U0_RegFile/\Reg_File_reg[5][6] /D    1
REFCLK(R)->REFCLK(R)	0.312    */0.175         */0.089         U0_RegFile/\Reg_File_reg[11][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.733    0.176/*         0.052/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[1] /D    1
REFCLK(R)->REFCLK(R)	0.277    */0.176         */0.089         U0_RegFile/\Reg_File_reg[4][0] /D    1
REFCLK(R)->REFCLK(R)	0.314    */0.176         */0.089         U0_RegFile/\Reg_File_reg[14][6] /D    1
REFCLK(R)->REFCLK(R)	0.314    */0.176         */0.089         U0_RegFile/\Reg_File_reg[15][7] /D    1
REFCLK(R)->REFCLK(R)	0.286    */0.176         */0.089         U0_RegFile/\Reg_File_reg[11][4] /D    1
REFCLK(R)->REFCLK(R)	0.300    */0.176         */0.089         U0_RegFile/\Reg_File_reg[10][2] /D    1
REFCLK(R)->REFCLK(R)	0.277    */0.176         */0.089         U0_RegFile/\Reg_File_reg[4][7] /D    1
REFCLK(R)->REFCLK(R)	0.313    */0.177         */0.089         U0_RegFile/\Reg_File_reg[14][1] /D    1
REFCLK(R)->REFCLK(R)	0.277    */0.177         */0.089         U0_RegFile/\Reg_File_reg[4][1] /D    1
REFCLK(R)->REFCLK(R)	0.314    */0.178         */0.089         U0_RegFile/\Reg_File_reg[14][5] /D    1
RX_CLK(R)->RX_CLK(R)	0.734    0.178/*         0.052/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[4] /D    1
REFCLK(R)->REFCLK(R)	0.293    */0.178         */0.089         U0_RegFile/\Reg_File_reg[5][5] /D    1
REFCLK(R)->REFCLK(R)	0.315    */0.178         */0.089         U0_RegFile/\Reg_File_reg[15][4] /D    1
REFCLK(R)->REFCLK(R)	0.332    0.178/*         0.036/*         U0_RegFile/\Reg_File_reg[1][2] /D    1
REFCLK(R)->REFCLK(R)	0.314    */0.178         */0.089         U0_RegFile/\Reg_File_reg[14][4] /D    1
REFCLK(R)->REFCLK(R)	0.315    */0.178         */0.089         U0_RegFile/\Reg_File_reg[15][6] /D    1
REFCLK(R)->REFCLK(R)	0.313    */0.179         */0.089         U0_RegFile/\Reg_File_reg[15][2] /D    1
REFCLK(R)->REFCLK(R)	0.277    */0.179         */0.089         U0_RegFile/\Reg_File_reg[4][2] /D    1
REFCLK(R)->REFCLK(R)	0.311    */0.179         */0.090         U0_RegFile/\Reg_File_reg[10][7] /D    1
REFCLK(R)->REFCLK(R)	0.277    */0.180         */0.089         U0_RegFile/\Reg_File_reg[5][2] /D    1
RX_CLK(R)->RX_CLK(R)	0.735    0.180/*         0.052/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[0] /D    1
REFCLK(R)->REFCLK(R)	0.311    0.180/*         0.053/*         U0_RegFile/\Reg_File_reg[6][4] /D    1
TX_CLK(R)->TX_CLK(R)	0.752    0.180/*         0.052/*         F1_fifo/rptr_empty/\g_rptr_reg[2] /D    1
RX_CLK(R)->RX_CLK(R)	0.734    0.180/*         0.051/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[6] /D    1
RX_CLK(R)->RX_CLK(R)	0.734    0.180/*         0.051/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[7] /D    1
REFCLK(R)->REFCLK(R)	0.293    */0.181         */0.089         U0_RegFile/\Reg_File_reg[5][3] /D    1
REFCLK(R)->REFCLK(R)	0.276    */0.181         */0.090         U0_RegFile/\Reg_File_reg[4][6] /D    1
REFCLK(R)->REFCLK(R)	0.310    0.181/*         0.053/*         U0_RegFile/\Reg_File_reg[2][2] /D    1
REFCLK(R)->REFCLK(R)	0.277    */0.181         */0.090         U0_RegFile/\Reg_File_reg[4][3] /D    1
REFCLK(R)->REFCLK(R)	0.311    0.182/*         0.054/*         U0_RegFile/\Reg_File_reg[6][5] /D    1
RX_CLK(R)->RX_CLK(R)	0.737    0.182/*         0.052/*         U0_UART/U0_UART_RX/STR0/strt_glitch_reg/D    1
REFCLK(R)->REFCLK(R)	0.291    */0.183         */0.090         U0_RegFile/\Reg_File_reg[15][0] /D    1
REFCLK(R)->REFCLK(R)	0.326    0.183/*         0.054/*         U0_RegFile/\Reg_File_reg[7][4] /D    1
REFCLK(R)->REFCLK(R)	0.312    0.183/*         0.053/*         U0_RegFile/\Reg_File_reg[6][1] /D    1
REFCLK(R)->REFCLK(R)	0.293    */0.183         */0.089         U0_RegFile/\Reg_File_reg[5][4] /D    1
REFCLK(R)->REFCLK(R)	0.326    0.183/*         0.054/*         U0_RegFile/\Reg_File_reg[6][6] /D    1
REFCLK(R)->REFCLK(R)	0.312    0.184/*         0.053/*         U0_RegFile/\Reg_File_reg[6][3] /D    1
TX_CLK(R)->TX_CLK(R)	0.752    0.184/*         0.052/*         F1_fifo/rptr_empty/\g_rptr_reg[1] /D    1
REFCLK(R)->REFCLK(R)	0.311    0.184/*         0.053/*         U0_RegFile/\Reg_File_reg[7][5] /D    1
TX_CLK(R)->TX_CLK(R)	0.751    0.184/*         0.051/*         U0_UART/U0_UART_TX/S1/\count_reg[2] /D    1
REFCLK(R)->REFCLK(R)	0.327    0.184/*         0.054/*         U0_RegFile/\Reg_File_reg[7][1] /D    1
REFCLK(R)->REFCLK(R)	0.328    0.184/*         0.054/*         U0_RegFile/\Reg_File_reg[6][0] /D    1
REFCLK(R)->REFCLK(R)	0.326    0.184/*         0.054/*         U0_RegFile/\Reg_File_reg[7][6] /D    1
RX_CLK(R)->RX_CLK(R)	0.734    0.184/*         0.052/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[2] /D    1
REFCLK(R)->REFCLK(R)	0.311    0.185/*         0.054/*         U0_RegFile/\Reg_File_reg[2][7] /D    1
REFCLK(R)->REFCLK(R)	0.327    0.185/*         0.054/*         U0_RegFile/\Reg_File_reg[6][7] /D    1
REFCLK(R)->REFCLK(R)	0.339    0.185/*         0.055/*         U0_RegFile/\Reg_File_reg[9][3] /D    1
REFCLK(R)->REFCLK(R)	0.311    0.185/*         0.054/*         U0_RegFile/\Reg_File_reg[2][6] /D    1
REFCLK(R)->REFCLK(R)	0.312    0.185/*         0.054/*         U0_RegFile/\Reg_File_reg[6][2] /D    1
REFCLK(R)->REFCLK(R)	0.349    0.185/*         0.055/*         U0_RegFile/\Reg_File_reg[12][3] /D    1
REFCLK(R)->REFCLK(R)	0.326    0.186/*         0.054/*         U0_RegFile/\Reg_File_reg[7][2] /D    1
REFCLK(R)->REFCLK(R)	0.350    0.186/*         0.055/*         U0_RegFile/\Reg_File_reg[12][5] /D    1
REFCLK(R)->REFCLK(R)	0.337    0.186/*         0.054/*         U0_RegFile/\Reg_File_reg[8][3] /D    1
REFCLK(R)->REFCLK(R)	0.349    0.186/*         0.055/*         U0_RegFile/\Reg_File_reg[13][0] /D    1
REFCLK(R)->REFCLK(R)	0.314    */0.186         */0.090         U0_RegFile/\Reg_File_reg[15][5] /D    1
REFCLK(R)->REFCLK(R)	0.350    0.186/*         0.054/*         U0_RegFile/\Reg_File_reg[12][4] /D    1
REFCLK(R)->REFCLK(R)	0.337    0.186/*         0.054/*         U0_RegFile/\Reg_File_reg[8][2] /D    1
REFCLK(R)->REFCLK(R)	0.349    0.186/*         0.055/*         U0_RegFile/\Reg_File_reg[13][1] /D    1
REFCLK(R)->REFCLK(R)	0.346    0.187/*         0.054/*         U0_RegFile/\Reg_File_reg[9][4] /D    1
REFCLK(R)->REFCLK(R)	0.311    0.187/*         0.053/*         U0_RegFile/\Reg_File_reg[7][3] /D    1
REFCLK(R)->REFCLK(R)	0.345    0.187/*         0.054/*         U0_RegFile/\Reg_File_reg[9][0] /D    1
REFCLK(R)->REFCLK(R)	0.339    0.187/*         0.054/*         U0_RegFile/\Reg_File_reg[9][2] /D    1
REFCLK(R)->REFCLK(R)	0.347    0.187/*         0.055/*         U0_RegFile/\Reg_File_reg[9][5] /D    1
REFCLK(R)->REFCLK(R)	0.349    0.188/*         0.055/*         U0_RegFile/\Reg_File_reg[13][3] /D    1
REFCLK(R)->REFCLK(R)	0.346    0.188/*         0.055/*         U0_RegFile/\Reg_File_reg[8][7] /D    1
REFCLK(R)->REFCLK(R)	0.327    0.188/*         0.054/*         U0_RegFile/\Reg_File_reg[7][0] /D    1
REFCLK(R)->REFCLK(R)	0.366    0.188/*         0.057/*         F1_fifo/fifomem/\MEM_reg[2][3] /D    1
REFCLK(R)->REFCLK(R)	0.373    0.188/*         0.057/*         F1_fifo/fifomem/\MEM_reg[6][0] /D    1
REFCLK(R)->REFCLK(R)	0.349    0.188/*         0.055/*         U0_RegFile/\Reg_File_reg[13][5] /D    1
REFCLK(R)->REFCLK(R)	0.365    0.189/*         0.057/*         F1_fifo/fifomem/\MEM_reg[6][3] /D    1
REFCLK(R)->REFCLK(R)	0.349    0.189/*         0.055/*         U0_RegFile/\Reg_File_reg[13][2] /D    1
REFCLK(R)->REFCLK(R)	0.348    0.190/*         0.055/*         U0_RegFile/\Reg_File_reg[12][2] /D    1
REFCLK(R)->REFCLK(R)	0.350    0.190/*         0.055/*         U0_RegFile/\Reg_File_reg[12][6] /D    1
REFCLK(R)->REFCLK(R)	0.315    0.190/*         0.055/*         U0_RegFile/\RdData_reg[2] /D    1
REFCLK(R)->REFCLK(R)	0.346    0.190/*         0.055/*         U0_RegFile/\Reg_File_reg[9][6] /D    1
REFCLK(R)->REFCLK(R)	0.328    0.190/*         0.054/*         U0_RegFile/\Reg_File_reg[12][1] /D    1
REFCLK(R)->REFCLK(R)	0.308    0.190/*         0.053/*         U0_RegFile/RdData_VLD_reg/D    1
REFCLK(R)->REFCLK(R)	0.343    0.190/*         0.055/*         U0_RegFile/\Reg_File_reg[8][1] /D    1
REFCLK(R)->REFCLK(R)	0.377    0.190/*         0.057/*         F1_fifo/fifomem/\MEM_reg[3][6] /D    1
REFCLK(R)->REFCLK(R)	0.347    0.190/*         0.055/*         U0_RegFile/\Reg_File_reg[9][7] /D    1
REFCLK(R)->REFCLK(R)	0.346    0.190/*         0.055/*         U0_RegFile/\Reg_File_reg[8][0] /D    1
REFCLK(R)->REFCLK(R)	0.377    0.190/*         0.057/*         F1_fifo/fifomem/\MEM_reg[2][6] /D    1
REFCLK(R)->REFCLK(R)	0.376    0.190/*         0.057/*         F1_fifo/fifomem/\MEM_reg[6][6] /D    1
REFCLK(R)->REFCLK(R)	0.348    0.190/*         0.055/*         U0_RegFile/\Reg_File_reg[12][7] /D    1
REFCLK(R)->REFCLK(R)	0.348    0.190/*         0.055/*         U0_RegFile/\Reg_File_reg[8][6] /D    1
REFCLK(R)->REFCLK(R)	0.326    0.191/*         0.054/*         U0_RegFile/\Reg_File_reg[7][7] /D    1
REFCLK(R)->REFCLK(R)	0.313    0.191/*         0.054/*         U0_RegFile/\RdData_reg[5] /D    1
REFCLK(R)->REFCLK(R)	0.376    0.191/*         0.057/*         F1_fifo/fifomem/\MEM_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.191/*         0.067/*         U0_ref_sync/enable_flop_reg/SI    1
REFCLK(R)->REFCLK(R)	0.348    0.191/*         0.055/*         U0_RegFile/\Reg_File_reg[12][0] /D    1
REFCLK(R)->REFCLK(R)	0.346    0.191/*         0.055/*         U0_RegFile/\Reg_File_reg[8][4] /D    1
TX_CLK(R)->TX_CLK(R)	0.750    0.191/*         0.054/*         F1_fifo/rptr_empty/\g_rptr_reg[3] /D    1
REFCLK(R)->REFCLK(R)	0.378    0.191/*         0.057/*         F1_fifo/fifomem/\MEM_reg[3][4] /D    1
REFCLK(R)->REFCLK(R)	0.365    0.191/*         0.057/*         F1_fifo/fifomem/\MEM_reg[3][1] /D    1
REFCLK(R)->REFCLK(R)	0.354    0.191/*         0.057/*         F1_fifo/fifomem/\MEM_reg[1][2] /D    1
REFCLK(R)->REFCLK(R)	0.352    0.192/*         0.057/*         F1_fifo/fifomem/\MEM_reg[7][2] /D    1
REFCLK(R)->REFCLK(R)	0.364    0.192/*         0.057/*         F1_fifo/fifomem/\MEM_reg[3][3] /D    1
REFCLK(R)->REFCLK(R)	0.349    0.192/*         0.055/*         U0_RegFile/\Reg_File_reg[13][4] /D    1
REFCLK(R)->REFCLK(R)	0.354    0.192/*         0.057/*         F1_fifo/fifomem/\MEM_reg[0][2] /D    1
REFCLK(R)->REFCLK(R)	0.378    0.192/*         0.057/*         F1_fifo/fifomem/\MEM_reg[2][4] /D    1
UARTCLK(R)->UARTCLK(R)	0.683    0.192/*         0.052/*         U0_ClkDiv/odd_edge_tog_reg/D    1
REFCLK(R)->REFCLK(R)	0.364    0.192/*         0.057/*         F1_fifo/fifomem/\MEM_reg[3][0] /D    1
REFCLK(R)->REFCLK(R)	0.375    0.192/*         0.057/*         F1_fifo/fifomem/\MEM_reg[6][5] /D    1
REFCLK(R)->REFCLK(R)	0.373    0.192/*         0.057/*         F1_fifo/fifomem/\MEM_reg[6][1] /D    1
REFCLK(R)->REFCLK(R)	0.353    0.192/*         0.057/*         F1_fifo/fifomem/\MEM_reg[2][0] /D    1
REFCLK(R)->REFCLK(R)	0.315    0.192/*         0.055/*         U0_RegFile/\RdData_reg[3] /D    1
REFCLK(R)->REFCLK(R)	0.377    0.193/*         0.057/*         F1_fifo/fifomem/\MEM_reg[2][5] /D    1
REFCLK(R)->REFCLK(R)	0.364    0.193/*         0.057/*         F1_fifo/fifomem/\MEM_reg[4][3] /D    1
REFCLK(R)->REFCLK(R)	0.376    0.193/*         0.057/*         F1_fifo/fifomem/\MEM_reg[5][7] /D    1
REFCLK(R)->REFCLK(R)	0.365    0.193/*         0.057/*         F1_fifo/fifomem/\MEM_reg[0][4] /D    1
REFCLK(R)->REFCLK(R)	0.346    0.193/*         0.055/*         U0_RegFile/\Reg_File_reg[8][5] /D    1
REFCLK(R)->REFCLK(R)	0.354    0.193/*         0.057/*         F1_fifo/fifomem/\MEM_reg[0][1] /D    1
REFCLK(R)->REFCLK(R)	0.373    0.193/*         0.057/*         F1_fifo/fifomem/\MEM_reg[7][0] /D    1
REFCLK(R)->REFCLK(R)	0.373    0.193/*         0.057/*         F1_fifo/fifomem/\MEM_reg[4][7] /D    1
REFCLK(R)->REFCLK(R)	0.346    0.193/*         0.055/*         U0_RegFile/\Reg_File_reg[9][1] /D    1
REFCLK(R)->REFCLK(R)	0.378    0.193/*         0.057/*         F1_fifo/fifomem/\MEM_reg[1][5] /D    1
REFCLK(R)->REFCLK(R)	0.364    0.193/*         0.057/*         F1_fifo/fifomem/\MEM_reg[1][0] /D    1
REFCLK(R)->REFCLK(R)	0.312    0.194/*         0.054/*         U0_RegFile/\RdData_reg[6] /D    1
REFCLK(R)->REFCLK(R)	0.306    0.194/*         0.053/*         U0_RegFile/\RdData_reg[1] /D    1
REFCLK(R)->REFCLK(R)	0.345    0.194/*         0.057/*         F1_fifo/fifomem/\MEM_reg[5][1] /D    1
UARTCLK(R)->UARTCLK(R)	0.683    0.194/*         0.052/*         U0_ClkDiv/\count_reg[3] /D    1
REFCLK(R)->REFCLK(R)	0.377    0.194/*         0.057/*         F1_fifo/fifomem/\MEM_reg[7][4] /D    1
REFCLK(R)->REFCLK(R)	0.376    0.194/*         0.057/*         F1_fifo/fifomem/\MEM_reg[7][7] /D    1
REFCLK(R)->REFCLK(R)	0.377    0.194/*         0.057/*         F1_fifo/fifomem/\MEM_reg[1][6] /D    1
REFCLK(R)->REFCLK(R)	0.355    0.194/*         0.057/*         F1_fifo/fifomem/\MEM_reg[6][2] /D    1
REFCLK(R)->REFCLK(R)	0.365    0.194/*         0.057/*         F1_fifo/fifomem/\MEM_reg[4][1] /D    1
UARTCLK(R)->UARTCLK(R)	0.682    0.194/*         0.052/*         U0_ClkDiv/\count_reg[2] /D    1
REFCLK(R)->REFCLK(R)	0.354    0.194/*         0.057/*         F1_fifo/fifomem/\MEM_reg[1][1] /D    1
REFCLK(R)->REFCLK(R)	0.366    0.194/*         0.057/*         F1_fifo/fifomem/\MEM_reg[0][5] /D    1
REFCLK(R)->REFCLK(R)	0.374    0.194/*         0.057/*         F1_fifo/fifomem/\MEM_reg[5][4] /D    1
REFCLK(R)->REFCLK(R)	0.373    0.194/*         0.057/*         F1_fifo/fifomem/\MEM_reg[0][7] /D    1
REFCLK(R)->REFCLK(R)	0.365    0.194/*         0.057/*         F1_fifo/fifomem/\MEM_reg[1][4] /D    1
REFCLK(R)->REFCLK(R)	0.375    0.195/*         0.057/*         F1_fifo/fifomem/\MEM_reg[4][6] /D    1
REFCLK(R)->REFCLK(R)	0.376    0.195/*         0.057/*         F1_fifo/fifomem/\MEM_reg[5][5] /D    1
REFCLK(R)->REFCLK(R)	0.353    0.195/*         0.057/*         F1_fifo/fifomem/\MEM_reg[4][2] /D    1
REFCLK(R)->REFCLK(R)	0.369    0.195/*         0.057/*         F1_fifo/fifomem/\MEM_reg[5][3] /D    1
REFCLK(R)->REFCLK(R)	0.364    0.195/*         0.057/*         F1_fifo/fifomem/\MEM_reg[4][4] /D    1
REFCLK(R)->REFCLK(R)	0.376    0.195/*         0.057/*         F1_fifo/fifomem/\MEM_reg[5][6] /D    1
REFCLK(R)->REFCLK(R)	0.365    0.195/*         0.057/*         F1_fifo/fifomem/\MEM_reg[0][0] /D    1
REFCLK(R)->REFCLK(R)	0.360    0.195/*         0.057/*         F1_fifo/fifomem/\MEM_reg[7][3] /D    1
UARTCLK(R)->UARTCLK(R)	0.683    0.195/*         0.052/*         U0_ClkDiv/\count_reg[1] /D    1
UARTCLK(R)->UARTCLK(R)	0.683    0.195/*         0.052/*         U0_ClkDiv/\count_reg[5] /D    1
TX_CLK(R)->TX_CLK(R)	0.717    */0.195         */0.085         U0_UART/U0_UART_TX/U1/\current_state_reg[0] /D    1
REFCLK(R)->REFCLK(R)	0.377    0.195/*         0.057/*         F1_fifo/fifomem/\MEM_reg[3][5] /D    1
RX_CLK(R)->RX_CLK(R)	0.732    0.195/*         0.053/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[0] /D    1
REFCLK(R)->REFCLK(R)	0.377    0.195/*         0.057/*         F1_fifo/fifomem/\MEM_reg[4][5] /D    1
REFCLK(R)->REFCLK(R)	0.306    0.195/*         0.053/*         U0_RegFile/\RdData_reg[0] /D    1
REFCLK(R)->REFCLK(R)	0.365    0.195/*         0.057/*         F1_fifo/fifomem/\MEM_reg[3][2] /D    1
UARTCLK(R)->UARTCLK(R)	0.683    0.196/*         0.052/*         U0_ClkDiv/\count_reg[4] /D    1
REFCLK(R)->REFCLK(R)	0.365    0.196/*         0.057/*         F1_fifo/fifomem/\MEM_reg[0][3] /D    1
REFCLK(R)->REFCLK(R)	0.315    0.196/*         0.055/*         U0_RegFile/\RdData_reg[4] /D    1
REFCLK(R)->REFCLK(R)	0.365    0.196/*         0.057/*         F1_fifo/fifomem/\MEM_reg[1][3] /D    1
REFCLK(R)->REFCLK(R)	0.348    0.197/*         0.057/*         F1_fifo/fifomem/\MEM_reg[5][2] /D    1
REFCLK(R)->REFCLK(R)	0.374    0.197/*         0.057/*         F1_fifo/fifomem/\MEM_reg[6][4] /D    1
REFCLK(R)->REFCLK(R)	0.376    0.198/*         0.057/*         F1_fifo/fifomem/\MEM_reg[6][7] /D    1
REFCLK(R)->REFCLK(R)	0.377    0.198/*         0.057/*         F1_fifo/fifomem/\MEM_reg[2][7] /D    1
REFCLK(R)->REFCLK(R)	0.376    0.198/*         0.057/*         F1_fifo/fifomem/\MEM_reg[3][7] /D    1
REFCLK(R)->REFCLK(R)	0.376    0.198/*         0.057/*         F1_fifo/fifomem/\MEM_reg[7][5] /D    1
REFCLK(R)->REFCLK(R)	0.374    0.198/*         0.057/*         F1_fifo/fifomem/\MEM_reg[1][7] /D    1
REFCLK(R)->REFCLK(R)	0.349    0.200/*         0.055/*         U0_RegFile/\Reg_File_reg[13][7] /D    1
REFCLK(R)->REFCLK(R)	0.365    0.200/*         0.057/*         F1_fifo/fifomem/\MEM_reg[4][0] /D    1
UARTCLK(R)->UARTCLK(R)	0.682    0.200/*         0.052/*         U0_ClkDiv/\count_reg[6] /D    1
REFCLK(R)->REFCLK(R)	0.342    0.200/*         0.057/*         F1_fifo/fifomem/\MEM_reg[7][1] /D    1
REFCLK(R)->REFCLK(R)	0.353    0.200/*         0.057/*         F1_fifo/fifomem/\MEM_reg[2][1] /D    1
RX_CLK(R)->RX_CLK(R)	0.733    0.201/*         0.053/*         U0_UART/U0_UART_RX/Par0/par_err_reg/D    1
REFCLK(R)->REFCLK(R)	0.371    0.201/*         0.058/*         F1_fifo/fifomem/\MEM_reg[5][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.701    */0.201         */0.087         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[2] /D    1
UARTCLK(R)->UARTCLK(R)	0.683    0.202/*         0.052/*         U0_ClkDiv/\count_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.639    0.202/*         0.074/*         RST_SYNC_1/\sync_reg_reg[0] /RN    1
REFCLK(R)->REFCLK(R)	0.354    0.203/*         0.057/*         F1_fifo/fifomem/\MEM_reg[2][2] /D    1
RX_CLK(R)->RX_CLK(R)	0.731    0.203/*         0.054/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.635    0.205/*         0.076/*         RST_SYNC_1/\sync_reg_reg[1] /RN    1
REFCLK(R)->REFCLK(R)	0.377    0.206/*         0.058/*         F1_fifo/fifomem/\MEM_reg[0][6] /D    1
TX_CLK(R)->TX_CLK(R)	0.749    0.206/*         0.053/*         U0_UART/U0_UART_TX/U1/\current_state_reg[2] /D    1
RX_CLK(R)->RX_CLK(R)	0.695    */0.206         */0.094         U0_UART/U0_UART_RX/RX0/\current_state_reg[1] /D    1
RX_CLK(R)->RX_CLK(R)	0.736    0.206/*         0.052/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.206/*         0.059/*         F1_fifo/u_w2r_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.586    0.206/*         0.065/*         U0_RegFile/\Reg_File_reg[0][1] /SI    1
REFCLK(R)->REFCLK(R)	0.309    0.207/*         0.054/*         U0_RegFile/\RdData_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.207/*         0.060/*         F1_fifo/u_w2r_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.586    0.207/*         0.066/*         U0_RegFile/\Reg_File_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.207/*         0.060/*         F1_fifo/u_w2r_sync/\sync_reg_reg[2][1] /SI    1
REFCLK(R)->REFCLK(R)	0.307    0.207/*         0.053/*         U0_ref_sync/\sync_bus_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	0.753    0.208/*         0.052/*         F1_fifo/rptr_empty/\bn_rptr_reg[3] /D    1
REFCLK(R)->REFCLK(R)	0.312    0.208/*         0.053/*         U0_RegFile/\Reg_File_reg[3][0] /D    1
TX_CLK(R)->TX_CLK(R)	0.716    */0.208         */0.086         F1_fifo/rptr_empty/\bn_rptr_reg[0] /D    1
REFCLK(R)->REFCLK(R)	0.378    0.210/*         0.057/*         F1_fifo/wptr_full/\g_wptr_reg[3] /D    1
RX_CLK(R)->RX_CLK(R)	0.701    */0.210         */0.086         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.211/*         0.063/*         F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.211/*         0.066/*         U0_RegFile/\Reg_File_reg[0][4] /SI    1
RX_CLK(R)->RX_CLK(R)	0.736    0.212/*         0.052/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[0] /D    1
RX_CLK(R)->RX_CLK(R)	0.733    0.212/*         0.054/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    0.213/*         0.056/*         U0_ref_sync/\sync_bus_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.213/*         0.066/*         U0_RegFile/\Reg_File_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    0.214/*         0.056/*         U0_ref_sync/\sync_bus_reg[4] /D    1
REFCLK(R)->REFCLK(R)	0.323    0.214/*         0.035/*         U0_RegFile/\Reg_File_reg[1][7] /D    1
UARTCLK(R)->UARTCLK(R)	0.689    0.214/*         0.060/*         U1_ClkDiv/odd_edge_tog_reg/D    1
RX_CLK(R)->RX_CLK(R)	0.694    */0.214         */0.094         U0_UART/U0_UART_RX/RX0/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.215/*         0.062/*         U0_RegFile/\Reg_File_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.215/*         0.060/*         U0_UART/U0_UART_RX/Par0/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.215/*         0.048/*         U0_RegFile/\Reg_File_reg[1][4] /SI    1
TX_CLK(R)->TX_CLK(R)	0.718    */0.215         */0.085         U0_UART/U0_UART_TX/U1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.215/*         0.062/*         U0_RegFile/\Reg_File_reg[12][2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.714    */0.216         */0.087         U0_UART/U0_UART_TX/S1/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.217/*         0.060/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    */0.217         */0.081         U0_ref_sync/\sync_reg_reg[0] /D    1
REFCLK(R)->REFCLK(R)	0.335    0.217/*         0.056/*         U0_ref_sync/\sync_bus_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.218/*         0.062/*         U0_RegFile/\Reg_File_reg[7][6] /SI    1
RX_CLK(R)->RX_CLK(R)	0.733    0.218/*         0.053/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.218/*         0.063/*         RST_SYNC_2/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.218/*         0.060/*         F1_fifo/u_w2r_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.218/*         0.062/*         U0_RegFile/\Reg_File_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.219/*         0.060/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.650    0.219/*         0.063/*         F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.219/*         0.060/*         F1_fifo/u_w2r_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.220/*         0.064/*         PUL_GEN_1/sync_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.220/*         0.061/*         U0_UART/U0_UART_RX/STR0/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.220/*         0.061/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.220/*         0.061/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    0.220/*         0.065/*         U0_RegFile/\Reg_File_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.221/*         0.062/*         U0_RegFile/\Reg_File_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.221/*         0.061/*         F1_fifo/u_w2r_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.221/*         0.061/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    0.221/*         0.056/*         U0_ref_sync/\sync_bus_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.531    0.221/*         0.061/*         U0_UART/U0_UART_TX/S1/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.650    0.221/*         0.063/*         F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.222/*         0.065/*         U0_RegFile/\Reg_File_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.222/*         0.061/*         U0_UART/U0_UART_TX/U1/\current_state_reg[0] /SI    1
REFCLK(R)->REFCLK(R)	0.308    0.222/*         0.038/*         U0_RegFile/\Reg_File_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.531    0.223/*         0.061/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.223/*         0.065/*         U0_ref_sync/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.224/*         0.060/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.531    0.224/*         0.061/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.224/*         0.060/*         U0_UART/U0_UART_TX/S1/ser_data_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.531    0.224/*         0.061/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.225/*         0.066/*         U0_RegFile/\Reg_File_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.650    0.225/*         0.063/*         F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    0.225/*         0.056/*         U0_ref_sync/\sync_bus_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    0.225/*         0.056/*         U0_ref_sync/\sync_bus_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.225/*         0.062/*         U0_RegFile/\Reg_File_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.225/*         0.065/*         U0_RegFile/\Reg_File_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.650    0.225/*         0.063/*         F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.639    0.225/*         0.064/*         F1_fifo/fifomem/\MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.226/*         0.064/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.226/*         0.063/*         F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] /SI    1
REFCLK(R)->REFCLK(R)	0.379    0.226/*         0.057/*         F1_fifo/wptr_full/\g_wptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.226/*         0.062/*         U0_RegFile/\Reg_File_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.226/*         0.064/*         F1_fifo/fifomem/\MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.636    0.226/*         0.064/*         F1_fifo/fifomem/\MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.226/*         0.064/*         F1_fifo/fifomem/\MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.226/*         0.064/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[2] /SI    1
REFCLK(R)->REFCLK(R)	0.379    0.227/*         0.056/*         F1_fifo/wptr_full/\g_wptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.227/*         0.063/*         F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.636    0.227/*         0.064/*         F1_fifo/fifomem/\MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.227/*         0.062/*         U0_RegFile/\Reg_File_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.227/*         0.064/*         F1_fifo/fifomem/\MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.227/*         0.066/*         U0_ref_sync/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.228/*         0.064/*         F1_fifo/fifomem/\MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.228/*         0.062/*         U0_ref_sync/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.228/*         0.064/*         F1_fifo/fifomem/\MEM_reg[4][5] /SI    1
REFCLK(R)->REFCLK(R)	0.313    0.229/*         0.054/*         U0_RegFile/\Reg_File_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    0.229/*         0.067/*         RST_SYNC_1/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.636    0.229/*         0.064/*         F1_fifo/fifomem/\MEM_reg[6][3] /SI    1
RX_CLK(R)->RX_CLK(R)	0.735    0.230/*         0.051/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    0.230/*         0.061/*         U0_RegFile/\Reg_File_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.230/*         0.064/*         U0_UART/U0_UART_RX/STP0/stp_err_reg/SI    1
REFCLK(R)->REFCLK(R)	0.309    0.230/*         0.053/*         U0_RegFile/\Reg_File_reg[2][4] /D    1
REFCLK(R)->REFCLK(R)	0.310    0.231/*         0.054/*         U0_RegFile/\Reg_File_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    0.231/*         0.064/*         F1_fifo/fifomem/\MEM_reg[6][4] /SI    1
REFCLK(R)->REFCLK(R)	0.356    */0.231         */0.079         F1_fifo/wptr_full/\bn_wptr_reg[2] /D    1
REFCLK(R)->REFCLK(R)	0.309    0.231/*         0.053/*         U0_RegFile/\Reg_File_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.231/*         0.064/*         F1_fifo/fifomem/\MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.231/*         0.062/*         U0_RegFile/\Reg_File_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.580    0.231/*         0.061/*         U0_RegFile/\Reg_File_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.581    0.231/*         0.061/*         U0_RegFile/\Reg_File_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.635    0.231/*         0.064/*         F1_fifo/fifomem/\MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.232/*         0.045/*         U0_RegFile/\Reg_File_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    0.232/*         0.061/*         U0_RegFile/\Reg_File_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.232/*         0.062/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.232/*         0.062/*         U0_RegFile/\Reg_File_reg[6][7] /SI    1
REFCLK(R)->REFCLK(R)	0.321    0.232/*         0.041/*         U0_RegFile/\Reg_File_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    0.233/*         0.061/*         U0_RegFile/\Reg_File_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.581    0.233/*         0.061/*         U0_RegFile/\Reg_File_reg[6][4] /SI    1
REFCLK(R)->REFCLK(R)	0.312    0.233/*         0.054/*         U0_RegFile/\Reg_File_reg[3][3] /D    1
REFCLK(R)->REFCLK(R)	0.307    0.233/*         0.053/*         U0_ref_sync/\sync_bus_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.234/*         0.062/*         U0_RegFile/\Reg_File_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    0.234/*         0.061/*         U0_RegFile/\Reg_File_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.234/*         0.062/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.234/*         0.062/*         U0_RegFile/\Reg_File_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.234/*         0.062/*         U0_RegFile/\Reg_File_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.234/*         0.062/*         U0_RegFile/\Reg_File_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.234/*         0.062/*         U0_RegFile/\Reg_File_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.234/*         0.062/*         U0_RegFile/\Reg_File_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.631    0.234/*         0.064/*         F1_fifo/fifomem/\MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.234/*         0.062/*         U0_RegFile/\Reg_File_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.235/*         0.062/*         U0_RegFile/\Reg_File_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.235/*         0.062/*         U0_RegFile/\Reg_File_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.235/*         0.063/*         U0_RegFile/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.235/*         0.062/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.235/*         0.062/*         U0_RegFile/\Reg_File_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.235/*         0.062/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.235/*         0.062/*         U0_RegFile/\Reg_File_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.235/*         0.062/*         U0_RegFile/\Reg_File_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.235/*         0.062/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[2] /SI    1
REFCLK(R)->REFCLK(R)	0.379    0.235/*         0.056/*         F1_fifo/wptr_full/\g_wptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.236/*         0.062/*         U0_RegFile/\Reg_File_reg[9][1] /SI    1
REFCLK(R)->REFCLK(R)	0.314    0.236/*         0.040/*         U0_RegFile/\Reg_File_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.236/*         0.062/*         U0_RegFile/\Reg_File_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.236/*         0.062/*         U0_RegFile/\Reg_File_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.623    0.236/*         0.064/*         F1_fifo/fifomem/\MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.236/*         0.062/*         U0_RegFile/\Reg_File_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.644    0.236/*         0.064/*         F1_fifo/fifomem/\MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.236/*         0.064/*         F1_fifo/fifomem/\MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.237/*         0.062/*         F1_fifo/rptr_empty/\g_rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.636    0.237/*         0.064/*         F1_fifo/fifomem/\MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.237/*         0.062/*         F1_fifo/rptr_empty/\g_rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.237/*         0.062/*         F1_fifo/rptr_empty/\g_rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.237/*         0.062/*         U0_RegFile/\Reg_File_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.636    0.237/*         0.064/*         F1_fifo/fifomem/\MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.237/*         0.062/*         U0_RegFile/\Reg_File_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.237/*         0.044/*         U0_RegFile/\Reg_File_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.237/*         0.062/*         U0_RegFile/\Reg_File_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.237/*         0.062/*         U0_RegFile/\Reg_File_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.237/*         0.062/*         U0_RegFile/\Reg_File_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.237/*         0.062/*         U0_RegFile/\Reg_File_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.237/*         0.062/*         U0_RegFile/\Reg_File_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.237/*         0.064/*         F1_fifo/fifomem/\MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.237/*         0.064/*         F1_fifo/fifomem/\MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.238/*         0.064/*         F1_fifo/fifomem/\MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.238/*         0.062/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[3] /SI    1
REFCLK(R)->REFCLK(R)	0.313    0.238/*         0.054/*         U0_RegFile/\Reg_File_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.238/*         0.062/*         U0_RegFile/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    0.238/*         0.064/*         F1_fifo/fifomem/\MEM_reg[5][4] /SI    1
REFCLK(R)->REFCLK(R)	0.311    0.238/*         0.054/*         U0_RegFile/\Reg_File_reg[3][1] /D    1
REFCLK(R)->REFCLK(R)	0.313    0.239/*         0.054/*         U0_RegFile/\Reg_File_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.239/*         0.064/*         F1_fifo/fifomem/\MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.637    0.239/*         0.064/*         F1_fifo/fifomem/\MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.239/*         0.064/*         F1_fifo/fifomem/\MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.636    0.239/*         0.064/*         F1_fifo/fifomem/\MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.239/*         0.064/*         F1_fifo/fifomem/\MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.239/*         0.064/*         F1_fifo/fifomem/\MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.529    0.239/*         0.070/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.239/*         0.062/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.240/*         0.064/*         F1_fifo/fifomem/\MEM_reg[6][7] /SI    1
REFCLK(R)->REFCLK(R)	0.303    */0.240         */0.081         C0_CTRL/\current_state_reg[3] /D    1
RX_CLK(R)->RX_CLK(R)	0.700    */0.240         */0.087         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.636    0.240/*         0.064/*         F1_fifo/fifomem/\MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    0.240/*         0.062/*         U0_RegFile/\Reg_File_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.240/*         0.064/*         F1_fifo/fifomem/\MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.240/*         0.064/*         F1_fifo/fifomem/\MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.618    0.240/*         0.062/*         U0_RegFile/\Reg_File_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.635    0.240/*         0.064/*         F1_fifo/fifomem/\MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.240/*         0.064/*         F1_fifo/fifomem/\MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    0.241/*         0.062/*         U0_RegFile/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.241/*         0.064/*         F1_fifo/fifomem/\MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.241/*         0.063/*         U0_RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.241/*         0.065/*         U0_RegFile/\Reg_File_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.241/*         0.062/*         U0_RegFile/\Reg_File_reg[8][7] /SI    1
RX_CLK(R)->RX_CLK(R)	0.732    0.241/*         0.053/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.580    0.241/*         0.064/*         U0_RegFile/\Reg_File_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.241/*         0.062/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.241/*         0.048/*         U0_RegFile/\Reg_File_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.580    0.241/*         0.064/*         U0_RegFile/\Reg_File_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.241/*         0.064/*         F1_fifo/fifomem/\MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.636    0.241/*         0.064/*         F1_fifo/fifomem/\MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.580    0.242/*         0.064/*         U0_RegFile/\Reg_File_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.642    0.242/*         0.064/*         F1_fifo/fifomem/\MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.625    0.242/*         0.064/*         F1_fifo/fifomem/\MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.242/*         0.062/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.635    0.242/*         0.064/*         F1_fifo/fifomem/\MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    0.242/*         0.064/*         F1_fifo/fifomem/\MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    0.242/*         0.064/*         F1_fifo/fifomem/\MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.580    0.243/*         0.064/*         U0_RegFile/\Reg_File_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.243/*         0.065/*         U0_RegFile/\Reg_File_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.243/*         0.062/*         U0_UART/U0_UART_TX/P1/par_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.243/*         0.065/*         U0_RegFile/\Reg_File_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.644    0.243/*         0.064/*         F1_fifo/fifomem/\MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.243/*         0.062/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.243/*         0.065/*         U0_RegFile/\Reg_File_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.243/*         0.064/*         F1_fifo/fifomem/\MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.644    0.243/*         0.064/*         F1_fifo/fifomem/\MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    0.243/*         0.065/*         U0_RegFile/\Reg_File_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.243/*         0.065/*         U0_RegFile/\Reg_File_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.243/*         0.065/*         U0_RegFile/\Reg_File_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.244/*         0.062/*         U0_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.244/*         0.062/*         U0_RegFile/\Reg_File_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.244/*         0.062/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.646    0.244/*         0.064/*         F1_fifo/fifomem/\MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.625    0.244/*         0.064/*         F1_fifo/fifomem/\MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.244/*         0.064/*         U0_RegFile/\Reg_File_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.244/*         0.064/*         U0_RegFile/\Reg_File_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.580    0.244/*         0.064/*         U0_RegFile/\Reg_File_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.244/*         0.062/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.244/*         0.065/*         U0_RegFile/\Reg_File_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.244/*         0.064/*         F1_fifo/fifomem/\MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.244/*         0.064/*         U0_RegFile/\Reg_File_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.244/*         0.048/*         U0_RegFile/\Reg_File_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.644    0.245/*         0.064/*         F1_fifo/fifomem/\MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.245/*         0.065/*         U0_RegFile/\Reg_File_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.245/*         0.065/*         U0_RegFile/\Reg_File_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.245/*         0.065/*         U0_RegFile/\Reg_File_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.245/*         0.065/*         U0_RegFile/\Reg_File_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.245/*         0.065/*         U0_RegFile/\Reg_File_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.245/*         0.065/*         U0_RegFile/\Reg_File_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.581    0.245/*         0.061/*         U0_RegFile/\Reg_File_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    0.245/*         0.065/*         U0_RegFile/\Reg_File_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    0.245/*         0.063/*         U0_RegFile/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    0.245/*         0.064/*         F1_fifo/fifomem/\MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.246/*         0.061/*         U0_RegFile/\Reg_File_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.246/*         0.065/*         U0_RegFile/\Reg_File_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.246/*         0.065/*         U0_RegFile/\Reg_File_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.246/*         0.065/*         U0_RegFile/\Reg_File_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.246/*         0.065/*         U0_RegFile/\Reg_File_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.246/*         0.065/*         U0_RegFile/\Reg_File_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.246/*         0.062/*         U0_RegFile/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.246/*         0.064/*         U0_RegFile/\Reg_File_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.246/*         0.064/*         U0_RegFile/\Reg_File_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.625    0.246/*         0.064/*         F1_fifo/fifomem/\MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    0.247/*         0.061/*         U0_RegFile/\Reg_File_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.247/*         0.062/*         U0_RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    0.247/*         0.065/*         U0_RegFile/\Reg_File_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.247/*         0.062/*         U0_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    0.247/*         0.065/*         U0_RegFile/\Reg_File_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.247/*         0.062/*         U0_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.529    0.247/*         0.062/*         U0_UART/U0_UART_TX/S1/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.635    0.247/*         0.064/*         F1_fifo/fifomem/\MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.248/*         0.062/*         U1_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.248/*         0.067/*         U0_RegFile/\Reg_File_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.635    0.248/*         0.064/*         F1_fifo/fifomem/\MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.248/*         0.065/*         U0_RegFile/\Reg_File_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.248/*         0.062/*         U0_RegFile/\Reg_File_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.248/*         0.062/*         U0_RegFile/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.248/*         0.062/*         U0_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.248/*         0.065/*         U0_RegFile/\Reg_File_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.248/*         0.066/*         U0_RegFile/\Reg_File_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.249/*         0.062/*         U1_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.249/*         0.062/*         U0_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.249/*         0.065/*         F1_fifo/wptr_full/\g_wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.249/*         0.065/*         F1_fifo/wptr_full/\g_wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.250/*         0.062/*         U1_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.644    0.250/*         0.064/*         F1_fifo/fifomem/\MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    0.250/*         0.061/*         U0_RegFile/\Reg_File_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.250/*         0.065/*         U0_RegFile/\Reg_File_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.625    0.250/*         0.064/*         F1_fifo/fifomem/\MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.251/*         0.065/*         U0_RegFile/\Reg_File_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    0.251/*         0.067/*         U0_RegFile/\Reg_File_reg[14][0] /SI    1
REFCLK(R)->REFCLK(R)	0.334    0.251/*         0.057/*         C0_CTRL/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.252/*         0.048/*         U0_RegFile/\Reg_File_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.252/*         0.065/*         U0_RegFile/\Reg_File_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.252/*         0.062/*         U1_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    0.252/*         0.066/*         U0_RegFile/\Reg_File_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.253/*         0.062/*         U1_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.253/*         0.062/*         U1_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.253/*         0.063/*         U0_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.254/*         0.065/*         U0_RegFile/\Reg_File_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    0.254/*         0.064/*         F1_fifo/fifomem/\MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    0.254/*         0.064/*         F1_fifo/fifomem/\MEM_reg[0][1] /SI    1
REFCLK(R)->REFCLK(R)	0.316    0.255/*         0.048/*         U0_RegFile/\Reg_File_reg[2][5] /D    1
UARTCLK(R)->UARTCLK(R)	0.697    0.255/*         0.052/*         U1_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.635    0.255/*         0.064/*         F1_fifo/fifomem/\MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.635    0.255/*         0.064/*         F1_fifo/fifomem/\MEM_reg[4][0] /SI    1
REFCLK(R)->ALU_CLK(R)	0.322    */0.256         */0.084         U0_ALU/\ALU_OUT_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.257/*         0.065/*         F1_fifo/wptr_full/\g_wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.257/*         0.063/*         U0_RegFile/\Reg_File_reg[3][1] /SI    1
REFCLK(R)->REFCLK(R)	0.319    0.257/*         0.048/*         U0_RegFile/\Reg_File_reg[3][5] /D    1
UARTCLK(R)->UARTCLK(R)	0.696    0.257/*         0.052/*         U1_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.258/*         0.063/*         U0_RegFile/RdData_VLD_reg/SI    1
UARTCLK(R)->UARTCLK(R)	0.304    0.258/*         0.056/*         U0_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.258/*         0.048/*         U0_RegFile/\Reg_File_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.258/*         0.064/*         F1_fifo/fifomem/\MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.260/*         0.062/*         U0_RegFile/\Reg_File_reg[12][1] /SI    1
REFCLK(R)->REFCLK(R)	0.378    0.260/*         0.057/*         F1_fifo/wptr_full/\bn_wptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.261/*         0.065/*         U0_ref_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.261/*         0.064/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.261/*         0.049/*         U0_RegFile/\Reg_File_reg[2][5] /SI    1
REFCLK(R)->REFCLK(R)	0.312    */0.262         */0.080         C0_CTRL/\current_state_reg[1] /D    1
REFCLK(R)->REFCLK(R)	0.292    0.262/*         0.052/*         U0_RegFile/\Reg_File_reg[1][3] /D    1
TX_CLK(R)->TX_CLK(R)	0.710    */0.263         */0.094         PUL_GEN_1/meta_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.263/*         0.065/*         U0_RegFile/\Reg_File_reg[11][1] /SI    1
REFCLK(R)->REFCLK(R)	0.326    0.264/*         0.041/*         U0_RegFile/\Reg_File_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    0.264/*         0.064/*         F1_fifo/fifomem/\MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.265/*         0.065/*         U0_ref_sync/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.528    0.265/*         0.064/*         U0_UART/U0_UART_TX/S1/\count_reg[2] /SI    1
UARTCLK(R)->UARTCLK(R)	0.303    0.265/*         0.056/*         U1_ClkDiv/div_clk_reg/D    1
REFCLK(R)->REFCLK(R)	0.327    0.265/*         0.040/*         U0_RegFile/\Reg_File_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.614    0.266/*         0.067/*         U0_RegFile/\Reg_File_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.267/*         0.065/*         U0_RegFile/\Reg_File_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.269/*         0.064/*         F1_fifo/fifomem/\MEM_reg[5][1] /SI    1
UARTCLK(R)->UARTCLK(R)	0.696    0.271/*         0.052/*         U1_ClkDiv/\count_reg[3] /D    1
REFCLK(R)->REFCLK(R)	0.377    0.272/*         0.058/*         F1_fifo/wptr_full/\bn_wptr_reg[0] /D    1
UARTCLK(R)->UARTCLK(R)	0.697    0.272/*         0.052/*         U1_ClkDiv/\count_reg[5] /D    1
UARTCLK(R)->UARTCLK(R)	0.696    0.273/*         0.052/*         U1_ClkDiv/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.613    0.273/*         0.064/*         F1_fifo/fifomem/\MEM_reg[7][1] /SI    1
REFCLK(R)->ALU_CLK(R)	0.354    0.274/*         0.054/*         U0_ALU/\ALU_OUT_reg[6] /D    1
UARTCLK(R)->UARTCLK(R)	0.697    0.274/*         0.052/*         U1_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.274/*         0.065/*         F1_fifo/rptr_empty/\bn_rptr_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.749    0.275/*         0.055/*         F1_fifo/rptr_empty/\bn_rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.276/*         0.063/*         F1_fifo/u_r2w_sync/\sync_reg_reg[3][1] /SI    1
REFCLK(R)->REFCLK(R)	0.314    0.276/*         0.048/*         U0_RegFile/\Reg_File_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.276/*         0.065/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.580    0.276/*         0.065/*         U0_RegFile/\Reg_File_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.276/*         0.065/*         U0_ref_sync/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.277/*         0.066/*         U0_ref_sync/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.278/*         0.065/*         U0_RegFile/\Reg_File_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.278/*         0.065/*         U0_RegFile/\Reg_File_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.278/*         0.066/*         U0_ref_sync/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.281/*         0.063/*         U1_ClkDiv/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.283/*         0.067/*         U0_ref_sync/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.284/*         0.059/*         U0_RegFile/\Reg_File_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.284/*         0.065/*         U0_RegFile/\Reg_File_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.284/*         0.051/*         U0_RegFile/\Reg_File_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.285/*         0.065/*         U0_RegFile/\Reg_File_reg[3][2] /SI    1
REFCLK(R)->REFCLK(R)	0.289    */0.285         */0.060         U0_RegFile/\Reg_File_reg[1][5] /D    1
TX_CLK(R)->TX_CLK(R)	0.751    0.286/*         0.054/*         F1_fifo/rptr_empty/\bn_rptr_reg[2] /D    1
REFCLK(R)->REFCLK(R)	0.338    */0.288         */0.022         U0_RegFile/\Reg_File_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.289/*         0.063/*         U0_ref_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.290/*         0.069/*         U0_RegFile/\Reg_File_reg[4][0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.732    0.293/*         0.053/*         U0_UART/U0_UART_RX/Par0/par_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.293/*         0.066/*         U0_UART/U0_UART_RX/Par0/par_bit_reg/SI    1
UARTCLK(R)->UARTCLK(R)	0.697    0.294/*         0.052/*         U1_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.587    0.295/*         0.059/*         U0_RegFile/\Reg_File_reg[1][2] /SI    1
REFCLK(R)->ALU_CLK(R)	0.323    */0.295         */0.084         U0_ALU/OUT_VALID_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.299/*         0.068/*         C0_CTRL/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.644    0.300/*         0.069/*         F1_fifo/wptr_full/\bn_wptr_reg[3] /SI    1
REFCLK(R)->REFCLK(R)	0.305    */0.302         */0.086         U0_ref_sync/enable_pulse_d_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.302/*         0.061/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.304/*         0.061/*         RST_SYNC_2/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.304/*         0.066/*         U0_RegFile/\Reg_File_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.306/*         0.066/*         U0_RegFile/\Reg_File_reg[3][6] /SI    1
@(R)->SCAN_CLK(R)	0.729    0.306/*         -0.074/*        U1_ClkDiv/odd_edge_tog_reg/SN    1
REFCLK(R)->ALU_CLK(R)	0.321    */0.310         */0.086         U0_ALU/\ALU_OUT_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.527    0.312/*         0.065/*         U0_UART/U0_UART_TX/S1/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.312/*         0.062/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.312/*         0.061/*         U0_UART/U0_UART_TX/U1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.314/*         0.069/*         U0_ref_sync/\sync_bus_reg[0] /SI    1
REFCLK(R)->ALU_CLK(R)	0.354    0.315/*         0.053/*         U0_ALU/\ALU_OUT_reg[8] /D    1
REFCLK(R)->REFCLK(R)	0.334    0.315/*         0.056/*         C0_CTRL/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.320/*         0.067/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.325/*         0.061/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.327/*         0.067/*         U0_RegFile/\Reg_File_reg[2][1] /SI    1
REFCLK(R)->ALU_CLK(R)	0.378    */0.330         */0.029         U0_ALU/\ALU_OUT_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.634    0.332/*         0.065/*         F1_fifo/fifomem/\MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.335/*         0.061/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.531    0.335/*         0.063/*         F1_fifo/rptr_empty/\g_rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.344/*         0.063/*         C0_CTRL/\current_state_reg[1] /SI    1
REFCLK(R)->REFCLK(R)	0.377    0.351/*         0.058/*         F1_fifo/wptr_full/\bn_wptr_reg[1] /D    1
REFCLK(R)->REFCLK(R)	0.309    0.354/*         0.057/*         U0_RegFile/\Reg_File_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.531    0.355/*         0.061/*         F1_fifo/rptr_empty/\bn_rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.355/*         0.063/*         U0_UART/U0_UART_TX/U1/\current_state_reg[1] /SI    1
REFCLK(R)->ALU_CLK(R)	0.345    0.355/*         0.061/*         U0_ALU/\ALU_OUT_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.705    0.356/*         -0.063/*        U0_ClkDiv/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.358/*         0.055/*         F1_fifo/u_w2r_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.358/*         0.055/*         F1_fifo/u_w2r_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.359/*         0.055/*         F1_fifo/u_w2r_sync/\sync_reg_reg[3][0] /D    1
REFCLK(R)->ALU_CLK(R)	0.353    0.363/*         0.054/*         U0_ALU/\ALU_OUT_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.363/*         0.064/*         C0_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.365/*         0.056/*         F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] /D    1
REFCLK(R)->REFCLK(R)	0.307    0.366/*         0.056/*         U0_RegFile/\Reg_File_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.367/*         0.061/*         PUL_GEN_1/meta_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    */0.369         */0.113         F1_fifo/wptr_full/\g_wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.529    0.373/*         0.068/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.374/*         0.043/*         U0_RegFile/\Reg_File_reg[0][7] /SI    1
REFCLK(R)->ALU_CLK(R)	0.322    */0.377         */0.086         U0_ALU/\ALU_OUT_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.377/*         0.064/*         F1_fifo/wptr_full/\bn_wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.397/*         0.050/*         U0_RegFile/\Reg_File_reg[0][6] /SI    1
@(R)->SCAN_CLK(R)	0.646    0.401/*         0.065/*         F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.402/*         0.065/*         F1_fifo/wptr_full/\bn_wptr_reg[0] /RN    1
REFCLK(R)->ALU_CLK(R)	0.325    */0.402         */0.082         U0_ALU/\ALU_OUT_reg[9] /D    1
REFCLK(R)->ALU_CLK(R)	0.325    */0.403         */0.082         U0_ALU/\ALU_OUT_reg[11] /D    1
@(R)->SCAN_CLK(R)	0.648    0.404/*         0.065/*         F1_fifo/wptr_full/\bn_wptr_reg[1] /RN    1
REFCLK(R)->ALU_CLK(R)	0.324    */0.405         */0.082         U0_ALU/\ALU_OUT_reg[10] /D    1
@(R)->SCAN_CLK(R)	0.648    0.405/*         0.065/*         F1_fifo/wptr_full/\bn_wptr_reg[2] /RN    1
REFCLK(R)->ALU_CLK(R)	0.324    */0.406         */0.082         U0_ALU/\ALU_OUT_reg[12] /D    1
@(R)->SCAN_CLK(R)	0.648    0.406/*         0.065/*         F1_fifo/wptr_full/\bn_wptr_reg[3] /RN    1
REFCLK(R)->ALU_CLK(R)	0.323    */0.406         */0.082         U0_ALU/\ALU_OUT_reg[13] /D    1
REFCLK(R)->ALU_CLK(R)	0.323    */0.407         */0.082         U0_ALU/\ALU_OUT_reg[14] /D    1
@(R)->SCAN_CLK(R)	0.649    0.408/*         0.065/*         F1_fifo/wptr_full/\g_wptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.649    0.408/*         0.065/*         F1_fifo/wptr_full/\g_wptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.649    0.409/*         0.065/*         F1_fifo/wptr_full/\g_wptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.410/*         0.065/*         F1_fifo/wptr_full/\g_wptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.410/*         0.065/*         F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.410/*         0.065/*         F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.643    0.411/*         0.065/*         F1_fifo/fifomem/\MEM_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.411/*         0.065/*         F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.411/*         0.065/*         F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.411/*         0.065/*         F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /RN    1
REFCLK(R)->ALU_CLK(R)	0.322    */0.411         */0.083         U0_ALU/\ALU_OUT_reg[15] /D    1
@(R)->SCAN_CLK(R)	0.648    0.412/*         0.065/*         F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.639    0.421/*         0.065/*         F1_fifo/fifomem/\MEM_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.644    0.424/*         0.064/*         F1_fifo/fifomem/\MEM_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.425/*         0.059/*         U1_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.426/*         0.059/*         U1_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.428/*         0.059/*         U1_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.429/*         0.059/*         U1_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.645    0.429/*         0.064/*         F1_fifo/fifomem/\MEM_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.647    0.429/*         0.064/*         F1_fifo/fifomem/\MEM_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.647    0.429/*         0.064/*         F1_fifo/fifomem/\MEM_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.647    0.429/*         0.064/*         F1_fifo/fifomem/\MEM_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.647    0.429/*         0.064/*         F1_fifo/fifomem/\MEM_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.636    0.430/*         0.064/*         F1_fifo/fifomem/\MEM_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.646    0.430/*         0.064/*         F1_fifo/fifomem/\MEM_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.529    0.431/*         0.062/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.529    0.431/*         0.062/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.431/*         0.059/*         U1_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.432/*         0.059/*         U1_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.432/*         0.059/*         U1_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.432/*         0.064/*         F1_fifo/fifomem/\MEM_reg[7][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.433/*         0.063/*         F1_fifo/rptr_empty/\bn_rptr_reg[3] /SI    1
@(R)->SCAN_CLK(R)	0.648    0.435/*         0.064/*         F1_fifo/fifomem/\MEM_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.533    0.435/*         0.062/*         F1_fifo/rptr_empty/\bn_rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.533    0.435/*         0.062/*         F1_fifo/rptr_empty/\bn_rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.645    0.436/*         0.064/*         F1_fifo/fifomem/\MEM_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.532    0.436/*         0.063/*         F1_fifo/rptr_empty/\bn_rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.645    0.436/*         0.064/*         F1_fifo/fifomem/\MEM_reg[0][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    0.436/*         0.068/*         F1_fifo/wptr_full/\bn_wptr_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.648    0.437/*         0.064/*         F1_fifo/fifomem/\MEM_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.530    0.438/*         0.062/*         F1_fifo/rptr_empty/\bn_rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.439/*         0.064/*         F1_fifo/fifomem/\MEM_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.647    0.440/*         0.064/*         F1_fifo/fifomem/\MEM_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.647    0.440/*         0.064/*         F1_fifo/fifomem/\MEM_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.647    0.440/*         0.064/*         F1_fifo/fifomem/\MEM_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.647    0.440/*         0.064/*         F1_fifo/fifomem/\MEM_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.441/*         0.064/*         F1_fifo/fifomem/\MEM_reg[3][6] /RN    1
REFCLK(R)->ALU_CLK(R)	0.320    */0.442         */0.087         U0_ALU/\ALU_OUT_reg[2] /D    1
REFCLK(R)->REFCLK(R)	0.349    0.442/*         0.055/*         U0_RegFile/\Reg_File_reg[13][6] /D    1
@(R)->SCAN_CLK(R)	0.533    0.442/*         0.062/*         F1_fifo/rptr_empty/\g_rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.443/*         0.064/*         F1_fifo/fifomem/\MEM_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.444/*         0.064/*         F1_fifo/fifomem/\MEM_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.649    0.444/*         0.064/*         F1_fifo/fifomem/\MEM_reg[0][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.445/*         0.063/*         F1_fifo/rptr_empty/\bn_rptr_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.649    0.445/*         0.064/*         F1_fifo/fifomem/\MEM_reg[3][5] /RN    1
@(R)->SCAN_CLK(R)	0.649    0.445/*         0.064/*         F1_fifo/fifomem/\MEM_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.635    0.445/*         0.064/*         F1_fifo/fifomem/\MEM_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.649    0.445/*         0.064/*         F1_fifo/fifomem/\MEM_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.635    0.446/*         0.064/*         F1_fifo/fifomem/\MEM_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.635    0.446/*         0.064/*         F1_fifo/fifomem/\MEM_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.649    0.450/*         0.064/*         F1_fifo/fifomem/\MEM_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.649    0.450/*         0.064/*         F1_fifo/fifomem/\MEM_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.649    0.450/*         0.064/*         F1_fifo/fifomem/\MEM_reg[2][7] /RN    1
@(R)->SCAN_CLK(R)	0.529    0.454/*         0.065/*         PUL_GEN_1/sync_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.533    0.459/*         0.061/*         PUL_GEN_1/meta_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.637    0.460/*         0.064/*         F1_fifo/fifomem/\MEM_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.637    0.460/*         0.064/*         F1_fifo/fifomem/\MEM_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.529    0.462/*         0.065/*         F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.637    0.463/*         0.064/*         F1_fifo/fifomem/\MEM_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.637    0.465/*         0.064/*         F1_fifo/fifomem/\MEM_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.637    0.466/*         0.064/*         F1_fifo/fifomem/\MEM_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.636    0.466/*         0.064/*         F1_fifo/fifomem/\MEM_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.532    0.470/*         0.060/*         U0_UART/U0_UART_TX/U1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.583    0.472/*         0.059/*         U0_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.582    0.473/*         0.059/*         U0_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.583    0.473/*         0.059/*         U0_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.532    0.475/*         0.060/*         U0_UART/U0_UART_TX/U1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.582    0.476/*         0.059/*         U0_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.582    0.477/*         0.059/*         U0_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.625    0.477/*         0.063/*         F1_fifo/fifomem/\MEM_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.625    0.478/*         0.063/*         F1_fifo/fifomem/\MEM_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.625    0.478/*         0.063/*         F1_fifo/fifomem/\MEM_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.625    0.478/*         0.063/*         F1_fifo/fifomem/\MEM_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.582    0.478/*         0.059/*         U0_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.582    0.478/*         0.059/*         U0_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.483/*         0.060/*         U0_UART/U0_UART_RX/STP0/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	0.535    0.490/*         0.060/*         F1_fifo/u_w2r_sync/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.492/*         0.060/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.535    0.493/*         0.060/*         F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.535    0.493/*         0.060/*         F1_fifo/u_w2r_sync/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.535    0.494/*         0.060/*         F1_fifo/u_w2r_sync/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.535    0.495/*         0.060/*         F1_fifo/u_w2r_sync/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.535    0.496/*         0.060/*         F1_fifo/u_w2r_sync/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.531    0.496/*         0.068/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.535    0.496/*         0.060/*         F1_fifo/u_w2r_sync/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.535    0.496/*         0.060/*         F1_fifo/rptr_empty/\g_rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.535    0.496/*         0.060/*         F1_fifo/rptr_empty/\g_rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.535    0.496/*         0.060/*         F1_fifo/rptr_empty/\g_rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.538    0.498/*         0.060/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.538    0.498/*         0.060/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.531    0.500/*         0.068/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.538    0.501/*         0.060/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.506/*         0.060/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.512/*         0.060/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.538    0.512/*         0.060/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.513/*         0.060/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.513/*         0.060/*         U0_UART/U0_UART_RX/STR0/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	0.536    0.514/*         0.060/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.538    0.515/*         0.060/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.536    0.515/*         0.060/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.536    0.515/*         0.060/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.536    0.515/*         0.060/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.536    0.516/*         0.060/*         U0_UART/U0_UART_RX/Par0/par_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.536    0.516/*         0.060/*         U0_UART/U0_UART_RX/Par0/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	0.538    0.518/*         0.060/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.533    0.520/*         0.060/*         U0_UART/U0_UART_TX/U1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.536    0.521/*         0.060/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.522/*         0.060/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.522/*         0.060/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.522/*         0.060/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.523/*         0.060/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.530    0.525/*         0.067/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.530    0.525/*         0.067/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.530    0.525/*         0.067/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.200    0.627/*         0.066/*         U0_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.199    0.648/*         0.067/*         U1_ClkDiv/div_clk_reg/SI    1
REFCLK(R)->ALU_CLK(R)	0.487    0.800/*         -0.080/*        U0_ALU/\ALU_OUT_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.721    0.819/*         -0.083/*        U0_RegFile/\Reg_File_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.719    0.821/*         -0.080/*        U0_RegFile/\Reg_File_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.712    0.828/*         -0.080/*        U0_RegFile/\Reg_File_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.638    0.832/*         0.062/*         F1_fifo/fifomem/\MEM_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.202    0.833/*         0.064/*         U1_ClkDiv/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.638    0.834/*         0.062/*         F1_fifo/fifomem/\MEM_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.638    0.834/*         0.062/*         F1_fifo/fifomem/\MEM_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.638    0.835/*         0.062/*         F1_fifo/fifomem/\MEM_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.626    0.835/*         0.062/*         F1_fifo/fifomem/\MEM_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.638    0.835/*         0.062/*         F1_fifo/fifomem/\MEM_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.638    0.835/*         0.062/*         F1_fifo/fifomem/\MEM_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.646    0.836/*         0.062/*         F1_fifo/fifomem/\MEM_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.646    0.836/*         0.062/*         F1_fifo/fifomem/\MEM_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.646    0.836/*         0.062/*         F1_fifo/fifomem/\MEM_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.627    0.837/*         0.062/*         F1_fifo/fifomem/\MEM_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.627    0.837/*         0.062/*         F1_fifo/fifomem/\MEM_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.638    0.838/*         0.062/*         F1_fifo/fifomem/\MEM_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.645    0.838/*         0.062/*         F1_fifo/fifomem/\MEM_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.633    0.848/*         0.062/*         F1_fifo/fifomem/\MEM_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.626    0.851/*         0.062/*         F1_fifo/fifomem/\MEM_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.629    0.853/*         0.062/*         F1_fifo/fifomem/\MEM_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.202    0.858/*         0.064/*         U0_ClkDiv/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.626    0.862/*         0.062/*         F1_fifo/fifomem/\MEM_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.622    0.870/*         0.061/*         F1_fifo/fifomem/\MEM_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.619    0.877/*         0.061/*         F1_fifo/fifomem/\MEM_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.616    0.883/*         0.061/*         F1_fifo/fifomem/\MEM_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.608    0.912/*         0.061/*         F1_fifo/u_r2w_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.608    0.916/*         0.061/*         U0_ref_sync/enable_pulse_d_reg/RN    1
@(R)->SCAN_CLK(R)	0.608    0.917/*         0.061/*         C0_CTRL/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.608    0.917/*         0.061/*         C0_CTRL/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.609    0.917/*         0.061/*         C0_CTRL/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.609    0.919/*         0.061/*         U0_ref_sync/\sync_bus_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.601    0.919/*         0.060/*         C0_CTRL/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.608    0.920/*         0.061/*         U0_ref_sync/\sync_bus_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.609    0.921/*         0.061/*         U0_ref_sync/\sync_bus_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.608    0.922/*         0.061/*         U0_ref_sync/\sync_bus_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.608    0.923/*         0.061/*         U0_ref_sync/enable_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.608    0.923/*         0.061/*         U0_ref_sync/\sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.609    0.923/*         0.061/*         U0_ref_sync/\sync_bus_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.609    0.925/*         0.061/*         U0_ref_sync/\sync_bus_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.605    0.927/*         0.064/*         U0_ref_sync/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.588    0.927/*         0.060/*         U0_RegFile/\RdData_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.588    0.927/*         0.060/*         U0_RegFile/\RdData_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.588    0.927/*         0.060/*         U0_RegFile/\RdData_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.585    0.930/*         0.060/*         U0_RegFile/\RdData_reg[5] /RN    1
REFCLK(R)->ALU_CLK(R)	0.347    0.934/*         0.059/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
REFCLK(R)->ALU_CLK(R)	0.346    0.937/*         0.059/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
REFCLK(R)->ALU_CLK(R)	0.348    0.937/*         0.059/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
REFCLK(R)->ALU_CLK(R)	0.348    0.937/*         0.059/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
REFCLK(R)->ALU_CLK(R)	0.348    0.937/*         0.059/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
REFCLK(R)->ALU_CLK(R)	0.348    0.937/*         0.059/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
REFCLK(R)->ALU_CLK(R)	0.346    0.937/*         0.059/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
REFCLK(R)->ALU_CLK(R)	0.348    0.937/*         0.059/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
REFCLK(R)->ALU_CLK(R)	0.347    0.937/*         0.059/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
REFCLK(R)->ALU_CLK(R)	0.348    0.937/*         0.059/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
REFCLK(R)->ALU_CLK(R)	0.348    0.938/*         0.059/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
REFCLK(R)->ALU_CLK(R)	0.348    0.938/*         0.059/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
REFCLK(R)->ALU_CLK(R)	0.348    0.939/*         0.059/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
REFCLK(R)->ALU_CLK(R)	0.344    0.940/*         0.063/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
REFCLK(R)->ALU_CLK(R)	0.346    0.942/*         0.059/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
REFCLK(R)->ALU_CLK(R)	0.344    0.942/*         0.063/*         U0_ALU/OUT_VALID_reg/RN    1
@(R)->SCAN_CLK(R)	0.585    0.953/*         0.059/*         U0_RegFile/\RdData_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.580    0.955/*         0.059/*         U0_ref_sync/\sync_bus_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.580    0.955/*         0.059/*         U0_ref_sync/\sync_bus_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.582    0.957/*         0.059/*         U0_RegFile/\RdData_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.580    0.957/*         0.059/*         U0_RegFile/RdData_VLD_reg/RN    1
@(R)->SCAN_CLK(R)	0.579    0.958/*         0.059/*         U0_RegFile/\RdData_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.579    0.960/*         0.059/*         U0_RegFile/\RdData_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.577    0.962/*         0.049/*         U0_RegFile/\Reg_File_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.966/*         0.050/*         U0_RegFile/\Reg_File_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.559    0.980/*         0.062/*         U0_RegFile/\Reg_File_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.716    1.179/*         -0.074/*        U0_RegFile/\Reg_File_reg[2][5] /SN    1
@(R)->SCAN_CLK(R)	0.719    1.222/*         -0.075/*        U0_RegFile/\Reg_File_reg[3][5] /SN    1
@(R)->SCAN_CLK(R)	0.582    1.313/*         0.059/*         U0_RegFile/\Reg_File_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.581    1.314/*         0.059/*         U0_RegFile/\Reg_File_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.582    1.324/*         0.059/*         U0_RegFile/\Reg_File_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.582    1.326/*         0.059/*         U0_RegFile/\Reg_File_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.613    1.330/*         0.067/*         U0_RegFile/\Reg_File_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.584    1.333/*         0.059/*         U0_RegFile/\Reg_File_reg[2][7] /RN    1
@(R)->SCAN_CLK(R)	0.622    1.334/*         0.060/*         U0_RegFile/\Reg_File_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.622    1.336/*         0.060/*         U0_RegFile/\Reg_File_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.584    1.337/*         0.059/*         U0_RegFile/\Reg_File_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.622    1.337/*         0.060/*         U0_RegFile/\Reg_File_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.622    1.337/*         0.060/*         U0_RegFile/\Reg_File_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.622    1.337/*         0.060/*         U0_RegFile/\Reg_File_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.622    1.337/*         0.060/*         U0_RegFile/\Reg_File_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.622    1.337/*         0.060/*         U0_RegFile/\Reg_File_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.584    1.338/*         0.060/*         U0_RegFile/\Reg_File_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.621    1.338/*         0.060/*         U0_RegFile/\Reg_File_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.583    1.339/*         0.059/*         U0_RegFile/\Reg_File_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.621    1.339/*         0.060/*         U0_RegFile/\Reg_File_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.583    1.339/*         0.059/*         U0_RegFile/\Reg_File_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.600    1.340/*         0.059/*         U0_RegFile/\Reg_File_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.621    1.340/*         0.060/*         U0_RegFile/\Reg_File_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.621    1.341/*         0.060/*         U0_RegFile/\Reg_File_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.621    1.342/*         0.060/*         U0_RegFile/\Reg_File_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.600    1.343/*         0.059/*         U0_RegFile/\Reg_File_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.599    1.343/*         0.059/*         U0_RegFile/\Reg_File_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.600    1.343/*         0.059/*         U0_RegFile/\Reg_File_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.599    1.344/*         0.059/*         U0_RegFile/\Reg_File_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.599    1.344/*         0.059/*         U0_RegFile/\Reg_File_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.584    1.344/*         0.059/*         U0_RegFile/\Reg_File_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.599    1.344/*         0.059/*         U0_RegFile/\Reg_File_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.577    1.344/*         0.067/*         U0_RegFile/\Reg_File_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.599    1.345/*         0.059/*         U0_RegFile/\Reg_File_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.599    1.345/*         0.059/*         U0_RegFile/\Reg_File_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.615    1.349/*         0.067/*         U0_RegFile/\Reg_File_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.584    1.349/*         0.059/*         U0_RegFile/\Reg_File_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.613    1.350/*         0.067/*         U0_RegFile/\Reg_File_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.613    1.350/*         0.067/*         U0_RegFile/\Reg_File_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.613    1.351/*         0.067/*         U0_RegFile/\Reg_File_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.593    1.351/*         0.067/*         U0_RegFile/\Reg_File_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.592    1.351/*         0.067/*         U0_RegFile/\Reg_File_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.613    1.351/*         0.067/*         U0_RegFile/\Reg_File_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.612    1.351/*         0.067/*         U0_RegFile/\Reg_File_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.592    1.352/*         0.067/*         U0_RegFile/\Reg_File_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.600    1.352/*         0.059/*         U0_RegFile/\Reg_File_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.584    1.353/*         0.059/*         U0_RegFile/\Reg_File_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.585    1.355/*         0.059/*         U0_RegFile/\Reg_File_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.585    1.355/*         0.059/*         U0_RegFile/\Reg_File_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.585    1.355/*         0.059/*         U0_RegFile/\Reg_File_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.585    1.356/*         0.059/*         U0_RegFile/\Reg_File_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.593    1.357/*         0.067/*         U0_RegFile/\Reg_File_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.577    1.359/*         0.067/*         U0_RegFile/\Reg_File_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.593    1.360/*         0.067/*         U0_RegFile/\Reg_File_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.593    1.360/*         0.067/*         U0_RegFile/\Reg_File_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.584    1.360/*         0.059/*         U0_RegFile/\Reg_File_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.583    1.361/*         0.059/*         U0_RegFile/\Reg_File_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.583    1.361/*         0.059/*         U0_RegFile/\Reg_File_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.583    1.361/*         0.059/*         U0_RegFile/\Reg_File_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.593    1.361/*         0.067/*         U0_RegFile/\Reg_File_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.578    1.362/*         0.067/*         U0_RegFile/\Reg_File_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.578    1.363/*         0.067/*         U0_RegFile/\Reg_File_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.578    1.364/*         0.067/*         U0_RegFile/\Reg_File_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.577    1.366/*         0.067/*         U0_RegFile/\Reg_File_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.577    1.369/*         0.067/*         U0_RegFile/\Reg_File_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.577    1.371/*         0.067/*         U0_RegFile/\Reg_File_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.577    1.371/*         0.067/*         U0_RegFile/\Reg_File_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.577    1.371/*         0.067/*         U0_RegFile/\Reg_File_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.577    1.371/*         0.067/*         U0_RegFile/\Reg_File_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.728    1.622/*         -0.083/*        U0_RegFile/\Reg_File_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.728    1.622/*         -0.083/*        U0_RegFile/\Reg_File_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.718    1.633/*         -0.077/*        U0_RegFile/\Reg_File_reg[2][0] /SN    1
@(R)->SCAN_CLK(R)	0.712    1.639/*         -0.076/*        U0_RegFile/\Reg_File_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.612    1.718/*         0.066/*         U0_RegFile/\Reg_File_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.612    1.723/*         0.066/*         U0_RegFile/\Reg_File_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.613    1.724/*         0.066/*         U0_RegFile/\Reg_File_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.618    1.733/*         0.058/*         U0_RegFile/\Reg_File_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.593    1.735/*         0.066/*         U0_RegFile/\Reg_File_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.614    1.737/*         0.058/*         U0_RegFile/\Reg_File_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.591    1.739/*         0.066/*         U0_RegFile/\Reg_File_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.591    1.739/*         0.066/*         U0_RegFile/\Reg_File_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.622    1.741/*         0.057/*         U0_RegFile/\Reg_File_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.612    1.744/*         0.057/*         U0_RegFile/\Reg_File_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.621    1.744/*         0.057/*         U0_RegFile/\Reg_File_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.622    1.745/*         0.057/*         U0_RegFile/\Reg_File_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.621    1.745/*         0.057/*         U0_RegFile/\Reg_File_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.621    1.745/*         0.057/*         U0_RegFile/\Reg_File_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.623    1.745/*         0.057/*         U0_RegFile/\Reg_File_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.622    1.745/*         0.057/*         U0_RegFile/\Reg_File_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.623    1.746/*         0.057/*         U0_RegFile/\Reg_File_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.622    1.746/*         0.057/*         U0_RegFile/\Reg_File_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.622    1.746/*         0.057/*         U0_RegFile/\Reg_File_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.612    1.746/*         0.057/*         U0_RegFile/\Reg_File_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	0.596    1.747/*         0.066/*         U0_RegFile/\Reg_File_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.601    1.747/*         0.065/*         U0_RegFile/\Reg_File_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.615    1.747/*         0.057/*         U0_RegFile/\Reg_File_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.621    1.747/*         0.057/*         U0_RegFile/\Reg_File_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.605    1.747/*         0.065/*         U0_RegFile/\Reg_File_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.599    1.748/*         0.065/*         U0_RegFile/\Reg_File_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.625    1.748/*         0.057/*         U0_RegFile/\Reg_File_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.625    1.748/*         0.057/*         U0_RegFile/\Reg_File_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.625    1.748/*         0.057/*         U0_RegFile/\Reg_File_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.594    1.751/*         0.065/*         U0_RegFile/\Reg_File_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.594    1.752/*         0.065/*         U0_RegFile/\Reg_File_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.615    1.752/*         0.065/*         U0_RegFile/\Reg_File_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.598    1.752/*         0.048/*         U0_RegFile/\Reg_File_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.594    1.753/*         0.065/*         U0_RegFile/\Reg_File_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.616    1.754/*         0.065/*         U0_RegFile/\Reg_File_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.616    1.755/*         0.065/*         U0_RegFile/\Reg_File_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.614    1.755/*         0.065/*         U0_RegFile/\Reg_File_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.616    1.755/*         0.065/*         U0_RegFile/\Reg_File_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.617    1.756/*         0.065/*         U0_RegFile/\Reg_File_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.617    1.756/*         0.065/*         U0_RegFile/\Reg_File_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.617    1.756/*         0.065/*         U0_RegFile/\Reg_File_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.609    1.757/*         0.065/*         U0_RegFile/\Reg_File_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.586    1.759/*         0.065/*         U0_RegFile/\Reg_File_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.586    1.759/*         0.065/*         U0_RegFile/\Reg_File_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.589    1.759/*         0.065/*         U0_RegFile/\Reg_File_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.586    1.763/*         0.065/*         U0_RegFile/\Reg_File_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.586    1.763/*         0.065/*         U0_RegFile/\Reg_File_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.584    1.766/*         0.065/*         U0_RegFile/\Reg_File_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.580    1.770/*         0.061/*         U0_RegFile/\Reg_File_reg[0][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    19.423/*        0.064/*         C0_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    19.439/*        0.065/*         U0_RegFile/\Reg_File_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    19.457/*        0.063/*         U0_RegFile/\Reg_File_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    19.471/*        0.059/*         F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	-20.000  */20.965        */20.000        SO[2]    1
SCAN_CLK(R)->SCAN_CLK(R)	-20.000  */21.018        */20.000        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	-20.000  */21.019        */20.000        SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	-20.000  */21.019        */20.000        SO[0]    1
TX_CLK(R)->TX_CLK(R)	-1735.701 1737.022/*      1736.320/*      UART_TX_OUT    1
