module InstructionMemory(input wire [31:0] addr, output reg [31:0] data);
	reg [31:0] rom [7:0]; //8 word memory
	
	always@(*) begin
		data = rom[addr[31:2]]; //TODO fix this! we want a byte based indexing scheme here
	end
	
	initial begin
		rom[0] = 32'b00000000000100101000001010010011; //basic infinite loop
		rom[1] = 32'b11111110000000000000111011100011;
		rom[2] = 32'd0;
		rom[3] = 32'd0;
		rom[4] = 32'd0;
		rom[5] = 32'd0;
		rom[6] = 32'd0;
		rom[7] = 32'd0;
		data = 32'd0;
	end
endmodule