# Frogger-Game-Project
This is a version of the classic game Frogger. Programed in System Verilog and used on an FPGA Board.

ğŸ“Œ Project Overview

This project is a full hardware implementation of the classic Frogger game, developed entirely in SystemVerilog and deployed on an FPGA board as part of the Lab 1A course at the Technion.
All game logic, graphics, and timing are implemented at the hardware level, showcasing digital design principles, FSM control, and real-time VGA signal generation.

The project demonstrates low-level hardware design, real-time processing, and FPGA-based system integration.

ğŸ› ï¸ Features
ğŸ¨ VGA Graphics

Full VGA output.

âŒ¨ï¸ Keyboard Input


Smooth movement of the frog in four directions.

Real-time input handling.

ğŸ§  Game Logic

Multi-stage Finite State Machine (FSM) controlling:

Game start

Movement

Collision detection

Win/lose states

Adjustable log patterns and speeds.

ğŸ“Ÿ FPGA Implementation

Written entirely in SystemVerilog.

Synthesized and tested on an FPGA development board.

