0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/sim_2/synth/func/xsim/ChannelTB_func_synth.vhd,1564402705,vhdl,,,,channel;memory;memory_0;spi_master,,,,,,,,
C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd,1564395354,vhdl,,,,channeltb,,,,,,,,
C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/MemoryTB.vhd,1554477338,vhdl,,,,memorytb,,,,,,,,
