\hypertarget{stm32f0xx__hal__uart_8h}{}\section{H\+A\+L\+\_\+\+Driver/\+Inc/stm32f0xx\+\_\+hal\+\_\+uart.h File Reference}
\label{stm32f0xx__hal__uart_8h}\index{H\+A\+L\+\_\+\+Driver/\+Inc/stm32f0xx\+\_\+hal\+\_\+uart.\+h@{H\+A\+L\+\_\+\+Driver/\+Inc/stm32f0xx\+\_\+hal\+\_\+uart.\+h}}


Header file of U\+A\+RT H\+AL module.  


{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal\+\_\+uart\+\_\+ex.\+h\char`\"{}}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_u_a_r_t___init_type_def}{U\+A\+R\+T\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em U\+A\+RT Init Structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_a_r_t___adv_feature_init_type_def}{U\+A\+R\+T\+\_\+\+Adv\+Feature\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em U\+A\+RT Advanced Features initalization structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def}
\begin{DoxyCompactList}\small\item\em U\+A\+RT handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___u_a_r_t___error_ga275de35cb518c19c284764f3ecb1aac5}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+N\+O\+NE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___error_gad447a37701acd199dcb653ce32917970}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+PE}~(0x00000001\+U)
\item 
\#define \hyperlink{group___u_a_r_t___error_ga4a4e32a346dd01f4c41c4fc27afbc72c}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+NE}~(0x00000002\+U)
\item 
\#define \hyperlink{group___u_a_r_t___error_gaf23cb510d4dc2c8e05a45abfbf5f3457}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+FE}~(0x00000004\+U)
\item 
\#define \hyperlink{group___u_a_r_t___error_gaedc030add6c499cf41be7f12dd95930c}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+RE}~(0x00000008\+U)
\item 
\#define \hyperlink{group___u_a_r_t___error_gac1d608ae3499a449cd6cd102e7f86605}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+MA}~(0x00000010\+U)
\item 
\#define \hyperlink{group___u_a_r_t___error_ga46f7e1bedf02c80a1347037e4e7f7d4d}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+B\+U\+SY}~(0x00000020\+U)
\item 
\#define \hyperlink{group___u_a_r_t___stop___bits_ga7cf97e555292d574de8abc596ba0e2ce}{U\+A\+R\+T\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+\_\+1}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___stop___bits_ga91616523380f7450aac6cb7e17f0c0f2}{U\+A\+R\+T\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+\_\+2}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+T\+O\+P\+\_\+1})
\item 
\#define \hyperlink{group___u_a_r_t___parity_ga270dea6e1a92dd83fe58802450bdd60c}{U\+A\+R\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+NE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___parity_ga063b14ac42ef9e8f4246c17a586b14eb}{U\+A\+R\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+CE})
\item 
\#define \hyperlink{group___u_a_r_t___parity_ga229615e64964f68f7a856ea6ffea359e}{U\+A\+R\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+CE} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+PS}))
\item 
\#define \hyperlink{group___u_a_r_t___hardware___flow___control_gae0569001c06b7760cd38c481f84116cf}{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+N\+O\+NE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___hardware___flow___control_ga6d5dad09c6abf30f252084ba0f8c0b7d}{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+TS}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE})
\item 
\#define \hyperlink{group___u_a_r_t___hardware___flow___control_ga352f517245986e3b86bc75f8472c51ea}{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+TS}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE})
\item 
\#define \hyperlink{group___u_a_r_t___hardware___flow___control_ga7c91698e8f08ba7ed3f2a0ba9aa27d73}{U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+C\+TS}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE}))
\item 
\#define \hyperlink{group___u_a_r_t___mode_ga6cdc4e35cd90d15a964994499475e7d7}{U\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+RX}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+RE})
\item 
\#define \hyperlink{group___u_a_r_t___mode_gad54f095a1073bcd81787d13fc268bd62}{U\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+TX}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+TE})
\item 
\#define \hyperlink{group___u_a_r_t___mode_gab47c162935901e89322e2ce6700b6744}{U\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+T\+X\+\_\+\+RX}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+TE} $\vert$\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+RE}))
\item 
\#define \hyperlink{group___u_a_r_t___state_gaf32492459be708981ebc5615194cdae9}{U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___state_gab6b470dccef2a518a45554b171acff5b}{U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE})
\item 
\#define \hyperlink{group___u_a_r_t___over___sampling_gaa6a320ec65d248d76f21de818db1a2f0}{U\+A\+R\+T\+\_\+\+O\+V\+E\+R\+S\+A\+M\+P\+L\+I\+N\+G\+\_\+16}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___over___sampling_gaeb13896e8bdc1bb041e01a86a868ee0b}{U\+A\+R\+T\+\_\+\+O\+V\+E\+R\+S\+A\+M\+P\+L\+I\+N\+G\+\_\+8}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+O\+V\+E\+R8})
\item 
\#define \hyperlink{group___u_a_r_t___one_bit___sampling_gadfcb0e9db2719321048b249b2c5cc15f}{U\+A\+R\+T\+\_\+\+O\+N\+E\+\_\+\+B\+I\+T\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+D\+I\+S\+A\+B\+LE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___one_bit___sampling_gadcc0aed6e7a466da3c45363f69dcbfb6}{U\+A\+R\+T\+\_\+\+O\+N\+E\+\_\+\+B\+I\+T\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+N\+E\+B\+IT})
\item 
\#define \hyperlink{group___u_a_r_t___receiver___time_out_ga575c43813df656b21dc39aff6a968046}{U\+A\+R\+T\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+D\+I\+S\+A\+B\+LE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___receiver___time_out_ga6e25985f0dacc3e79ae552746952ac18}{U\+A\+R\+T\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gab89524eda63950f55bc47208a66b7dca}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+R\+T\+O\+EN})
\item 
\#define \hyperlink{group___u_a_r_t___d_m_a___tx_gaa318cc9c1aa55acc5bb93f378ac7d8e4}{U\+A\+R\+T\+\_\+\+D\+M\+A\+\_\+\+T\+X\+\_\+\+D\+I\+S\+A\+B\+LE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___d_m_a___tx_gab1c3e8113617fb9c8fc63b3f3d7c8c65}{U\+A\+R\+T\+\_\+\+D\+M\+A\+\_\+\+T\+X\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+M\+AT})
\item 
\#define \hyperlink{group___u_a_r_t___d_m_a___rx_gac65987cb4d8fd5da0f7dc695312f6afa}{U\+A\+R\+T\+\_\+\+D\+M\+A\+\_\+\+R\+X\+\_\+\+D\+I\+S\+A\+B\+LE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___d_m_a___rx_gab871994de6d36a02b8ec34af197dff1d}{U\+A\+R\+T\+\_\+\+D\+M\+A\+\_\+\+R\+X\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+M\+AR})
\item 
\#define \hyperlink{group___u_a_r_t___half___duplex___selection_ga282d253c045fd9a3785c6c3e3293346c}{U\+A\+R\+T\+\_\+\+H\+A\+L\+F\+\_\+\+D\+U\+P\+L\+E\+X\+\_\+\+D\+I\+S\+A\+B\+LE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___half___duplex___selection_ga61e92cc4435c05d850f9fd5456f391e6}{U\+A\+R\+T\+\_\+\+H\+A\+L\+F\+\_\+\+D\+U\+P\+L\+E\+X\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+H\+D\+S\+EL})
\item 
\#define \hyperlink{group___u_a_r_t___wake_up___address___length_ga6599292020c484faeea894307d9dc6d5}{U\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+4B}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___wake_up___address___length_ga4dbd5995e0e4998cb1a312c183d7cbb0}{U\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+7B}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga2d8588feb26d8b36054a060d6b691823}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+A\+D\+D\+M7})
\item 
\#define \hyperlink{group___u_a_r_t___wake_up___methods_ga2411ed44c5d82db84c5819e1e2b5b8b3}{U\+A\+R\+T\+\_\+\+W\+A\+K\+E\+U\+P\+M\+E\+T\+H\+O\+D\+\_\+\+I\+D\+L\+E\+L\+I\+NE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___wake_up___methods_ga4c6935f26f8f2a9fe70fd6306a9882cb}{U\+A\+R\+T\+\_\+\+W\+A\+K\+E\+U\+P\+M\+E\+T\+H\+O\+D\+\_\+\+A\+D\+D\+R\+E\+S\+S\+M\+A\+RK}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+W\+A\+KE})
\item 
\#define \hyperlink{group___u_a_r_t___i_t_ga8eb26d8edd9bf78ae8d3ad87dd51b618}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR}~(0x0060\+U)
\item 
\#define \hyperlink{group___u_a_r_t___i_t_ga333810cb588a739ad49042b9f564a6b2}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+O\+RE}~(0x0300\+U)
\item 
\#define \hyperlink{group___u_a_r_t___i_t_ga35c77abdf7744b407d5ba751e546e965}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+NE}~(0x0200\+U)
\item 
\#define \hyperlink{group___u_a_r_t___i_t_ga98cbd9e918bcc56f329a803febaab468}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+FE}~(0x0100\+U)
\item 
\#define \hyperlink{group___u_a_r_t___advanced___features___initialization___type_gab696b28f33174d038e0bfd300c1b2a77}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+N\+O\+\_\+\+I\+N\+IT}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___advanced___features___initialization___type_ga17c49d1895d43bfd6e0cf993103731ae}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+T\+X\+I\+N\+V\+E\+R\+T\+\_\+\+I\+N\+IT}~(0x00000001\+U)
\item 
\#define \hyperlink{group___u_a_r_t___advanced___features___initialization___type_gad5a4923f3e771d276c6a5332e3945e2a}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+R\+X\+I\+N\+V\+E\+R\+T\+\_\+\+I\+N\+IT}~(0x00000002\+U)
\item 
\#define \hyperlink{group___u_a_r_t___advanced___features___initialization___type_ga3066937ab29631f78820865605e83628}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+D\+A\+T\+A\+I\+N\+V\+E\+R\+T\+\_\+\+I\+N\+IT}~(0x00000004\+U)
\item 
\#define \hyperlink{group___u_a_r_t___advanced___features___initialization___type_ga56b48c24063e0f04b09f592c3ce7d2ac}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+S\+W\+A\+P\+\_\+\+I\+N\+IT}~(0x00000008\+U)
\item 
\#define \hyperlink{group___u_a_r_t___advanced___features___initialization___type_ga053355b64de3105a19f3e5560f3557e4}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+R\+X\+O\+V\+E\+R\+R\+U\+N\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+N\+IT}~(0x00000010\+U)
\item 
\#define \hyperlink{group___u_a_r_t___advanced___features___initialization___type_gafd2fb1991911b82d75556eafe228ef90}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+D\+M\+A\+D\+I\+S\+A\+B\+L\+E\+O\+N\+E\+R\+R\+O\+R\+\_\+\+I\+N\+IT}~(0x00000020\+U)
\item 
\#define \hyperlink{group___u_a_r_t___advanced___features___initialization___type_ga09fdbb71292c899d6dc89a41e5752564}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+A\+U\+T\+O\+B\+A\+U\+D\+R\+A\+T\+E\+\_\+\+I\+N\+IT}~(0x00000040\+U)
\item 
\#define \hyperlink{group___u_a_r_t___advanced___features___initialization___type_ga911654f44cd040f41871ec5af5ec1343}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+M\+S\+B\+F\+I\+R\+S\+T\+\_\+\+I\+N\+IT}~(0x00000080\+U)
\item 
\#define \hyperlink{group___u_a_r_t___tx___inv_gaf2ef53664b0d4b93758575b9ee1b949b}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+T\+X\+I\+N\+V\+\_\+\+D\+I\+S\+A\+B\+LE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___tx___inv_ga1e0ddbed5fc5ddce5314f63e96e29c3d}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+T\+X\+I\+N\+V\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gadc2ad93cdc6d8f138f455a2fb671a211}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+T\+X\+I\+NV})
\item 
\#define \hyperlink{group___u_a_r_t___rx___inv_gae9598a2e4fec4b9166ad5eab24027870}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+R\+X\+I\+N\+V\+\_\+\+D\+I\+S\+A\+B\+LE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___rx___inv_gae12343bc2373080ae518ce7b536205cb}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+R\+X\+I\+N\+V\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gafff10115e1adb07c00f42627cedf01e5}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+R\+X\+I\+NV})
\item 
\#define \hyperlink{group___u_a_r_t___data___inv_gab9aca2bdf257bd77e42213fdfdb884d3}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+D\+A\+T\+A\+I\+N\+V\+\_\+\+D\+I\+S\+A\+B\+LE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___data___inv_ga090ecbcdc57b47144aefee8faf1eaf23}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+D\+A\+T\+A\+I\+N\+V\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga8f743bbd3df209bd1d434b17e08a78fe}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+D\+A\+T\+A\+I\+NV})
\item 
\#define \hyperlink{group___u_a_r_t___rx___tx___swap_gad1217ff59732b36d4ee9b50e7ed81ec4}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+S\+W\+A\+P\+\_\+\+D\+I\+S\+A\+B\+LE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___rx___tx___swap_ga83138521e54eef41c75e9c37c2246eba}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+S\+W\+A\+P\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga4aecba5721df1c1adb6d0264625accad}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+S\+W\+AP})
\item 
\#define \hyperlink{group___u_a_r_t___overrun___disable_gac467cc43fa4c3af4acb0fd161061c219}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+E\+N\+A\+B\+LE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___overrun___disable_ga19961cd52b746dac7a6860faad2ab40d}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+D\+I\+S\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga33d63c7953788124179cd18a8890a91a}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+V\+R\+D\+IS})
\item 
\#define \hyperlink{group___u_a_r_t___auto_baud_rate___enable_gaca66b20599569c6b7576f0600050bb61}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+A\+U\+T\+O\+B\+A\+U\+D\+R\+A\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___auto_baud_rate___enable_gad4eee70c6d23721dd95c6a2465e10ca4}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+A\+U\+T\+O\+B\+A\+U\+D\+R\+A\+T\+E\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gaaa290a89959d43fecf43f89d66123a0a}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+A\+B\+R\+EN})
\item 
\#define \hyperlink{group___u_a_r_t___d_m_a___disable__on___rx___error_ga14469fd73075e481184234019a7b6734}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+D\+M\+A\+\_\+\+E\+N\+A\+B\+L\+E\+O\+N\+R\+X\+E\+R\+R\+OR}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___d_m_a___disable__on___rx___error_gae838b9dfc0c2c082d5382973b369012b}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+D\+M\+A\+\_\+\+D\+I\+S\+A\+B\+L\+E\+O\+N\+R\+X\+E\+R\+R\+OR}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gae1f1b53b09336e82958755747853a753}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+D\+RE})
\item 
\#define \hyperlink{group___u_a_r_t___m_s_b___first_gae606b5f132b17af40d58c7d41fad35a5}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+M\+S\+B\+F\+I\+R\+S\+T\+\_\+\+D\+I\+S\+A\+B\+LE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___m_s_b___first_gafb917e79562ccd13909c13056b34302f}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+M\+S\+B\+F\+I\+R\+S\+T\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga7342ab16574cebf157aa885a79986812}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+M\+S\+B\+F\+I\+R\+ST})
\item 
\#define \hyperlink{group___u_a_r_t___mute___mode_ga11b6414641d82b941920c291e19aa042}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+M\+U\+T\+E\+M\+O\+D\+E\+\_\+\+D\+I\+S\+A\+B\+LE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___mute___mode_gaa9ca3763538abf310102ac34e81cdcbc}{U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+M\+U\+T\+E\+M\+O\+D\+E\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga4ae32b0c22f90fa8295d2ed96c2fd54d}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+M\+ME})
\item 
\#define \hyperlink{group___u_a_r_t___c_r2___a_d_d_r_e_s_s___l_s_b___p_o_s_ga28e21d5a49aa9e9812b870697c554d97}{U\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+L\+S\+B\+\_\+\+P\+OS}~( 24\+U)
\item 
\#define \hyperlink{group___u_a_r_t___driver_enable___polarity_ga0cff167e046507f91497853b772282c5}{U\+A\+R\+T\+\_\+\+D\+E\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+H\+I\+GH}~(0x00000000\+U)
\item 
\#define \hyperlink{group___u_a_r_t___driver_enable___polarity_ga92a5839b1b14f95ee4b8f4842a24f37b}{U\+A\+R\+T\+\_\+\+D\+E\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+L\+OW}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga2000c42015289291da1c58fe27800d64}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+D\+EP})
\item 
\#define \hyperlink{group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s_ga90d12dcdf8fd18f3be92d9699abe02cd}{U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+D\+E\+A\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+L\+S\+B\+\_\+\+P\+OS}~( 21\+U)
\item 
\#define \hyperlink{group___u_a_r_t___c_r1___d_e_d_t___a_d_d_r_e_s_s___l_s_b___p_o_s_gaed41cd9ed039e3a075d0f4c433bea021}{U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+D\+E\+D\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+L\+S\+B\+\_\+\+P\+OS}~( 16\+U)
\item 
\#define \hyperlink{group___u_a_r_t___interruption___mask_ga869439269c26e8dee93d49b1c7e67448}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+M\+A\+SK}~(0x001\+F\+U)
\item 
\#define \hyperlink{group___u_a_r_t___time_out___value_gaddb45b57fd556fb7cd763daa479f8ced}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+V\+A\+L\+UE}~0x1\+F\+F\+F\+F\+F\+FU
\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga19deab848407b106998416c78092fa9b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+S\+T\+A\+TE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Reset U\+A\+RT handle states. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+CR = (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the specified U\+A\+RT pending flag. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_gaba5e19c60e0f37341b1585a380b84d49}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\hyperlink{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+), \hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga9c2aef8048dd09ea5e72d69c63026f02}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+EF})
\begin{DoxyCompactList}\small\item\em Clear the U\+A\+RT PE pending flag. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_gae1dfc7777b089a10464841045b524caa}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\hyperlink{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+), \hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga2040edf7a1daa2e9f352364e285ef5c3}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+EF})
\begin{DoxyCompactList}\small\item\em Clear the U\+A\+RT FE pending flag. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_gaa1f69421585b3ada4d2b81d502a3ae6b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+N\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\hyperlink{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+), \hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_gad5b9aafb495296d917a5d85e63383396}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+N\+EF})
\begin{DoxyCompactList}\small\item\em Clear the U\+A\+RT NE pending flag. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga9cdc2f2d55eaaa7895996bf6848df42e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+R\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\hyperlink{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+), \hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga3bc97b70293f9a7bf8cc21a74094afad}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+R\+EF})
\begin{DoxyCompactList}\small\item\em Clear the U\+A\+RT O\+RE pending flag. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga1345aa0af53d82269b13835c225e91d0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+I\+D\+L\+E\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\hyperlink{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+), \hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga75ee9be0ac2236931ef3d9514e7dedf4}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+I\+D\+L\+EF})
\begin{DoxyCompactList}\small\item\em Clear the U\+A\+RT I\+D\+LE pending flag. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga261fe8a2afe84ec048113654266c5bf6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+SR \& (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the specified U\+A\+RT flag is set or not. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_gaba94165ed584d49c1ec12df9819bd4bb}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable the specified U\+A\+RT interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga3c29b33f38658acbf592e9aaf84c6f33}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable the specified U\+A\+RT interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga39db42da556cc45d0bf2ab80a3894985}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+G\+E\+T\+\_\+\+IT}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+T\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+SR \& (1\+U $<$$<$ ((\+\_\+\+\_\+\+I\+T\+\_\+\+\_\+)$>$$>$ 0x08\+U)))
\begin{DoxyCompactList}\small\item\em Check whether the specified U\+A\+RT interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_gab7ad503802bf56bf397c392fc8e18b77}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+T\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether the specified U\+A\+RT interrupt source is enabled or not. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_gaa81e0f2503bd2a699e7e478507946bb2}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+IT}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+CR = (uint32\+\_\+t)(\+\_\+\+\_\+\+I\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the specified U\+A\+RT I\+SR flag, in setting the proper I\+CR register flag. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga568a15495a9e2a9d230474b9e8bcc8e4}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+E\+N\+D\+\_\+\+R\+EQ}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+R\+E\+Q\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$R\+QR $\vert$= (uint32\+\_\+t)(\+\_\+\+\_\+\+R\+E\+Q\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Set a specific U\+A\+RT request flag. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga3524747e5896296ab066d786431503ce}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+O\+N\+E\+\_\+\+B\+I\+T\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+E\+N\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R3$\vert$= \hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+N\+E\+B\+IT})
\begin{DoxyCompactList}\small\item\em Enable the U\+A\+RT one bit sample method. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga2dbd7e6592e8c5999f817b69f0fd24bb}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+O\+N\+E\+\_\+\+B\+I\+T\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+D\+I\+S\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R3 \&= (uint32\+\_\+t)$\sim$((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+N\+E\+B\+IT}))
\begin{DoxyCompactList}\small\item\em Disable the U\+A\+RT one bit sample method. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga49eb5ea4996a957afeb8be2793ba3fe9}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+N\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 $\vert$=  \hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE})
\begin{DoxyCompactList}\small\item\em Enable U\+A\+RT. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_gad2f9fbdb4adf3a09939e201eaeea072f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 \&=  $\sim$\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE})
\begin{DoxyCompactList}\small\item\em Disable U\+A\+RT. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga4a77213945844bca4c22ba6a14b7ee4c}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+T\+S\+\_\+\+E\+N\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable C\+TS flow control. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga0a26cb3a576c2700f76a7c697c86a499}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+T\+S\+\_\+\+D\+I\+S\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable C\+TS flow control. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga017ec9001ff33136f87cc4034b2709a6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+E\+N\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable R\+TS flow control. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___exported___macros_ga8c034e96ad8f263cafeb5898ff7311fd}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+D\+I\+S\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable R\+TS flow control. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_ga3b4ab2ec164132268de4719de4625a82}{U\+A\+R\+T\+\_\+\+D\+I\+V\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8}(\+\_\+\+\_\+\+P\+C\+L\+K\+\_\+\+\_\+,  \+\_\+\+\_\+\+B\+A\+U\+D\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+P\+C\+L\+K\+\_\+\+\_\+)$\ast$2\+U) + ((\+\_\+\+\_\+\+B\+A\+U\+D\+\_\+\+\_\+)/2\+U)) / (\+\_\+\+\_\+\+B\+A\+U\+D\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em B\+RR division operation to set B\+RR register in 8-\/bit oversampling mode. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_gac2423ff86559eb91198bcc438caec865}{U\+A\+R\+T\+\_\+\+D\+I\+V\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16}(\+\_\+\+\_\+\+P\+C\+L\+K\+\_\+\+\_\+,  \+\_\+\+\_\+\+B\+A\+U\+D\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+P\+C\+L\+K\+\_\+\+\_\+) + ((\+\_\+\+\_\+\+B\+A\+U\+D\+\_\+\+\_\+)/2\+U)) / (\+\_\+\+\_\+\+B\+A\+U\+D\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em B\+RR division operation to set B\+RR register in 16-\/bit oversampling mode. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_gaa8f50c3cc4c04875ea490fb81a08731d}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+R\+A\+TE}(\+\_\+\+\_\+\+B\+A\+U\+D\+R\+A\+T\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+B\+A\+U\+D\+R\+A\+T\+E\+\_\+\+\_\+) $<$ 6000001\+U)
\begin{DoxyCompactList}\small\item\em Check U\+A\+RT Baud rate. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_ga8acf6b6648717b7192439f1b426321a4}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+A\+S\+S\+E\+R\+T\+I\+O\+N\+T\+I\+ME}(\+\_\+\+\_\+\+T\+I\+M\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+T\+I\+M\+E\+\_\+\+\_\+) $<$= 0x1\+F)
\begin{DoxyCompactList}\small\item\em Check U\+A\+RT assertion time. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_ga7e060b24713e3fb49f4f0f4fa71dd85f}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+D\+E\+A\+S\+S\+E\+R\+T\+I\+O\+N\+T\+I\+ME}(\+\_\+\+\_\+\+T\+I\+M\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+T\+I\+M\+E\+\_\+\+\_\+) $<$= 0x1\+F)
\begin{DoxyCompactList}\small\item\em Check U\+A\+RT deassertion time. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_ga0fa4dec621a59f8c07f42548cdbb7f18}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+O\+P\+B\+I\+TS}(\+\_\+\+\_\+\+S\+T\+O\+P\+B\+I\+T\+S\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT frame number of stop bits is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_ga57b0798bfa43d210f492eb3c5e218a86}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+P\+A\+R\+I\+TY}(\+\_\+\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT frame parity is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_ga92977d9daf0c39d875df200ae0ae6acd}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+H\+A\+R\+D\+W\+A\+R\+E\+\_\+\+F\+L\+O\+W\+\_\+\+C\+O\+N\+T\+R\+OL}(\+\_\+\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT hardware flow control is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_gae5b637b9191dea1f8fd3846b886dd38b}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+DE}(\+\_\+\+\_\+\+M\+O\+D\+E\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+M\+O\+D\+E\+\_\+\+\_\+) \& ($\sim$((uint32\+\_\+t)(\hyperlink{group___u_a_r_t___mode_gab47c162935901e89322e2ce6700b6744}{U\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+T\+X\+\_\+\+RX})))) == 0x00\+U) \&\& ((\+\_\+\+\_\+\+M\+O\+D\+E\+\_\+\+\_\+) != 0x00\+U))
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT communication mode is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_ga754855879401ab846803a03eec2f7f10}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+TE}(\+\_\+\+\_\+\+S\+T\+A\+T\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT state is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_ga8d918253e015c4a8aa07316a89f8265e}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+O\+V\+E\+R\+S\+A\+M\+P\+L\+I\+NG}(\+\_\+\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT oversampling is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_ga6452a4420dac4abd4f0ea0e1677f37a9}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+O\+N\+E\+\_\+\+B\+I\+T\+\_\+\+S\+A\+M\+P\+LE}(\+\_\+\+\_\+\+O\+N\+E\+B\+I\+T\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT frame sampling is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_gaa4cf2a15ad7ae46e2905debeef35a908}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+S\+S\+L\+E\+N\+G\+T\+H\+\_\+\+D\+E\+T\+E\+CT}(\+\_\+\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that Address Length detection parameter is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_gaa2ad21da17caf46375c7bd4efbde8b17}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+T\+I\+M\+E\+O\+UT}(\+\_\+\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT receiver timeout setting is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_ga433107c59f6d1c66a38e53e38fdc0a57}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+D\+M\+A\+\_\+\+TX}(\+\_\+\+\_\+\+D\+M\+A\+T\+X\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT D\+MA TX state is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_ga85c4c9339de2076106942cd9ab61ad77}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+D\+M\+A\+\_\+\+RX}(\+\_\+\+\_\+\+D\+M\+A\+R\+X\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT D\+MA RX state is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_ga2298a324be00d275d98b336569ee3f97}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+H\+A\+L\+F\+\_\+\+D\+U\+P\+L\+EX}(\+\_\+\+\_\+\+H\+D\+S\+E\+L\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT half-\/duplex state is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_ga144aecf3ad6ca3ce6653ae113c9a6141}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+W\+A\+K\+E\+U\+P\+M\+E\+T\+H\+OD}(\+\_\+\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT wake-\/up method is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_gad91bec43fbbaa25cec138ef8fcfbdad5}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+I\+N\+IT}(\+\_\+\+\_\+\+I\+N\+I\+T\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT advanced features initialization is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_ga4295a61b0afe152975609cedb9034fdc}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+T\+X\+I\+NV}(\+\_\+\+\_\+\+T\+X\+I\+N\+V\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT frame TX inversion setting is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_ga7f53ad0eca57b7ffabcae9007b7bbfa6}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+R\+X\+I\+NV}(\+\_\+\+\_\+\+R\+X\+I\+N\+V\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT frame RX inversion setting is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_ga8f6cd85ae5ce7f8dd0ed9227ef5154f6}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+D\+A\+T\+A\+I\+NV}(\+\_\+\+\_\+\+D\+A\+T\+A\+I\+N\+V\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT frame data inversion setting is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_gaf095ad39d3035f722c6976921a84dbea}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+S\+W\+AP}(\+\_\+\+\_\+\+S\+W\+A\+P\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT frame R\+X/\+TX pins swap setting is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_ga57b4229ecb4387a0bb9137fed8de13b8}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+O\+V\+E\+R\+R\+UN}(\+\_\+\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT frame overrun setting is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_ga7318c3e5c175b896444697a0a9407b2f}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+A\+U\+T\+O\+B\+A\+U\+D\+R\+A\+TE}(\+\_\+\+\_\+\+A\+U\+T\+O\+B\+A\+U\+D\+R\+A\+T\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT auto Baud rate state is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_ga15b46dfa0d80a4583864a31da73e3c99}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+D\+M\+A\+O\+N\+R\+X\+E\+R\+R\+OR}(\+\_\+\+\_\+\+D\+M\+A\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT D\+MA enabling or disabling on error setting is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_ga82289de330949918b037acf94fb12aef}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+A\+D\+V\+F\+E\+A\+T\+U\+R\+E\+\_\+\+M\+S\+B\+F\+I\+R\+ST}(\+\_\+\+\_\+\+M\+S\+B\+F\+I\+R\+S\+T\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT frame M\+SB first setting is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_ga9df22e11f8bc82847fbe16b6f073ae04}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+M\+U\+T\+E\+\_\+\+M\+O\+DE}(\+\_\+\+\_\+\+M\+U\+T\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT mute mode state is valid. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t___private___macros_gaecf169f01673ae67b12b3155e074bf12}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+D\+E\+\_\+\+P\+O\+L\+A\+R\+I\+TY}(\+\_\+\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that U\+A\+RT driver enable polarity is valid. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group___u_a_r_t___exported___types_gaf55d844a35379c204c90be5d1e8e50ba}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+State\+Type\+Def} \{ \newline
\hyperlink{group___u_a_r_t___exported___types_ggaf55d844a35379c204c90be5d1e8e50baa9c7d889fce61ccc717228d099a61d113}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET} = 0x00U, 
\hyperlink{group___u_a_r_t___exported___types_ggaf55d844a35379c204c90be5d1e8e50baade763629c1bdb4f08e52ef79d6e0900e}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+A\+DY} = 0x20U, 
\hyperlink{group___u_a_r_t___exported___types_ggaf55d844a35379c204c90be5d1e8e50baad1eddce038ba828e8b4061a33a2d8801}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+SY} = 0x24U, 
\hyperlink{group___u_a_r_t___exported___types_ggaf55d844a35379c204c90be5d1e8e50baadc97ca42e9b05a08cb98e6721e27e80c}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+TX} = 0x21U, 
\newline
\hyperlink{group___u_a_r_t___exported___types_ggaf55d844a35379c204c90be5d1e8e50baaf7929f7aebd6b450c25907904411680b}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+RX} = 0x22U, 
\hyperlink{group___u_a_r_t___exported___types_ggaf55d844a35379c204c90be5d1e8e50baa2fdde93f9f55972b7133bf7c75dd2e8a}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+T\+X\+\_\+\+RX} = 0x23U, 
\hyperlink{group___u_a_r_t___exported___types_ggaf55d844a35379c204c90be5d1e8e50baa90891eeb767df19780e620a15bec807d}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+T\+I\+M\+E\+O\+UT} = 0x\+A0U, 
\hyperlink{group___u_a_r_t___exported___types_ggaf55d844a35379c204c90be5d1e8e50baa5d50bfe0750db02c4fd03d778c8c318c}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+OR} = 0x\+E0U
 \}\begin{DoxyCompactList}\small\item\em H\+AL U\+A\+RT State structures definition. \end{DoxyCompactList}
\item 
enum \hyperlink{group___u_a_r_t___exported___types_gad957348fe227e5cb75b70be026c5ae81}{U\+A\+R\+T\+\_\+\+Clock\+Source\+Type\+Def} \{ \newline
\hyperlink{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81a96ac2df7b663207f2e8be97e0e18a3bb}{U\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+C\+L\+K1} = 0x00U, 
\hyperlink{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81af4da147f3b62642e1ce6d2cb22aff32e}{U\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI} = 0x02U, 
\hyperlink{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81ab9abf4484d0f83bf9b3ccc8ef72a592e}{U\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+S\+Y\+S\+C\+LK} = 0x04U, 
\hyperlink{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81ab9335bad77171144c2994f1554ce3901}{U\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+L\+SE} = 0x08U, 
\newline
\hyperlink{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81a9012cc24ac82c0d7aa7558f73d770eab}{U\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+U\+N\+D\+E\+F\+I\+N\+ED} = 0x10U
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT clock sources definition. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+Half\+Duplex\+\_\+\+Init} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+Multi\+Processor\+\_\+\+Init} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint8\+\_\+t Address, uint32\+\_\+t Wake\+Up\+Method)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Msp\+Init} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Msp\+De\+Init} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Transmit} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Receive} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Transmit\+\_\+\+IT} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Receive\+\_\+\+IT} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Transmit\+\_\+\+D\+MA} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Receive\+\_\+\+D\+MA} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+M\+A\+Pause} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+M\+A\+Resume} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+M\+A\+Stop} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Abort} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Abort\+Transmit} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Abort\+Receive} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Abort\+\_\+\+IT} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Abort\+Transmit\+\_\+\+IT} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Abort\+Receive\+\_\+\+IT} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+I\+R\+Q\+Handler} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Tx\+Cplt\+Callback} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Tx\+Half\+Cplt\+Callback} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Rx\+Cplt\+Callback} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Rx\+Half\+Cplt\+Callback} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Error\+Callback} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Abort\+Cplt\+Callback} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Abort\+Transmit\+Cplt\+Callback} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Abort\+Receive\+Cplt\+Callback} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+Multi\+Processor\+\_\+\+Enable\+Mute\+Mode} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+Multi\+Processor\+\_\+\+Disable\+Mute\+Mode} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries H\+A\+L\+\_\+\+Multi\+Processor\+\_\+\+Enter\+Mute\+Mode} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+Half\+Duplex\+\_\+\+Enable\+Transmitter} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+Half\+Duplex\+\_\+\+Enable\+Receiver} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{group___u_a_r_t___exported___types_gaf55d844a35379c204c90be5d1e8e50ba}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+State\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+State} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Error} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void {\bfseries U\+A\+R\+T\+\_\+\+Adv\+Feature\+Config} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries U\+A\+R\+T\+\_\+\+Check\+Idle\+State} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries U\+A\+R\+T\+\_\+\+Set\+Config} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries U\+A\+R\+T\+\_\+\+Transmit\+\_\+\+IT} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries U\+A\+R\+T\+\_\+\+End\+Transmit\+\_\+\+IT} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries U\+A\+R\+T\+\_\+\+Receive\+\_\+\+IT} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries U\+A\+R\+T\+\_\+\+Wait\+On\+Flag\+Until\+Timeout} (\hyperlink{struct_u_a_r_t___handle_type_def}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint32\+\_\+t Flag, Flag\+Status Status, uint32\+\_\+t Tickstart, uint32\+\_\+t Timeout)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file of U\+A\+RT H\+AL module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
04-\/\+November-\/2016 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+H\+T(c) 2016 S\+T\+Microelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of S\+T\+Microelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 