

================================================================
== Vivado HLS Report for 'dut_conv1'
================================================================
* Date:           Fri Dec  9 22:57:41 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mlp_more.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  9984353|  9984353|  9984353|  9984353|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_N           |  9984352|  9984352|    624022|          -|          -|    16|    no    |
        | + LOOP_X          |   624020|   624020|     62402|          -|          -|    10|    no    |
        |  ++ LOOP_Y        |    62400|    62400|      6240|          -|          -|    10|    no    |
        |   +++ LOOP_M      |     6222|     6222|      1037|          -|          -|     6|    no    |
        |    ++++ LOOP_C    |     1035|     1035|       207|          -|          -|     5|    no    |
        |     +++++ LOOP_R  |      205|      205|        41|          -|          -|     5|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      3|       -|      -|
|Expression       |        -|      1|       0|   2625|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     632|   1551|
|Memory           |        8|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    308|
|Register         |        -|      -|     581|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        8|      9|    1213|   4484|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      4|       1|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance               |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U49  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U50   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |dut_mux_8to1_sel14_128_1_U54          |dut_mux_8to1_sel14_128_1          |        0|      0|    0|  256|
    |dut_mux_8to1_sel14_128_1_U55          |dut_mux_8to1_sel14_128_1          |        0|      0|    0|  256|
    |dut_urem_11ns_9ns_11_15_seq_U51       |dut_urem_11ns_9ns_11_15_seq       |        0|      0|   88|  104|
    |dut_urem_11ns_9ns_11_15_seq_U53       |dut_urem_11ns_9ns_11_15_seq       |        0|      0|   88|  104|
    |dut_urem_12ns_12ns_11_16_seq_U52      |dut_urem_12ns_12ns_11_16_seq      |        0|      0|  108|  120|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                 |                                  |        0|      5|  632| 1551|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------------+----------------------------+-----------+
    |            Instance            |           Module           | Expression|
    +--------------------------------+----------------------------+-----------+
    |dut_mul_mul_11ns_13ns_24_1_U57  |dut_mul_mul_11ns_13ns_24_1  |  i0 * i1  |
    |dut_mul_mul_13ns_11ns_24_1_U58  |dut_mul_mul_13ns_11ns_24_1  |  i0 * i1  |
    |dut_mul_mul_14ns_16ns_30_1_U56  |dut_mul_mul_14ns_16ns_30_1  |  i0 * i1  |
    +--------------------------------+----------------------------+-----------+

    * Memory: 
    +----------------+------------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |         Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------+---------+---+----+------+-----+------+-------------+
    |conv2_weight_U  |dut_conv1_conv2_weight  |        8|  0|   0|  2400|   32|     1|        76800|
    +----------------+------------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                        |        8|  0|   0|  2400|   32|     1|        76800|
    +----------------+------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+-----+------------+------------+
    |tmp_24_fu_678_p2     |     *    |      1|  0|    0|           8|           5|
    |c_2_fu_721_p2        |     +    |      0|  0|    3|           3|           1|
    |i_index_fu_798_p2    |     +    |      0|  0|    2|          12|          12|
    |m_3_fu_633_p2        |     +    |      0|  0|    3|           3|           1|
    |n_2_fu_501_p2        |     +    |      0|  0|    5|           5|           1|
    |o_index_fu_618_p2    |     +    |      0|  0|   11|          11|          11|
    |r_2_fu_746_p2        |     +    |      0|  0|    3|           3|           1|
    |tmp1_fu_559_p2       |     +    |      0|  0|    6|           6|           6|
    |tmp2_fu_609_p2       |     +    |      0|  0|    9|           9|           9|
    |tmp4_fu_762_p2       |     +    |      0|  0|    8|           8|           8|
    |tmp6_fu_752_p2       |     +    |      0|  0|    4|           4|           4|
    |tmp7_fu_793_p2       |     +    |      0|  0|    2|          12|          12|
    |tmp8_fu_727_p2       |     +    |      0|  0|   13|          13|          13|
    |tmp9_fu_811_p2       |     +    |      0|  0|    5|           5|           5|
    |tmp_23_fu_669_p2     |     +    |      0|  0|    8|           8|           8|
    |tmp_28_fu_689_p2     |     +    |      0|  0|   11|          10|          11|
    |tmp_fu_568_p2        |     +    |      0|  0|    8|           8|           8|
    |w_index_fu_821_p2    |     +    |      0|  0|   13|          13|          13|
    |x_2_fu_553_p2        |     +    |      0|  0|    4|           4|           1|
    |y_2_fu_603_p2        |     +    |      0|  0|    4|           4|           1|
    |tmp5_fu_787_p2       |     -    |      0|  0|   12|          12|          12|
    |tmp_167_fu_962_p2    |     -    |      0|  0|    8|           8|           8|
    |tmp_168_fu_968_p2    |     -    |      0|  0|    8|           7|           8|
    |tmp_169_fu_974_p2    |     -    |      0|  0|    8|           8|           8|
    |tmp_173_fu_1004_p2   |     -    |      0|  0|    8|           7|           8|
    |tmp_19_fu_537_p2     |     -    |      0|  0|    8|           8|           8|
    |tmp_22_fu_663_p2     |     -    |      0|  0|    8|           8|           8|
    |tmp_156_fu_1162_p2   |    and   |      0|  0|  188|         128|         128|
    |tmp_157_fu_1168_p2   |    and   |      0|  0|  188|         128|         128|
    |tmp_158_fu_1174_p2   |    and   |      0|  0|  188|         128|         128|
    |tmp_178_fu_1034_p2   |    and   |      0|  0|  188|         128|         128|
    |exitcond1_fu_715_p2  |   icmp   |      0|  0|    2|           3|           3|
    |exitcond2_fu_597_p2  |   icmp   |      0|  0|    2|           4|           4|
    |exitcond4_fu_495_p2  |   icmp   |      0|  0|    3|           5|           6|
    |exitcond5_fu_547_p2  |   icmp   |      0|  0|    2|           4|           4|
    |exitcond6_fu_627_p2  |   icmp   |      0|  0|    2|           3|           3|
    |exitcond_fu_740_p2   |   icmp   |      0|  0|    2|           3|           3|
    |tmp_163_fu_935_p2    |   icmp   |      0|  0|    3|           9|           9|
    |tmp_27_fu_684_p2     |   icmp   |      0|  0|    4|          11|          11|
    |tmp_176_fu_1014_p2   |   lshr   |      0|  0|  403|         128|         128|
    |tmp_177_fu_1028_p2   |   lshr   |      0|  0|  403|           2|         128|
    |tmp_155_fu_1149_p2   |    or    |      0|  0|  188|         128|         128|
    |tmp_159_fu_1180_p2   |    or    |      0|  0|  188|         128|         128|
    |tmp_73_fu_929_p2     |    or    |      0|  0|   10|           9|           5|
    |grp_fu_701_p0        |  select  |      0|  0|   11|           1|          11|
    |p_not_fu_1155_p3     |  select  |      0|  0|   64|           1|          32|
    |tmp_151_fu_1121_p3   |  select  |      0|  0|  128|           1|         128|
    |tmp_152_fu_1128_p3   |  select  |      0|  0|   34|           1|           2|
    |tmp_153_fu_1135_p3   |  select  |      0|  0|   32|           1|           1|
    |tmp_154_fu_1142_p3   |  select  |      0|  0|   66|           1|          34|
    |tmp_170_fu_980_p3    |  select  |      0|  0|    8|           1|           8|
    |tmp_171_fu_988_p3    |  select  |      0|  0|  128|           1|         128|
    |tmp_172_fu_996_p3    |  select  |      0|  0|    8|           1|           8|
    +---------------------+----------+-------+---+-----+------------+------------+
    |Total                |          |      1|  0| 2625|        1165|        1615|
    +---------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  126|         64|    1|         64|
    |c_reg_451          |    3|          2|    3|          6|
    |m_reg_428          |    3|          2|    3|          6|
    |n_reg_382          |    5|          2|    5|         10|
    |output_0_address0  |    8|          3|    8|         24|
    |output_1_address0  |    8|          3|    8|         24|
    |output_2_address0  |    8|          3|    8|         24|
    |output_3_address0  |    8|          3|    8|         24|
    |output_4_address0  |    8|          3|    8|         24|
    |output_5_address0  |    8|          3|    8|         24|
    |output_6_address0  |    8|          3|    8|         24|
    |output_7_address0  |    8|          3|    8|         24|
    |r_reg_474          |    3|          2|    3|          6|
    |sum_1_reg_439      |   32|          2|   32|         64|
    |sum_2_reg_462      |   32|          2|   32|         64|
    |sum_reg_416        |   32|          2|   32|         64|
    |x_reg_393          |    4|          2|    4|          8|
    |y_reg_405          |    4|          2|    4|          8|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  308|        106|  183|        492|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+-----+----+-----+-----------+
    |          Name          |  FF | LUT| Bits| Const Bits|
    +------------------------+-----+----+-----+-----------+
    |ap_CS_fsm               |   63|   0|   63|          0|
    |c_2_reg_1318            |    3|   0|    3|          0|
    |c_cast2_reg_1310        |    3|   0|   12|          9|
    |c_reg_451               |    3|   0|    3|          0|
    |i_index_reg_1336        |   12|   0|   12|          0|
    |m_3_reg_1280            |    3|   0|    3|          0|
    |m_reg_428               |    3|   0|    3|          0|
    |n_2_reg_1219            |    5|   0|    5|          0|
    |n_reg_382               |    5|   0|    5|          0|
    |o_index_reg_1270        |   11|   0|   11|          0|
    |output_0_addr_reg_1448  |    8|   0|    8|          0|
    |output_1_addr_reg_1453  |    8|   0|    8|          0|
    |output_2_addr_reg_1458  |    8|   0|    8|          0|
    |output_3_addr_reg_1463  |    8|   0|    8|          0|
    |output_4_addr_reg_1468  |    8|   0|    8|          0|
    |output_5_addr_reg_1473  |    8|   0|    8|          0|
    |output_6_addr_reg_1478  |    8|   0|    8|          0|
    |output_7_addr_reg_1483  |    8|   0|    8|          0|
    |p_shl3_cast_reg_1224    |    4|   0|    8|          4|
    |p_shl4_cast1_reg_1229   |    4|   0|    6|          2|
    |p_shl5_reg_1247         |    8|   0|   11|          3|
    |p_shl6_reg_1252         |    8|   0|    9|          1|
    |r_2_reg_1331            |    3|   0|    3|          0|
    |r_reg_474               |    3|   0|    3|          0|
    |sum_1_reg_439           |   32|   0|   32|          0|
    |sum_2_reg_462           |   32|   0|   32|          0|
    |sum_reg_416             |   32|   0|   32|          0|
    |tmp8_reg_1323           |   13|   0|   13|          0|
    |tmp_148_reg_1443        |    5|   0|    5|          0|
    |tmp_160_reg_1357        |   11|   0|   11|          0|
    |tmp_161_reg_1363        |    5|   0|    5|          0|
    |tmp_162_reg_1352        |    3|   0|    3|          0|
    |tmp_173_reg_1408        |    7|   0|    8|          1|
    |tmp_176_reg_1413        |  128|   0|  128|          0|
    |tmp_19_reg_1234         |    7|   0|    8|          1|
    |tmp_22_reg_1285         |    7|   0|    8|          1|
    |tmp_24_reg_1290         |   13|   0|   13|          0|
    |tmp_27_reg_1295         |    1|   0|    1|          0|
    |tmp_29_reg_1347         |    4|   0|    4|          0|
    |tmp_30_reg_1433         |   32|   0|   32|          0|
    |tmp_66_reg_1304         |   11|   0|   11|          0|
    |w_index_reg_1342        |   13|   0|   13|          0|
    |x_2_reg_1242            |    4|   0|    4|          0|
    |x_reg_393               |    4|   0|    4|          0|
    |y_2_reg_1265            |    4|   0|    4|          0|
    |y_cast_reg_1257         |    4|   0|   12|          8|
    |y_reg_405               |    4|   0|    4|          0|
    +------------------------+-----+----+-----+-----------+
    |Total                   |  581|   0|  611|         30|
    +------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   dut_conv1  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   dut_conv1  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   dut_conv1  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   dut_conv1  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   dut_conv1  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   dut_conv1  | return value |
|input_0_address0   | out |    8|  ap_memory |    input_0   |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0         |  in |  128|  ap_memory |    input_0   |     array    |
|input_1_address0   | out |    8|  ap_memory |    input_1   |     array    |
|input_1_ce0        | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0         |  in |  128|  ap_memory |    input_1   |     array    |
|input_2_address0   | out |    8|  ap_memory |    input_2   |     array    |
|input_2_ce0        | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q0         |  in |  128|  ap_memory |    input_2   |     array    |
|input_3_address0   | out |    8|  ap_memory |    input_3   |     array    |
|input_3_ce0        | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q0         |  in |  128|  ap_memory |    input_3   |     array    |
|input_4_address0   | out |    8|  ap_memory |    input_4   |     array    |
|input_4_ce0        | out |    1|  ap_memory |    input_4   |     array    |
|input_4_q0         |  in |  128|  ap_memory |    input_4   |     array    |
|input_5_address0   | out |    8|  ap_memory |    input_5   |     array    |
|input_5_ce0        | out |    1|  ap_memory |    input_5   |     array    |
|input_5_q0         |  in |  128|  ap_memory |    input_5   |     array    |
|input_6_address0   | out |    8|  ap_memory |    input_6   |     array    |
|input_6_ce0        | out |    1|  ap_memory |    input_6   |     array    |
|input_6_q0         |  in |  128|  ap_memory |    input_6   |     array    |
|input_7_address0   | out |    8|  ap_memory |    input_7   |     array    |
|input_7_ce0        | out |    1|  ap_memory |    input_7   |     array    |
|input_7_q0         |  in |  128|  ap_memory |    input_7   |     array    |
|output_0_address0  | out |    8|  ap_memory |   output_0   |     array    |
|output_0_ce0       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_we0       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_d0        | out |  128|  ap_memory |   output_0   |     array    |
|output_0_q0        |  in |  128|  ap_memory |   output_0   |     array    |
|output_1_address0  | out |    8|  ap_memory |   output_1   |     array    |
|output_1_ce0       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_we0       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_d0        | out |  128|  ap_memory |   output_1   |     array    |
|output_1_q0        |  in |  128|  ap_memory |   output_1   |     array    |
|output_2_address0  | out |    8|  ap_memory |   output_2   |     array    |
|output_2_ce0       | out |    1|  ap_memory |   output_2   |     array    |
|output_2_we0       | out |    1|  ap_memory |   output_2   |     array    |
|output_2_d0        | out |  128|  ap_memory |   output_2   |     array    |
|output_2_q0        |  in |  128|  ap_memory |   output_2   |     array    |
|output_3_address0  | out |    8|  ap_memory |   output_3   |     array    |
|output_3_ce0       | out |    1|  ap_memory |   output_3   |     array    |
|output_3_we0       | out |    1|  ap_memory |   output_3   |     array    |
|output_3_d0        | out |  128|  ap_memory |   output_3   |     array    |
|output_3_q0        |  in |  128|  ap_memory |   output_3   |     array    |
|output_4_address0  | out |    8|  ap_memory |   output_4   |     array    |
|output_4_ce0       | out |    1|  ap_memory |   output_4   |     array    |
|output_4_we0       | out |    1|  ap_memory |   output_4   |     array    |
|output_4_d0        | out |  128|  ap_memory |   output_4   |     array    |
|output_4_q0        |  in |  128|  ap_memory |   output_4   |     array    |
|output_5_address0  | out |    8|  ap_memory |   output_5   |     array    |
|output_5_ce0       | out |    1|  ap_memory |   output_5   |     array    |
|output_5_we0       | out |    1|  ap_memory |   output_5   |     array    |
|output_5_d0        | out |  128|  ap_memory |   output_5   |     array    |
|output_5_q0        |  in |  128|  ap_memory |   output_5   |     array    |
|output_6_address0  | out |    8|  ap_memory |   output_6   |     array    |
|output_6_ce0       | out |    1|  ap_memory |   output_6   |     array    |
|output_6_we0       | out |    1|  ap_memory |   output_6   |     array    |
|output_6_d0        | out |  128|  ap_memory |   output_6   |     array    |
|output_6_q0        |  in |  128|  ap_memory |   output_6   |     array    |
|output_7_address0  | out |    8|  ap_memory |   output_7   |     array    |
|output_7_ce0       | out |    1|  ap_memory |   output_7   |     array    |
|output_7_we0       | out |    1|  ap_memory |   output_7   |     array    |
|output_7_d0        | out |  128|  ap_memory |   output_7   |     array    |
|output_7_q0        |  in |  128|  ap_memory |   output_7   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

