[
  {
    "author": [
      {
        "family": "BRUNI",
        "given": "D."
      },
      {
        "family": "BOGLIOLO",
        "given": "A."
      },
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "CHANTRAPORNCHAI",
        "given": "C."
      },
      {
        "family": "SHA",
        "given": "E.-M."
      },
      {
        "family": "HU",
        "given": "X.S."
      },
      {
        "family": "GHOSH",
        "given": "A."
      },
      {
        "family": "GIVARGIS",
        "given": "T."
      },
      {
        "family": "SHIUE",
        "given": "W.-T."
      },
      {
        "family": "CHAKRABARTI",
        "given": "C."
      },
      {
        "family": "SZYMANEK",
        "given": "R."
      },
      {
        "family": "CATTHOOR",
        "given": "F."
      },
      {
        "family": "KUCHCINSKI",
        "given": "K."
      },
      {
        "family": "HEKSTRA",
        "given": "G."
      },
      {
        "family": "HEI",
        "given": "G.L."
      },
      {
        "family": "BINGLEY",
        "given": "P."
      },
      {
        "family": "SIJSTERMANS",
        "given": "F."
      }
    ],
    "citation-number": [
      "1"
    ],
    "collection-title": [
      "of lecture notes in computer science"
    ],
    "container-title": [
      "Proceedings of the 38th Design automation conference",
      "IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems",
      "Design, automation and test in Europe conference and exhibition (DATE 03",
      "Proceedings of the 36th ACM/IEEE Design automation conference",
      "Proceedings of the seventh ACM/IEEE Design, automation and test in Europe conference",
      "1999 IEEE International Conference on Computer Design",
      "PATMOS 2003 – international workshop on power and timing modeling",
      "IEEE Micro",
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2001",
      "2000",
      "2003",
      "1999",
      "2004",
      "1999",
      "2003",
      "2004",
      "2000"
    ],
    "editor": [
      {
        "family": "NORBERT",
        "given": "W."
      },
      {
        "family": "DIEDERIK",
        "given": "V."
      },
      {
        "family": "GEORGES",
        "given": "G."
      },
      {
        "family": "JOAN",
        "given": "F."
      },
      {
        "family": "KUEHLMANN",
        "given": "A."
      },
      {
        "family": "CHASE",
        "given": "C."
      },
      {
        "family": "PALERMO",
        "given": "G."
      },
      {
        "family": "SILVANO",
        "given": "C."
      },
      {
        "family": "ZACCARIA",
        "given": "V."
      },
      {
        "family": "JORGE",
        "given": "J.C."
      },
      {
        "family": "ENRICO",
        "given": "M."
      }
    ],
    "issue": [
      "1",
      "4",
      "4"
    ],
    "location": [
      "New York",
      "Munich, Germany",
      "Los Alamitos, CA",
      "New Orleans, Louisiana",
      "New York",
      "Paris",
      "New York",
      "Austin, TX, USA",
      "Los Alamitos, CA",
      "Torino, Italy (Springer, Berlin, Germany"
    ],
    "note": [
      "8 RAJAGOPAL, S., CAVALLARO, J., and RIXNER, S.: ‘Design space exploration for real-time embedded stream processors’,",
      "9 ZITZLER, E., TEICH, J., and BHATTACHARYYA, S.:"
    ],
    "pages": [
      "641–646 2",
      "19–29 3",
      "650–655 4",
      "140–145 5",
      "10318 6",
      "593–598",
      "249–258",
      "54–66",
      "452–456"
    ],
    "publisher": [
      "ACM Press",
      "IEEE Press",
      "ACM Press",
      "France (ACM Press",
      "IEEE Press"
    ],
    "title": [
      "Statistical design space exploration for application-specific unit synthesis’",
      "Efficient acceptable design exploration based on module utility selection’",
      "Analytical design space exploration of caches for embedded systems’",
      "Memory exploration for low power, embedded systems’",
      "Timeenergy design space exploration for multi-layer memory architectures’",
      "Tri-Media CPU64 design space exploration’",
      "A flexible framework for fast multi-objective design space exploration of embedded systems’",
      "Evolutionary algorithms for the synthesis of embedded software’"
    ],
    "type": "article-journal",
    "volume": [
      "19",
      "2799",
      "24",
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "AGOSTA",
        "given": "G."
      },
      {
        "family": "PALERMO",
        "given": "G."
      },
      {
        "family": "SILVANO",
        "given": "C."
      },
      {
        "family": "BAMBHA",
        "given": "N.K."
      },
      {
        "family": "BHATTACHARYYA",
        "given": "S."
      },
      {
        "family": "TEICH",
        "given": "J."
      },
      {
        "family": "ZITZLER",
        "given": "E."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of the 2004 ACM symposium on Applied computing",
      "Proceedings of the ninth international symposium on Hardware/software codesign"
    ],
    "date": [
      "2004",
      "2001"
    ],
    "editor": [
      {
        "family": "HISHAM",
        "given": "H."
      },
      {
        "family": "ANDREA",
        "given": "O."
      },
      {
        "family": "ROGER",
        "given": "L.W."
      },
      {
        "family": "LORIE",
        "given": "M.L."
      }
    ],
    "location": [
      "Nicosia, Cyprus",
      "New York",
      "Copenhagen, Denmark",
      "New York"
    ],
    "pages": [
      "891–896 11",
      "243–248"
    ],
    "publisher": [
      "ACM Press",
      "ACM Press"
    ],
    "title": [
      "Multi-objective coexploration of source code transformations and design space architectures for low-power embedded systems’",
      "Hybrid search strategies for dynamic voltage scaling in embedded Decision making in embedded system design 25 multiprocessors’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LAHIRI",
        "given": "K."
      },
      {
        "family": "RAGHUNATHAN",
        "given": "A."
      },
      {
        "family": "DEY",
        "given": "S."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "952–961"
    ],
    "title": [
      "Design space exploration for optimizing on-chip communication architectures’"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "EISENRING",
        "given": "M."
      },
      {
        "family": "THIELE",
        "given": "L."
      },
      {
        "family": "ZITZLER",
        "given": "E."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "51–59"
    ],
    "title": [
      "Handling conflicting criteria in embedded system design’"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "ANLIKER",
        "given": "U."
      },
      {
        "family": "BEUTEL",
        "given": "J."
      },
      {
        "family": "DYER",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1017–1033"
    ],
    "title": [
      "A systematic approach to the design of distributed wearable systems’"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "ABRAHAM",
        "given": "S."
      },
      {
        "family": "RAU",
        "given": "B.R."
      },
      {
        "family": "SCHREIBER",
        "given": "R."
      }
    ],
    "citation-number": [
      "15"
    ],
    "date": [
      "1998"
    ],
    "genre": [
      "Technical Report HPL-2000-98,"
    ],
    "publisher": [
      "HP Labs Technical Reports"
    ],
    "title": [
      "Fast design space exploration through validity and quality filtering of subsystem designs’"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "GAJSKI",
        "given": "D.D."
      },
      {
        "family": "VAHID",
        "given": "F."
      },
      {
        "family": "NARAYAN",
        "given": "S."
      },
      {
        "family": "GONG",
        "given": "J."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proceedings of the 35th Design automation conference"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Francisco, California",
      "New York"
    ],
    "pages": [
      "812–817"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Systemlevel exploration with SpecSyn’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "GIVARGIS",
        "given": "T."
      },
      {
        "family": "VAHID",
        "given": "F."
      },
      {
        "family": "HENKEL",
        "given": "J."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integrated Systems"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "416–422"
    ],
    "title": [
      "System-level exploration for Pareto-optimal configurations in parameterized system-on-a-chip’"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "BLICKLE",
        "given": "T."
      },
      {
        "family": "TEICH",
        "given": "J."
      },
      {
        "family": "THIELE",
        "given": "L."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Journal on Design Automation for Embedded Systems"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "23–58"
    ],
    "title": [
      "System-level synthesis using evolutionary algorithms’"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "THIELE",
        "given": "L."
      },
      {
        "family": "CHAKRABORTY",
        "given": "S."
      },
      {
        "family": "GRIES",
        "given": "M."
      },
      {
        "family": "KÜNZLI",
        "given": "S."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "‘Network processor design: issues and practices"
    ],
    "date": [
      "2003"
    ],
    "editor": [
      {
        "family": "CROWLEY",
        "given": "P."
      },
      {
        "family": "FRANKLIN",
        "given": "M.A."
      },
      {
        "family": "HADIMIOGLU",
        "given": "H."
      },
      {
        "family": "ONUFRYK",
        "given": "P.Z."
      }
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "4, 55–90"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Design space exploration of network processor architectures’"
    ],
    "type": "chapter",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "ZHUGE",
        "given": "Q."
      },
      {
        "family": "SHAO",
        "given": "Z."
      },
      {
        "family": "XIAO",
        "given": "B."
      },
      {
        "family": "SHA",
        "given": "E.H.-M."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis"
    ],
    "date": [
      "2003"
    ],
    "editor": [
      {
        "family": "GUPTA",
        "given": "R."
      },
      {
        "family": "NAKAMURA",
        "given": "Y."
      },
      {
        "family": "ORAILOGLU",
        "given": "A."
      },
      {
        "family": "CHOU",
        "given": "P.H."
      }
    ],
    "location": [
      "Newport Beach, CA",
      "New York"
    ],
    "pages": [
      "144–149"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Design space minimization with timing and code size optimization for embedded DSP’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CZYZAK",
        "given": "P."
      },
      {
        "family": "JASZKIEWICZ",
        "given": "A."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Journal of Multi-Criteria Decision Analysis"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "34–47"
    ],
    "title": [
      "Pareto-simulated annealing – a metaheuristic technique for multi-objective combinatorial optimization’"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "THIELE",
        "given": "L."
      },
      {
        "family": "CHAKRABORTY",
        "given": "S."
      },
      {
        "family": "GRIES",
        "given": "M."
      },
      {
        "family": "KÜNZLI",
        "given": "S."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of the 39th Design automation conference (DAC"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New Orleans, LA",
      "New York"
    ],
    "pages": [
      "880–885"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "A framework for evaluating design tradeoffs in packet processing architectures’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "PALESI",
        "given": "M."
      },
      {
        "family": "GIVARGIS",
        "given": "T."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proceedings of the tenth international symposium on Hardware/software codesign, Estes Park"
    ],
    "date": [
      "2002"
    ],
    "editor": [
      {
        "family": "HENKEL",
        "given": "J."
      },
      {
        "family": "HU",
        "given": "X.I.A.O.B.O.S.H.A.R.O.N."
      },
      {
        "family": "GUPTA",
        "given": "R."
      },
      {
        "family": "PARAMESWARAN",
        "given": "S.R.I."
      }
    ],
    "location": [
      "Colorado",
      "New York"
    ],
    "pages": [
      "67–72"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Multi-objective design space exploration using genetic algorithms’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "NEAM",
        "given": "S."
      },
      {
        "family": "SZTIPANOVITS",
        "given": "J."
      },
      {
        "family": "KARSAI",
        "given": "G."
      }
    ],
    "citation-number": [
      "24"
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "Technical Report ISIS-02-301,"
    ],
    "publisher": [
      "Vanderbilt University, Institute for Software Integrated Systems"
    ],
    "title": [
      "Design-space construction and exploration in platform-based design’"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "BLEULER",
        "given": "S."
      },
      {
        "family": "LAUMANNS",
        "given": "M."
      },
      {
        "family": "THIELE",
        "given": "L."
      },
      {
        "family": "ZITZLER",
        "given": "E."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Evolutionary multi-criterion optimization (EMO 2003), Lecture notes in computer science"
    ],
    "date": [
      "2003"
    ],
    "editor": [
      {
        "family": "FONSECA",
        "given": "C.M."
      },
      {
        "family": "FLEMING",
        "given": "P.J."
      },
      {
        "family": "ZITZLER",
        "given": "E."
      },
      {
        "family": "DEB",
        "given": "K."
      },
      {
        "family": "THIELE",
        "given": "L."
      }
    ],
    "location": [
      "Berlin"
    ],
    "pages": [
      "494–508"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "PISA – a platform and programming language independent interface for search algorithms’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "BURGER",
        "given": "D."
      },
      {
        "family": "AUSTIN",
        "given": "T.M."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "SIGARCH Computer Architecture News"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "13–25"
    ],
    "title": [
      "The simplescalar tool set, version 2.0’"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "SHIVAKUMAR",
        "given": "P."
      },
      {
        "family": "JOUPPI",
        "given": "N.P."
      }
    ],
    "citation-number": [
      "27"
    ],
    "date": [
      "2001-08"
    ],
    "genre": [
      "Technical Report WRL Research Report 2001/2,"
    ],
    "publisher": [
      "Compaq, Western Research Laboratory"
    ],
    "title": [
      "Cacti 3.0: an integrated cache timing, power and area model’"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "DEB",
        "given": "K."
      }
    ],
    "citation-number": [
      "28"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Chichester, UK"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Multi-objective optimization using evolutionary algorithms"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "29"
    ],
    "container-title": [
      "‘Handbook of Evolutionary Computation’"
    ],
    "date": [
      "1997"
    ],
    "editor": [
      {
        "family": "BÄCK",
        "given": "T."
      },
      {
        "family": "FOGEL",
        "given": "D.B."
      },
      {
        "family": "MICHALEWICZ",
        "given": "Z."
      }
    ],
    "location": [
      "Bristol, UK"
    ],
    "publisher": [
      "IOP Publishing and Oxford University Press"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "MIETTINEN",
        "given": "K."
      }
    ],
    "citation-number": [
      "30"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Nonlinear Multiobjective Optimization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SCHAFFER",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Proceedings of an international conference on Genetic algorithms and their applications (Lawrence Erlbaum Associates"
    ],
    "date": [
      "1985"
    ],
    "editor": [
      {
        "family": "GREFENSTETTE",
        "given": "J.J."
      }
    ],
    "location": [
      "Mahwah, NJ"
    ],
    "pages": [
      "93–100"
    ],
    "title": [
      "Multiple objective optimization with vector evaluated genetic algorithms’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KNOWLES",
        "given": "J.D."
      },
      {
        "family": "CORNE",
        "given": "D.W."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Evolutionary Computation"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "149–172"
    ],
    "title": [
      "Approximating the non-dominated front using the Pareto Archived Evolution Strategy’"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "LAUMANNS",
        "given": "M."
      },
      {
        "family": "THIELE",
        "given": "L."
      },
      {
        "family": "DEB",
        "given": "K."
      },
      {
        "family": "ZITZLER",
        "given": "E."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Evolutionary Computation"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "263–282"
    ],
    "title": [
      "Combining convergence and diversity in evolutionary multiobjective optimization’"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "KNOWLES",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "34"
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "University of Reading"
    ],
    "title": [
      "Local-search and hybrid evolutionary algorithms for pareto optimization’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "ZITZLER",
        "given": "E."
      },
      {
        "family": "LAUMANNS",
        "given": "M."
      },
      {
        "family": "THIELE",
        "given": "L."
      },
      {
        "family": "ZITZLER",
        "given": "E."
      },
      {
        "family": "KÜNZLI",
        "given": "S."
      }
    ],
    "citation-number": [
      "35"
    ],
    "collection-title": [
      "of Lecture notes in computer science"
    ],
    "container-title": [
      "International Center for Numerical Methods in Engineering (CIMNE), 36 ZITZLER",
      "Evolutionary multi-criterion optimization (EMO 2001), Lecture notes in computer science",
      "Proceedings of the eighth international conference on Parallel problem solving from nature (PPSN"
    ],
    "date": [
      "2001",
      "2004"
    ],
    "editor": [
      {
        "family": "GIANNAKOGLOU",
        "given": "K."
      },
      {
        "others": true
      },
      {
        "family": "E.",
        "given": "D.E.B."
      },
      {
        "family": "E.",
        "given": "T.H.I.E.L.E."
      },
      {
        "family": "L.",
        "given": "C.O.E.L.L.O."
      },
      {
        "family": "C.A.C."
      },
      {
        "family": "CORNE",
        "given": "D."
      }
    ],
    "location": [
      "Berlin, Germany",
      "Birmingham",
      "Berlin, Germany"
    ],
    "pages": [
      "37"
    ],
    "publisher": [
      "Springer",
      "UK (Springer"
    ],
    "title": [
      "SPEA2: improving the strength pareto evolutionary algorithm for multiobjective optimization’",
      "Evolutionary methods for design, optimisation and control with application to industrial problems (EUROGEN 2001",
      "Indicator-based selection in multiobjective search’"
    ],
    "type": "paper-conference",
    "volume": [
      "1993",
      "VIII), vol. 3242"
    ]
  },
  {
    "author": [
      {
        "family": "LIU",
        "given": "C.L."
      },
      {
        "family": "LAYLAND",
        "given": "J.W."
      },
      {
        "family": "JENSEN",
        "given": "C.L.E."
      },
      {
        "family": "TOKUDA",
        "given": "H."
      },
      {
        "family": "TINDELL",
        "given": "K."
      },
      {
        "family": "CLARK",
        "given": "J."
      },
      {
        "family": "GUTIERREZ",
        "given": "J.J."
      },
      {
        "family": "PALENCIA",
        "given": "J.C."
      },
      {
        "family": "HARBOUR",
        "given": "M.G."
      },
      {
        "family": "GRESSER",
        "given": "K."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of the 6th IEEE Real-time systems symposium (RTSS1985",
      "Proceedings of the ninth Euromicro workshop on Real-time systems",
      "Proceedings of the fifth Euromicro workshop on Real-time systems",
      "Proceedings of the international symposium on Circuits and systems (ISCAS",
      "Journal of the ACM",
      "Microprocessing and Microprogramming – Euromicro Journal",
      "Journal of Real-Time Systems"
    ],
    "date": [
      "1973",
      "1985",
      "1994",
      "1997",
      "1993",
      "2000",
      "1994"
    ],
    "editor": [
      {
        "family": "THIELE",
        "given": "L."
      },
      {
        "family": "CHAKRABORTY",
        "given": "S."
      },
      {
        "family": "NAEDELE",
        "given": "M."
      }
    ],
    "issue": [
      "2"
    ],
    "location": [
      "Los Alamitos, CA",
      "Toledo, Spain",
      "Oulu, Finland",
      "Geneva, Switzerland"
    ],
    "note": [
      "Special Issue on Parallel Embedded Real-Time Systems),",
      "7 TINDELL, K.W.: ‘An extendible approach for analysing fixed priority hard real-time systems’,",
      "System-level performance analysis 73"
    ],
    "pages": [
      "20 2",
      "117–134 4",
      "136–143 5",
      "118–123",
      "133–152"
    ],
    "publisher": [
      "IEEE CS Press"
    ],
    "title": [
      "Scheduling algorithm for multiprogramming in a hard-real-time environment’",
      "A time-driven scheduling model for real-time operating systems’",
      "Holistic schedulability analysis for distributed real-time systems’",
      "On the schedulability analysis for distributed hard real-time systems’",
      "An event model for deadline verification of hard real-time systems’",
      "Real-time calculus for scheduling hard real-time systems’"
    ],
    "type": "article-journal",
    "volume": [
      "3",
      "40",
      "6",
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "HAMANN",
        "given": "A."
      },
      {
        "family": "HENIA",
        "given": "R."
      },
      {
        "family": "JERSAK",
        "given": "M."
      },
      {
        "family": "RACU",
        "given": "R."
      },
      {
        "family": "RICHTER",
        "given": "K."
      },
      {
        "family": "ERNST",
        "given": "R."
      }
    ],
    "citation-number": [
      "8"
    ],
    "title": [
      "SymTA/S – Symbolic timing analysis for systems’"
    ],
    "type": null,
    "url": [
      "http://www.symta.org/"
    ]
  },
  {
    "author": [
      {
        "family": "RICHTER",
        "given": "K."
      },
      {
        "family": "ERNST",
        "given": "R."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of the Design, automation and test in Europe conference (DATE’02"
    ],
    "date": [
      "2002-03"
    ],
    "location": [
      "Paris, France"
    ],
    "title": [
      "Event model interfaces for heterogeneous system analysis’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "RICHTER",
        "given": "K."
      },
      {
        "family": "ZIEGENBEIN",
        "given": "D."
      },
      {
        "family": "JERSAK",
        "given": "M."
      },
      {
        "family": "ERNST",
        "given": "R."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of the 39th Design Automation Conference"
    ],
    "date": [
      "2002-06"
    ],
    "location": [
      "New Orleans, USA"
    ],
    "title": [
      "Model composition for scheduling analysis in platform design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "C.R.U.Z."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE Transactions on Information Theory"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "114–141"
    ],
    "title": [
      "R.L.: ‘A calculus for network delay’"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "THIELE",
        "given": "L."
      },
      {
        "family": "CHAKRABORTY",
        "given": "S."
      },
      {
        "family": "GRIES",
        "given": "M."
      },
      {
        "family": "KÜNZLI",
        "given": "S."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "‘Network processor design issues and practices"
    ],
    "date": [
      "2002-10"
    ],
    "editor": [
      {
        "family": "FRANKLIN",
        "given": "M."
      },
      {
        "family": "CROWLEY",
        "given": "P."
      },
      {
        "family": "HADIMIOGLU",
        "given": "H."
      },
      {
        "family": "ONUFRYK",
        "given": "P."
      }
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "4, 55–90"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Design space exploration of network processor architectures’"
    ],
    "type": "chapter",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "RICHTER",
        "given": "K."
      },
      {
        "family": "RACU",
        "given": "R."
      },
      {
        "family": "ERNST",
        "given": "R."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the 24th international Real-time systems symposium (RTSS’03"
    ],
    "date": [
      "2003-12"
    ],
    "location": [
      "Cancun, Mexico"
    ],
    "title": [
      "Scheduling analysis integration for heterogeneous multiprocessor SoC’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "RICHTER",
        "given": "K."
      },
      {
        "family": "JERSAK",
        "given": "M."
      },
      {
        "family": "ERNST",
        "given": "R."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "60–77"
    ],
    "title": [
      "A formal approach to MpSoC performance verification"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "RICHTER",
        "given": "K."
      }
    ],
    "citation-number": [
      "15"
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "Technical University of Braunschweig"
    ],
    "title": [
      "Compositional scheduling analysis using standard event models’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "TINDELL",
        "given": "K."
      },
      {
        "family": "KOPETZ",
        "given": "H."
      },
      {
        "family": "WOLF",
        "given": "F."
      },
      {
        "family": "ERNST",
        "given": "R."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proceedings of the Design, automation and test in Europe (DATE’03"
    ],
    "date": [
      "2003-03"
    ],
    "location": [
      "Munich, Germany"
    ],
    "title": [
      "Safe automotive software development’"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "17"
    ],
    "title": [
      "Technical University of Braunschweig. ‘SymTA/S – Symbolic Timing Analysis for Systems’"
    ],
    "type": null,
    "url": [
      "http://www.symta.org"
    ]
  },
  {
    "author": [
      {
        "family": "JERSAK",
        "given": "M."
      },
      {
        "family": "ERNST",
        "given": "R."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of the 40th Design automation conference"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "Anaheim, USA"
    ],
    "title": [
      "Enabling scheduling analysis of heterogeneous systems with multi-rate data dependencies and rate intervals’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "JERSAK",
        "given": "M."
      }
    ],
    "citation-number": [
      "19"
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "Technical University of Braunschweig"
    ],
    "title": [
      "Compositional performance analysis for complex embedded applications’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "ZIEGENBEIN",
        "given": "D."
      }
    ],
    "citation-number": [
      "20"
    ],
    "date": [
      "2003"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "Technical University of Braunschweig"
    ],
    "title": [
      "A Compositional Approach to Embedded System Design’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "LEE",
        "given": "E.A."
      },
      {
        "family": "MESSERSCHMITT",
        "given": "D.G."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1235–1245"
    ],
    "title": [
      "Synchronous dataflow’"
    ],
    "type": "article-journal",
    "volume": [
      "75"
    ]
  },
  {
    "author": [
      {
        "family": "HOURI",
        "given": "M.Y."
      }
    ],
    "citation-number": [
      "22"
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "Master’s thesis,"
    ],
    "publisher": [
      "Institute of Computer and Communication Networks Engineering, Technical University of Braunschweig"
    ],
    "title": [
      "Task graph analysis with complex dependencies’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "MOK",
        "given": "A."
      },
      {
        "family": "CHEN",
        "given": "D."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE Transactions on Software Engineering"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "635–645"
    ],
    "title": [
      "A multiframe model for real-time tasks’"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "ZIEGENBEIN",
        "given": "D."
      },
      {
        "family": "RICHTER",
        "given": "K."
      },
      {
        "family": "ERNST",
        "given": "R."
      },
      {
        "family": "THIELE",
        "given": "L."
      },
      {
        "family": "TEICH",
        "given": "J."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE 74 System-on-chip Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "379–389"
    ],
    "title": [
      "SPI – A system model for heterogeneously specified embedded systems’"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "JERSAK",
        "given": "M."
      },
      {
        "family": "HENIA",
        "given": "R."
      },
      {
        "family": "ERNST",
        "given": "R."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Proceedings of the Design automation and test in Europe"
    ],
    "date": [
      "2004-03"
    ],
    "location": [
      "Paris, France"
    ],
    "title": [
      "Context-aware performance analysis for efficient embedded system design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "TINDELL",
        "given": "K.W."
      }
    ],
    "citation-number": [
      "26"
    ],
    "date": [
      "1994"
    ],
    "genre": [
      "Technical Report YCS 221,"
    ],
    "publisher": [
      "University of York"
    ],
    "title": [
      "Adding time-offsets to schedulability analysis’"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "PALENCIA",
        "given": "J.C."
      },
      {
        "family": "HARBOUR",
        "given": "M.G."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Proceedings of the 19th IEEE Real-time systems symposium (RTSS98"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Madrid, Spain"
    ],
    "title": [
      " Schedulablilty analysis for tasks with static and dynamic offsets’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HAMANN",
        "given": "A."
      },
      {
        "family": "JERSAK",
        "given": "M."
      },
      {
        "family": "RICHTER",
        "given": "K."
      },
      {
        "family": "ERNST",
        "given": "R."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceedings of the 25th international Real-time systems symposium (RTSS’04"
    ],
    "date": [
      "2004-12"
    ],
    "location": [
      "Lisbon, Portugal"
    ],
    "title": [
      "Design space exploration and system optimization with symTA/S – symbolic timing analysis for systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ZITZLER",
        "given": "E."
      },
      {
        "family": "LAUMANNS",
        "given": "M."
      },
      {
        "family": "THIELE",
        "given": "L."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Technical Report"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Zurich, Switzerland"
    ],
    "pages": [
      "–8092"
    ],
    "title": [
      "SPEA2: Improving the strength Pareto evolutionary algorithm’"
    ],
    "type": "article-journal",
    "volume": [
      "103, Gloriastrasse 35"
    ]
  },
  {
    "author": [
      {
        "family": "LAUMANNS",
        "given": "M."
      },
      {
        "family": "THIELE",
        "given": "L."
      },
      {
        "family": "ZITZLER",
        "given": "E."
      },
      {
        "family": "WELZL",
        "given": "E."
      },
      {
        "family": "DEB",
        "given": "K."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Parallel Problem Solving From Nature —PPSN VII"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Running time analysis of multi-objective evolutionary algorithms on a simple discrete optimisation problem’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "BLEULER",
        "given": "S."
      },
      {
        "family": "LAUMANNS",
        "given": "M."
      },
      {
        "family": "THIELE",
        "given": "L."
      },
      {
        "family": "ZITZLER",
        "given": "E."
      }
    ],
    "citation-number": [
      "31"
    ],
    "title": [
      "PISA –a platform and programming language independent interface for search algorithms’"
    ],
    "type": null,
    "url": [
      "http://www.tik.ee.ethz.ch/pisa/"
    ]
  },
  {
    "author": [
      {
        "family": "WOLPERT",
        "given": "D.H."
      },
      {
        "family": "MACREADY",
        "given": "W.G."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE Transactions on Evolutionary Computation"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "67–82"
    ],
    "title": [
      "No free lunch theorems for optimisation’"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "LEHOCZKY",
        "given": "J."
      },
      {
        "family": "SHA",
        "given": "L."
      },
      {
        "family": "DING",
        "given": "Y."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Proceedings of the Real-time systems symposium"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Santa Monica, CA, USA"
    ],
    "pages": [
      "201–209"
    ],
    "title": [
      "The rate monotonic scheduling algorithm: exact characterization and average case behavior’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "VESTAL",
        "given": "S."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "IEEE Transactions on Software Engineering"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "308–317"
    ],
    "title": [
      "Fixed-priority sensitivity analysis for linear compute time models’"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "PUNNEKKAT",
        "given": "S."
      },
      {
        "family": "DAVIS",
        "given": "R."
      },
      {
        "family": "BURNS",
        "given": "A."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "ASIAN"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "72–82"
    ],
    "title": [
      "Sensitivity analysis of realtime task sets’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "AUDSLEY",
        "given": "N.C."
      },
      {
        "family": "BURNS",
        "given": "A."
      },
      {
        "family": "RICHARDSON",
        "given": "M.F."
      },
      {
        "family": "TINDELL",
        "given": "K."
      },
      {
        "family": "WELLINGS",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "Journal of Real-Time Systems"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "284–292"
    ],
    "title": [
      "Applying new scheduling theory to static priority preemptive scheduling’"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "KOPETZ",
        "given": "H."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Real-time systems – design principles for distributed embedded applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "KOPETZ",
        "given": "H."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the 11th Euromicro conference on Real-time systems"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "132–140"
    ],
    "title": [
      "Automotive electronics’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HANSEN",
        "given": "P."
      },
      {
        "given": "July–August"
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "The Hansen report on automotive electronics"
    ],
    "type": null,
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "family": "LEEN",
        "given": "G."
      },
      {
        "family": "HEFFERNAN",
        "given": "D."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "88–93"
    ],
    "title": [
      "Expanding automotive electronic systems’"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "JOST",
        "given": "K."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Automotive Engineering International"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "From fly-by-wire to drive-by-wire’"
    ],
    "type": "article-journal",
    "url": [
      "http://www.sae.org/automeg/electronics09-2001"
    ]
  },
  {
    "author": [
      {
        "family": "CHIODO",
        "given": "M."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "295–310"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Automotive electronics: a major application field for hardwaresoftware co-design’ in ‘Hardware/software co-design"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "7"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "X-by-Wire Consortium, X-By-Wire: Safety related fault tolerant systems in vehicles"
    ],
    "type": null,
    "url": [
      "http://www.vmars.tuwien.ac.at/projects/xbywire/,"
    ]
  },
  {
    "author": [
      {
        "family": "KOPETZ",
        "given": "H."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the 25th international symposium on Fault-tolerant computing"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "Automotive electronics – present state and future prospects’"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "9"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "Robert Bosch GmbH: CAN Specification, Version 2.0"
    ],
    "type": null,
    "url": [
      "http://www.can.bosch.com/,"
    ]
  },
  {
    "citation-number": [
      "10"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Local interconnect network protocol specification"
    ],
    "type": null,
    "url": [
      "http://www.lin-subbus.org"
    ]
  },
  {
    "citation-number": [
      "11"
    ],
    "container-title": [
      "SAE Vehicle Network for Multiplexing and Data Communications Standards Committee, SAE J1850 Standard"
    ],
    "date": [
      "1994"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "RUSHBY",
        "given": "J."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Lecture notes in computer science"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Heidelberg"
    ],
    "pages": [
      "306–323"
    ],
    "publisher": [
      "Springer Verlag"
    ],
    "title": [
      "Bus architectures for safety-critical embedded systems’"
    ],
    "type": "article-journal",
    "volume": [
      "2211"
    ]
  },
  {
    "author": [
      {
        "family": "HOYME",
        "given": "K."
      },
      {
        "family": "DRISCOLL",
        "given": "K."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Aerospace and Electronic Systems Magazine"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "34–39"
    ],
    "title": [
      "SAFEbus’"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "MINER",
        "given": "P.S."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the 5th NASA Langley formal methods workshop"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Analysis of the SPIDER fault-tolerance protocols’"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "15"
    ],
    "date": [
      "2002",
      "2003"
    ],
    "genre": [
      "ISO/DIS 11898-4,"
    ],
    "title": [
      "INTERNATIONAL ORGANIZATION FOR STANDARDIZATION: ‘Road vehicles – Controller area network (CAN) – Part 4: Time-triggered communication’"
    ],
    "type": null,
    "url": [
      "http://www.echelon.com"
    ]
  },
  {
    "citation-number": [
      "17"
    ],
    "container-title": [
      "PROFIBUS INTERNATIONAL: PROFIBUS DP Specification"
    ],
    "date": [
      "2003"
    ],
    "type": "chapter",
    "url": [
      "http://www.profibus.com/,"
    ]
  },
  {
    "author": [
      {
        "family": "BERWANGER",
        "given": "J."
      },
      {
        "family": "PELLER",
        "given": "M."
      },
      {
        "family": "GRIESSBACH",
        "given": "R."
      }
    ],
    "citation-number": [
      "18"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "A new high performance data bus system for safety-related applications’"
    ],
    "type": null,
    "url": [
      "http://www.byteflight.de"
    ]
  },
  {
    "citation-number": [
      "19"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "THE FLEXRAY GROUP: FlexRay Requirements Specification, Version 2.0.2"
    ],
    "type": null,
    "url": [
      "http://www.flexray-group.com/,"
    ]
  },
  {
    "author": [
      {
        "family": "TINDELL",
        "given": "K."
      },
      {
        "family": "BURNS",
        "given": "A."
      },
      {
        "family": "WELLINGS",
        "given": "A."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Control Engineering Practice"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1163–1169"
    ],
    "title": [
      "Calculating CAN message response times’"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "AUDSLEY",
        "given": "N."
      },
      {
        "family": "TINDELL",
        "given": "K."
      },
      {
        "family": "BURNS",
        "given": "A."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings of the Euromicro Workshop on Real-time systems"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "36–41"
    ],
    "title": [
      "The end of line for static cyclic scheduling?’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "XU",
        "given": "J."
      },
      {
        "family": "PARNAS",
        "given": "D.L."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE Transactions on Software Engineering"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "132–146"
    ],
    "title": [
      "On satisfying timing constraints in hard-realtime systems’"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "LÖNN",
        "given": "H."
      },
      {
        "family": "AXELSSON",
        "given": "J."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proceedings of the Euromicro conference on Real-time systems"
    ],
    "date": [
      "1999"
    ],
    "note": [
      "24 EAST-EEA project, ITEA Full Project Proposal,"
    ],
    "title": [
      "A comparison of fixed-priority and static cyclic scheduling for distributed automotive control applications’"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.itea-office.org"
    ]
  },
  {
    "author": [
      {
        "family": "AUDSLEY",
        "given": "N."
      },
      {
        "family": "BURNS",
        "given": "A."
      },
      {
        "family": "DAVIS",
        "given": "R."
      },
      {
        "family": "TINDELL",
        "given": "K."
      },
      {
        "family": "WELLINGS",
        "given": "A."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Real-Time Systems"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "2/3"
    ],
    "pages": [
      "173–198"
    ],
    "title": [
      "Fixed priority preemptive scheduling: an historical perspective’"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "BALARIN",
        "given": "F."
      },
      {
        "family": "LAVAGNO",
        "given": "L."
      },
      {
        "family": "MURTHY",
        "given": "P."
      },
      {
        "family": "SANGIOVANNI-VINCENTELLI",
        "given": "A."
      }
    ],
    "citation-number": [
      "26"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "27 TimeWiz:"
    ],
    "pages": [
      "71–82"
    ],
    "publisher": [
      "IEEE Design and Test of Computers, January–March"
    ],
    "title": [
      "Scheduling for embedded real-time systems’"
    ],
    "type": null,
    "url": [
      "http://www.timesys.com"
    ],
    "volume": [
      "15"
    ]
  },
  {
    "citation-number": [
      "28"
    ],
    "type": null,
    "url": [
      "http://www.tripac.com"
    ]
  },
  {
    "citation-number": [
      "29"
    ],
    "title": [
      "RTA-OSEK Planner, http://www.livedevices.com 30 Aires"
    ],
    "type": null,
    "url": [
      "http://kabru.eecs.umich.edu/aires/"
    ]
  },
  {
    "author": [
      {
        "family": "LIU",
        "given": "C.L."
      },
      {
        "family": "LAYLAND",
        "given": "J.W."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Journal of the ACM"
    ],
    "date": [
      "1973"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "46–61"
    ],
    "title": [
      "Scheduling algorithms for multiprogramming in a hard-real-time environment’"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "TINDELL",
        "given": "K."
      },
      {
        "family": "CLARK",
        "given": "J."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Microprocessing & Microprogramming"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "2–3"
    ],
    "pages": [
      "117–134"
    ],
    "title": [
      "Holistic schedulability analysis for distributed hard real-time systems’"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "STANKOVIC",
        "given": "J.A."
      },
      {
        "family": "RAMAMRITHAM",
        "given": "K."
      }
    ],
    "citation-number": [
      "33"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Washington"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Advances in real-time systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "XU",
        "given": "J."
      },
      {
        "family": "PARNAS",
        "given": "D.L."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Journal of Real Time Systems"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "7–24"
    ],
    "title": [
      "Priority scheduling versus pre-run-time scheduling’"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "LEE",
        "given": "C."
      },
      {
        "family": "POTKONJAK",
        "given": "M."
      },
      {
        "family": "WOLF",
        "given": "W."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Design Automation for Embedded Systems"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "215–241"
    ],
    "title": [
      "Synthesis of hard real-time application specific systems’"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "DAVE",
        "given": "B.P."
      },
      {
        "family": "JHA",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "900–919"
    ],
    "title": [
      "COHRA: hardware-software cosynthesis of hierarchical heterogeneous distributed systems’"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "DAVE",
        "given": "B.P."
      },
      {
        "family": "LAKSHMINARAYANA",
        "given": "G."
      },
      {
        "family": "JHA",
        "given": "N.J."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "92–104"
    ],
    "title": [
      "COSYN: Hardwaresoftware co-synthesis of heterogeneous distributed embedded systems’"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "BURNS",
        "given": "A."
      },
      {
        "family": "WELLINGS",
        "given": "A."
      }
    ],
    "citation-number": [
      "38"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison Wesley"
    ],
    "title": [
      "Real-time systems and programming languages"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "TINDELL",
        "given": "K."
      }
    ],
    "citation-number": [
      "39"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "YCS-94-221"
    ],
    "publisher": [
      "Department of Computer Science, University of York"
    ],
    "title": [
      "Adding time-offsets to schedulability analysis’"
    ],
    "type": "book",
    "volume": []
  },
  {
    "author": [
      {
        "family": "YEN",
        "given": "T.Y."
      },
      {
        "family": "WOLF",
        "given": "W."
      }
    ],
    "citation-number": [
      "40"
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Hardware-software co-synthesis of distributed embedded systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "PALENCIA",
        "given": "J.C."
      },
      {
        "family": "HARBOUR",
        "given": "G.O.N.Z.Á.L.E.Z."
      },
      {
        "given": "M."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "Proceedings of the 20th IEEE Real-time systems symposium"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "328–339"
    ],
    "title": [
      "Exploiting precedence relations in the schedulability analysis of distributed real-time systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "PALENCIA",
        "given": "J.C."
      },
      {
        "family": "HARBOUR",
        "given": "G.O.N.Z.Á.L.E.Z."
      },
      {
        "given": "M."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "Proceedings of the 19th IEEE Realtime systems symposium"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "26–37"
    ],
    "title": [
      "Schedulability analysis for tasks with static and dynamic offsets’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ERMEDAHL",
        "given": "H."
      },
      {
        "family": "HANSSON",
        "given": "H."
      },
      {
        "family": "SJÖDIN",
        "given": "M."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Proceedings of the IEEE Real-time systems symposium"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "274–284"
    ],
    "title": [
      "Response-time guarantees in ATM Networks’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "STROSNIDER",
        "given": "J.K."
      },
      {
        "family": "MARCHOK",
        "given": "T.E."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "Journal of Real-Time Systems"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "133–158"
    ],
    "title": [
      "Responsive, deterministic IEEE 802.5 Token ring scheduling’"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "AGRAWAL",
        "given": "G."
      },
      {
        "family": "CHEN",
        "given": "B."
      },
      {
        "family": "ZHAO",
        "given": "W."
      },
      {
        "family": "DAVARI",
        "given": "S."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "327–339"
    ],
    "title": [
      "Guaranteeing synchronous message deadlines with the token medium access control protocol’"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "POP",
        "given": "P."
      },
      {
        "family": "ELES",
        "given": "P."
      },
      {
        "family": "PENG",
        "given": "Z."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "Real-Time Systems Journal"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "297–325"
    ],
    "title": [
      "Schedulability-driven communication synthesis for time-triggered embedded systems’"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "POP",
        "given": "T."
      },
      {
        "family": "ELES",
        "given": "P."
      },
      {
        "family": "PENG",
        "given": "Z."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "Proceedings of the international symposium on Hardware/software codesign"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "187–192"
    ],
    "title": [
      "Holistic scheduling and analysis of mixed time/event-triggered distributed embedded systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "POP",
        "given": "T."
      },
      {
        "family": "ELES",
        "given": "P."
      },
      {
        "family": "PENG",
        "given": "Z."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "Proceedings of Design automation and test in Europe conference"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "184–189"
    ],
    "title": [
      "Schedulability analysis and optimization for the synthesis of multi-cluster distributed embedded systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "RICHTER",
        "given": "K."
      },
      {
        "family": "JERSAK",
        "given": "M."
      },
      {
        "family": "ERNST",
        "given": "R."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "4"
    ],
    "note": [
      "50 STATEMATE:"
    ],
    "pages": [
      "60–67"
    ],
    "title": [
      "A formal approach to MpSoC performance verification’"
    ],
    "type": "article-journal",
    "url": [
      "http://www.ilogix.com"
    ],
    "volume": [
      "36"
    ]
  },
  {
    "citation-number": [
      "51"
    ],
    "type": null,
    "url": [
      "http://www.mathworks.com"
    ]
  },
  {
    "citation-number": [
      "52"
    ],
    "type": null,
    "url": [
      "http://en.etasgroup.com/products/ascet_sd/"
    ]
  },
  {
    "citation-number": [
      "53"
    ],
    "note": [
      "54 TTP-PLAN:"
    ],
    "type": null,
    "url": [
      "http://www.ni.com/matrixx",
      "http://www.tttech.com/"
    ]
  },
  {
    "author": [
      {
        "family": "GARCíA",
        "given": "G.U.T.I.É.R.R.E.Z."
      },
      {
        "given": "J.J."
      },
      {
        "family": "HARBOUR",
        "given": "G.O.N.Z.Á.L.E.Z."
      },
      {
        "given": "M."
      }
    ],
    "citation-number": [
      "55"
    ],
    "container-title": [
      "Proceedings of the workshop on Parallel and distributed real-Time systems"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "124–132"
    ],
    "title": [
      "Optimized priority assignment for tasks and messages in distributed Hard real-time systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "JONSSON",
        "given": "J."
      },
      {
        "family": "SHIN",
        "given": "K.G."
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "Real-Time Systems: The International Journal of Time-Critical Computing Systems"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "239–271"
    ],
    "title": [
      "Robust adaptive metrics for deadline assignment in distributed hard real-time systems’"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "note": [
      "57 VOLCANO NETWORK ANALYZER:"
    ],
    "type": null,
    "url": [
      "http://www.volcanoautomotive.com/"
    ]
  },
  {
    "author": [
      {
        "family": "RAJNAK",
        "given": "A."
      },
      {
        "family": "TINDELL",
        "given": "K."
      },
      {
        "family": "CASPARSSON",
        "given": "L."
      }
    ],
    "citation-number": [
      "58"
    ],
    "note": [
      "‘Volcano Communications Concept’ (Volcano Communication Technologies AB, 1998"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "KIENHUIS",
        "given": "B."
      },
      {
        "family": "DEPRETTERE",
        "given": "E."
      },
      {
        "family": "VISSERS",
        "given": "K."
      },
      {
        "family": "WOLF",
        "given": "V.A.N.D.E.R."
      },
      {
        "given": "P."
      }
    ],
    "citation-number": [
      "59"
    ],
    "container-title": [
      "Proceedings of the IEEE international conference on Application-specific systems, architectures and processors"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "338–349"
    ],
    "title": [
      "An approach for quantitative analysis of application-specific dataflow architectures’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "TABBARA",
        "given": "B."
      },
      {
        "family": "TABBARA",
        "given": "A."
      },
      {
        "family": "SANGIOVANNI-VINCENTELLI",
        "given": "A."
      }
    ],
    "citation-number": [
      "60"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Function/architecture optimization and co-design of embedded systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BALARIN",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "61"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Hardware-software co-design of embedded systems: The POLIS approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BALARIN",
        "given": "F."
      },
      {
        "family": "WATANABE",
        "given": "Y."
      },
      {
        "family": "HSIEH",
        "given": "H."
      },
      {
        "family": "LAVAGNO",
        "given": "L."
      },
      {
        "family": "PASERONE",
        "given": "C."
      },
      {
        "family": "SANGIOVANNI-VINCENTELLI",
        "given": "A."
      }
    ],
    "citation-number": [
      "62"
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "45–52"
    ],
    "title": [
      "Metropolis: An integrated electronic system design environment’"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "citation-number": [
      "63"
    ],
    "title": [
      "VIRTUAL COMPONENT CO-DESIGN: http://www.cadence.com/ Analysis and optimisation of embedded systems 119"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "KEUTZER",
        "given": "K."
      },
      {
        "family": "MALIK",
        "given": "S."
      },
      {
        "family": "NEWTON",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "64"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1523–1543"
    ],
    "title": [
      "System-level design: orthogonalization of concerns and platform-based design’"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "citation-number": [
      "65"
    ],
    "title": [
      "TTTECH: TTP/C Specification Version 0.5, 1999, availabe at"
    ],
    "type": null,
    "url": [
      "http://www.tttech.com"
    ]
  },
  {
    "author": [
      {
        "given": "T.T.T.E.C.H."
      }
    ],
    "citation-number": [
      "66"
    ],
    "genre": [
      "Technical report,"
    ],
    "note": [
      "availabe at"
    ],
    "title": [
      "Comparison CAN–Byteflight–FlexRay–TTP/C’"
    ],
    "type": "report",
    "url": [
      "http://www.tttech.com"
    ]
  },
  {
    "author": [
      {
        "family": "NOLTE",
        "given": "T."
      },
      {
        "family": "HANSSON",
        "given": "H."
      },
      {
        "family": "NORSTRÖM",
        "given": "C."
      },
      {
        "family": "PUNNEKKAT",
        "given": "S."
      }
    ],
    "citation-number": [
      "67"
    ],
    "container-title": [
      "Proceedings of the IEEE/IEE Realtime embedded systems workshop"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Using bit-stuffing distributions in CAN analysis’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "POP",
        "given": "P."
      },
      {
        "family": "ELES",
        "given": "P."
      },
      {
        "family": "PENG",
        "given": "Z."
      }
    ],
    "citation-number": [
      "68"
    ],
    "container-title": [
      "Proceedings of the international workshop on Hardware-software codesign"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "178–182"
    ],
    "title": [
      "Scheduling with optimized communication for time triggered embedded systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "EDWARDS",
        "given": "S."
      }
    ],
    "citation-number": [
      "69"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Languages for digital embedded systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "LEE",
        "given": "E.A."
      },
      {
        "family": "PARKS",
        "given": "T.M."
      }
    ],
    "citation-number": [
      "70"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "773–801"
    ],
    "title": [
      "Dataflow process networks’"
    ],
    "type": "paper-conference",
    "volume": [
      "83"
    ]
  },
  {
    "author": [
      {
        "family": "PUSCHNER",
        "given": "P."
      },
      {
        "family": "BURNS",
        "given": "A."
      }
    ],
    "citation-number": [
      "71"
    ],
    "container-title": [
      "Real-Time Systems Journal"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "2/3"
    ],
    "pages": [
      "115–128"
    ],
    "title": [
      "A review of worst-case execution-time analyses’"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "POP",
        "given": "P."
      }
    ],
    "citation-number": [
      "72"
    ],
    "genre": [
      "PhD dissertation"
    ],
    "note": [
      "No. 833, 2003, available at"
    ],
    "title": [
      "Analysis and synthesis of communication-intensive heterogeneous real-time systems’. Linköping Studies in Science and Technology"
    ],
    "type": "thesis",
    "url": [
      "http://www.ida.liu.se/"
    ]
  },
  {
    "author": [
      {
        "family": "SANDSTRÖM",
        "given": "K."
      },
      {
        "family": "NORSTRÖM",
        "given": "C."
      }
    ],
    "citation-number": [
      "73"
    ],
    "container-title": [
      "Proceedings of the international conference on Real-time computing systems and applications"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "399–403"
    ],
    "title": [
      "Frame packing in real-time communication’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "POP",
        "given": "P."
      },
      {
        "family": "ELES",
        "given": "P."
      },
      {
        "family": "PENG",
        "given": "Z."
      }
    ],
    "citation-number": [
      "74"
    ],
    "container-title": [
      "Proceedings of the Design automation and test in Europe conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "567–574"
    ],
    "title": [
      "Bus access optimization for distributed embedded systems based on schedulability analysis’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "POP",
        "given": "P."
      },
      {
        "family": "ELES",
        "given": "P."
      },
      {
        "family": "PENG",
        "given": "Z."
      },
      {
        "family": "IZOSIMOV",
        "given": "V."
      },
      {
        "family": "HELLRING",
        "given": "M."
      },
      {
        "family": "BRIDAL",
        "given": "O."
      }
    ],
    "citation-number": [
      "75"
    ],
    "container-title": [
      "Proceedings of Design, automation and test in Europe conference"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "1028–1033"
    ],
    "title": [
      "Design optimization of multi-cluster embedded systems for real-time applications’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ELES",
        "given": "P."
      },
      {
        "family": "DOBOLI",
        "given": "A."
      },
      {
        "family": "POP",
        "given": "P."
      },
      {
        "family": "PENG",
        "given": "Z."
      }
    ],
    "citation-number": [
      "76"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "472–491"
    ],
    "title": [
      "Scheduling with bus access optimization for distributed embedded systems’"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "AUDSLEY",
        "given": "N.C."
      },
      {
        "family": "BURNS",
        "given": "A."
      },
      {
        "family": "RICHARDSON",
        "given": "M.F."
      },
      {
        "family": "WELLINGS",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "77"
    ],
    "container-title": [
      "Proceedings of the 8th IEEE workshop on Real-time operating systems and software"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "127–132"
    ],
    "title": [
      "Hard real-time scheduling: the deadline monotonic approach’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "REEVS",
        "given": "C.R."
      }
    ],
    "citation-number": [
      "78"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Oxford"
    ],
    "publisher": [
      "Blackwell Scientific Publications"
    ],
    "title": [
      "Modern heuristic techniques for combinatorial problems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "LEE",
        "given": "J."
      },
      {
        "family": "RYU",
        "given": "K."
      },
      {
        "family": "MOONEY",
        "given": "V."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of the international conference on Engineering of reconfigurable systems and algorithms (ERSA’02"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Nevada"
    ],
    "pages": [
      "31–37"
    ],
    "publisher": [
      "Las Vegas"
    ],
    "title": [
      "A framework for automatic generation of configuration files for a custom RTOS’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LEE",
        "given": "J."
      },
      {
        "family": "MOONEY",
        "given": "V."
      },
      {
        "family": "DALEBY",
        "given": "A."
      },
      {
        "family": "INGSTROM",
        "given": "K."
      },
      {
        "family": "KLEVIN",
        "given": "T."
      },
      {
        "family": "LINDH",
        "given": "L."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the Asia and South Pacific design automation conference (ASPDAC 2003"
    ],
    "date": [
      "2003-01"
    ],
    "location": [
      "Kitakyushu, Japan"
    ],
    "pages": [
      "683–688"
    ],
    "title": [
      "A comparison of the RTU hardware RTOS with a hardware/software RTOS’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MOONEY",
        "given": "V."
      },
      {
        "family": "BLOUGH",
        "given": "D."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "44–51"
    ],
    "publisher": [
      "IEEE Design and Test of Computers, November–December"
    ],
    "title": [
      "A hardware-software realtime operating system framework for SOCs’"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "MOONEY",
        "given": "V."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "2003"
    ],
    "editor": [
      {
        "family": "JERRAYA",
        "particle": "by"
      },
      {
        "family": "A.",
        "given": "Y.O.O."
      },
      {
        "family": "S.",
        "given": "V.E.R.K.E.S.T."
      },
      {
        "family": "D."
      },
      {
        "family": "WEHN",
        "given": "N."
      }
    ],
    "location": [
      "Boston, MA, USA"
    ],
    "pages": [
      "187–206"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Hardware/software partitioning of operating systems’, in Embedded software for SoC"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "LEE",
        "given": "J."
      },
      {
        "family": "MOONEY",
        "given": "V."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEE Proceedings Computer and Digital Techniques"
    ],
    "date": [
      "2005-03"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "167–182"
    ],
    "title": [
      "Hardware/software partitioning of operating systems: Focus on deadlock detection and avoidance’"
    ],
    "type": "article-journal",
    "volume": [
      "152"
    ]
  },
  {
    "author": [
      {
        "family": "SUN",
        "given": "D."
      },
      {
        "family": "BLOUGH",
        "given": "D."
      },
      {
        "family": "MOONEY",
        "given": "V."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "Technical Report GIT-CC-02-19,"
    ],
    "location": [
      "Georgia Tech, Atlanta, GA"
    ],
    "publisher": [
      "College of Computing"
    ],
    "title": [
      "Atalanta: A new multiprocessor RTOS kernel for system-on-a-chip applications’"
    ],
    "type": "report",
    "url": [
      "http://www.coc.gatech.edu/research/pubs.html"
    ]
  },
  {
    "author": [
      {
        "family": "LEE",
        "given": "J."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Atlanta, GA"
    ],
    "publisher": [
      "School of ECE, Georgia Institute of Technology"
    ],
    "title": [
      "Hardware/software deadlock avoidance for multiprocessor multiresource system-on-a-chip’"
    ],
    "type": "thesis",
    "url": [
      "http://etd.gatech.edu/theses/available/etd-11222004-083429/"
    ]
  },
  {
    "author": [
      {
        "family": "RYU",
        "given": "K."
      },
      {
        "family": "MOONEY",
        "given": "V."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the Design automation and test in Europe conference (DATE’03"
    ],
    "date": [
      "2003-03"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "282–287"
    ],
    "title": [
      "Automated bus generation for multiprocessor SoC Design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "RYU",
        "given": "K."
      },
      {
        "family": "MOONEY",
        "given": "V."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1531–1549"
    ],
    "title": [
      "Automated bus generation for multiprocessor SoC design’"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "RYU",
        "given": "K."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Atlanta, GA, USA"
    ],
    "publisher": [
      "School of ECE, Georgia Institute of Technology"
    ],
    "title": [
      "Automatic generation of bus systems’"
    ],
    "type": "thesis",
    "url": [
      "http://etd.gatech.edu/theses/available/etd-07122004-121258/"
    ]
  },
  {
    "author": [
      {
        "family": "AKGUL",
        "given": "B."
      },
      {
        "family": "MOONEY",
        "given": "V."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the Design automation and test in Europe conference (DATE’03"
    ],
    "date": [
      "2003-03"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "1138–1139"
    ],
    "title": [
      "PARLAK: Parametrized Lock Cache generator’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SHALAN",
        "given": "M."
      },
      {
        "family": "MOONEY",
        "given": "V."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the tenth international symposium on Hardware/software codesign (CODES’02"
    ],
    "date": [
      "2002-05"
    ],
    "location": [
      "Ester Park, CO"
    ],
    "pages": [
      "79–84"
    ],
    "title": [
      "Hardware support for real-time embedded multiprocessor system-on-a-chip memory management’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SHALAN",
        "given": "M."
      },
      {
        "family": "SHIN",
        "given": "E."
      },
      {
        "family": "MOONEY",
        "given": "V."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the 11th workshop on Synthesis and system integration of mixed information technologies (SASIMI’03"
    ],
    "date": [
      "2003-04"
    ],
    "location": [
      "Hiroshima, Japan"
    ],
    "pages": [
      "357–364"
    ],
    "title": [
      "DX-Gt: Memory management and crossbar switch generator for multiprocessor system-on-a-chip’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SHALAN",
        "given": "M."
      }
    ],
    "citation-number": [
      "14"
    ],
    "date": [
      "2003"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Atlanta, GA, USA"
    ],
    "publisher": [
      "School of ECE, Georgia Institute of Technology"
    ],
    "title": [
      "Dynamic memory management for embedded real-time multiprocessor system-on-a-chip’"
    ],
    "type": "thesis",
    "url": [
      "http://etd.gatech.edu/theses/available/"
    ]
  },
  {
    "author": [
      {
        "family": "AKGUL",
        "given": "B."
      },
      {
        "family": "LEE",
        "given": "J."
      },
      {
        "family": "MOONEY",
        "given": "V."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of the international conference on Compilers, architecture and synthesis for embedded systems (CASES’01"
    ],
    "date": [
      "2001-11"
    ],
    "location": [
      "Atlanta, CA"
    ],
    "pages": [
      "149–157"
    ],
    "title": [
      "A System-on-a-Chip Lock Cache with task preemption support’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "AKGUL",
        "given": "B."
      },
      {
        "family": "MOONEY",
        "given": "V."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Transactions on Design Automation for Embedded Systems"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "1–2"
    ],
    "pages": [
      "139–174"
    ],
    "title": [
      "The System-on-a-Chip Lock Cache’"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "AKGUL",
        "given": "B."
      },
      {
        "family": "MOONEY",
        "given": "V."
      },
      {
        "family": "THANE",
        "given": "H."
      },
      {
        "family": "KUACHAROEN",
        "given": "P."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of the IEEE Real-time systems symposium (RTSS’03"
    ],
    "date": [
      "2003-12"
    ],
    "location": [
      "Cancun, Mexico"
    ],
    "pages": [
      "246–254"
    ],
    "title": [
      "Hardware support for priority inheritance’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "AKGUL",
        "given": "B."
      }
    ],
    "citation-number": [
      "18"
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Atlanta, GA, USA"
    ],
    "publisher": [
      "School of ECE, Georgia Institute of Technology"
    ],
    "title": [
      "The System-on-a-Chip Lock Cache’"
    ],
    "type": "thesis",
    "url": [
      "http://etd.gatech.edu/theses/available/etd-04122004-165130/"
    ]
  },
  {
    "author": [
      {
        "family": "SHIU",
        "given": "P."
      },
      {
        "family": "TAN",
        "given": "Y."
      },
      {
        "family": "MOONEY",
        "given": "V."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of the 9th international symposium on Hardware/software codesign (CODES’01"
    ],
    "date": [
      "2001-04"
    ],
    "location": [
      "Copenhagen, Denmark"
    ],
    "pages": [
      "30–36"
    ],
    "title": [
      "A novel parallel deadlock detection algorithm and architecture’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LEE",
        "given": "J."
      },
      {
        "family": "MOONEY",
        "given": "V."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "ACM Trans on Design automation of electronic systems (TODAES"
    ],
    "date": [
      "2005-07"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "573–586"
    ],
    "title": [
      "An O(min(m,n)) parallel deadlock detection algorithm’"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "LEE",
        "given": "J."
      },
      {
        "family": "MOONEY",
        "given": "V."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings of the 12th international conference on Hardware/software codesign and system synthesis (CODES/ISSS’04"
    ],
    "date": [
      "2004-09"
    ],
    "location": [
      "Stockholm, Sweden"
    ],
    "pages": [
      "200–205"
    ],
    "title": [
      "A novel deadlock avoidance algorithm and its hardware implementation’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LEE",
        "given": "J."
      },
      {
        "family": "MOONEY",
        "given": "V."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of the Asia and South Pacific design"
    ],
    "title": [
      "A novel O(n) Parallel Banker’s Algorithm for system-on-a-chip’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SHA",
        "given": "L."
      },
      {
        "family": "RAJKUMAR",
        "given": "R."
      },
      {
        "family": "LEHOCZKY",
        "given": "J."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "9"
    ],
    "note": [
      "25 XILINX:"
    ],
    "pages": [
      "1175–1185"
    ],
    "title": [
      "Priority inheritance protocols: An approach to real-time synchronization’"
    ],
    "type": "article-journal",
    "url": [
      "http://www.xilinx.com/"
    ],
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "MAEKAWA",
        "given": "M."
      },
      {
        "family": "OLDHOEFT",
        "given": "A."
      },
      {
        "family": "OLDEHOEFT",
        "given": "R."
      }
    ],
    "citation-number": [
      "26"
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Menlo Park, CA"
    ],
    "publisher": [
      "Benjamin/Cummings Publishing Co"
    ],
    "title": [
      "Operating systems –advanced concepts"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "DIJKSTRA",
        "given": "E."
      }
    ],
    "citation-number": [
      "27"
    ],
    "date": [
      "1965-09"
    ],
    "genre": [
      "Technical Report EWD-123,"
    ],
    "location": [
      "Eindhoven, The Netherlands"
    ],
    "publisher": [
      "Technological University"
    ],
    "title": [
      "Cooperating sequential processes’"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "HABERMANN",
        "given": "A."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1969"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "373–377, 385"
    ],
    "title": [
      "Prevention of system deadlocks’"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "SHOSHANI",
        "given": "A."
      },
      {
        "family": "COFFMAN",
        "given": "E.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Proceedings of the 4th annual Princeton conference on Information sciences and system"
    ],
    "date": [
      "1970-03"
    ],
    "location": [
      "Princeton, NJ"
    ],
    "title": [
      "Detection, prevention and recovery from deadlocks in multiprocess, multiple resource systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HOLT",
        "given": "R."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "ACM Computing Surveys"
    ],
    "date": [
      "1972"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "179–196"
    ],
    "title": [
      "Some deadlock properties of computer systems’"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "LEIBFRIED",
        "given": "T.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Operation Systems Review"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "45–55"
    ],
    "title": [
      "A deadlock detection and recovery algorithm using the formalism of a directed graph matrix’"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "KIM",
        "given": "J."
      },
      {
        "family": "KOH",
        "given": "K."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE TENCON"
    ],
    "date": [
      "1991-08"
    ],
    "pages": [
      "219–223"
    ],
    "title": [
      "An O(1) time deadlock detection scheme in single unit and single request multiprocess system’"
    ],
    "type": "article-journal",
    "volume": [
      "91, vol. 2"
    ]
  },
  {
    "author": [
      {
        "family": "COFFMAN",
        "given": "E."
      },
      {
        "family": "ELPHICK",
        "given": "M."
      },
      {
        "family": "SHOSHANI",
        "given": "A."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "ACM Computing Surveys"
    ],
    "date": [
      "1971"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "67–78"
    ],
    "title": [
      "System deadlocks’"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "BELIK",
        "given": "F."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "7"
    ],
    "note": [
      "35 AMI SEMICONDUCTOR:"
    ],
    "pages": [
      "882–888"
    ],
    "title": [
      "An efficient deadlock avoidance technique’"
    ],
    "type": "article-journal",
    "url": [
      "http://www.amis.com"
    ],
    "volume": [
      "39"
    ]
  },
  {
    "note": [
      "36 QualCore Logic:"
    ],
    "type": null,
    "url": [
      "http://www.qualcorelogic.com/"
    ]
  },
  {
    "note": [
      "37 MENTOR GRAPHICS: ‘Hardware/Software Co-Verification: Seamless’,"
    ],
    "type": null,
    "url": [
      "http://www.mentor.com/seamless/"
    ]
  },
  {
    "citation-number": [
      "38"
    ],
    "title": [
      "MPC755 RISC microprocessor hardware specification"
    ],
    "type": null,
    "url": [
      "http://www.freescale."
    ]
  },
  {
    "author": [
      {
        "given": "S.Y.N.O.P.S.Y.S."
      }
    ],
    "citation-number": [
      "39"
    ],
    "title": [
      "VCS Verilog Simulator"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com/products/"
    ]
  },
  {
    "note": [
      "40 MENTOR GRAPHICS: XRAY_Debugger,"
    ],
    "type": null,
    "url": [
      "http://www.mentor.com/xray/"
    ]
  },
  {
    "author": [
      {
        "family": "HENNESSY",
        "given": "J."
      },
      {
        "family": "PATTERSON",
        "given": "D."
      }
    ],
    "citation-number": [
      "41"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann Publisher, Inc"
    ],
    "title": [
      "Computer architecture – a quantitative approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "UNIVERSITY",
        "given": "S.T.A.N.F.O.R.D."
      },
      {
        "family": "WOO",
        "given": "S."
      },
      {
        "family": "OHARA",
        "given": "M."
      },
      {
        "family": "TORRIE",
        "given": "E."
      },
      {
        "family": "SINGH",
        "given": "J."
      },
      {
        "family": "GUPTA",
        "given": "A."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "Proceedings of the 22nd international symposium on Computer architecture",
      "44 THE FREE SOFTWARE FOUNDATION: The GNU project, the GCC compiler"
    ],
    "date": [
      "1995-06"
    ],
    "note": [
      "45 THE FREE SOFTWARE FOUNDATION: The GNU project, the GNU C library,"
    ],
    "pages": [
      "24–36"
    ],
    "title": [
      "Stanford Parallel Applications for Shared Memory (SPLASH)’",
      "The SPLASH-2 programs: characterization and methodological considerations’"
    ],
    "type": "paper-conference",
    "url": [
      "http://www-flash.stanford.edu/apps/SPLASH/",
      "http://gcc.gnu.org/",
      "http://www.gnu.org/software/libc/manual/"
    ]
  },
  {
    "author": [
      {
        "family": "MORGAN",
        "given": "S."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "2000-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "44–49"
    ],
    "title": [
      "Jini to the rescue’"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "LEE",
        "given": "E.A."
      },
      {
        "family": "SANGIOVANNI-VINCENTELLI",
        "given": "A."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1217–1229"
    ],
    "title": [
      "A framework for comparing models of computation’"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "PAUL",
        "given": "J.M."
      },
      {
        "family": "D.E",
        "given": "T.H.O.M.A.S."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "‘Multiprocessor systems-on-chip’"
    ],
    "date": [
      "2004"
    ],
    "editor": [
      {
        "family": "JERRAYA",
        "given": "A."
      },
      {
        "family": "WOLF",
        "given": "W."
      },
      {
        "given": "Eds"
      }
    ],
    "location": [
      "San Mateo, CA"
    ],
    "pages": [
      "15"
    ],
    "publisher": [
      "Morgan Kaufman Publishers"
    ],
    "title": [
      "Models of computation for systems-onchip"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "SAVAGE",
        "given": "J.E."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison Wesley"
    ],
    "title": [
      "Models of computation, exploring the power of computing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "TAYLOR",
        "given": "R.G."
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "Models of computation and formal language"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "EKER",
        "given": "J."
      },
      {
        "family": "JANNECK",
        "given": "J.W."
      },
      {
        "family": "LEE",
        "given": "E.A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "127–144"
    ],
    "title": [
      "Taming heterogeneity – the Ptolemy approach’"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "JANTSCH",
        "given": "A."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "San Mateo, CA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Modeling embedded systems and SoCs – concurrency and time in models of computation’. Systems on Silicon"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SANDER",
        "given": "I."
      },
      {
        "family": "JANTSCH",
        "given": "A."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "17–32"
    ],
    "title": [
      "System modeling and transformational design refinement in ForSyDe’"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "JONES",
        "given": "S.P."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Cambridge"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Haskell 98 language and libraries"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "MATHAIKUTTY",
        "given": "D."
      },
      {
        "family": "PATEL",
        "given": "H."
      },
      {
        "family": "SHUKLA",
        "given": "S."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of the Forum on Specification and design languages"
    ],
    "date": [
      "2004-09"
    ],
    "location": [
      "Lille, France"
    ],
    "title": [
      "A functional programming framework of heterogeneous model of computations for system design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "PATEL",
        "given": "H.D."
      },
      {
        "family": "SHUKLA",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "11"
    ],
    "date": [
      "2004-06"
    ],
    "location": [
      "Boston/Dordrecht/ London"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "SystemC Kernel extensions for heterogeneous system modeling"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SKILLICORN",
        "given": "D.B."
      },
      {
        "family": "TALIA",
        "given": "D."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "ACM Computing Surveys"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "123–169"
    ],
    "title": [
      "Models and languages for parallel computation’"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "DABNEY",
        "given": "J."
      },
      {
        "family": "HARMAN",
        "given": "T.L."
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Prentice Hall, New York"
    ],
    "title": [
      "Mastering SIMULINK 2"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "ELMQVIST",
        "given": "H."
      },
      {
        "family": "MATTSSON",
        "given": "S.E."
      },
      {
        "family": "OTTER",
        "given": "M."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the 12th European Simulation multiconference"
    ],
    "date": [
      "1998-06"
    ],
    "title": [
      "Modelica – the new object-oriented modeling language’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "M.J",
        "given": "F.L.Y.N.N."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1972"
    ],
    "pages": [
      "948–960"
    ],
    "title": [
      "Some computer organisations and their effectiveness’"
    ],
    "type": "article-journal",
    "volume": [
      "C-21(9"
    ]
  },
  {
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE: IEEE Standard VHDL Language Reference Manual (IEEE"
    ],
    "date": [
      "2002"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "17"
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "IEEE: IEEE Standard for Verilog Hardware Description Language"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "CASSANDRAS",
        "given": "C.G."
      }
    ],
    "citation-number": [
      "18"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Asken Associates"
    ],
    "title": [
      "Discrete event systems: Modeling and performance analysis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BENVENISTE",
        "given": "A."
      },
      {
        "family": "BERRY",
        "given": "G."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1270–1282"
    ],
    "title": [
      "The synchronous approach to reactive and real-time systems’"
    ],
    "type": "article-journal",
    "volume": [
      "79"
    ]
  },
  {
    "author": [
      {
        "family": "HALBWACHS",
        "given": "N."
      },
      {
        "family": "CASPI",
        "given": "P."
      },
      {
        "family": "RAYMOND",
        "given": "P."
      },
      {
        "family": "PILAUD",
        "given": "D."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1305–1320"
    ],
    "title": [
      "The synchronous data flow programming language LUSTRE’"
    ],
    "type": "article-journal",
    "volume": [
      "79"
    ]
  },
  {
    "author": [
      {
        "family": "WINSKEL",
        "given": "G."
      }
    ],
    "citation-number": [
      "21"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "The formal semantics of programming languages"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BERRY",
        "given": "G."
      }
    ],
    "citation-number": [
      "22"
    ],
    "date": [
      "1999-07-02"
    ],
    "genre": [
      "Technical report,"
    ],
    "location": [
      "06902 Sophia-Antipolis CDX, France"
    ],
    "publisher": [
      "INRIA"
    ],
    "title": [
      "The constructive semantics of pure Esterel – draft version 3’"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "GUERNIC",
        "given": "L.E."
      },
      {
        "family": "P.",
        "given": "G.A.U.T.I.E.R."
      },
      {
        "family": "T.",
        "given": "L.E.B.O.R.G.N.E."
      },
      {
        "family": "M."
      },
      {
        "family": "MARIE",
        "given": "L.E."
      },
      {
        "given": "C."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1321–1335"
    ],
    "title": [
      "Programming real-time applications with SIGNAL’"
    ],
    "type": "article-journal",
    "volume": [
      "79"
    ]
  },
  {
    "author": [
      {
        "family": "LEE",
        "given": "E.A."
      },
      {
        "family": "PARKS",
        "given": "T.M."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE Proceedings"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "773–799"
    ],
    "title": [
      "Dataflow process networks’"
    ],
    "type": "article-journal",
    "volume": [
      "83"
    ]
  },
  {
    "author": [
      {
        "family": "KAHN",
        "given": "G."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Proceedings of the IFIP Congress 74"
    ],
    "date": [
      "1974"
    ],
    "location": [
      "Stockholm, Sweden"
    ],
    "note": [
      "North-Holland, Amsterdam, 1974"
    ],
    "title": [
      "The semantics of a simple language for parallel programming’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KAHN",
        "given": "G."
      },
      {
        "family": "MACQUEEN",
        "given": "D.B."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IFIP"
    ],
    "date": [
      "1977"
    ],
    "location": [
      "North-Holland, Amsterdam"
    ],
    "title": [
      "Coroutines and networks of parallel processes’"
    ],
    "type": "article-journal",
    "volume": [
      "77"
    ]
  },
  {
    "author": [
      {
        "family": "LEE",
        "given": "E.A."
      },
      {
        "family": "MESSERSCHMITT",
        "given": "D.G."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "24–35"
    ],
    "title": [
      "Static scheduling of synchronous data flow programs for digital signal processing’"
    ],
    "type": "article-journal",
    "volume": [
      "C-36(1"
    ]
  },
  {
    "author": [
      {
        "family": "LEE",
        "given": "E.A."
      },
      {
        "family": "MESSERSCHMITT",
        "given": "D.G."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1235–1245"
    ],
    "title": [
      "Synchronous data flow’"
    ],
    "type": "article-journal",
    "volume": [
      "75"
    ]
  },
  {
    "author": [
      {
        "family": "HOARE",
        "given": "C.A.R."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1978"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "666–676"
    ],
    "title": [
      "Communicating sequential processes’"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "MILNER",
        "given": "R."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "LNCS"
    ],
    "date": [
      "1980"
    ],
    "publisher": [
      "Springer-Verlag, Heidelber"
    ],
    "title": [
      "A calculus of communicating systems’"
    ],
    "type": "article-journal",
    "volume": [
      "92"
    ]
  },
  {
    "author": [
      {
        "family": "MILNER",
        "given": "R."
      }
    ],
    "citation-number": [
      "31"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Prentice Hall, New York"
    ],
    "title": [
      "Communication and concurrency"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "BOOCH",
        "given": "G."
      },
      {
        "family": "BRYAN",
        "given": "D."
      }
    ],
    "citation-number": [
      "32"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Menlo Park, CA"
    ],
    "publisher": [
      "The Benjamin/ Cummings Publishing Company"
    ],
    "title": [
      "Software engineering with Ada"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "GIRAULT",
        "given": "A."
      },
      {
        "family": "LEE",
        "given": "B."
      },
      {
        "family": "LEE",
        "given": "E.A."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "742–760"
    ],
    "title": [
      "Hierarchical finite state machines with multiple concurrency models’"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "JANTSCH",
        "given": "A."
      },
      {
        "family": "BJURÉUS",
        "given": "P."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Proceedings of the Design and test Europe conference (DATE"
    ],
    "date": [
      "2000-03"
    ],
    "location": [
      "Paris, France"
    ],
    "note": [
      "MoC in the design process 185"
    ],
    "title": [
      "Composite signal flow: A computational model combining events, sampled streams, and vectors’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BJURÉUS",
        "given": "P."
      },
      {
        "family": "JANTSCH",
        "given": "A."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "690–704"
    ],
    "title": [
      "Modeling of mixed control and dataflow systems in MASCOT’"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "ZIEGENBEIN",
        "given": "D."
      },
      {
        "family": "RICHTER",
        "given": "K."
      },
      {
        "family": "ERNST",
        "given": "R."
      },
      {
        "family": "THIELE",
        "given": "L."
      },
      {
        "family": "TEICH",
        "given": "J."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "379–389"
    ],
    "title": [
      "SPI – a system model for heterogeneously specified embedded systems’"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "STREHL",
        "given": "K."
      },
      {
        "family": "THIELE",
        "given": "L."
      },
      {
        "family": "GRIES",
        "given": "M."
      },
      {
        "family": "ZIEGENBEIN",
        "given": "D."
      },
      {
        "family": "ERNST",
        "given": "R."
      },
      {
        "family": "TEICH",
        "given": "J."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "524–544"
    ],
    "title": [
      "FunState – an internal design representation for codesign’"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "LEE",
        "given": "E.A."
      }
    ],
    "citation-number": [
      "38"
    ],
    "date": [
      "2003-07"
    ],
    "genre": [
      "Technical report UCB/ERL M03/25"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Overview of the ptolemy project’"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "ROSE",
        "given": "F."
      },
      {
        "family": "LEISERSON",
        "given": "C."
      },
      {
        "family": "SAXE",
        "given": "J."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "Proceedings of the Caltech Conference on VLSI"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "41–67"
    ],
    "title": [
      "Optimizing synthesis circuitry by retiming’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "WEHN",
        "given": "N."
      },
      {
        "family": "BIESENACK",
        "given": "J."
      },
      {
        "family": "LANGMAIER",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Proceedings EuroDAC 94"
    ],
    "date": [
      "1994-09"
    ],
    "pages": [
      "546–551"
    ],
    "title": [
      "Scheduling of behavioural VHDL by retiming techniques’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "GAJSKI",
        "given": "D."
      },
      {
        "family": "DUTT",
        "given": "N."
      },
      {
        "family": "WU",
        "given": "A."
      },
      {
        "family": "LIN",
        "given": "S."
      }
    ],
    "citation-number": [
      "41"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "High level synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "ELES",
        "given": "P."
      },
      {
        "family": "KUCHCINSKI",
        "given": "K."
      },
      {
        "family": "PENG",
        "given": "Z."
      }
    ],
    "citation-number": [
      "42"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Kluwer Academic Publisher"
    ],
    "title": [
      "System synthesis with VHDL"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "JANTSCH",
        "given": "A."
      },
      {
        "family": "SANDER",
        "given": "I."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "IEE Proceedings on Computers and Digital Techniques"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "System level specification and design languages’"
    ],
    "type": "article-journal"
  },
  {
    "note": [
      "Special issue on Electronic System Design; Invited paper"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "JANTSCH",
        "given": "A."
      },
      {
        "family": "KUMAR",
        "given": "S."
      },
      {
        "family": "HEMANI",
        "given": "A."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "Proceedings of Design automation and test in Europe (DATE"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "The Rugby model: A framework for the study of modelling, analysis, and synthesis concepts in electronic systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "J.A",
        "given": "R.O.W.S.O.N."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "439–440"
    ],
    "title": [
      "Hardware/software cosimulation’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "WERNER",
        "given": "B."
      },
      {
        "family": "MAGNUSSON",
        "given": "P.S."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "Proceedings of MASCOTS"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "A hybrid simulation approach enabling performance characterization of large software systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KHOSRAVIPOUR",
        "given": "H.G.M."
      },
      {
        "family": "GRIDLING",
        "given": "G."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "Proceedings of the Forum on Design languages"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Improving simulation efficiency by hierarchical abstraction transformations’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CLARKE",
        "given": "E.M."
      },
      {
        "family": "GRUMBERG",
        "given": "O."
      },
      {
        "family": "PELED",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "48"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Model checking"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "WANG",
        "given": "S."
      },
      {
        "family": "MALIK",
        "given": "S."
      },
      {
        "family": "QIN",
        "given": "W."
      },
      {
        "family": "MALIK",
        "given": "S."
      },
      {
        "family": "TOMIYAMA",
        "given": "H."
      },
      {
        "family": "HALAMBI",
        "given": "A."
      },
      {
        "family": "GRUN",
        "given": "P."
      },
      {
        "family": "DUTT",
        "given": "N."
      },
      {
        "family": "NICOLAU",
        "given": "A."
      },
      {
        "family": "MEDVIDOVIC",
        "given": "N."
      },
      {
        "family": "TAYLOR",
        "given": "R."
      },
      {
        "family": "CLEMENTS",
        "given": "P.A.U.L."
      },
      {
        "given": "C."
      },
      {
        "family": "BARBACCI",
        "given": "M.R."
      },
      {
        "family": "LEUPERS",
        "given": "R."
      },
      {
        "family": "MARWEDEL",
        "given": "P."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "‘The compiler design handbook: optimizations & machine code generation’",
      "Proceedings of Asia Pacific conference on Chip design language",
      "Proceedings of European software engineering conference (ESEC",
      "Proceedings of international workshop on Software specification and design (IWSSD",
      "IEEE Transactions on Computers",
      "Design Automation for Embedded Systems"
    ],
    "date": [
      "2003",
      "2002",
      "1999",
      "1997",
      "1996",
      "1981",
      "1998",
      "1996",
      "1997"
    ],
    "editor": [
      {
        "family": "JAZAYERI",
        "given": "M."
      },
      {
        "family": "SCHAUER",
        "given": "H."
      }
    ],
    "genre": [
      "PhD thesis,"
    ],
    "issue": [
      "1"
    ],
    "location": [
      "Boca Raton, FL",
      "Berlin",
      "Japan"
    ],
    "note": [
      "8 AKABOSHI, H.: ‘A study on design support for computer architecture design’.",
      "9 LEUPERS, R., and MARWEDEL, P.: ‘Retargetable generation of code selectors from HDL processor models’. Proceedings of European design and test conference (EDTC),"
    ],
    "pages": [
      "37–44 2",
      "109–116 4",
      "60–76 5",
      "16–25 6",
      "24–40 7",
      "75–108",
      "140–144"
    ],
    "publisher": [
      "CRC Press",
      "Springer-Verlag",
      "Department of Information Systems, Kyushu University"
    ],
    "title": [
      "Synthesizing operating system based device drivers in embedded systems’. Proceedings of international symposium on Hardware/ software codesign and system synthesis (CODES+ISSS",
      "Architecture description languages for retargetable compilation’",
      "Architecture description languages for systems-on-chip design’",
      "A framework for classifying and comparing architecture description languages’",
      "A survey of architecture description languages’",
      "Instruction set processor specifications (isps): The notation and its applications’",
      "Retargetable code generation based on structural processor descriptions’"
    ],
    "type": "article-journal",
    "volume": [
      "3",
      "C-30(1",
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "AKABOSHI",
        "given": "H."
      },
      {
        "family": "YASUURA",
        "given": "H."
      },
      {
        "family": "SM-IMP/DIST/08",
        "given": "T.U.Berlin C.S.Dept"
      },
      {
        "family": "HADJIYIANNIS",
        "given": "G."
      },
      {
        "family": "HANONO",
        "given": "S."
      },
      {
        "family": "DEVADAS",
        "given": "S."
      },
      {
        "family": "INOUE",
        "given": "A."
      },
      {
        "family": "TOMIYAMA",
        "given": "H."
      },
      {
        "family": "EKO",
        "given": "F."
      },
      {
        "family": "KANBARA",
        "given": "H."
      },
      {
        "family": "YASUURA",
        "given": "H."
      },
      {
        "family": "RAMSEY",
        "given": "N."
      },
      {
        "family": "DAVIDSON",
        "given": "J."
      },
      {
        "family": "RAMSEY",
        "given": "N."
      },
      {
        "family": "FERNANDEZ",
        "given": "M."
      },
      {
        "family": "FAUTH",
        "given": "A."
      },
      {
        "family": "KNOLL",
        "given": "A."
      },
      {
        "family": "LANNEER",
        "given": "D."
      },
      {
        "family": "PRAET",
        "given": "J."
      },
      {
        "family": "KIFLI",
        "given": "A."
      },
      {
        "family": "SCHOOFS",
        "given": "K."
      },
      {
        "family": "GEURTS",
        "given": "W."
      },
      {
        "family": "THOEN",
        "given": "F."
      },
      {
        "family": "GOOSSENS",
        "given": "G."
      },
      {
        "family": "LOHR",
        "given": "F."
      },
      {
        "family": "FAUTH",
        "given": "A."
      },
      {
        "family": "FREERICKS",
        "given": "M."
      },
      {
        "family": "PAAKKI",
        "given": "J."
      },
      {
        "family": "KASTNER",
        "given": "D."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of Asia Pacific conference on Hardware description languages (APCHDL",
      "Proceedings of Design automation conference (DAC",
      "Proceedings of Asia Pacific conference on Hardware Description Languages (APCHDL",
      "Proceedings of ACM TOPLAS",
      "Proceedings of international conference of Acoustics, speech and signal processing (ICASSP",
      "Target Compiler Technologies 21",
      "23 HARTOOG",
      "Proceedings of Design automation conference (DAC",
      "‘Instruction selection, resource allocation, and scheduling in the AVIV retargetable code generator’. Proceedings of Design automation conference (DAC",
      "‘A methodology for accurate performance evaluation in architecture exploration’. Proceedings of Design automation conference (DAC",
      "Proceedings of Principle of programming languages (POPL",
      "ACM Computing Surveys",
      "IEICE Transactions of Fundamentals"
    ],
    "date": [
      "1994",
      "1993",
      "1997",
      "1998",
      "1999-07",
      "1997-05",
      "1993",
      "1995",
      "1993",
      "1995",
      "2000",
      "1997",
      "1998",
      "1999",
      "1998",
      "1995"
    ],
    "editor": [
      {
        "family": "MARWEDEL",
        "given": "P."
      },
      {
        "family": "GOOSSENS",
        "given": "G."
      },
      {
        "family": "M.",
        "given": "R.O.W.S.O.N."
      },
      {
        "family": "J.",
        "given": "R.E.D.D.Y."
      },
      {
        "family": "P.",
        "given": "D.E.S.A.I."
      },
      {
        "family": "S.",
        "given": "D.U.N.L.O.P."
      },
      {
        "family": "D.",
        "given": "H.A.R.C.O.U.R.T."
      },
      {
        "family": "E."
      },
      {
        "family": "KHULLAR",
        "given": "N."
      },
      {
        "family": "HANONO",
        "given": "S."
      },
      {
        "family": "DEVADAS",
        "given": "S."
      },
      {
        "family": "HADJIYIANNIS",
        "given": "G."
      },
      {
        "family": "RUSSO",
        "given": "P."
      },
      {
        "family": "DEVADAS",
        "given": "S."
      },
      {
        "family": "BAILEY",
        "given": "M."
      },
      {
        "family": "DAVIDSON",
        "given": "J."
      }
    ],
    "genre": [
      "Technical report TR",
      "Technical report,",
      "Technical report 1993/43,",
      "Technical report TDL 1.4,"
    ],
    "issue": [
      "2"
    ],
    "location": [
      "Norwell, MA",
      "Germany",
      "Saarland University, Germany"
    ],
    "note": [
      "ADLs for programmable embedded systems 217"
    ],
    "pages": [
      "13",
      "299–302 14",
      "89–94 15",
      "17",
      "457–460 18",
      "85–102 19",
      "196–256 22",
      "303–306 24",
      "510–515 25",
      "927–932 26",
      "2595–2604 27",
      "298–310"
    ],
    "producer": [
      {
        "family": "INOUE",
        "given": "A."
      },
      {
        "family": "TOMIYAMA",
        "given": "H."
      },
      {
        "family": "OKUMA",
        "given": "H."
      },
      {
        "family": "KANBARA",
        "given": "H."
      },
      {
        "family": "YASUURA",
        "given": "V."
      }
    ],
    "publisher": [
      "University of Virginia",
      "Kluwer Academic Publishers",
      "Department of Computer Science, Technical University of Berlin"
    ],
    "title": [
      "Behavior extraction of MPU from HDL description’",
      "11 http://pjro.metsa.astem.or.jp/udli. UDL/I Simulation/Synthesis Environment, 1997 12 FREERICKS, M.: The nML machine description formalism",
      "ISDL: An instruction set description language for retargetability’",
      "A programming language for processor based embedded systems’",
      "Specifying instructions’ semantics using λ-rt’",
      "Specifying representations of machine instructions’",
      "Automatic generation of DSP program development tools’",
      "CHESS: Retargetable code generation for embedded DSP processors’",
      "Code generation for embedded processors",
      "Sigh/sim: An environment for retargetable instruction set simulation’",
      "Attribute grammar paradigms – a high level methodology in language implementation’",
      "Tdl: A hardware and assembly description languages’",
      "Generation of software tools from processor descriptions for hardware/software codesign’",
      "Language and compiler for optimizing datapath widths of embedded systems’",
      "A formal model and specification language for procedure calling conventions’"
    ],
    "type": "article-journal",
    "url": [
      "http://www.retarget.com."
    ],
    "volume": [
      "16",
      "27",
      "E81-A(12"
    ]
  },
  {
    "author": [
      {
        "family": "MILNER",
        "given": "R."
      },
      {
        "family": "TOFTE",
        "given": "M."
      },
      {
        "family": "HARPER",
        "given": "R."
      },
      {
        "family": "PAULIN",
        "given": "P."
      },
      {
        "family": "LIEM",
        "given": "C."
      },
      {
        "family": "MAY",
        "given": "T."
      },
      {
        "family": "SUTARWALA",
        "given": "S."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceedings of Dagstuhl workshop on Code generation for embedded processors"
    ],
    "date": [
      "1989",
      "1994",
      "1996"
    ],
    "editor": [
      {
        "family": "GYLLENHAAL",
        "given": "J."
      },
      {
        "family": "RAU",
        "given": "B."
      },
      {
        "family": "HWU",
        "given": "W."
      }
    ],
    "genre": [
      "Technical report IMPACT-96-3,"
    ],
    "location": [
      "Cambridge, MA",
      "Urbana. IL"
    ],
    "pages": [
      "29",
      "67–84 30"
    ],
    "publisher": [
      "MIT Press",
      "IMPACT Research Group, University of Illinois"
    ],
    "title": [
      "The definition of standard ML",
      "FlexWare: A flexible firmware development environment for embedded systems’",
      "Hmdes version 2.0 specification’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KASTNER",
        "given": "D."
      },
      {
        "family": "HALAMBI",
        "given": "A."
      },
      {
        "family": "GRUN",
        "given": "P."
      },
      {
        "family": "GANESH",
        "given": "V."
      },
      {
        "family": "KHARE",
        "given": "A."
      },
      {
        "family": "DUTT",
        "given": "N."
      },
      {
        "family": "NICOLAU",
        "given": "A."
      },
      {
        "family": "GRUN",
        "given": "P."
      },
      {
        "family": "HALAMBI",
        "given": "A."
      },
      {
        "family": "DUTT",
        "given": "N."
      },
      {
        "family": "NICOLAU",
        "given": "A."
      },
      {
        "family": "HALAMBI",
        "given": "A."
      },
      {
        "family": "SHRIVASTAVA",
        "given": "A."
      },
      {
        "family": "DUTT",
        "given": "N."
      },
      {
        "family": "NICOLAU",
        "given": "A."
      },
      {
        "family": "KHARE",
        "given": "A."
      },
      {
        "family": "SAVOIU",
        "given": "N."
      },
      {
        "family": "HALAMBI",
        "given": "A."
      },
      {
        "family": "GRUN",
        "given": "P."
      },
      {
        "family": "DUTT",
        "given": "N."
      },
      {
        "family": "NICOLAU",
        "given": "A."
      },
      {
        "family": "HENNESSY",
        "given": "J."
      },
      {
        "family": "PATTERSON",
        "given": "D."
      },
      {
        "family": "MISHRA",
        "given": "P."
      },
      {
        "family": "MAMIDIPAKA",
        "given": "M."
      },
      {
        "family": "DUTT",
        "given": "N."
      },
      {
        "family": "MISHRA",
        "given": "P."
      },
      {
        "family": "GRUN",
        "given": "P."
      },
      {
        "family": "DUTT",
        "given": "N."
      },
      {
        "family": "NICOLAU",
        "given": "A."
      },
      {
        "family": "ZIVOJNOVIC",
        "given": "V."
      },
      {
        "family": "PEES",
        "given": "S."
      },
      {
        "family": "MEYR",
        "given": "H."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "The MDES User Manual",
      "Proceedings of Design automation and test in Europe",
      "Proceedings of international symposium on System synthesis (ISSS",
      "Proceedings of EUROMICRO conference",
      "ACM Transactions on embedded computing systems (TECS",
      "Proceedings of international conference on VLSI design",
      "‘Memory aware compilation through accurate timing extraction’. Proceedings of Design automation conference (DAC",
      "IEEE workshop on VLSI signal processing"
    ],
    "date": [
      "1997",
      "2000",
      "1999",
      "1999",
      "2001",
      "1999",
      "1990",
      "2004",
      "2001",
      "2000",
      "1996",
      "2000"
    ],
    "editor": [
      {
        "family": "GRUN",
        "given": "P."
      },
      {
        "family": "DUTT",
        "given": "N."
      },
      {
        "family": "NICOLAU",
        "given": "A."
      }
    ],
    "genre": [
      "PhD thesis,",
      "Exploration framework using EXPRESSION 38"
    ],
    "issue": [
      "1",
      "4"
    ],
    "location": [
      "Saarland University, Germany",
      "San Mateo, CA"
    ],
    "note": [
      "43 PEES, S., HOFFMANN, A., and MEYR, H.: ‘Retargetable compiled simulation of embedded processors using a machine description language’, 218 System-on-chip ACM Transactions on Design Automation of Electronic Systems,"
    ],
    "pages": [
      "485–490 34",
      "44–50 35",
      "1196–1203 37",
      "39",
      "140–162 40",
      "70–75 41",
      "316–321 42",
      "127–136",
      "815–834"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers Inc"
    ],
    "title": [
      "Retargetable postpass optimization by integer linear programming’",
      "EXPRESSION: A language for architecture exploration through compiler/simulator retargetability’",
      "RTGEN: An algorithm for automatic generation of reservation tables from architectural descriptions’",
      "A customizable compiler framework for embedded systems’. Proceedings of Software and compilers for embedded systems (SCOPES",
      "V-SAT: A visual specification and analysis tool for system-on-chip exploration’",
      "Computer architecture: a quantitative approach",
      "Processor-memory coexploration using an architecture description language’",
      "Processor-memory co-exploration driven by an architectural description language’",
      "LISA – machine description language and generic machine model for HW/SW co-design’"
    ],
    "type": "article-journal",
    "url": [
      "http://www.trimaran.org",
      "http://www.ics.uci.edu/"
    ],
    "volume": [
      "32",
      "33",
      "36",
      "3",
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "HOHENAUER",
        "given": "M."
      },
      {
        "family": "SCHARWAECHTER",
        "given": "H."
      },
      {
        "family": "KARURI",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "Proceedings of Design automation and test in Europe (DATE"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "1276–1283"
    ],
    "title": [
      "A methodology and tool suite for c compiler generation from adl processor models’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "WAHLEN",
        "given": "O."
      },
      {
        "family": "HOHENAUER",
        "given": "M."
      },
      {
        "family": "LEUPERS",
        "given": "R."
      },
      {
        "family": "MEYR",
        "given": "H."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "34–41"
    ],
    "title": [
      "Instruction scheduler generation for retragetable compilation’"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "SISKA",
        "given": "C."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "Proceedings of international symposium on System synthesis (ISSS"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "31–36"
    ],
    "title": [
      "A processor description language supporting retargetable multipipeline DSP program development tools’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MORIMOTO",
        "given": "T."
      },
      {
        "family": "YAMAZAKI",
        "given": "K."
      },
      {
        "family": "NAKAMURA",
        "given": "H."
      },
      {
        "family": "BOKU",
        "given": "T."
      },
      {
        "family": "NAKAZAWA",
        "given": "K."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "Proceedings of Asia Pacific conference on Hardware description languages (APCHDL"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Superscalar processor design with hardware description language aidl’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SATO",
        "given": "J."
      },
      {
        "family": "ALOMARY",
        "given": "A."
      },
      {
        "family": "HONMA",
        "given": "Y."
      },
      {
        "family": "NAKATA",
        "given": "T."
      },
      {
        "family": "SHIOMI",
        "given": "A."
      },
      {
        "family": "HIKICHI",
        "given": "N."
      },
      {
        "family": "IMAI",
        "given": "M."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "IEICE Transactions of Fundamentals"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "483–491"
    ],
    "title": [
      "Peas-i: A hardware/software codesign systems for ASIP development’"
    ],
    "type": "article-journal",
    "volume": [
      "E77-A(3"
    ]
  },
  {
    "author": [
      {
        "family": "RAJESH",
        "given": "V."
      },
      {
        "family": "MOONA",
        "given": "R."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "Proceedings of international conference on VLSI design"
    ],
    "date": [
      "1999"
    ],
    "note": [
      "50 ARC CORES:"
    ],
    "pages": [
      "132–137"
    ],
    "title": [
      "Processor modeling for hardware software codesign’"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.arccores.com"
    ]
  },
  {
    "citation-number": [
      "51"
    ],
    "title": [
      "Axys Design Automation 52 TENSILICA INC"
    ],
    "type": null,
    "url": [
      "http://www.axysdesign.com.",
      "http://www.tensilica.com"
    ]
  },
  {
    "author": [
      {
        "family": "MARWEDEL",
        "given": "P."
      },
      {
        "family": "GOOSSENS",
        "given": "G."
      }
    ],
    "citation-number": [
      "53"
    ],
    "date": [
      "1995"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Code generation for embedded processors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "A.",
        "given": "A.H.O."
      },
      {
        "family": "R.",
        "given": "S.E.T.H.I."
      },
      {
        "family": "J",
        "given": "U.L.L.M.A.N."
      }
    ],
    "citation-number": [
      "54"
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addition-Wesley"
    ],
    "title": [
      "Compilers: Principles, techniques and tools"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "MUCHNICK",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "55"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Advanced compiler design and implementation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "ZHU",
        "given": "J."
      },
      {
        "family": "GAJSKI",
        "given": "D."
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "Proceedings of Design automation and test in Europe (DATE"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "A retargetable, ultra-fast, instruction set simulator’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CMELIK",
        "given": "R."
      },
      {
        "family": "KEPPEL",
        "given": "D."
      }
    ],
    "citation-number": [
      "57"
    ],
    "container-title": [
      "ACM SIGMETRICS Performance Evaluation Review"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "128–137"
    ],
    "title": [
      "Shade: A fast instruction-set simulator for execution profiling’"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "WITCHEL",
        "given": "E."
      },
      {
        "family": "ROSENBLUM",
        "given": "M."
      }
    ],
    "citation-number": [
      "58"
    ],
    "container-title": [
      "Proceedings of the ACM sigmetrics international conference on Measurement and modeling of computer systems"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "68–79"
    ],
    "title": [
      "Embra: Fast and flexible machine simulation’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "NOHL",
        "given": "A."
      },
      {
        "family": "BRAUN",
        "given": "G."
      },
      {
        "family": "SCHLIEBUSCH",
        "given": "O."
      },
      {
        "family": "LEUPERS",
        "given": "R."
      },
      {
        "family": "MEYR",
        "given": "H."
      },
      {
        "family": "HOFFMANN",
        "given": "A."
      }
    ],
    "citation-number": [
      "59"
    ],
    "container-title": [
      "Proceedings of Design automation conference (DAC), 2002"
    ],
    "note": [
      "ADLs for programmable embedded systems 219 60 RESHADI, M., MISHRA, P., and DUTT, N.: ‘Instruction set compiled simulation: A technique for fast and flexible instruction set simulation’."
    ],
    "pages": [
      "22–27"
    ],
    "title": [
      "A universal technique for fast and flexible instruction-set architecture simulation’"
    ],
    "type": "paper-conference"
  },
  {
    "container-title": [
      "Proceedings of Design automation conference (DAC"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "758–763"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "RESHADI",
        "given": "M."
      },
      {
        "family": "BANSAL",
        "given": "N."
      },
      {
        "family": "MISHRA",
        "given": "P."
      },
      {
        "family": "DUTT",
        "given": "N."
      },
      {
        "family": "ITOH",
        "given": "M."
      },
      {
        "family": "HIGAKI",
        "given": "S."
      },
      {
        "family": "TAKEUCHI",
        "given": "Y."
      },
      {
        "family": "KITAJIMA",
        "given": "A."
      },
      {
        "family": "IMAI",
        "given": "M."
      },
      {
        "family": "SATO",
        "given": "J."
      },
      {
        "family": "SHIOMI",
        "given": "A."
      },
      {
        "family": "ITOH",
        "given": "M."
      },
      {
        "family": "TAKEUCHI",
        "given": "Y."
      },
      {
        "family": "IMAI",
        "given": "M."
      },
      {
        "family": "SHIOMI",
        "given": "A."
      },
      {
        "family": "SCHLIEBUSCH",
        "given": "O."
      },
      {
        "family": "CHATTOPADHYAY",
        "given": "A."
      },
      {
        "family": "STEINERT",
        "given": "M."
      },
      {
        "others": true
      },
      {
        "family": "SCHLIEBUSCH",
        "given": "O."
      },
      {
        "family": "HOFFMANN",
        "given": "A."
      },
      {
        "family": "NOHL",
        "given": "A."
      },
      {
        "family": "BRAUN",
        "given": "G."
      },
      {
        "family": "MEYR",
        "given": "H."
      },
      {
        "family": "MISHRA",
        "given": "P."
      },
      {
        "family": "KEJARIWAL",
        "given": "A."
      },
      {
        "family": "DUTT",
        "given": "N."
      },
      {
        "family": "MISHRA",
        "given": "P."
      },
      {
        "family": "MISHRA",
        "given": "P."
      },
      {
        "family": "TOMIYAMA",
        "given": "H."
      },
      {
        "family": "HALAMBI",
        "given": "A."
      },
      {
        "family": "GRUN",
        "given": "P."
      },
      {
        "family": "DUTT",
        "given": "N."
      },
      {
        "family": "NICOLAU",
        "given": "A."
      },
      {
        "family": "MISHRA",
        "given": "P."
      },
      {
        "family": "DUTT",
        "given": "N."
      }
    ],
    "citation-number": [
      "61"
    ],
    "container-title": [
      "Proceedings of international conference on Computer design (ICCD), 2000 64",
      "Proceedings of Design automation and test in Europe (DATE",
      "Proceedings of Asia South Pacific design automation conference (ASPDAC)/international conference on VLSI design",
      "Proceedings of international conference on VLSI design, 2004 68",
      "Proceedings of Asia South Pacific design automation conference (ASPDAC)/international conference on VLSI design",
      "IEICE Transactions of Fundamentals",
      "ACM Transactions on embedded computing systems (TECS"
    ],
    "date": [
      "2003",
      "2000",
      "2004",
      "2002",
      "2004-03",
      "2002",
      "2004",
      "2002"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "issue": [
      "1"
    ],
    "location": [
      "Irvine"
    ],
    "note": [
      "62 IMPROV INC.:",
      "71 MISHRA, P., TOMIYAMA, H., DUTT, N., and NICOLAU, A.: ‘Automatic verification of in-order execution in microprocessors with fragmented pipelines and multicycle functional units’. Proceedings of Design automation and test in Europe (DATE),",
      "72 MISHRA, P., DUTT, N., and TOMIYAMA, H.: ‘Towards automatic validation of dynamic behavior in pipelined processor specifications’,"
    ],
    "pages": [
      "13–18",
      "63",
      "344–400 65",
      "156–160 66",
      "239–244 67",
      "69",
      "458–463 70",
      "114–139",
      "36–43"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "An efficient retargetable framework for instruction-set simulation’. Proceedings of international symposium on Hardware/software codesign and system synthesis (CODES+ISSS",
      "Peas-iii: An ASIP design environment’",
      "Synthesizable HDL generation for pipelined processors from a micro-operation description’",
      "RTL processor synthesis for architecture exploration and implementation’",
      "Architecture implementation using the machine description language LISA’",
      "Synthesis-driven exploration of pipelined embedded processors’",
      "Specification-driven validation of programmable embedded systems’",
      "Automatic modeling and validation of pipeline specifications driven by an architecture description language’",
      "Automatic modeling and validation of pipeline specifications’"
    ],
    "type": "article-journal",
    "url": [
      "http://www.improvsys.com."
    ],
    "volume": [
      "E83-A(3",
      "3"
    ]
  },
  {
    "date": [
      "2003"
    ],
    "issue": [
      "2–3"
    ],
    "pages": [
      "249–265"
    ],
    "title": [
      "Kluwer Design Automation for Embedded Systems(DAES"
    ],
    "type": null,
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "MISHRA",
        "given": "P."
      },
      {
        "family": "DUTT",
        "given": "N."
      },
      {
        "family": "MISHRA",
        "given": "P."
      },
      {
        "family": "DUTT",
        "given": "N."
      },
      {
        "family": "KRISHNAMURTHY",
        "given": "N."
      },
      {
        "family": "ABADIR",
        "given": "M."
      },
      {
        "family": "HOFFMANN",
        "given": "A."
      },
      {
        "family": "SCHLIEBUSCH",
        "given": "O."
      },
      {
        "family": "NOHL",
        "given": "A."
      },
      {
        "family": "BRAUN",
        "given": "G."
      },
      {
        "family": "WAHLEN",
        "given": "O."
      },
      {
        "family": "MEYR",
        "given": "H."
      },
      {
        "family": "NOHL",
        "given": "A."
      },
      {
        "family": "GREIVE",
        "given": "V."
      },
      {
        "family": "BRAUN",
        "given": "G."
      },
      {
        "family": "HOFFMANN",
        "given": "A."
      },
      {
        "family": "LEUPERS",
        "given": "R."
      },
      {
        "family": "SCHLIEBUSCH",
        "given": "O."
      },
      {
        "family": "MEYR",
        "given": "H."
      },
      {
        "family": "SCHLIEBUSCH",
        "given": "O."
      },
      {
        "family": "KAMMLER",
        "given": "D."
      },
      {
        "family": "CHATTOPADHYAY",
        "given": "A."
      },
      {
        "family": "LEUPERS",
        "given": "R."
      },
      {
        "family": "ASCHEID",
        "given": "G."
      },
      {
        "family": "MEYR",
        "given": "H."
      }
    ],
    "citation-number": [
      "73"
    ],
    "container-title": [
      "Proceedings of international conference on Computer-aided design (ICCAD",
      "Proceedings of Design automation conference (DAC",
      "GSPx, 2004 78",
      "‘Reducing code size for heterogeneousconnectivity-based VLIW DSPs through synthesis of instruction set extensions’. Proceedings of Compilers, architectures, synthesis for embedded systems (CASES"
    ],
    "date": [
      "2004",
      "2004",
      "2001",
      "2003",
      "2003"
    ],
    "editor": [
      {
        "family": "BISWAS",
        "given": "P."
      },
      {
        "family": "DUTT",
        "given": "N."
      }
    ],
    "issue": [
      "2"
    ],
    "note": [
      "79 MISHRA, P., and DUTT, N.: ‘Functional coverage driven test generation for validation of pipelined processors’. Proceedings of Design automation and test in Europe (DATE), 2005 80 MISHRA, P., DUTT, N., and NICOLAU, A.: ‘Functional abstraction driven design space exploration of heterogeneous programmable architectures’."
    ],
    "pages": [
      "182–187 74",
      "122–131 75",
      "625–630 76",
      "262–267 77",
      "104–112"
    ],
    "publisher": [
      "IEEE Design & Test of Computers"
    ],
    "title": [
      "Graph-based functional test program generation for pipelined processors’. Proceedings of Design automation and test in Europe (DATE",
      "A top-down methodology for validation of microprocessors’",
      "A methodology for the design of application specific instruction set processors (asip) using the machine description language LISA’",
      "Instruction encoding synthesis for architecture exploration using hierarchical processor models’",
      "Automatic generation of JTAG interface and debug mechanism for ASIPs’"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "container-title": [
      "Proceedings of international symposium on System synthesis (ISSS"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "256–261"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BRAUN",
        "given": "G."
      },
      {
        "family": "NOHL",
        "given": "A."
      },
      {
        "family": "SHENG",
        "given": "W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "81"
    ],
    "container-title": [
      "Proceedings of Design automation conference (DAC"
    ],
    "date": [
      "2004"
    ],
    "note": [
      "Part II Embedded software"
    ],
    "pages": [
      "717–722"
    ],
    "title": [
      "A novel approach for flexible and consistent ADL-driven ASIP design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HILL",
        "given": "J."
      },
      {
        "family": "SZEWCZYK",
        "given": "R."
      },
      {
        "family": "WOO",
        "given": "A."
      },
      {
        "family": "HOLLAR",
        "given": "S."
      },
      {
        "family": "CULLER",
        "given": "D."
      },
      {
        "family": "PISTER",
        "given": "K."
      },
      {
        "family": "GAY",
        "given": "D."
      },
      {
        "family": "LEVIS",
        "given": "P."
      },
      {
        "family": "BEHREN",
        "given": "V.O.N."
      },
      {
        "family": "R.",
        "given": "W.E.L.S.H."
      },
      {
        "family": "M.",
        "given": "B.R.E.W.E.R."
      },
      {
        "family": "E."
      },
      {
        "family": "CULLER",
        "given": "D."
      },
      {
        "family": "KOHLER",
        "given": "E."
      },
      {
        "family": "MORRIS",
        "given": "R."
      },
      {
        "family": "CHEN",
        "given": "B."
      },
      {
        "family": "JANNOTTI",
        "given": "J."
      },
      {
        "family": "KAASHOEK",
        "given": "M.F."
      },
      {
        "family": "KOHLER",
        "given": "E."
      },
      {
        "family": "BERRY",
        "given": "G."
      },
      {
        "family": "HUDAK",
        "given": "P."
      },
      {
        "family": "CHANDY",
        "given": "K."
      },
      {
        "family": "MISRA",
        "given": "J."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of international conference on Architectural support for programming languages and operating systems (ASPLOS), 2000 2",
      "Proceedings of Programming language design and implementation (PLDI",
      "7 DIJKSTRA, E.: ‘Cooperating sequential processes’, in GENUYS, E.F",
      "‘Programming languages’",
      "ACM Transactions on Computer Systems",
      "White paper, Esterel Technologies",
      "ACM Computing Surveys",
      "Communications of the ACM",
      "ACM Transactions Programming Languages and Systems"
    ],
    "date": [
      "2003",
      "2000-08",
      "2000",
      "2003",
      "1989-09",
      "1968",
      "1981",
      "1985"
    ],
    "editor": [
      {
        "literal": "Ed."
      }
    ],
    "genre": [
      "PhD thesis,"
    ],
    "issue": [
      "3",
      "3"
    ],
    "location": [
      "New York",
      "JEFFERSON, D"
    ],
    "pages": [
      "263–297 4",
      "359–411",
      "8",
      "198–206 9",
      "404–425"
    ],
    "publisher": [
      "Massachusetts Institute of Technology",
      "Academic Press"
    ],
    "title": [
      "System architecture directions for network sensors’",
      "The nesC language: A holistic approach to networked embedded systems’",
      "The Click modular router’",
      "The click modular router’",
      "The effectiveness of synchronous languages for the development of safety-critical systems’",
      "Conception, evolution, and application of functional programming languages’",
      "Asynchronous distributed simulation via a sequence of parallel computations’",
      "Virtual time’"
    ],
    "type": "article-journal",
    "volume": [
      "3",
      "18",
      "5",
      "6",
      "21",
      "24",
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "KAHN",
        "given": "G."
      },
      {
        "family": "MACQUEEN",
        "given": "D.B."
      },
      {
        "family": "LEE",
        "given": "E.A."
      },
      {
        "family": "PARKS",
        "given": "T.M."
      },
      {
        "family": "ARVIND"
      },
      {
        "family": "BROCK",
        "given": "J.D."
      },
      {
        "family": "DE",
        "given": "K.O.C.K."
      },
      {
        "family": "E.",
        "given": "E.S.S.I.N.K."
      },
      {
        "family": "G.",
        "given": "S.M.I.T.S."
      },
      {
        "given": "W."
      },
      {
        "others": true
      },
      {
        "family": "PANANGADEN",
        "given": "P."
      },
      {
        "family": "SHANBHOGUE",
        "given": "V."
      },
      {
        "family": "LEE",
        "given": "E.A."
      },
      {
        "family": "LEA",
        "given": "D."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "‘Information processing’",
      "Proceedings of the IEEE",
      "Proceedings of the 37th Design automation conference (DAC’2000",
      "Journal of Parallel and Distributed Computing",
      "Information and Computation",
      "Annals of Software Engineering"
    ],
    "date": [
      "1977",
      "1995",
      "1984",
      "2000",
      "1992",
      "1999",
      "1997",
      "2004"
    ],
    "editor": [
      {
        "family": "GILCHRIST",
        "given": "B."
      }
    ],
    "location": [
      "Amsterdam",
      "Reading, MA"
    ],
    "note": [
      "17 SHAH, N., PLISHKER, W., and KEUTZER, K.: ‘Np-click: a programming model for the intel ixp1200’, in CROWLEY, P., FRANKLIN, M., HADIMIOGLU, H., and ONUFRYK, P., (Eds): ‘Network processor design: issues and practices’ (Elsevier, Amsterdam,"
    ],
    "pages": [
      "11",
      "773–801 12",
      "5–21 13",
      "402–405 14",
      "99–131 15",
      "25–45 16",
      "181–201"
    ],
    "publisher": [
      "North-Holland Publishing Co",
      "Addison-Wesley"
    ],
    "title": [
      "Coroutines and networks of parallel processes’",
      "Dataflow process networks’",
      "Resource managers in functional programming’",
      "Yapi: Application modeling for signal processing systems’",
      "The expressive power of indeterminate dataflow primitives’",
      "Modeling concurrent real-time processes using discrete events’",
      "Concurrent programming in java: design principles and patterns"
    ],
    "type": "article-journal",
    "volume": [
      "83",
      "98",
      "7",
      "2"
    ]
  },
  {
    "citation-number": [
      "18"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "OBJECT MANAGEMENT GROUP (OMG): ‘CORBA event service specification, version 1.1’"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "MAFFEIS",
        "given": "S."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of the USENIX Conference on Object-oriented technologies (COOTS"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "16–29"
    ],
    "title": [
      "Adding group communication and fault-tolerance to CORBA’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "AUGUSTSSON",
        "given": "L."
      },
      {
        "family": "SCHWARTZ",
        "given": "J."
      },
      {
        "family": "NIKHIL",
        "given": "R."
      }
    ],
    "citation-number": [
      "20"
    ],
    "date": [
      "2000"
    ],
    "genre": [
      "Technical report,"
    ],
    "location": [
      "Andover, MA"
    ],
    "publisher": [
      "Sandburst Corporation"
    ],
    "title": [
      "Bluespec language definition’"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "NIKHIL",
        "given": "R."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings of the conference on Methods and models for codesign (MEMOCODE"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "title": [
      "Bluespec SystemVerilog: efficient, correct RTL from high-level specifications’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HOE",
        "given": "J.C."
      },
      {
        "given": "A.R.V.I.N.D."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of the international conference on Very large scale integration (VLSI"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Dordrecht"
    ],
    "pages": [
      "595–619"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Hardware synthesis from term rewriting systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HOE",
        "given": "J.C."
      },
      {
        "given": "A.R.V.I.N.D."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proceedings of international conference on Computer aided design (ICCAD"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Synthesis of operation-centric hardware descriptions’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "OMMERING",
        "given": "V.A.N."
      },
      {
        "family": "R.",
        "given": "V.A.N.D.E.R.L.I.N.D.E.N."
      },
      {
        "family": "F.",
        "given": "K.R.A.M.E.R."
      },
      {
        "family": "J."
      },
      {
        "family": "MAGEE",
        "given": "J."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "78–85"
    ],
    "title": [
      "The Koala component model for consumer electronics software’"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "OMMERING",
        "given": "V.A.N."
      },
      {
        "given": "R."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Proceedings of the international conference on Software Engineering (ICSE"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "255–265"
    ],
    "title": [
      "Building product populations with software components’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MAGEE",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "‘ESEC ’95’"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Berlin"
    ],
    "pages": [
      "137–153"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Specifying distributed software architectures’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "LIU",
        "given": "C.L."
      },
      {
        "family": "LEYLAND",
        "given": "J.W."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Journal of the ACM"
    ],
    "date": [
      "1973"
    ],
    "pages": [
      "46–61"
    ],
    "title": [
      "Scheduling algorithms for multiprogramming in a hard real time environment’"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "HENZINGER",
        "given": "T.A."
      },
      {
        "family": "HOROWITZ",
        "given": "B."
      },
      {
        "family": "KIRSCH",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "‘EMSOFT 2001’, Tahoe City, CA, Volume LNCS 2211"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Berlin"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Giotto: A timetriggered language for embedded programming’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "CHANDY",
        "given": "K.M."
      },
      {
        "family": "MISRA",
        "given": "J."
      }
    ],
    "citation-number": [
      "29"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison Wesley"
    ],
    "title": [
      "Parallel program design: a foundation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "LIU",
        "given": "J."
      },
      {
        "family": "LEE",
        "given": "E.A."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "IEEE Control Systems Magazine"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "65–75"
    ],
    "title": [
      "Timed multitasking for real-time embedded software’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "GHOSAL",
        "given": "A."
      },
      {
        "family": "HENZINGER",
        "given": "T.A."
      },
      {
        "family": "KIRSCH",
        "given": "C.M."
      },
      {
        "family": "SANVIDO",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Seventh international workshop on Hybrid systems: computation and control (HSCC). Volume Lecture Notes in Computer Science 2993"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Berlin"
    ],
    "pages": [
      "357–371"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Event-driven programming with logical execution times’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "HALBWACHS",
        "given": "N."
      },
      {
        "family": "CASPI",
        "given": "P."
      },
      {
        "family": "RAYMOND",
        "given": "P."
      },
      {
        "family": "PILAUD",
        "given": "D."
      },
      {
        "family": "BERRY",
        "given": "G."
      },
      {
        "family": "GONTHIER",
        "given": "G."
      },
      {
        "family": "GUERNIC",
        "given": "P.L."
      },
      {
        "family": "GAUTHIER",
        "given": "T."
      },
      {
        "family": "BORGNE",
        "given": "M.L."
      },
      {
        "family": "MAIRE",
        "given": "C.L."
      },
      {
        "family": "BENVENISTE",
        "given": "A."
      },
      {
        "family": "BERRY",
        "given": "G."
      },
      {
        "family": "KAHN",
        "given": "G."
      },
      {
        "family": "PARKS",
        "given": "T.M."
      },
      {
        "family": "DAVIS",
        "given": "J."
      },
      {
        "others": true
      },
      {
        "family": "BUCK",
        "given": "J.T."
      },
      {
        "family": "LEE",
        "given": "E.A."
      },
      {
        "family": "MESSERSCHMITT",
        "given": "D.G."
      },
      {
        "family": "BUCK",
        "given": "J.T."
      },
      {
        "family": "LEE",
        "given": "E.A."
      },
      {
        "family": "BUCK",
        "given": "J.T."
      }
    ],
    "citation-number": [
      "32"
    ],
    "collection-title": [
      "in Lecture Notes in Computer Science"
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "Proceedings of the IEEE",
      "Proceedings of the IEEE",
      "Proceedings of the IFIP Congress 74",
      "Programming Symposium: Proceedings, Colloque sur la Programmation",
      "Proceedings of the IEEE",
      "IEEE international conference on Acoustics, speech, and signal processing (ICASSP",
      "IEEE Asilomar conference on Signals, systems, and computers",
      "‘Static scheduling of multi-rate and cyclo-static dsp applications’. Workshop on VLSI signal processing (IEEE Press",
      "BHATTACHARYA, B., and BHATTACHARYYA, S.S.: ‘Parameterized dataflow modeling of dsp systems’. Proceedings of the international conference on Acoustics, speech, and signal processing (ICASSP",
      "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems",
      "International Journal of Computer Simulation"
    ],
    "date": [
      "1991",
      "1992",
      "1991",
      "1991",
      "1974",
      "1995",
      "1974",
      "1993",
      "1987",
      "1993",
      "1994",
      "1994",
      "1999",
      "2000",
      "1994"
    ],
    "editor": [
      {
        "family": "BILSEN",
        "given": "G."
      },
      {
        "family": "ENGELS",
        "given": "M."
      },
      {
        "family": "LAUWEREINS",
        "given": "R."
      },
      {
        "family": "PEPERSTRAETE",
        "given": "J.A."
      }
    ],
    "genre": [
      "PhD thesis, EECS Department,",
      "Technical report UCB/ERL M97/3,",
      "PhD thesis,"
    ],
    "issue": [
      "6"
    ],
    "location": [
      "Amsterdam",
      "Berkeley, CA",
      "Berlin",
      "Berkeley, CA",
      "Berkeley, CA",
      "Pacific Grove, CA",
      "Washington",
      "A., LEE, B., and LEE, E.A",
      "Istanbul, Turkey",
      "BUCK, J.T., HA, S., LEE, E.A., and MESSERSCHMITT, D.G"
    ],
    "note": [
      "special issue on ‘Simulation Software Development’,"
    ],
    "pages": [
      "1305–1319",
      "87–152 34",
      "79 35",
      "1270–1282 36",
      "471–475 37",
      "362–376",
      "1997 41",
      "42",
      "43",
      "429–432 44",
      "46",
      "742–760 47",
      "1948–1951 48",
      "155–182"
    ],
    "publisher": [
      "Science of Computer Programming",
      "North-Holland Publishing Co",
      "University of California",
      "Springer",
      "Electronics Research Laboratory",
      "University of California",
      "GIRAULT",
      "‘Hierarchical",
      "Ptolemy"
    ],
    "title": [
      "The synchronous data flow programming language lustre’",
      "Concurrent models of computation for embedded software 249 33",
      "The esterel synchronous programming language: Design, semantics, implementation’",
      "Programming real-time applications with signal’",
      "The synchronous approach to reactive and real-time systems’",
      "The semantics of a simple language for parallel programming’",
      "Bounded scheduling of process networks’",
      "Ptolemy II – heterogeneous concurrent modeling and design in Java’. Memo M01/12, UCB/ERL, EECS UC Berkeley, CA 94720, 2001 39 DENNIS, J.B.: ‘First version of a dataflow procedure language’",
      "40 LEE, E.A.: ‘A denotational semantics for dataflow with firing’",
      "Scheduling dynamic dataflow graphs with bounded memory using the token flow model’",
      "Synchronous data flow’",
      "Scheduling dynamic dataflow graphs with bounded memory using the token flow model’",
      "Static scheduling and code generation from dynamic dataflow graphs with integer-valued control systems’",
      "finite state machines with multiple concurrency models’",
      "A framework for simulating and prototyping heterogeneous systems"
    ],
    "type": "article-journal",
    "volume": [
      "79",
      "19",
      "79",
      "38",
      "Number 19",
      "94720",
      "1",
      "45",
      "18",
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "WINTER",
        "given": "M."
      },
      {
        "family": "GENßLER",
        "given": "T."
      },
      {
        "family": "CHRISTOPH",
        "given": "A."
      },
      {
        "others": true
      },
      {
        "family": "GENßLER",
        "given": "T."
      },
      {
        "family": "CHRISTOPH",
        "given": "A."
      },
      {
        "family": "WINTER",
        "given": "M."
      },
      {
        "others": true
      },
      {
        "family": "NIERSTRASZ",
        "given": "O."
      },
      {
        "family": "ARÉVALO",
        "given": "G."
      },
      {
        "family": "DUCASSE",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "Workshop on Composition languages, in Conjunction with 16th European conference on Object-oriented programming (ECOOP",
      "Proceedings of the international conference on Compilers, architecture, and synthesis for embedded systems (CASES",
      "Proceedings of the international working conference on Component deployment"
    ],
    "date": [
      "2002",
      "2002-10",
      "2002"
    ],
    "location": [
      "Malaga, Spain"
    ],
    "pages": [
      "19–26 51"
    ],
    "publisher": [
      "IFIP/ACM"
    ],
    "title": [
      "Components for embedded software : The PECOS approach’",
      "Components for embedded software: the PECOS approach’",
      "A component model for field devices’"
    ],
    "type": "paper-conference",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "AHO",
        "given": "A.V."
      },
      {
        "family": "SETHI",
        "given": "R."
      },
      {
        "family": "ULLMAN",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Compilers – principles, techniques, and tools"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "APPEL",
        "given": "A.W."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Cambridge"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Modern compiler implementation in C"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "MUCHNIK",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Advanced compiler design & implementation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "WILHELM",
        "given": "R."
      },
      {
        "family": "MAURER",
        "given": "D."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Compiler design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "MASON",
        "given": "T."
      },
      {
        "family": "BROWN",
        "given": "D."
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "1991"
    ],
    "publisher": [
      "O’Reilly & Associates"
    ],
    "title": [
      "Lex & yacc"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BISCHOFF",
        "given": "K.M."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "Technical Report 92-31,"
    ],
    "publisher": [
      "Department of Computer Science, Iowa State University"
    ],
    "title": [
      "Design, implementation, use, and evaluation of Ox: An attribute-grammar compiling system based on Yacc, Lex, and C’"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "LEUPERS",
        "given": "R."
      },
      {
        "family": "WAHLEN",
        "given": "O."
      },
      {
        "family": "HOHENAUER",
        "given": "M."
      },
      {
        "family": "KOGEL",
        "given": "T."
      },
      {
        "family": "MARWEDEL",
        "given": "P."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "International workshop on Systems, architectures, modeling, and simulation (SAMOS"
    ],
    "date": [
      "2003-07"
    ],
    "location": [
      "Samos (Greece"
    ],
    "title": [
      "An executable intermediate representation for retargetable compilation and high-level code optimization’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "AHO",
        "given": "A."
      },
      {
        "family": "JOHNSON",
        "given": "S."
      },
      {
        "family": "ULLMAN",
        "given": "J."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Journal of the ACM"
    ],
    "date": [
      "1977"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "Code generation for expressions with common subexpressions’"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "FRASER",
        "given": "C.W."
      },
      {
        "family": "HANSON",
        "given": "D.R."
      },
      {
        "family": "PROEBSTING",
        "given": "T.A."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "ACM Letters on Programming Languages and Systems"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Engineering a simple, efficient code generator’"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "BASHFORD",
        "given": "S."
      },
      {
        "family": "LEUPERS",
        "given": "R."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "36th Design automation conference (DAC"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Constraint driven code selection for fixedpoint DSPs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ERTL",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "ACM symposium on Principles of programming languages (POPL"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Optimal code selection in DAGs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CHOW",
        "given": "F."
      },
      {
        "family": "HENNESSY",
        "given": "J."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "SIGPLAN Notices"
    ],
    "date": [
      "1984"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "Register Allocation by Priority-Based Coloring’"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "BRIGGS",
        "given": "P."
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "publisher": [
      "Department of Computer Science, Rice University, Houston/Texas"
    ],
    "title": [
      "Register allocation via graph coloring’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "LIAO",
        "given": "S."
      },
      {
        "family": "DEVADAS",
        "given": "S."
      },
      {
        "family": "KEUTZER",
        "given": "K."
      },
      {
        "family": "TJIANG",
        "given": "S."
      },
      {
        "family": "WANG",
        "given": "A."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "ACM SIGPLAN conference on Programming language design and implementation (PLDI"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "Storage assignment to decrease code size’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LAM",
        "given": "M."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "ACM SIGPLAN conference on Programming language design and implementation (PLDI"
    ],
    "date": [
      "1988"
    ],
    "title": [
      "Software pipelining: an effective scheduling technique for VLIW machines’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "WAGNER",
        "given": "J."
      },
      {
        "family": "LEUPERS",
        "given": "R."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "11"
    ],
    "title": [
      "C compiler design for a network processor’"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "WILSON",
        "given": "T."
      },
      {
        "family": "GREWAL",
        "given": "G."
      },
      {
        "family": "HALLEY",
        "given": "B."
      },
      {
        "family": "BANERJI",
        "given": "D."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Seventh international symposium on High-level synthesis (HLSS"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "An integrated approach to retargetable code generation’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LEUPERS",
        "given": "R."
      },
      {
        "family": "MARWEDEL",
        "given": "P."
      }
    ],
    "citation-number": [
      "18"
    ],
    "date": [
      "2001"
    ],
    "isbn": [
      "0-7923-7578-5"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Retargetable compiler technology for embedded systems – tools and applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "MARWEDEL",
        "given": "P."
      },
      {
        "family": "NOWAK",
        "given": "L."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "26th Design automation conference"
    ],
    "date": [
      "1989"
    ],
    "title": [
      "Verification of hardware descriptions by retargetable code generation’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LEUPERS",
        "given": "R."
      },
      {
        "family": "MARWEDEL",
        "given": "P."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "‘Design Automation for Embedded Systems’"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "Embedded processors 287"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Retargetable code generation based on structural processor descriptions’"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "LEUPERS",
        "given": "R."
      },
      {
        "family": "MARWEDEL",
        "given": "P."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "European Design & test conference (ED & TC"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "A BDD-based frontend for retargetable compilers’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "PRAET",
        "given": "V.A.N."
      },
      {
        "family": "J.",
        "given": "L.A.N.N.E.E.R."
      },
      {
        "family": "D.",
        "given": "G.O.O.S.S.E.N.S."
      },
      {
        "family": "G.",
        "given": "G.E.U.R.T.S."
      },
      {
        "family": "W."
      },
      {
        "family": "MAN",
        "given": "D.E."
      },
      {
        "given": "H."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "European Design and test conference (ED & TC"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "A graph based processor model for retargetable code generation’"
    ],
    "type": "paper-conference"
  },
  {
    "note": [
      "23 Target Compiler Technologies:"
    ],
    "type": null,
    "url": [
      "http://www.retarget.com."
    ]
  },
  {
    "author": [
      {
        "family": "MISHRA",
        "given": "P."
      },
      {
        "family": "DUTT",
        "given": "N."
      },
      {
        "family": "NICOLAU",
        "given": "A."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "International symposium on System synthesis (ISSS"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Functional abstraction driven design space exploration of heterogenous programmable architectures’"
    ],
    "type": "paper-conference"
  },
  {
    "note": [
      "25 Free Software Foundation/EGCS:"
    ],
    "type": null,
    "url": [
      "http://gcc.gnu.org"
    ]
  },
  {
    "author": [
      {
        "family": "FRASER",
        "given": "C."
      },
      {
        "family": "HANSON",
        "given": "D."
      }
    ],
    "citation-number": [
      "26"
    ],
    "note": [
      "Benjamin/Cummings, 1995"
    ],
    "title": [
      "A retargetable C compiler: design and implementation"
    ],
    "type": null
  },
  {
    "citation-number": [
      "27"
    ],
    "editor": [
      {
        "family": "FRASER",
        "given": "C."
      },
      {
        "family": "HANSON",
        "given": "D."
      },
      {
        "family": "page",
        "given": "L.C.C.",
        "particle": "home"
      }
    ],
    "type": null,
    "url": [
      "http://www.cs.princeton.edu/"
    ]
  },
  {
    "note": [
      "28 Associated Compiler Experts:"
    ],
    "type": null,
    "url": [
      "http://www.ace.nl"
    ]
  },
  {
    "author": [
      {
        "family": "ORAIOGLU",
        "given": "A."
      },
      {
        "family": "VEIDENBAUM",
        "given": "A."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "IEEE Design & Test Magazine"
    ],
    "date": [
      "Jan/Feb 2003"
    ],
    "title": [
      "Application specific microprocessors (guest editors’ introduction)’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HOFFMANN",
        "given": "A."
      },
      {
        "family": "MEYR",
        "given": "H."
      },
      {
        "family": "LEUPERS",
        "given": "R."
      }
    ],
    "citation-number": [
      "33"
    ],
    "date": [
      "2002"
    ],
    "isbn": [
      "1-4020-7338-0"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Architecture exploration for embedded processors with LISA"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "SCHARWAECHTER",
        "given": "H."
      },
      {
        "family": "KAMMLER",
        "given": "D."
      },
      {
        "family": "WIEFERINK",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "International workshop on Software and compilers for embedded systems (SCOPES"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "ASIP architecture exploration for efficient IPSec encryption: a case study’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "NOHL",
        "given": "A."
      },
      {
        "family": "BRAUN",
        "given": "G."
      },
      {
        "family": "SCHLIEBUSCH",
        "given": "O."
      },
      {
        "family": "HOFFMANN",
        "given": "A."
      },
      {
        "family": "LEU-PERS",
        "given": "R."
      },
      {
        "family": "MEYR",
        "given": "H."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "39th Design automation conference (DAC"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New Orleans (USA"
    ],
    "title": [
      "A universal technique for fast and flexible instruction set simulation’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "WAHLEN",
        "given": "O."
      },
      {
        "family": "HOHENAUER",
        "given": "M."
      },
      {
        "family": "BRAUN",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "Seventh international workshop on Software and compilers for embedded systems (SCOPES"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Extraction of efficient instruction schedulers from cycle-true processor models’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "HOHENAUER",
        "given": "M."
      },
      {
        "family": "WAHLEN",
        "given": "O."
      },
      {
        "family": "KARURI",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "Design automation &"
    ],
    "note": [
      "test in Europe (DATE), Paris (France), 2004"
    ],
    "title": [
      "A methodology and tool suite for C compiler generation from ADL processor models’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "CENG",
        "given": "J."
      },
      {
        "family": "SHENG",
        "given": "W."
      },
      {
        "family": "HOHENAUER",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "International workshop on Systems, architectures, modeling, and simulation (SA-MOS"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Modeling instruction semantics in ADL processor descriptions for C compiler retargeting’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "BRAUN",
        "given": "G."
      },
      {
        "family": "NOHL",
        "given": "A."
      },
      {
        "family": "SHENG",
        "given": "W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "41st Design automation conference (DAC"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "A novel approach for flexible and consistent ADL-driven ASIP design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LEE",
        "given": "M."
      },
      {
        "family": "TIWARI",
        "given": "V."
      },
      {
        "family": "MALIK",
        "given": "S."
      },
      {
        "family": "FUJITA",
        "given": "M."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "IEEE Trans. on VLSI Systems"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Power analysis and minimization techniques for embedded DSP software’"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "STEINKE",
        "given": "S."
      },
      {
        "family": "KNAUER",
        "given": "M."
      },
      {
        "family": "WEHMEYER",
        "given": "L."
      },
      {
        "family": "MARWEDEL",
        "given": "P."
      }
    ],
    "citation-number": [
      "41"
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "PATMOS"
    ],
    "title": [
      "An accurate and fine grain instruction-level energy model supporting software optimizations’"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "STEINKE",
        "given": "S."
      },
      {
        "family": "GRUNWALD",
        "given": "N."
      },
      {
        "family": "WEHMEYER",
        "given": "L."
      },
      {
        "family": "BANAKAR",
        "given": "R."
      },
      {
        "family": "BALAKRISHNAN",
        "given": "M."
      },
      {
        "family": "MARWEDEL",
        "given": "P."
      }
    ],
    "citation-number": [
      "42"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "ISSS"
    ],
    "title": [
      "Reducing energy consumption by dynamic copying of instructions onto onchip memory’"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "KANDEMIR",
        "given": "M."
      },
      {
        "family": "IRWIN",
        "given": "M.J."
      },
      {
        "family": "CHEN",
        "given": "G."
      },
      {
        "family": "KOLCU",
        "given": "I."
      }
    ],
    "citation-number": [
      "43"
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "ICCAD"
    ],
    "title": [
      "Banked scratchpad memory management for reducing leakage energy consumption’"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "FALK",
        "given": "H."
      },
      {
        "family": "MARWEDEL",
        "given": "P."
      }
    ],
    "citation-number": [
      "44"
    ],
    "note": [
      "Design automation and test in Europe (DATE), 2003"
    ],
    "title": [
      "Control flow driven splitting of loop nests at the source code level’"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "LIEM",
        "given": "C."
      },
      {
        "family": "PAULIN",
        "given": "P."
      },
      {
        "family": "JERRAYA",
        "given": "A."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "33rd Design automation conference (DAC"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Address calculation for retargetable compilation and exploration of instruction-set architectures’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "FRANKE",
        "given": "B."
      },
      {
        "family": "O’BOYLE",
        "given": "M."
      }
    ],
    "citation-number": [
      "46"
    ],
    "note": [
      "International conference on Compiler construction (CC), 2001 47 PowerEscape Inc.:"
    ],
    "title": [
      "Compiler transformation of pointers to explicit array accesses in DSP applications’"
    ],
    "type": null,
    "url": [
      "http://www.powerescape.com"
    ]
  },
  {
    "author": [
      {
        "family": "SUN",
        "given": "F."
      },
      {
        "family": "RAVI",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "48"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "ICCAD"
    ],
    "title": [
      "Synthesis of custom processors based on extensible platforms’"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "GOODWIN",
        "given": "D."
      },
      {
        "family": "PETKOV",
        "given": "D."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "CASES"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Automatic generation of application specific processors’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ATASU",
        "given": "K."
      },
      {
        "family": "POZZI",
        "given": "L."
      },
      {
        "family": "IENNE",
        "given": "P."
      }
    ],
    "citation-number": [
      "50"
    ],
    "date": [
      "2003"
    ],
    "publisher": [
      "DAC"
    ],
    "title": [
      "Automatic application-specific instruction-set extensions under microarchitectural constraints’"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "HSU",
        "given": "C.-H."
      },
      {
        "family": "KREMER",
        "given": "U."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of the ACM SIGPLAN conference on Programming language design and implementation"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "San Diego, CA"
    ],
    "title": [
      "The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ZHANG",
        "given": "W."
      },
      {
        "family": "HU",
        "given": "J.S."
      },
      {
        "family": "DEGALAHAL",
        "given": "V."
      },
      {
        "family": "KANDEMIR",
        "given": "M."
      },
      {
        "family": "VIJAYKRISHNAN",
        "given": "N."
      },
      {
        "family": "IRWIN",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the 35th annual international symposium on Microarchitecture"
    ],
    "date": [
      "2002-11"
    ],
    "location": [
      "Istanbul, Turkey"
    ],
    "title": [
      "Compiler-directed instruction cache 314 System-on-chip leakage optimization’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KANDEMIR",
        "given": "M."
      },
      {
        "family": "VIJAYKRISHNAN",
        "given": "N."
      },
      {
        "family": "IRWIN",
        "given": "M.J."
      },
      {
        "family": "YE",
        "given": "W."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of the 37th Design automation conference"
    ],
    "date": [
      "June 5–9, 2000"
    ],
    "location": [
      "Los Angeles, CA"
    ],
    "title": [
      "Influence of compiler optimizations on system power’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DELALUZ",
        "given": "V."
      },
      {
        "family": "KANDEMIR",
        "given": "M."
      },
      {
        "family": "VIJAYKRISHNAN",
        "given": "N."
      },
      {
        "family": "SIVASUBRAMANIAM",
        "given": "A."
      },
      {
        "family": "IRWIN",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of the 7th international conference on High performance computer architecture"
    ],
    "date": [
      "2001-01"
    ],
    "location": [
      "Monterrey, Mexico"
    ],
    "title": [
      "DRAM energy management using software and hardware directed power mode control’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KIM",
        "given": "H.S."
      },
      {
        "family": "VIJAYKRISHNAN",
        "given": "N."
      },
      {
        "family": "KANDEMIR",
        "given": "M."
      },
      {
        "family": "IRWIN",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of workshop on Languages, compilers, and tools for embedded systems"
    ],
    "date": [
      "June 11–13, 2003"
    ],
    "location": [
      "San Diego, CA"
    ],
    "title": [
      "Adapting instruction level parallelism for optimizing leakage in VLIW architectures’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "XIE",
        "given": "F."
      },
      {
        "family": "MARTONOSI",
        "given": "M."
      },
      {
        "family": "MALIK",
        "given": "S."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the ACM SIGPLAN conference on Programming language design and implementation"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "San Diego, CA"
    ],
    "title": [
      "Compile-time dynamic voltage scaling settings: opportunities and limits’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CHEN",
        "given": "G."
      },
      {
        "family": "KANDEMIR",
        "given": "M."
      },
      {
        "family": "VIJAYKRISHNAN",
        "given": "N."
      },
      {
        "family": "IRWIN",
        "given": "M.J."
      },
      {
        "family": "WOLCZKO",
        "given": "M."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedings the 2nd USENIX Java virtual machine research and technology symposium"
    ],
    "date": [
      "2002-08-01"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "1–12"
    ],
    "title": [
      "Adaptive garbage collection for battery-operated environments’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LU",
        "given": "Y.-H."
      },
      {
        "family": "MICHELI",
        "given": "D.E."
      },
      {
        "given": "G."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the IEEE Great Lakes symposium on VLSI"
    ],
    "date": [
      "March 4–6, 1999"
    ],
    "location": [
      "Ypsilanti, MI"
    ],
    "pages": [
      "50–53"
    ],
    "title": [
      "Adaptive hard disk power management on personal computers’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "RABINER",
        "given": "W."
      },
      {
        "family": "CHANDRAKASAN",
        "given": "A.P."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems for Video Technology"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "644–653"
    ],
    "title": [
      "Network driven motion estimation for portable video terminals’"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "G",
        "given": "D.E.Micheli"
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "ACM Transaction on Design Automation of Electronic Systems"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "115–192"
    ],
    "title": [
      "System-level power optimization: techniques and tools’"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "CHANDRAKASAN",
        "given": "A."
      },
      {
        "family": "BOWHILL",
        "given": "W.J."
      },
      {
        "family": "FOX",
        "given": "F."
      }
    ],
    "citation-number": [
      "11"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Design of highperformance microprocessor circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "KIM",
        "given": "E.J."
      },
      {
        "family": "YUM",
        "given": "K.H."
      },
      {
        "family": "LINK",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the international symposium on Low power electronics and design (ISLPED’03), Seoul, Korea"
    ],
    "date": [
      "2003-08"
    ],
    "title": [
      "Energy optimization techniques in cluster interconnects’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "VIJAYKRISHNAN",
        "given": "N."
      },
      {
        "family": "KANDEMIR",
        "given": "M."
      },
      {
        "family": "IRWIN",
        "given": "M.J."
      },
      {
        "family": "KIM",
        "given": "H."
      },
      {
        "family": "YE",
        "given": "W."
      },
      {
        "family": "DUARTE",
        "given": "D."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "59–76"
    ],
    "title": [
      "Evaluating integrated hardware–software optimizations using a unified energy estimation framework’"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "SINHA",
        "given": "A."
      },
      {
        "family": "WANG",
        "given": "A."
      },
      {
        "family": "CHANDRAKASAN",
        "given": "A.P."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the international symposium on Low power electronics and design (ISLPED"
    ],
    "location": [
      "Rapallo, Italy"
    ],
    "note": [
      "Software power optimisation 315"
    ],
    "title": [
      "Algorithmic transforms for efficient energy scalable computation’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MOWRY",
        "given": "T.C."
      },
      {
        "family": "LAM",
        "given": "M.S."
      },
      {
        "family": "GUPTA",
        "given": "A."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of the fifth international conference on Architectural support for programming languages and operating systems ASPLOS-5"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Boston, MA"
    ],
    "pages": [
      "62–73"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Design and evaluation of a compiler algorithm for prefetching’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "WOLF",
        "given": "M.E."
      },
      {
        "family": "LAM",
        "given": "M."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proceedings of the SIGPLAN ’91 conference on Programming language design and implementation"
    ],
    "date": [
      "1991-06"
    ],
    "location": [
      "Toronto, Canada"
    ],
    "pages": [
      "30–44"
    ],
    "title": [
      "A data locality optimizing algorithm’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CATTHOOR",
        "given": "F."
      },
      {
        "family": "FRANSSEN",
        "given": "F."
      },
      {
        "family": "WUYTACK",
        "given": "S."
      },
      {
        "family": "NACHTERGAELE",
        "given": "L."
      },
      {
        "family": "DEMAN",
        "given": "H."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of the IEEE workshop on VLSI signal processing"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "178–187"
    ],
    "title": [
      "Global communication and memory optimizing transformations for low power signal processing systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KADAYIF",
        "given": "I."
      },
      {
        "family": "KOLCU",
        "given": "I."
      },
      {
        "family": "KANDEMIR",
        "given": "M."
      },
      {
        "family": "VIJAYKRISHNAN",
        "given": "N."
      },
      {
        "family": "IRWIN",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of the 7th Design automation and test in Europe conference (DATE’04"
    ],
    "date": [
      "2004-02"
    ],
    "location": [
      "Paris, France"
    ],
    "title": [
      "Exploiting processor workload heterogeneity for reducing energy consumption in chip multiprocessor’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "PARK",
        "given": "I."
      },
      {
        "family": "POWELL",
        "given": "M.D."
      },
      {
        "family": "VIJAYKUMAR",
        "given": "T.N."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Istanbul, Turkey"
    ],
    "pages": [
      "171–182"
    ],
    "title": [
      "Reducing register ports for higher speed and lower energy’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HU",
        "given": "J.S."
      },
      {
        "family": "KANDEMIR",
        "given": "M."
      },
      {
        "family": "VIJAYKRISHNAN",
        "given": "N."
      },
      {
        "family": "IRWIN",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "ACM Transactions"
    ],
    "note": [
      "on Embedded Computing Systems (TECS) (accepted for publication 2005"
    ],
    "title": [
      "Analyzing data reuse for cache reconfiguration’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MONTANARO",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Digital Technical Journal, Digital Equipment Corporation"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "49–62"
    ],
    "title": [
      "A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor’"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "BECHADE",
        "given": "R."
      },
      {
        "family": "FLAKER",
        "given": "R."
      },
      {
        "family": "KAUFFMANN",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of the IEEE international Solid-state circuits conference",
      "February"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "16–18",
      "208–209"
    ],
    "title": [
      "A 32b 66MHz 1.8W microprocessor’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KIM",
        "given": "N."
      },
      {
        "family": "AUSTIN",
        "given": "T."
      },
      {
        "family": "BLAAUW",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "12"
    ],
    "note": [
      "Special Issue on Power- and Temperature-Aware Computing,"
    ],
    "pages": [
      "68–75"
    ],
    "title": [
      "Leakage current: Moore’s law meets static power’"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "DUARTE",
        "given": "D."
      },
      {
        "family": "FAI",
        "given": "Y.-T."
      },
      {
        "family": "VIJAYKRISHNAN",
        "given": "N."
      },
      {
        "family": "IRWIN",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proceedings of the 7th Asia and South Pacific Design automation conference and 15th international conference on VLSI design (VLSI design/ASPDAC ’02"
    ],
    "date": [
      "2002-01-07"
    ],
    "location": [
      "Bangalore, India"
    ],
    "title": [
      "Evaluating run-time techniques for leakage power reduction’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DELALUZ",
        "given": "V."
      },
      {
        "family": "KANDEMIR",
        "given": "M."
      },
      {
        "family": "VIJAYKRISHNAN",
        "given": "N."
      },
      {
        "family": "IRWIN",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "International conference on Compilers, architecture, and synthesis for embedded systems"
    ],
    "date": [
      "2000-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "138–147"
    ],
    "title": [
      "Energy-oriented compiler optimizations for partitioned memory architectures’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MUCHNICK",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "26"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "San Francisco, CA",
      "Part III"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Advanced compiler design implementation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "DE",
        "given": "M.A.N."
      },
      {
        "given": "H."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design automation and test in Europe conference"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Paris, France"
    ],
    "title": [
      "On nanoscale integration and gigascale complexity in the post.com world’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "VINCENTELLI",
        "given": "A."
      },
      {
        "family": "MARTIN",
        "given": "G."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Design and Test Special of Computers"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "23–33"
    ],
    "title": [
      "A vision for embedded systems: platform-based design and software’"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "citation-number": [
      "4"
    ],
    "container-title": [
      "ST NOMADIK"
    ],
    "type": "chapter",
    "url": [
      "www.st.com/stonline/prodpres/dedicate/proc/proc.htm"
    ]
  },
  {
    "citation-number": [
      "5"
    ],
    "title": [
      "Philips.: www.semiconductors.philips.com/platforms/nexperia 6 Texas Instruments"
    ],
    "type": null,
    "url": [
      "www.ti.com"
    ]
  },
  {
    "author": [
      {
        "family": "VANDER",
        "given": "A.A."
      },
      {
        "family": "T.",
        "given": "J.A.Y.A.P.A.L.A."
      },
      {
        "family": "M.",
        "given": "B.A.R.A.T."
      },
      {
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedings of the ASP-DAC"
    ],
    "date": [
      "2004-01"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "–"
    ],
    "title": [
      "Instruction buffering exploration for low energy vliws with instruction clusters’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "JAYAPALA",
        "given": "M."
      },
      {
        "family": "BARAT",
        "given": "F."
      },
      {
        "family": "OPDEBEECK",
        "given": "P."
      },
      {
        "family": "CATTHOOR",
        "given": "F."
      },
      {
        "family": "DECONINCK",
        "given": "G."
      },
      {
        "family": "CORPORAAL",
        "given": "H."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the PATMOS"
    ],
    "date": [
      "2002-09"
    ],
    "pages": [
      "258–267"
    ],
    "title": [
      "A low energy clustered instruction memory hierarchy for long instruction word processors’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "C.A.T.T.H.O.O.R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Boston MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Custom memory management methodology – exploration of memory organisation for embedded multimedia system design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "WOLF",
        "given": "W."
      },
      {
        "family": "KANDEMIR",
        "given": "M."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "165–182"
    ],
    "title": [
      "Memory system optimization of embedded software’"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "FARABOSCHI",
        "given": "P."
      },
      {
        "family": "BROWN",
        "given": "G."
      },
      {
        "family": "J",
        "given": "F.I.S.C.H.E.R."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the international symposium on Computer architectures"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "203–213"
    ],
    "title": [
      "Lx: a technology platform for customizable VLIW embedded processing’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "AVISSAR",
        "given": "O."
      },
      {
        "family": "BARUA",
        "given": "R."
      },
      {
        "family": "D",
        "given": "S.T.E.W.A.R.T."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of ACM international conference on Compilers architecture and synthesis for embedded systems"
    ],
    "date": [
      "2001-09"
    ],
    "location": [
      "Atlanta, USA"
    ],
    "pages": [
      "34–43"
    ],
    "title": [
      "Heterogeneous memory management for embedded systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "VIREDAZ",
        "given": "M."
      },
      {
        "family": "WALLACHA",
        "given": "D."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2003"
    ],
    "genre": [
      "Power-efficient data management 357"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "66–74"
    ],
    "title": [
      "Power evaluation of a handheld computer’"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "RABAEY",
        "given": "J."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Presented as a tutorial hot chips conference"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Stanford, USA"
    ],
    "title": [
      "Silicon architectures for wireless systems: Part 2 configurable processors’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HETTIARATCHI",
        "given": "S."
      },
      {
        "family": "CHEUNG",
        "given": "P."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design and automation and test in Europe conference"
    ],
    "date": [
      "2003-03"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "11076–11081"
    ],
    "title": [
      "Mesh partitioning approach to energy efficient data layout’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CHOI",
        "given": "Y."
      },
      {
        "family": "KIM",
        "given": "T."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design automation conference"
    ],
    "date": [
      "2003-12"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "881–886"
    ],
    "title": [
      "Memory layout techniques for variables utilizing efficient DRAM access modes’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CHANG",
        "given": "H."
      },
      {
        "family": "LIN",
        "given": "Y."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Asia South Pacific Design automation conference"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "447–502"
    ],
    "title": [
      "Array allocation taking into account SDRAM characteristics’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "RIXNER",
        "given": "S."
      },
      {
        "family": "DALLY",
        "given": "W."
      },
      {
        "family": "KAPASI",
        "given": "U."
      },
      {
        "family": "MATTSON",
        "given": "P."
      },
      {
        "family": "OWENS",
        "given": "J."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "International symposium on Computer architectures"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "128–138"
    ],
    "title": [
      "Memory access scheduling’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "GHARSALLI",
        "given": "F."
      },
      {
        "family": "MEFTALI",
        "given": "S."
      },
      {
        "family": "ROUSSEAU",
        "given": "F."
      },
      {
        "family": "JERRAYA",
        "given": "A."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design automation conference"
    ],
    "date": [
      "2002-06"
    ],
    "location": [
      "New Orleans, USA"
    ],
    "pages": [
      "596–601"
    ],
    "title": [
      "Automatic generation of embedded memory wrapper for multiprocessor SoC’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "PANDA",
        "given": "P."
      },
      {
        "family": "DUTT",
        "given": "N."
      },
      {
        "family": "NICOLAU",
        "given": "A."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE international conference on Computer aided design"
    ],
    "date": [
      "1997-10"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "333–340"
    ],
    "title": [
      "Exploiting off-chip memory access modes in high-level synthesis’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "GRUN",
        "given": "P."
      },
      {
        "family": "DUTT",
        "given": "N."
      },
      {
        "family": "NICOLAU",
        "given": "A."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings of the 37th ACM/IEEE Design automation conference"
    ],
    "date": [
      "2001-06"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "316–321"
    ],
    "title": [
      "Memory aware compilation through timing extraction’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LYUH",
        "given": "C."
      },
      {
        "family": "KIM",
        "given": "T."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of the 41st ACM/IEEE Design automation conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "81–86"
    ],
    "title": [
      "Memory access scheduling and binding considering energy minimization in multi-bank memory systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DELALUZ",
        "given": "V."
      },
      {
        "family": "KANDEMIR",
        "given": "M."
      },
      {
        "family": "VIJAYKRISHNAN",
        "given": "N."
      },
      {
        "family": "SIVASUBRAMANIAM",
        "given": "A."
      },
      {
        "family": "IRWIN",
        "given": "M."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1154–1173"
    ],
    "title": [
      "Hardware and software techniques for controlling dram power modes’"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "SCHMIT",
        "given": "H."
      },
      {
        "family": "THOMAS",
        "given": "D."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "101–111"
    ],
    "title": [
      "Synthesis of application-specific memory designs’"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "HUANG",
        "given": "C."
      },
      {
        "family": "RAVI",
        "given": "S."
      },
      {
        "family": "RAGHUNATHAN",
        "given": "A."
      },
      {
        "family": "JHA",
        "given": "N."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Proceedings of the international conference on Computer aided design"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "564–571"
    ],
    "title": [
      "High-level synthesis of distributed logic-memory architectures’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SAGHIR",
        "given": "M."
      },
      {
        "family": "CHOW",
        "given": "P."
      },
      {
        "family": "LEE",
        "given": "C."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Proceedings of the ASPLOS"
    ],
    "date": [
      "1997-06"
    ],
    "pages": [
      "234–243"
    ],
    "title": [
      "Exploiting dual data banks in digital signal processors’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "VERMA",
        "given": "M."
      },
      {
        "family": "WEHMEYER",
        "given": "L."
      },
      {
        "family": "MARWEDEL",
        "given": "P."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE international symposium on System synthesis"
    ],
    "date": [
      "2004-09"
    ],
    "location": [
      "Stockholm, Sweden"
    ],
    "pages": [
      "104–110"
    ],
    "title": [
      "Dynamic overlay of scratched memory for energy minimization’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "WUYTACK",
        "given": "S."
      },
      {
        "family": "CATTHOOR",
        "given": "F."
      },
      {
        "family": "JONG",
        "given": "D.E."
      },
      {
        "family": "G."
      },
      {
        "family": "MAN",
        "given": "D.E."
      },
      {
        "given": "H."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "433–441"
    ],
    "title": [
      "Minimizing the required memory bandwidth in VLSI system realizations’"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "CATTHOOR",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "29"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Data access and storage management for embedded programmable processors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "LAMPORT",
        "given": "L."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Communications of ACM"
    ],
    "date": [
      "1974"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "83–93"
    ],
    "title": [
      "The parallel execution of do-loops’"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "VERHAEGH",
        "given": "W."
      },
      {
        "family": "AARTS",
        "given": "E."
      },
      {
        "family": "GORP",
        "given": "V.A.N."
      },
      {
        "family": "P."
      },
      {
        "family": "LIPPENS",
        "given": "P."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1185–1199"
    ],
    "title": [
      "A two-stage solution approach for multidimensional periodic scheduling’"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "HALL",
        "given": "M."
      },
      {
        "family": "ANDERSON",
        "given": "M."
      },
      {
        "family": "AMARASINGHE",
        "given": "S."
      },
      {
        "family": "MURPHY",
        "given": "B."
      },
      {
        "family": "LIAO",
        "given": "B."
      },
      {
        "family": "BUIGNON",
        "given": "E."
      },
      {
        "family": "LAM",
        "given": "M."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "84–89"
    ],
    "title": [
      "Maximizing multiprocessor performance with SUIF’"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "BANERJEE",
        "given": "P."
      },
      {
        "family": "CHANDY",
        "given": "J."
      },
      {
        "family": "GUPTA",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "37–37"
    ],
    "title": [
      "Overview of the PARADIGM compiler for distributed memory message-passing multicomputers’"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "LI",
        "given": "Y."
      },
      {
        "family": "WOLF",
        "given": "W."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design automation and test in Europe conference"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "134–139"
    ],
    "title": [
      "Hierachical scheduling and allocation of multirate systems on heterogeneous multiprocessors’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "EL-REWINI",
        "given": "H."
      },
      {
        "family": "ALI",
        "given": "H.E.S.H.A.M.H."
      },
      {
        "family": "LEWIS",
        "given": "T."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "27–37"
    ],
    "title": [
      "Task scheduling in multiprocessing systems’"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "SCHMITZ",
        "given": "M.T."
      },
      {
        "family": "AL-HASHIMI",
        "given": "B.M."
      },
      {
        "family": "ELES",
        "given": "P."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "153–169"
    ],
    "title": [
      "Cosynthesis of energy multimode embedded systems with consideration of mode-execution probabilities’"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "DAVE",
        "given": "B."
      },
      {
        "family": "LAKSSHMINARAYANA",
        "given": "G."
      },
      {
        "family": "JHA",
        "given": "N."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "92–104"
    ],
    "title": [
      "COSYN: hardwaresoftware co-synthesis of heterogeneous distributed embedded systems’"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "MEFTALI",
        "given": "S."
      },
      {
        "family": "GHARSALLI",
        "given": "F."
      },
      {
        "family": "ROUSSEAU",
        "given": "F."
      },
      {
        "family": "JERRAYA",
        "given": "A."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design automation and test in Europe conference"
    ],
    "date": [
      "2001-09"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "19–24"
    ],
    "title": [
      "An optimal memory allocation for application-specific multiprocessor system-onchip’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MADSEN",
        "given": "J."
      },
      {
        "family": "JORGENSEN",
        "given": "P."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "Proceedings of the Codes"
    ],
    "date": [
      "1999-05"
    ],
    "location": [
      "Rome, Italy"
    ],
    "pages": [
      "188–192"
    ],
    "title": [
      "Embedded system synthesis under memory constraints’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SZYMANEK",
        "given": "R."
      },
      {
        "family": "KUCHCINSKI",
        "given": "R."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Proceedings of the Codes"
    ],
    "date": [
      "2001-04"
    ],
    "pages": [
      "147–152"
    ],
    "title": [
      "A constructive algorithm for memory-aware task assignment and scheduling’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KANDEMIR",
        "given": "M."
      },
      {
        "family": "ZHANG",
        "given": "W."
      },
      {
        "family": "KARAKOY",
        "given": "M."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design automation and test in Europe conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "10510–10515"
    ],
    "title": [
      "Runtime code parallelization for on-chip multiprocessors’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "PATEL",
        "given": "K."
      },
      {
        "family": "MACII",
        "given": "E."
      },
      {
        "family": "PONCINO",
        "given": "M."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "Proceedings of Power-efficient data management 359 the ACM/IEEE Design automation and test in Europe conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "700–701"
    ],
    "title": [
      "Synthesis of partitioned shared memory architectures for energy-efficient multi-processor SoC’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "TOMAR",
        "given": "S."
      },
      {
        "family": "KIM",
        "given": "S.V.I.J.A.Y.K.R.I.S.H.N.A.N."
      },
      {
        "family": "N.",
        "given": "K.A.N.D.E.M.I.R."
      },
      {
        "family": "M."
      },
      {
        "family": "IRWIN",
        "given": "M."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Proceedings of the SVM/IEEE international conference on Computer aided design"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "–"
    ],
    "title": [
      "Use of local memory for efficient java execution’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DELALUZ",
        "given": "V."
      },
      {
        "family": "SIVASUBRAMANIAM",
        "given": "A."
      },
      {
        "family": "KANDEMIR",
        "given": "M."
      },
      {
        "family": "VIJAYKRISHNAN",
        "given": "N."
      },
      {
        "family": "IRWIN",
        "given": "M."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "Proceedings of the 39th ACM/IEEE Design and test in Europe conference"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New Orleans, USA"
    ],
    "pages": [
      "697–702"
    ],
    "title": [
      "Scheduler-based DRAM energy management’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BERGER",
        "given": "E."
      },
      {
        "family": "MCKINLEY",
        "given": "K."
      },
      {
        "family": "BLUMOFE",
        "given": "R."
      },
      {
        "family": "WILSON",
        "given": "P."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "Proceedings of the 8th ASPLOS"
    ],
    "date": [
      "1998-11"
    ],
    "pages": [
      "117–128"
    ],
    "title": [
      "Hoard: a scalable memory allocator for multithreaded applications’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "WILSON",
        "given": "P.R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "46"
    ],
    "date": [
      "1995"
    ],
    "genre": [
      "Technical report,"
    ],
    "publisher": [
      "Department of Computer Science, University of Texas"
    ],
    "title": [
      "Dynamic storage allocation: a survey and critical review DDR’"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "KIEM-PHONG",
        "given": "V.O."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "Software Practice and Experience"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "1–18"
    ],
    "title": [
      "Vmalloc: a general and efficient memory allocator’"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "SHALAN",
        "given": "M."
      },
      {
        "family": "MOONEY",
        "given": "V."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "Proceedings of the ACM international conference on Compilers, architecture and synthesis for embedded systems"
    ],
    "date": [
      "2000-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "180–186"
    ],
    "title": [
      "III: ‘A dynamic memory management unit for embedded real-time systems-on-a-chip’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "VEE",
        "given": "V."
      },
      {
        "family": "HU",
        "given": "W."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "International symposium on Parallel architectures, algorithms and networks"
    ],
    "date": [
      "1999-06"
    ],
    "pages": [
      "230–235"
    ],
    "title": [
      "A scalable and efficient storage allocator on sharedmemory multiprocessors’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MARCHAL",
        "given": "P."
      },
      {
        "family": "BRUNI",
        "given": "D."
      },
      {
        "family": "GOMEZ",
        "given": "J.I."
      },
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "PINUEL",
        "given": "L."
      },
      {
        "family": "CATTHOOR",
        "given": "F."
      },
      {
        "family": "CORPORAAL",
        "given": "H."
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design automation and test in Europe conference"
    ],
    "date": [
      "2003-03"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "10516–10523"
    ],
    "title": [
      "SDRAM-energy-aware memory allocation for dynamic multi-media applications on multi-processor platforms’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "GOMEZ",
        "given": "J.I."
      },
      {
        "family": "MARCHAL",
        "given": "P."
      },
      {
        "family": "BRUNI",
        "given": "D."
      },
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "PRIETO",
        "given": "M."
      },
      {
        "family": "CATTHOOR",
        "given": "F."
      },
      {
        "family": "CORPORAAL",
        "given": "H."
      }
    ],
    "citation-number": [
      "51"
    ],
    "note": [
      "Workshop on Application specific processors (in conj. with MICRO), 2002"
    ],
    "title": [
      "Scenario-based SDRAM-energyaware scheduling for dynamic multi-media applications on multi-processor platforms’"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "RAU",
        "given": "B."
      }
    ],
    "citation-number": [
      "52"
    ],
    "date": [
      "1995"
    ],
    "genre": [
      "Technical report,"
    ],
    "publisher": [
      "HP Labs"
    ],
    "title": [
      "Iterative modulo scheduling’"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "WOLF",
        "given": "M."
      }
    ],
    "citation-number": [
      "53"
    ],
    "date": [
      "1992-09"
    ],
    "genre": [
      "Technical report,"
    ],
    "location": [
      "Stanford University, CA, USA"
    ],
    "publisher": [
      "CSL-TR-92-538"
    ],
    "title": [
      "Improving locality and parallelism in nested loops’"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "MARCHAL",
        "given": "P."
      },
      {
        "family": "GOMEZ",
        "given": "J.I."
      },
      {
        "family": "PINUEL",
        "given": "L."
      },
      {
        "family": "VERDOOLAEGE",
        "given": "S."
      },
      {
        "family": "CATTHOOR",
        "given": "F."
      }
    ],
    "citation-number": [
      "54"
    ],
    "container-title": [
      "Proceedings of the IEEE ASAP"
    ],
    "date": [
      "2004-09"
    ],
    "location": [
      "Galveston, TX"
    ],
    "title": [
      "Loop morphing to optimise the memory bandwidth’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MARCHAL",
        "given": "P."
      },
      {
        "family": "GOMEZ",
        "given": "J.I."
      },
      {
        "family": "PINUEL",
        "given": "L."
      },
      {
        "family": "VERDOOLAEGE",
        "given": "S."
      },
      {
        "family": "CATTHOOR",
        "given": "F."
      }
    ],
    "citation-number": [
      "55"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE international symposium on System synthesis"
    ],
    "date": [
      "2004-09"
    ],
    "location": [
      "Stockholm, Sweden"
    ],
    "title": [
      "Optimizing the memory bandwidth with loop fusion’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LEIJTEN",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "56"
    ],
    "date": [
      "1998-11"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "Technishe Universiteit Eindhoven"
    ],
    "title": [
      "Real-time constrained reconfigurable communication between embedded processors’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "YANG",
        "given": "P."
      }
    ],
    "citation-number": [
      "57"
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "Catholic University Leuven"
    ],
    "title": [
      "Pareto-optimization based run-time task scheduling for embedded systems’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "YANG",
        "given": "P."
      },
      {
        "family": "MARCHAL",
        "given": "P."
      },
      {
        "family": "WONG",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "58"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "46–58"
    ],
    "publisher": [
      "Elsevier Science and Technology"
    ],
    "title": [
      "Multi-processor systems on chip’, chapter: ‘Cost-efficient mapping of dynamic concurrent tasks in embedded realtime multimedia systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "POPLAVKO",
        "given": "P."
      },
      {
        "family": "PASTRNAK",
        "given": "M."
      },
      {
        "family": "BASTEN",
        "given": "T.V.A.N.M.E.E.R.B.E.R.G.E.N."
      },
      {
        "family": "J."
      },
      {
        "family": "WITH",
        "given": "D.E."
      },
      {
        "given": "P."
      }
    ],
    "citation-number": [
      "59"
    ],
    "container-title": [
      "PRORISC 2003, 14th workshop on Circuits, systems and signal processing"
    ],
    "date": [
      "2003-11"
    ],
    "pages": [
      "139–147"
    ],
    "title": [
      "Mapping of an MPEG-4 shape-texture decoder onto an on-chip multiprocessor’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "PASTRNAK",
        "given": "M."
      },
      {
        "family": "POPLAVKO",
        "given": "P."
      },
      {
        "family": "WITH",
        "given": "D.E."
      },
      {
        "family": "P."
      },
      {
        "family": "MEERBERGEN",
        "given": "V.A.N."
      },
      {
        "given": "J."
      }
    ],
    "citation-number": [
      "60"
    ],
    "container-title": [
      "PROGRESS 2003, 4th seminar on Embedded systems"
    ],
    "date": [
      "2003-10"
    ],
    "pages": [
      "185–193"
    ],
    "title": [
      "Resource estimation for MPEG-4 video object shape-texture decoding on multiprocessor network-on-chip’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "MARCHAL",
        "given": "P."
      },
      {
        "family": "GOMEZ",
        "given": "J."
      },
      {
        "family": "BRUNI",
        "given": "D."
      },
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "PINUEL",
        "given": "L."
      },
      {
        "family": "CATTHOOR",
        "given": "F."
      }
    ],
    "citation-number": [
      "61"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–12"
    ],
    "title": [
      "Integrated task-scheduling and data-assignment to enable SDRAM power/performance trade-offs in dynamic applications’"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "ATIENZA",
        "given": "D."
      },
      {
        "family": "MAMAGKAKIS",
        "given": "S."
      },
      {
        "family": "CATTHOOR",
        "given": "F."
      },
      {
        "family": "MENDIAS",
        "given": "J.M."
      },
      {
        "family": "SOUDRIS",
        "given": "M."
      }
    ],
    "citation-number": [
      "62"
    ],
    "container-title": [
      "Proceedings of the Design automation and test in Europe (DATE’ 04"
    ],
    "date": [
      "2004-02"
    ],
    "location": [
      "Paris, France"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Dynamic memory management design methodology for reduced memory footprint in multimedia and wireless network applications’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ATIENZA",
        "given": "D."
      },
      {
        "family": "MAMAGKAKIS",
        "given": "S."
      },
      {
        "family": "MENDIAS",
        "given": "J.M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "63"
    ],
    "container-title": [
      "Integration – The VLSI journal"
    ],
    "date": [
      "2004-10"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "Special Issue on Low Power Design,"
    ],
    "title": [
      "Efficient systemlevel prototyping of power-aware dynamic memory managers for embedded systems’"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "LEA",
        "given": "D."
      }
    ],
    "citation-number": [
      "64"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "The lea 2.7.2 dynamic memory allocator’"
    ],
    "type": null,
    "url": [
      "http://gee.cs."
    ]
  },
  {
    "citation-number": [
      "65"
    ],
    "type": null,
    "url": [
      "NETBENCH: http//www.veritest.com/benchmarks/netbench"
    ]
  },
  {
    "author": [
      {
        "family": "MAMAGKAKIS",
        "given": "S."
      },
      {
        "family": "ATIENZA",
        "given": "D."
      },
      {
        "family": "CATTHOOR",
        "given": "F."
      },
      {
        "family": "SOUDRIS",
        "given": "D."
      },
      {
        "family": "MENDIAS",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "66"
    ],
    "container-title": [
      "Proceedings of Signal processing symposium (SiPS), IEEE Signal Processing Society and IEEE Circuits and Systems Society Austin"
    ],
    "date": [
      "2004-10"
    ],
    "location": [
      "Texas, USA"
    ],
    "pages": [
      "170–175"
    ],
    "title": [
      "Custom design of multi-level dynamic memory management subsystem for embedded systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "BOGLIOLO",
        "given": "A."
      },
      {
        "family": "MICHELI",
        "given": "D.E."
      },
      {
        "given": "G."
      },
      {
        "family": "BOWMAN",
        "given": "K.A."
      },
      {
        "family": "AUSTIN",
        "given": "L.B."
      },
      {
        "family": "EBLE",
        "given": "J.C."
      },
      {
        "family": "TANG",
        "given": "X."
      },
      {
        "family": "MEINDL",
        "given": "J.D."
      },
      {
        "family": "KESHAVARZI",
        "given": "A."
      },
      {
        "family": "MA",
        "given": "S."
      },
      {
        "family": "NARENDRA",
        "given": "S."
      },
      {
        "family": "BLOECHEL",
        "given": "B."
      },
      {
        "family": "MISTRY",
        "given": "K."
      },
      {
        "family": "GHANI",
        "given": "T."
      },
      {
        "family": "BORKAR",
        "given": "S."
      },
      {
        "family": "DE",
        "given": "V."
      },
      {
        "family": "DUARTE",
        "given": "D."
      },
      {
        "family": "VIJAYKRISHNAN",
        "given": "N."
      },
      {
        "family": "IRWIN",
        "given": "M.J."
      },
      {
        "family": "KIM",
        "given": "H.-S."
      },
      {
        "family": "MCFARLAND",
        "given": "G."
      },
      {
        "family": "LAWLER",
        "given": "E.L."
      },
      {
        "family": "MARTEL",
        "given": "C.U."
      },
      {
        "family": "LUO",
        "given": "J."
      },
      {
        "family": "JHA",
        "given": "N.K."
      },
      {
        "family": "F."
      },
      {
        "family": "KUCHCINSKI",
        "given": "K."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of the international symposium on Low power electronics and design",
      "Proceedings of the international confence on Computer design",
      "6 JHA, N.K.: ‘Low power system scheduling and synthesis’. IEEE international conference on Computer-aided design",
      "Proceedings of international conference on Computer-aided design, November 2000 8 GRUIAN",
      "Proceedings of the Asia and South Pacific design automation conference",
      "IEEE Transactions on VLSI Systems",
      "IEEE Journal of Solid-State Circuits",
      "Information Processing Letters"
    ],
    "date": [
      "2000",
      "1999",
      "2001-08",
      "2002-09",
      "1981",
      "2001-11-07",
      "2001-01",
      "2001-03"
    ],
    "issue": [
      "3"
    ],
    "location": [
      "BAMBHA, N.K., BHATTACHARYA, S.S"
    ],
    "note": [
      "TEICH, J., and ZITZLER, E.: ‘Hybrid global/local search strategies for dynamic voltage scaling in embedded multiprocessors’. Proceedings of the international workshop on HW/SW co-design,"
    ],
    "pages": [
      "299–316 2",
      "1410–1414 3",
      "207–212 4",
      "382–387 5",
      "9–12",
      "449–455 9",
      "243–248"
    ],
    "title": [
      "A survey of design techniques for system-level dynamic power management’",
      "A physical alpha-power-law MOSFET model’",
      "Effectiveness of reverse body bias for leakage control in scaled dual-Vt CMOS ICs’",
      "Impact of scaling on the effectiveness of dynamic power reduction schemes’",
      "Scheduling periodically occurring tasks on multiple processors’",
      "Power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems’",
      "LEneS: task scheduling for low-energy systems using variable supply voltage processors’"
    ],
    "type": "article-journal",
    "volume": [
      "8",
      "34",
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "LIU",
        "given": "J."
      },
      {
        "family": "CHOU",
        "given": "P.H."
      },
      {
        "family": "BAGHERZADEH",
        "given": "N."
      },
      {
        "family": "KURDAHI",
        "given": "F."
      },
      {
        "family": "YAO",
        "given": "F."
      },
      {
        "family": "DEMERS",
        "given": "A."
      },
      {
        "family": "SHENKER",
        "given": "S."
      },
      {
        "family": "LUO",
        "given": "J."
      },
      {
        "family": "JHA",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of the Design automation conference",
      "Proceedings of the annual symposium on Foundations computer science",
      "Proceedings of international conference on VLSI design"
    ],
    "date": [
      "2001-06",
      "1995",
      "2002-01"
    ],
    "note": [
      "Low power system scheduling, synthesis and displays 383"
    ],
    "pages": [
      "840–845 11",
      "374–381 12"
    ],
    "title": [
      "Power-aware scheduling under timing constraints for mission-critical embedded systems’",
      "A scheduling model for reduced CPU energy’",
      "Static and dynamic variable voltage scheduling algorithms for real-time heterogeneous distributed embedded systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LUO",
        "given": "J."
      },
      {
        "family": "JHA",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of international conference on VLSI Design"
    ],
    "date": [
      "2003-01"
    ],
    "title": [
      "Power-profile driven variable voltage scaling for heterogeneous distributed real-time embedded systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "YAN",
        "given": "L."
      },
      {
        "family": "LUO",
        "given": "J."
      },
      {
        "family": "JHA",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of international conference on Computer-aided design"
    ],
    "date": [
      "2003-11"
    ],
    "title": [
      "Combined dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ANDREI",
        "given": "A."
      },
      {
        "family": "SCHMITZ",
        "given": "M."
      },
      {
        "family": "ELES",
        "given": "P."
      },
      {
        "family": "PENG",
        "given": "Z."
      },
      {
        "family": "AL-HASHIMI",
        "given": "B.M."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of Design automation and test in Europe conference"
    ],
    "date": [
      "2004-02"
    ],
    "pages": [
      "518–524"
    ],
    "title": [
      "Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ZHANG",
        "given": "Y."
      },
      {
        "family": "HU",
        "given": "X."
      },
      {
        "family": "CHEN",
        "given": "D.Z."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proceedings of Design automation conference"
    ],
    "date": [
      "2002-06"
    ],
    "pages": [
      "183–188"
    ],
    "title": [
      "Task scheduling and voltage selection for energy minimization’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "VARATKAR",
        "given": "G."
      },
      {
        "family": "MARCULESCU",
        "given": "R."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of international conference on Computer-aided design"
    ],
    "date": [
      "2003-11"
    ],
    "title": [
      "Communication-aware task scheduling and voltage selection for total system energy minimization’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LUO",
        "given": "J."
      },
      {
        "family": "JHA",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "2001-06"
    ],
    "pages": [
      "444–449"
    ],
    "title": [
      "Battery-aware static scheduling for distributed realtime embedded systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "PEDRAM",
        "given": "M."
      },
      {
        "family": "WU",
        "given": "Q."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of Design automation conference"
    ],
    "date": [
      "1999-06"
    ],
    "title": [
      "Design considerations for battery-powered electronics’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MARTIN",
        "given": "T."
      },
      {
        "family": "SIEWIOREK",
        "given": "D."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings of international symposium on Low power electronics and design"
    ],
    "date": [
      "1999-08"
    ],
    "pages": [
      "200–205"
    ],
    "title": [
      "The impact of battery capacity and memory bandwidth on CPU speed-setting: a case study’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "RAKHMATOV",
        "given": "D."
      },
      {
        "family": "VRUDHULA",
        "given": "S.B.K."
      },
      {
        "family": "CHAKRABARTI",
        "given": "C."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings of Design automation conference"
    ],
    "date": [
      "2002-06"
    ],
    "pages": [
      "189–194"
    ],
    "title": [
      "Batteryconscious task sequencing for portable devices including voltage/clock scaling’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CHAKRABARTI",
        "given": "C."
      },
      {
        "family": "AHMED",
        "given": "J."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of international symposium on Circuits and systems"
    ],
    "date": [
      "2004-05"
    ],
    "title": [
      "A dynamic task scheduling algornithm for battery powered DVS systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "CASTELLI",
        "given": "G."
      },
      {
        "family": "MACII",
        "given": "A."
      },
      {
        "family": "MACII",
        "given": "E."
      },
      {
        "family": "PONCINO",
        "given": "M."
      },
      {
        "family": "SCARSI",
        "given": "R."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proceedings of Design automation and test in Europe conference"
    ],
    "date": [
      "2001-03"
    ],
    "pages": [
      "197–201"
    ],
    "title": [
      "Extending lifetime of portable systems by battery scheduling’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LAHIRI",
        "given": "K."
      },
      {
        "family": "RAGHUNATHAN",
        "given": "A."
      },
      {
        "family": "DEY",
        "given": "S."
      },
      {
        "family": "PANIGRAHI",
        "given": "D."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proceedings of the Asia and South Pacific design automation conference"
    ],
    "date": [
      "2002-01"
    ],
    "title": [
      "Batterydriven system design: a new frontier in low power design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SHANG",
        "given": "L."
      },
      {
        "family": "PEH",
        "given": "L.-S."
      },
      {
        "family": "JHA",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Proceedings of the Highperformance computer architecture symposium"
    ],
    "date": [
      "2003-02"
    ],
    "title": [
      "Dynamic voltage scaling with links for power optimization of interconnection networks’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SHANG",
        "given": "L."
      },
      {
        "family": "PEH",
        "given": "L.-S."
      },
      {
        "family": "JHA",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Proceedings of international conference on Supercomputing"
    ],
    "date": [
      "2003-06"
    ],
    "title": [
      "PowerHerd: dynamic satisfaction of peak power constraints in interconnection networks’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "YE",
        "given": "T.T."
      },
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "MICHELI",
        "given": "D.E."
      },
      {
        "given": "G."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Proceedings of Design automation conference"
    ],
    "date": [
      "2002-06"
    ],
    "pages": [
      "524–530"
    ],
    "title": [
      "Analysis of power consumption on switch fabrics in network routers’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SOTERIOU",
        "given": "V."
      },
      {
        "family": "PEH",
        "given": "L.-S."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceedings of international symposium on High performance interconnects (hot interconnects"
    ],
    "date": [
      "2003-08"
    ],
    "title": [
      "Dynamic power management for power optimization of interconnection networks using on/off links’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CHEN",
        "given": "X."
      },
      {
        "family": "PEH",
        "given": "L.-S."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Proceedings of international symposium on Low power and electronics design"
    ],
    "date": [
      "2003-08"
    ],
    "title": [
      "Leakage power modeling and optimization in interconnection networks’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HENKEL",
        "given": "J."
      },
      {
        "family": "LI",
        "given": "Y."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Proceedings of international Workshop on HW/SW co-design"
    ],
    "date": [
      "1998-03"
    ],
    "pages": [
      "23–27"
    ],
    "title": [
      "Energy-conscious HW/SW-partitioning of embedded systems: a case study of an MPEG-2 encoder’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LI",
        "given": "Y."
      },
      {
        "family": "HENKEL",
        "given": "J."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "1998-06"
    ],
    "pages": [
      "188–193"
    ],
    "title": [
      "A framework for estimating and minimizing energy dissipation of embedded HW/SW systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HENKEL",
        "given": "J."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "1999-06"
    ],
    "pages": [
      "122–127"
    ],
    "title": [
      "A low power hardware/software partitioning approach for corebased embedded systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DICK",
        "given": "R.P."
      },
      {
        "family": "JHA",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Proceedings of the Design automation and test in Europe conference"
    ],
    "date": [
      "1999-02"
    ],
    "title": [
      "MOCSYN: multiobjective core-based single-chip system synthesis’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "FEI",
        "given": "Y."
      },
      {
        "family": "JHA",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Proceedings of the international conference on VLSI design"
    ],
    "date": [
      "2002-01"
    ],
    "title": [
      "Functional partitioning for low power distributed systems of systems-on-a-chip’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "GIVARGIS",
        "given": "T.D."
      },
      {
        "family": "HENKEL",
        "given": "J."
      },
      {
        "family": "VAHID",
        "given": "F."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Proceedings of the international conference on Computer-aided design"
    ],
    "date": [
      "1999-11"
    ],
    "pages": [
      "270–273"
    ],
    "title": [
      "Interface and cache power exploration for core-based embedded system design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HONG",
        "given": "I."
      },
      {
        "family": "KIROVSKI",
        "given": "D."
      },
      {
        "family": "QU",
        "given": "G."
      },
      {
        "family": "POTKONJAK",
        "given": "M."
      },
      {
        "family": "SRIVASTAVA",
        "given": "M.B."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1702–1714"
    ],
    "title": [
      "Power optimization of variable voltage core-based systems’"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "KIROVSKI",
        "given": "D."
      },
      {
        "family": "POTKONJAK",
        "given": "M."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "1997-06"
    ],
    "pages": [
      "697–702"
    ],
    "title": [
      "System-level synthesis of low power hard real-time systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DAVE",
        "given": "B."
      },
      {
        "family": "LAKSHMINARAYANA",
        "given": "G."
      },
      {
        "family": "JHA",
        "given": "N.K.‘"
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "92–104"
    ],
    "title": [
      "COSYN: hardwaresoftware co-synthesis of embedded systems’"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "DAVE",
        "given": "B."
      },
      {
        "family": "JHA",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "17"
    ],
    "title": [
      "COHRA: hardware-software co-synthesis of hierarchical heterogeneous distributed embedded systems’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "DICK",
        "given": "R.P."
      },
      {
        "family": "JHA",
        "given": "N.K."
      },
      {
        "family": "DICK",
        "given": "R.P."
      },
      {
        "family": "JHA",
        "given": "N.K."
      },
      {
        "family": "SHANG",
        "given": "L."
      },
      {
        "family": "JHA",
        "given": "N.K."
      },
      {
        "family": "SCHMITZ",
        "given": "M."
      },
      {
        "family": "AL-HASHIMI",
        "given": "B.M."
      },
      {
        "family": "SCHMITZ",
        "given": "M.T."
      },
      {
        "family": "AL-HASHIMI",
        "given": "B.M."
      },
      {
        "family": "ELES",
        "given": "P."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Proceedings of the international conference on VLSI design",
      "Proceedings of the international symposium on System synthesis",
      "Proceedings of Design automation and test in Europe conference",
      "‘Communication speed selection for embedded systems with networked voltage-scalable processors’. Proceedings of the international symposium on Hardware-software co-design",
      "IEEE Transactions on Computer-Aided Design",
      "IEEE Transactions Computer-Aided Design"
    ],
    "date": [
      "1998",
      "2004",
      "2002-01",
      "2001-11",
      "2002-02",
      "2002-05"
    ],
    "editor": [
      {
        "family": "LIU",
        "given": "J."
      },
      {
        "family": "CHOU",
        "given": "P.H."
      },
      {
        "family": "BAGHERZADEH",
        "given": "N."
      }
    ],
    "issue": [
      "1"
    ],
    "note": [
      "46 LUO, J., PEH, L.-S., and JHA, N.K.: ‘Simultaneous dynamic voltage scaling of processors and communication links in real-time distributed embedded systems’."
    ],
    "pages": [
      "17 41",
      "2–16 42",
      "43",
      "44",
      "514–521 45",
      "169–174"
    ],
    "title": [
      "MOGAC: a multiobjective genetic algorithm for the hardware-software co-synthesis of distributed embedded systems’",
      "COWLS: hardware-software co-synthesis of wireless low-power distributed embedded client-server systems’",
      "Hardware-software co-synthesis of low power real-time distributed embedded systems using dynamically reconfigurable FPGAs’",
      "Considering power variations of DVS processing elements for energy minimization in distributed systems’",
      "Energy-efficient mapping and scheduling for DVS enabled distributed embedded systems’"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "QU",
        "given": "G."
      },
      {
        "family": "POTKONJAK",
        "given": "M."
      }
    ],
    "container-title": [
      "Proceedings of Design automation and test in Europe conference",
      "Proceedings of the international symposium on Low power electronics and design"
    ],
    "date": [
      "2003-03",
      "2000-08"
    ],
    "pages": [
      "47",
      "43–49"
    ],
    "title": [
      "Energy minimization with quality of service’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "MICHELI",
        "given": "D.E."
      },
      {
        "given": "G."
      },
      {
        "family": "HU",
        "given": "J."
      },
      {
        "family": "MARCULESCU",
        "given": "R."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "Proceedings of Design, automation and test in Europe conference",
      "IEEE Computer"
    ],
    "date": [
      "2002",
      "2003-03"
    ],
    "note": [
      "50 HU, J., and MARCULESCU, R.: ‘Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints’."
    ],
    "pages": [
      "70–78 49"
    ],
    "title": [
      "Networks on chips: a new SoC paradigm’",
      "Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures’"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "VALLERIO",
        "given": "K."
      },
      {
        "family": "JHA",
        "given": "N.K."
      }
    ],
    "container-title": [
      "Proceedings of Design automation and test in Europe conference",
      "Proceedings of the international conference on VLSI design"
    ],
    "date": [
      "2004-03",
      "January"
    ],
    "pages": [
      "51"
    ],
    "title": [
      "Task graph extraction for embedded system synthesis’"
    ],
    "type": "paper-conference"
  },
  {
    "date": [
      "2003"
    ],
    "title": [
      "Tool available for download at"
    ],
    "type": null,
    "url": [
      "http://www.princeton.edu/"
    ]
  },
  {
    "author": [
      {
        "family": "DICK",
        "given": "R.P."
      },
      {
        "family": "RHODES",
        "given": "D.L."
      },
      {
        "family": "WOLF",
        "given": "W."
      }
    ],
    "citation-number": [
      "52"
    ],
    "container-title": [
      "Proceedings of the international workshop on Hardware-software co-design",
      "northwestern.edu/∼dickrp 54 ZHONG",
      "‘Dynamic power optimization of interactive systems’. Proceedings of the international conference on VLSI design"
    ],
    "date": [
      "1998-03",
      "January"
    ],
    "editor": [
      {
        "family": "L."
      },
      {
        "family": "JHA",
        "given": "N.K."
      }
    ],
    "pages": [
      "97–101 53"
    ],
    "title": [
      "TGFF: task graphs for free’",
      "E3S: the embedded system synthesis benchmarks suite"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.ece."
    ]
  },
  {
    "author": [
      {
        "family": "ZHONG",
        "given": "L."
      },
      {
        "family": "JHA",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "55"
    ],
    "container-title": [
      "Proceedings of the international conference on Compilers, architecture and synthesis for embedded systems"
    ],
    "date": [
      "2003-11"
    ],
    "title": [
      "Graphical user interface energy characterization for handheld computers’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MYERS",
        "given": "B.A."
      },
      {
        "family": "ROSSON",
        "given": "M.B."
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "Proceedings of ACM conference on Human factors in computing systems"
    ],
    "date": [
      "1992-05"
    ],
    "pages": [
      "195–202"
    ],
    "title": [
      "Survey of user interface programming’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HICK",
        "given": "W.E."
      }
    ],
    "citation-number": [
      "57"
    ],
    "container-title": [
      "Quarterly Journal of Experimental Psychology"
    ],
    "date": [
      "1952"
    ],
    "pages": [
      "11–36"
    ],
    "title": [
      "On the rate of gain of information’"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "HYMAN",
        "given": "R."
      }
    ],
    "citation-number": [
      "58"
    ],
    "container-title": [
      "Journal of Experimental Psychology"
    ],
    "date": [
      "1953"
    ],
    "pages": [
      "188–196"
    ],
    "title": [
      "Stimulus information as a determinant of reaction time’"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "FITTS",
        "given": "P.M."
      }
    ],
    "citation-number": [
      "59"
    ],
    "container-title": [
      "Journal of Experimental Psychology"
    ],
    "date": [
      "1954"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "381–391"
    ],
    "title": [
      "The information capacity of the human motor system in controlling the amplitude of movement’"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "VALLERIO",
        "given": "K."
      },
      {
        "family": "ZHONG",
        "given": "L."
      },
      {
        "family": "JHA",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "60"
    ],
    "container-title": [
      "Proceedings of international conference on Pervasive computing and communications"
    ],
    "date": [
      "2004-06"
    ],
    "title": [
      "Energy-efficient graphical user interface design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CHOI",
        "given": "I."
      },
      {
        "family": "SHIM",
        "given": "H."
      },
      {
        "family": "CHANG",
        "given": "N."
      }
    ],
    "citation-number": [
      "61"
    ],
    "container-title": [
      "Proceedings of international symposium on Low power electronics and design"
    ],
    "date": [
      "2002-08"
    ],
    "pages": [
      "112–117"
    ],
    "title": [
      "Low-power color TFT LCD display for handheld embedded systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "GATTI",
        "given": "F."
      },
      {
        "family": "ACQUAVIVA",
        "given": "A."
      },
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "RICCO",
        "given": "B."
      }
    ],
    "citation-number": [
      "62"
    ],
    "container-title": [
      "Proceedings of international conference on Compilers, architecture, and synthesis for embedded systems"
    ],
    "date": [
      "2002-10"
    ],
    "pages": [
      "218–224"
    ],
    "title": [
      "Low power control techniques for TFT LCD displays’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SHIM",
        "given": "H."
      },
      {
        "family": "CHANG",
        "given": "N."
      },
      {
        "family": "PEDRAM",
        "given": "M."
      }
    ],
    "citation-number": [
      "63"
    ],
    "container-title": [
      "Proceedings of the Asia and South Pacific design automation conference"
    ],
    "date": [
      "2004-01"
    ],
    "pages": [
      "819–824"
    ],
    "title": [
      "A compressed frame buffer to reduce display power consumption in mobile systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CHENG",
        "given": "W.-C."
      },
      {
        "family": "HOU",
        "given": "Y."
      },
      {
        "family": "PEDRAM",
        "given": "M."
      }
    ],
    "citation-number": [
      "64"
    ],
    "container-title": [
      "Proceedings of Design automation and test in Europe conference"
    ],
    "date": [
      "2004-03"
    ],
    "title": [
      "Power minimization in a backlit TFT-LCD display by concurrent brightness and contrast scaling’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LINDEN",
        "given": "D."
      }
    ],
    "citation-number": [
      "65"
    ],
    "date": [
      "1984"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Handbook of Batteries and Fuel Cells"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "1"
    ],
    "container-title": [
      "‘Power aware design methodologies’"
    ],
    "date": [
      "2002"
    ],
    "editor": [
      {
        "family": "PEDRAM",
        "given": "M."
      },
      {
        "family": "RABAEY",
        "given": "J."
      }
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "2"
    ],
    "date": [
      "2004"
    ],
    "editor": [
      {
        "family": "MACII",
        "given": "E."
      }
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Ultra low-power electronics and design"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "3"
    ],
    "date": [
      "2004"
    ],
    "editor": [
      {
        "family": "PIGUET",
        "given": "C."
      }
    ],
    "location": [
      "Newman"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Low power electronics design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "HAMADA",
        "given": "M."
      },
      {
        "family": "TAKAHASHI",
        "given": "M."
      },
      {
        "family": "ARAKIDA",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of the IEEE Custom integrated circuits conference (CICC’98"
    ],
    "date": [
      "1998-05"
    ],
    "location": [
      "Piscataway, NJ, USA"
    ],
    "pages": [
      "495–498"
    ],
    "publisher": [
      "IEEE press"
    ],
    "title": [
      "A top-down low power design technique using clustered voltage scaling with variable supplyvoltage scheme’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "RAJE",
        "given": "S."
      },
      {
        "family": "SARRAFZADEH",
        "given": "M."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of the international workshop on Low power design"
    ],
    "date": [
      "1995-08"
    ],
    "note": [
      "Power minimisation techniques 411"
    ],
    "pages": [
      "9–14"
    ],
    "title": [
      "Variable voltage scheduling’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "USAMI",
        "given": "K."
      },
      {
        "family": "HOROWITZ",
        "given": "M."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the international workshop on Low power design"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "3–8"
    ],
    "title": [
      "Clustered voltage scaling technique for low-power design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "USAMI",
        "given": "K."
      },
      {
        "family": "IGARASHI",
        "given": "M."
      },
      {
        "family": "MINAMI",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "463–472"
    ],
    "title": [
      "Automated low-power technique exploiting multiple supply voltages applied to a media processor’"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "CHEN",
        "given": "C."
      },
      {
        "family": "SRIVASTAVA",
        "given": "A."
      },
      {
        "family": "SARRAFZADEH",
        "given": "M."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "616–629"
    ],
    "title": [
      "On gate level power optimization using dual supply voltages’"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "MANZAK",
        "given": "A."
      },
      {
        "family": "CHAKRABARTI",
        "given": "C."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "6–14"
    ],
    "title": [
      "A low power scheduling scheme with resources operating at multiple voltages’"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "CHANG",
        "given": "J.M."
      },
      {
        "family": "PEDRAM",
        "given": "M."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Transactions VLSI Systems"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "436–443"
    ],
    "title": [
      "Energy minimization using multiple supply voltages’"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "YEH",
        "given": "Y.-J."
      },
      {
        "family": "KUO",
        "given": "S.-Y."
      },
      {
        "family": "JOU",
        "given": "J.-Y."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE Transactions Computer-Aided Design"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "172–176"
    ],
    "title": [
      "Converter-free multiple-voltage scaling techniques for low-power CMOS digital design’"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "MURUGAVEL",
        "given": "A.K."
      },
      {
        "family": "RANGANATHAN",
        "given": "N."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of VLSI design"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "670–673"
    ],
    "title": [
      "Game theoretic modeling of voltage and frequency scaling during behavioral synthesis’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MUDGE",
        "given": "T."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "52–57"
    ],
    "title": [
      "Power: A first class design constraint’"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "PERING",
        "given": "T."
      },
      {
        "family": "BURD",
        "given": "T."
      },
      {
        "family": "BRODERSEN",
        "given": "R."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of international symposium on Low power electronics and design 1998"
    ],
    "date": [
      "1998-06"
    ],
    "pages": [
      "76–81"
    ],
    "title": [
      "The simulation and evaluation of dynamic voltage scaling algorithms’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "GONZALEZ",
        "given": "R."
      },
      {
        "family": "GORDON",
        "given": "B."
      },
      {
        "family": "HOROWITZ",
        "given": "M."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "8"
    ],
    "title": [
      "Supply and threshold voltage scaling for low power CMOS’"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "ERNST",
        "given": "D."
      },
      {
        "family": "KIM",
        "given": "N.A.M.S.U.N.G."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proceedings of the 36th Annual international symposium Microarchitecture (MICRO-36"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "7–18"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "SHIDHARTHA DAS, et al: a low-power pipeline based on circuit-level timing speculation’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ALIDINA",
        "given": "M."
      },
      {
        "family": "MONTEIRO",
        "given": "J."
      },
      {
        "family": "DEVADAS",
        "given": "S."
      },
      {
        "family": "GHOSH",
        "given": "A."
      },
      {
        "family": "PAPAEFTHYMIOU",
        "given": "M."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "426–436"
    ],
    "title": [
      "Precomputation-based sequential logic optimization for low power’"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "MONTEIRO",
        "given": "J."
      },
      {
        "family": "DEVADAS",
        "given": "S."
      },
      {
        "family": "GHOSH",
        "given": "A."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "279–284"
    ],
    "title": [
      "Sequential logic optimization For low power using input-disabling’"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "SIEGEL",
        "given": "P."
      },
      {
        "family": "MICHELI",
        "given": "D.E."
      },
      {
        "given": "G."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEEE Design Test Computer Magazine"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "32–40"
    ],
    "title": [
      "Automatic synthesis of gated clocks for power reduction in sequential circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "MICHELI",
        "given": "D.E."
      },
      {
        "given": "G."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "630–643"
    ],
    "title": [
      "Transformation and synthesis of FSM’s for low power gated clock implementation’"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "MICHELI",
        "given": "D.E."
      },
      {
        "family": "G.",
        "given": "M.A.C.I.I."
      },
      {
        "family": "E.",
        "given": "P.O.N.C.I.N.O."
      },
      {
        "family": "M."
      },
      {
        "family": "SCARSI",
        "given": "R."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings of the European design and test conference"
    ],
    "date": [
      "1997-03"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "514–520"
    ],
    "title": [
      "Symbolic synthesis of clock-gating logic for power optimization of controloriented synchronous networks’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "FAVALLI",
        "given": "M."
      },
      {
        "family": "MICHELI",
        "given": "D.E."
      },
      {
        "given": "G."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of the European design and test conference"
    ],
    "date": [
      "1996-03"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "589–596"
    ],
    "title": [
      "Design for testability of gated-clock FSM’s’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "MICHELI",
        "given": "D.E."
      },
      {
        "family": "G.",
        "given": "L.I.O.Y."
      },
      {
        "family": "A.",
        "given": "M.A.C.I.I."
      },
      {
        "family": "E.",
        "given": "O.D.A.S.S.O."
      },
      {
        "family": "G."
      },
      {
        "family": "PONCINO",
        "given": "M."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1118–1131"
    ],
    "title": [
      "Synthesis of power-managed sequential components based on computational kernel extraction’"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "MICHELI",
        "given": "D.E."
      },
      {
        "family": "G.",
        "given": "M.A.C.I.I."
      },
      {
        "family": "E.",
        "given": "O.D.A.S.S.O."
      },
      {
        "family": "G."
      },
      {
        "family": "PONCINO",
        "given": "M."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proceedings of Design automation conference"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "247–252"
    ],
    "title": [
      "Kernel-based power optimization of RTL components: exact and approximate extraction algorithms’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MONTEIRO",
        "given": "J."
      },
      {
        "family": "OLIVEIRA",
        "given": "A."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Proceedings of Design automation conference"
    ],
    "date": [
      "1998-06"
    ],
    "pages": [
      "758–763"
    ],
    "title": [
      "Finite state machine decomposition for low power’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CHOW",
        "given": "S.-H."
      },
      {
        "family": "HO",
        "given": "Y.-C."
      },
      {
        "family": "HWANG",
        "given": "T."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "315–340"
    ],
    "title": [
      "Low power realization of finite state machines a decomposition approach’"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "SIEGEL",
        "given": "P."
      },
      {
        "family": "MICHELI",
        "given": "D.E."
      },
      {
        "given": "G."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "630–643"
    ],
    "title": [
      "Automatic synthesis of low-power gated-clock finite-state machines’"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "TIWARI",
        "given": "V."
      },
      {
        "family": "MALIK",
        "given": "S."
      },
      {
        "family": "ASHAR",
        "given": "P."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE international symposium on Low power design"
    ],
    "date": [
      "1995-04"
    ],
    "location": [
      "Dana Point, CA",
      "New York, NY, USA"
    ],
    "pages": [
      "221–226"
    ],
    "publisher": [
      "ACM press"
    ],
    "title": [
      "Guarded evaluation: pushing power management to logic synthesis/design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ROY",
        "given": "K."
      },
      {
        "family": "PRASAD",
        "given": "S."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Proceedings of international conference on Computer design"
    ],
    "date": [
      "1992-10"
    ],
    "location": [
      "Piscataway, NJ, USA"
    ],
    "pages": [
      "464–467"
    ],
    "publisher": [
      "IEEE press"
    ],
    "title": [
      "Syclop: synthesis of CMOS logic for low-power application’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "OLSON",
        "given": "E."
      },
      {
        "family": "KANG",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Proceedings of international workshop on Low power design, ACM press"
    ],
    "date": [
      "1994-04"
    ],
    "location": [
      "New York, NY, USA"
    ],
    "pages": [
      "63–68"
    ],
    "title": [
      "Low-power state assignment for finite state machines’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "TSUI",
        "given": "C.Y."
      },
      {
        "family": "PEDRAM",
        "given": "M."
      },
      {
        "family": "DESPAIN",
        "given": "A.M."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1281–1291"
    ],
    "title": [
      "Low-power state assignment targeting two- and multilevel logic implementation’"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "WU",
        "given": "X."
      },
      {
        "family": "WEI",
        "given": "J."
      },
      {
        "family": "WU",
        "given": "Q."
      },
      {
        "family": "PEDRAM",
        "given": "M."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "International Journal of Electronics"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "635–643"
    ],
    "publisher": [
      "Taylor & Francis Publishing Group"
    ],
    "title": [
      "Low-power design of sequential circuits using a quasi-synchronous derived clock’"
    ],
    "type": "article-journal",
    "volume": [
      "88"
    ]
  },
  {
    "author": [
      {
        "family": "IRANLI",
        "given": "A."
      },
      {
        "family": "REZVANI",
        "given": "P."
      },
      {
        "family": "PEDRAM",
        "given": "M."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Proceedings of Asia and South Pacific Design automation conference",
      "Journal of VLSI Computer Systems"
    ],
    "date": [
      "1983"
    ],
    "editor": [
      {
        "family": "LEISERSON",
        "given": "C.E."
      },
      {
        "family": "SAXE",
        "given": "J.B."
      }
    ],
    "issue": [
      "1"
    ],
    "location": [
      "Piscataway, NJ, USA"
    ],
    "pages": [
      "41–67"
    ],
    "publisher": [
      "IEEE press"
    ],
    "title": [
      "Low power synthesis of finite state machines with mixed D and T flip-flops’",
      "Optimizing synchronous systems’"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "MONTEIRO",
        "given": "J."
      },
      {
        "family": "DEVADAS",
        "given": "S."
      },
      {
        "family": "GHOSH",
        "given": "A."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Proceedings of the international conference on Computer-aided design"
    ],
    "date": [
      "1993-11"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "398–402"
    ],
    "title": [
      "Retiming sequential circuits for low power’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LALGUDI",
        "given": "K.N."
      },
      {
        "family": "PAPAEFTHYMIOU",
        "given": "M."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "Proceedings of the international symposium on Low-power electronics and design"
    ],
    "date": [
      "1996-08"
    ],
    "location": [
      "Piscataway, NJ, USA"
    ],
    "pages": [
      "259–264"
    ],
    "publisher": [
      "IEEE press"
    ],
    "title": [
      "Fixed-phase retiming for low power’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CHABINI",
        "given": "N."
      },
      {
        "family": "WOLF",
        "given": "W."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "573–589"
    ],
    "title": [
      "Reducing dynamic power consumption in synchronous sequential digital designs using retiming and supply voltage scaling’"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "BORKAR",
        "given": "S."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "23–29"
    ],
    "title": [
      "Design challenges of technology scaling’"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "citation-number": [
      "39"
    ],
    "edition": [
      "2003"
    ],
    "title": [
      "Semiconductor Industry Association: International Technology Roadmap for semiconductors"
    ],
    "type": null,
    "url": [
      "http://public.itrs.net/"
    ]
  },
  {
    "author": [
      {
        "family": "MUTOH",
        "given": "S."
      },
      {
        "family": "DOUSEKI",
        "given": "T."
      },
      {
        "family": "MATSUYA",
        "given": "Y."
      },
      {
        "family": "AOKI",
        "given": "T."
      },
      {
        "family": "SHIGEMATSU",
        "given": "S."
      },
      {
        "family": "YAMADA",
        "given": "J."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "847–854"
    ],
    "title": [
      "1-V power supply high-speed digital circuit technology with multithreshold CMOS’"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "KAO",
        "given": "J.T."
      },
      {
        "family": "CHANDRAKASAN",
        "given": "A.P."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "1009–1018"
    ],
    "title": [
      "Dual-threshold voltage techniques for low-power digital circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "HYO-SIG",
        "given": "W.O.N."
      },
      {
        "family": "KYO-SUU",
        "given": "K.I.M."
      },
      {
        "family": "JEONG",
        "given": "K.W.A.U.-O.K."
      },
      {
        "family": "KI-TAE",
        "given": "P.A.R.K."
      },
      {
        "family": "KYU-MYUNG",
        "given": "C.H.O.I."
      },
      {
        "family": "JEONG-TAEK",
        "given": "K.O.N.G."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "Proceedings of the international symposium on Low power electronics and design, ACM press"
    ],
    "date": [
      "2003-08"
    ],
    "location": [
      "New York, NY, USA"
    ],
    "title": [
      "An MTCMOS design methodology and its application to mobile computing’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KAO",
        "given": "J.T."
      },
      {
        "family": "CHANDRAKASAN",
        "given": "A."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Proceedings of the ESSCIRC"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Piscataway, NJ, USA"
    ],
    "pages": [
      "332–339"
    ],
    "publisher": [
      "IEEE press"
    ],
    "title": [
      "MTCMOS sequential circuits’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SHIGEMATSU",
        "given": "S."
      },
      {
        "family": "MUTOH",
        "given": "S."
      },
      {
        "family": "MATSUYA",
        "given": "Y."
      },
      {
        "family": "TANABE",
        "given": "Y."
      },
      {
        "family": "YAMADA",
        "given": "J."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "IEEE Journal of Solid State Circuits"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "861–870"
    ],
    "title": [
      "A 1-V high-speed MTCMOS circuit scheme for power-down application circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "WEI",
        "given": "L."
      },
      {
        "family": "ROY",
        "given": "K."
      },
      {
        "family": "YE",
        "given": "Y."
      },
      {
        "family": "DE",
        "given": "V."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "1999-06"
    ],
    "location": [
      "Piscataway, NJ, USA"
    ],
    "pages": [
      "430–435"
    ],
    "publisher": [
      "IEEE press"
    ],
    "title": [
      "Mixed-Vth (MVT) CMOS circuit design methodology for low power applications’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SRIVASTAVA",
        "given": "A."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "Proceedings of the international symposium on Low power electronics and design, ACM press"
    ],
    "date": [
      "2003-08"
    ],
    "location": [
      "New York, NY, USA"
    ],
    "pages": [
      "146–151"
    ],
    "title": [
      "Simultaneous Vt selection and assignment for leakage optimization’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HALTER",
        "given": "J."
      },
      {
        "family": "NAJM",
        "given": "F."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "IEEE Custom integrated circuits conference"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Piscataway, NJ, USA"
    ],
    "pages": [
      "475–478"
    ],
    "publisher": [
      "IEEE press"
    ],
    "title": [
      "A gate-level leakage power reduction method for ultra low power CMOS circuits’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BOBBA",
        "given": "S."
      },
      {
        "family": "HAJJ",
        "given": "I.N."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "Proceedings of IEEE Alessandro Volta memorial international workshop on Low power design"
    ],
    "date": [
      "March 4–5, 1999"
    ],
    "location": [
      "Como, Italy"
    ],
    "pages": [
      "116–124"
    ],
    "title": [
      "Maximum leakage power estimation for CMOS circuits’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "JOHNSON",
        "given": "M."
      },
      {
        "family": "SOMASEKHAR",
        "given": "D."
      },
      {
        "family": "ROY",
        "given": "K."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "714–725"
    ],
    "title": [
      "Models and algorithms for bounds in CMOS circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "ABDOLLAHI",
        "given": "A."
      },
      {
        "family": "F.",
        "given": "F.A.L.L.A.H."
      },
      {
        "given": "P.E.D.R.A.M."
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "140–154"
    ],
    "title": [
      "M.:‘Leakage current reduction in CMOS VLSI circuits by input vector control’"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "LEE",
        "given": "D."
      },
      {
        "family": "BLAAUW",
        "given": "D."
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "Piscataway, NJ, USA"
    ],
    "pages": [
      "191–194"
    ],
    "publisher": [
      "IEEE press"
    ],
    "title": [
      "Static leakage reduction through simultaneous threshold voltage and state assignment’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "NAIDU",
        "given": "S."
      },
      {
        "family": "JACOBS",
        "given": "E."
      }
    ],
    "citation-number": [
      "52"
    ],
    "container-title": [
      "Proceedings of the Design automation and test in Europe"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "370–376"
    ],
    "title": [
      "Minimizing standby leakage power in static CMOS circuits’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "GAO",
        "given": "F."
      },
      {
        "family": "HAYES",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "53"
    ],
    "container-title": [
      "Proceedings of the international conference on Computer-aided design"
    ],
    "date": [
      "2004-11"
    ],
    "pages": [
      "527–532"
    ],
    "title": [
      "Exact and heuristic approaches to input vector control for leakage reduction’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "WEI",
        "given": "L."
      },
      {
        "family": "ROY",
        "given": "K."
      },
      {
        "family": "DE",
        "given": "V."
      }
    ],
    "citation-number": [
      "54"
    ],
    "container-title": [
      "Proceedings of the thirteenth international conference on VLSI design"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Piscataway, NJ, USA"
    ],
    "pages": [
      "24–29"
    ],
    "publisher": [
      "IEEE press"
    ],
    "title": [
      "Low voltage low power CMOS design techniques for deep submicron ICs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CLARK",
        "given": "L.T."
      },
      {
        "family": "PATEL",
        "given": "R."
      },
      {
        "family": "BEATY",
        "given": "T.S."
      }
    ],
    "citation-number": [
      "55"
    ],
    "container-title": [
      "Proceedings of the international symposium on Low power electronics and design"
    ],
    "date": [
      "2004-08"
    ],
    "location": [
      "New York, NY, USA"
    ],
    "pages": [
      "274–279"
    ],
    "publisher": [
      "ACM press"
    ],
    "title": [
      "Managing standby and active mode leakage power in deep sub-micron design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "NGUYEN",
        "given": "D."
      },
      {
        "family": "DAVARE",
        "given": "A."
      },
      {
        "family": "ORSHANSKY",
        "given": "M."
      },
      {
        "family": "CHINNERY",
        "given": "D."
      },
      {
        "family": "THOMPSON",
        "given": "B."
      },
      {
        "family": "KEUTZER",
        "given": "K."
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "Proceedings of the international symposium on Low power electronics and design, ACM press"
    ],
    "date": [
      "2003-08"
    ],
    "location": [
      "New York, NY, USA"
    ],
    "pages": [
      "158–163"
    ],
    "title": [
      "Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BORKAR",
        "given": "S."
      },
      {
        "family": "BREWS",
        "given": "J."
      },
      {
        "family": "SZE",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1999",
      "1990"
    ],
    "issue": [
      "4"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "23 2"
    ],
    "publisher": [
      "John Wiley & Sons"
    ],
    "title": [
      "Design challenges of technology scaling’",
      "High speed semiconductor devices"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "ROY",
        "given": "K."
      },
      {
        "family": "MUKHOPADHYAY",
        "given": "S."
      },
      {
        "family": "MEIMAND",
        "given": "H."
      },
      {
        "family": "TAUR",
        "given": "Y."
      },
      {
        "family": "NING",
        "given": "T.H."
      },
      {
        "family": "KESHAVARZI",
        "given": "A."
      },
      {
        "family": "ROY",
        "given": "K."
      },
      {
        "family": "HAWKINS",
        "given": "C.F."
      },
      {
        "family": "ROY",
        "given": "K."
      },
      {
        "family": "PRASAD",
        "given": "S.C."
      }
    ],
    "container-title": [
      "Proceedings of IEEE",
      "8 AGARWAL",
      "‘Leakage in nano-scale technologies: mechanisms, impact and design considerations’. Design automation conference (DAC), 2004 9 MUKHOPADHYAY",
      "IEEE Transaction on VLSI Sysytems"
    ],
    "date": [
      "2003-02",
      "1998",
      "2000",
      "2000"
    ],
    "editor": [
      {
        "family": "MUKHOPADHYAYA",
        "given": "S."
      },
      {
        "family": "ROY",
        "given": "K."
      }
    ],
    "issue": [
      "2",
      "6"
    ],
    "location": [
      "New York",
      "New York",
      "A., KIM, C.H",
      "S., NEAU, C., CAKICI, T., AGARWAL, A., KIM, C.H., and ROY, K"
    ],
    "note": [
      "3 International Technology Roadmap for Semiconductors 2001 Edition: Semiconductor Industry Association, Available:",
      "Home.htm 4",
      "‘Gate leakage reduction for scaled devices using transistor stacking’, IEEE Transactions on Very Large Scale Integration Systems, 2003"
    ],
    "pages": [
      "305–327 5",
      "6",
      "717–723 7"
    ],
    "publisher": [
      "Cambridge University Press",
      "Wiley Interscience Publications"
    ],
    "title": [
      "Leakage current mechanisms andleakage reduction techniques in deep-submicron CMOS circuit’",
      "Fundamentals of modern VLSI devices",
      "Intrinsic leakage in deep submicron CMOS ICs-measurement-based test solutions’",
      "Low-power CMOS VLSI circuit design"
    ],
    "type": "article-journal",
    "url": [
      "http://public.itrs.net/Files/2001ITRS/"
    ],
    "volume": [
      "91",
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "LEE",
        "given": "Z."
      },
      {
        "family": "MCILRATH",
        "given": "M.B."
      },
      {
        "family": "ANTONIADIS",
        "given": "D.A."
      },
      {
        "family": "MUKHOPADHYAY",
        "given": "S."
      },
      {
        "family": "RAYCHOWDHURY",
        "given": "A."
      },
      {
        "family": "ROY",
        "given": "K."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "13 LIU",
      "IEEE Transaction on Electron Device",
      "IEEE Transaction on CAD",
      "IEEE Transactions on Elecrons Devices"
    ],
    "date": [
      "1999-08",
      "2005-03",
      "2000",
      "1993"
    ],
    "location": [
      "Fremont, CA",
      "Z., HU, C., HUANG, J.-H., CHAN, T.-Y., JENG, M.-C., KO, P.K., and CHENG, Y.C"
    ],
    "note": [
      "Leakage power analysis and reduction for nano-scale circuits 445"
    ],
    "pages": [
      "1640–1649 11",
      "86–95"
    ],
    "publisher": [
      "AVANT! Corp",
      "‘Threshold"
    ],
    "title": [
      "Two-dimensional doping profile characterization of MOSFET’s by inverse modeling using characteristics in the subthreshold Region’",
      "Accurate estimation of total leakage in nanometer scale bulk CMOS circuits based on device geometry and doping profile’",
      "12 MEDICI: Two-dimensional semiconductor device simulation program",
      "voltage model for deep-submicrometer MOSFET’s’"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "ZHOU",
        "given": "X."
      },
      {
        "family": "LIM",
        "given": "K.Y."
      },
      {
        "family": "LIM",
        "given": "D."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Transactions on Elecrons Devices"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "214–221"
    ],
    "title": [
      "A general approach to compact threshold voltage formulation based on 2-D numerical simulation and experimental correlation for deep-submicron ULSI technology development’"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "FOTTY",
        "given": "D."
      }
    ],
    "citation-number": [
      "15"
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Prentice Hall PTR, NJ"
    ],
    "title": [
      "MOSFET modelling with SPICE"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "16"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "BSIM3v3.2.2 MOSFET Model BSIM Group"
    ],
    "type": "book",
    "url": [
      "http://www-device.eecs.berkeley.edu/"
    ]
  },
  {
    "author": [
      {
        "family": "CHUNG",
        "given": "S."
      },
      {
        "family": "LI",
        "given": "C.-T."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "614–622"
    ],
    "title": [
      "An analytical threshold-voltage model of trenchisolated MOS devices with nonuniformly doped substrates’"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "CAO",
        "given": "K."
      },
      {
        "family": "LEE",
        "given": "W.-C."
      },
      {
        "family": "LIU",
        "given": "W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Tech. Digest IEDM"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "815–818"
    ],
    "title": [
      "BSIM4 gate leakage model including source drain partition’"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "19"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "publisher": [
      "BSIM Group, University of California"
    ],
    "title": [
      "BSIM4.2.1 MOSFET Model"
    ],
    "type": "book",
    "url": [
      "http://www-device.eecs.berkeley.edu/"
    ]
  },
  {
    "author": [
      {
        "family": "HAMZAOGLU",
        "given": "F."
      },
      {
        "family": "STAN",
        "given": "M."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings of ISLPED"
    ],
    "date": [
      "2002-08"
    ],
    "note": [
      "21 ‘Well-Tempered’ Bulk-Si NMOSFET Device Home Page, Microsystems Technology Laboratory, MIT, Available:"
    ],
    "pages": [
      "60–63"
    ],
    "title": [
      "Circuit-level techniques to control gate leakage for sub-100 nm CMOS’"
    ],
    "type": "paper-conference",
    "url": [
      "http://www-mtl.mit.edu/Well/"
    ]
  },
  {
    "author": [
      {
        "family": "PIERRET",
        "given": "R."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "‘Modular series on solid states devices"
    ],
    "date": [
      "1989"
    ],
    "editor": [
      {
        "family": "NEUDECK",
        "given": "G.W."
      },
      {
        "family": "PIERRET",
        "given": "R.F."
      }
    ],
    "location": [
      "MA"
    ],
    "publisher": [
      "Addison-Wesley Publishing Company"
    ],
    "title": [
      "Advanced semiconductor fundamentals’"
    ],
    "type": "chapter",
    "volume": [
      "VI"
    ]
  },
  {
    "author": [
      {
        "family": "KETKAR",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proceedings of the international conference on Computer aided design"
    ],
    "date": [
      "2002-11"
    ],
    "pages": [
      "375–378"
    ],
    "title": [
      "Standby power optimization via transistor sizing and dual threshold voltage assignment’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "WEI",
        "given": "L."
      },
      {
        "family": "CHEN",
        "given": "Z."
      },
      {
        "family": "JOHNSON",
        "given": "M."
      },
      {
        "family": "ROY",
        "given": "K."
      },
      {
        "family": "YE",
        "given": "Y."
      },
      {
        "family": "DE",
        "given": "V."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "16–24"
    ],
    "title": [
      "Design and optimization of dual threshold circuits for low voltage low power applications’"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "KARNIK",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "ACM/IEEE Design automation conference"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors’"
    ],
    "type": "article-journal",
    "volume": [
      "486"
    ]
  },
  {
    "author": [
      {
        "family": "KAO",
        "given": "J.T."
      },
      {
        "family": "CHANDRAKASAN",
        "given": "A.P."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "1009"
    ],
    "title": [
      "Dual-threshold voltage techniques for low-power digital circuits"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "SIRISANTANA",
        "given": "N."
      },
      {
        "family": "WEI",
        "given": "L."
      },
      {
        "family": "ROY",
        "given": "K."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Proceedings of the 2000 international conference on Computer design"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "High-performance low-power CMOS circuits using multiple channel length and multiple oxide thickness’"
    ],
    "type": "paper-conference",
    "volume": [
      "227"
    ]
  },
  {
    "author": [
      {
        "family": "BOWMAN",
        "given": "K.A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IEEE Journal of Solid State Circuits"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "183–190"
    ],
    "title": [
      "Impact of die-to-die and within die parameter fluctions on the maximum clock frequency distribution for gigascale integration’"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "YE",
        "given": "Y."
      },
      {
        "family": "BORKAR",
        "given": "S."
      },
      {
        "family": "DE",
        "given": "V."
      },
      {
        "family": "CHEN",
        "given": "Z."
      },
      {
        "family": "WEI",
        "given": "L."
      },
      {
        "family": "KESHAVARZI",
        "given": "A."
      },
      {
        "family": "ROY",
        "given": "K."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "IEEE symposium on VLSI circuits",
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "30",
      "24–33"
    ],
    "title": [
      "A new technique for standby leakage reduction in high performance circuits’",
      "IDDQ testing for deep submicron ICs: challenges and solutions’"
    ],
    "type": "article-journal",
    "volume": [
      "40",
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "JOHNSON",
        "given": "M.C."
      },
      {
        "family": "SOMASEKHAR",
        "given": "D."
      },
      {
        "family": "ROY",
        "given": "K."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design automation conference"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Leakage control with efficient use of transistor stacks in single threshold CMOS’"
    ],
    "type": "paper-conference",
    "volume": [
      "442"
    ]
  },
  {
    "author": [
      {
        "family": "MUTOH",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "847"
    ],
    "title": [
      "1-V Power supply high-speed digital circuit technology with multi-threshold voltage CMOS’"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "KAO",
        "given": "J."
      },
      {
        "family": "CHANDRAKASAN",
        "given": "A."
      },
      {
        "family": "ANTONIADIS",
        "given": "D."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Design automation conference"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Transistor sizing issues and tool for multi-threshold CMOS technology’"
    ],
    "type": "paper-conference",
    "volume": [
      "495"
    ]
  },
  {
    "author": [
      {
        "family": "KAWAGUCHI",
        "given": "H."
      },
      {
        "family": "NOSE",
        "given": "K."
      },
      {
        "family": "SAKURAI",
        "given": "T."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Digest of technical papers of IEEE international Solid-state circuits conference"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "A CMOS scheme for 0.5V supply voltage with pico-ampere standby current’"
    ],
    "type": "paper-conference",
    "volume": [
      "192"
    ]
  },
  {
    "author": [
      {
        "family": "HEO",
        "given": "S."
      },
      {
        "family": "ASANOVIC",
        "given": "K."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Symposium on VLSI circuits"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Leakage-biased domino circuits for dynamic fine-grain leakage reduction’"
    ],
    "type": "article-journal",
    "volume": [
      "316"
    ]
  },
  {
    "author": [
      {
        "family": "KURODA",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "Digest of technical papers of IEEE international Solid-state circuits conference"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "A 0.9V 150MHz 10mW 4mm2 2-D discrete cosine transform core processor with variable-threshold-voltage scheme’"
    ],
    "type": "paper-conference",
    "volume": [
      "166"
    ]
  },
  {
    "author": [
      {
        "family": "KESHAVARZI",
        "given": "A."
      },
      {
        "family": "HAWKINS",
        "given": "C.F."
      },
      {
        "family": "ROY",
        "given": "K."
      },
      {
        "family": "DE",
        "given": "V."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "Proceedings of the 8th NASA symposium on VLSI design"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "2 3 1–2 3 9"
    ],
    "title": [
      "Effectiveness of reverse body bias for low power CMOS circuits’"
    ],
    "type": "paper-conference",
    "volume": [
      "231"
    ]
  },
  {
    "author": [
      {
        "family": "NARENDRA",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "IEEE Journal of Solid State Circuits"
    ],
    "date": [
      "2003-05"
    ],
    "pages": [
      "696–701"
    ],
    "title": [
      "Forward body bias for microprocessors in 130-nm technology generation and beyond’"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "MIZUNO",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "1492–1500"
    ],
    "title": [
      "An 18-μAstandby current 1.8-V, 200-MHz microprocessor with self-substrate-biased data-retention mode’"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "KIM",
        "given": "C.H."
      },
      {
        "family": "ROY",
        "given": "K."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Design, automation and test in Europe"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Dynamic Vth scaling scheme for active leakage power reduction’"
    ],
    "type": "article-journal",
    "volume": [
      "163"
    ]
  },
  {
    "author": [
      {
        "family": "NOSE",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "Proceedings of IEEE Custom integrated circuits conference"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Vth -hopping scheme for 82% power saving in low-voltage processors’"
    ],
    "type": "paper-conference",
    "volume": [
      "93"
    ]
  },
  {
    "author": [
      {
        "family": "AGARWAL",
        "given": "A."
      },
      {
        "family": "LI",
        "given": "H."
      },
      {
        "family": "ROY",
        "given": "K."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "319–328"
    ],
    "title": [
      "A single-Vt low-leakage gated-ground cache for deep submicron’"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "YAMAUCHI",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Symposium on VLSI circuits"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "A 0.8V/100MHz/sub-5mW-operated mega-bit SRAM cell architecture with charge-recycle offset-source driving (OSD) scheme’"
    ],
    "type": "article-journal",
    "volume": [
      "126"
    ]
  },
  {
    "author": [
      {
        "family": "BHAVNAGARWALA",
        "given": "A.J."
      },
      {
        "family": "KAPOOR",
        "given": "A."
      },
      {
        "family": "MEINDL",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "ASIC/SOC conference"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Dynamic threshold CMOS SRAMs for fast, portable applications’",
      "Leakage power analysis and reduction for nano-scale circuits 447"
    ],
    "type": "article-journal",
    "volume": [
      "359"
    ]
  },
  {
    "author": [
      {
        "family": "OSADA",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "International Solid-state circuits conference"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "16.7fA/cell tunnel-leakage-suppressed 16Mb SRAM for handling cosmic-ray-induced multi-errors’"
    ],
    "type": "paper-conference",
    "volume": [
      "302"
    ]
  },
  {
    "author": [
      {
        "family": "AGARWAL",
        "given": "A."
      },
      {
        "family": "ROY",
        "given": "K."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "Accepted in international symposium of Low power electronics and design (ISLPED2003"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Noise tolerant cache design to reduce gate and subthreshold leakage in nanometer regime’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KAWAGUCHI",
        "given": "H."
      },
      {
        "family": "ITAKA",
        "given": "Y."
      },
      {
        "family": "SAKURAI",
        "given": "T."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "Symposium on VLSI circuits"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Dynamic leakage cut-off scheme for low-voltage SRAM’s’"
    ],
    "type": "article-journal",
    "volume": [
      "140"
    ]
  },
  {
    "author": [
      {
        "family": "KIM",
        "given": "C.H."
      },
      {
        "family": "ROY",
        "given": "K."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "International symposium on Low power electron and design"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Dynamic Vt SRAM: a leakage tolerant cache memory for low voltage microprocessors’"
    ],
    "type": "article-journal",
    "volume": [
      "251"
    ]
  },
  {
    "author": [
      {
        "family": "C.H.",
        "given": "K.I.M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "49"
    ],
    "date": [
      "2003"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "FLAUTNER",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "International symposium on Computer architecture"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Drowsy caches: simple techniques for reducing leakage power’"
    ],
    "type": "article-journal",
    "volume": [
      "148"
    ]
  },
  {
    "author": [
      {
        "family": "HEO",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "International symposium on Computer architecture"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Dynamic fine-grain leakage reduction using leakage-biased bitlines’"
    ],
    "type": "article-journal",
    "volume": [
      "137"
    ]
  },
  {
    "author": [
      {
        "family": "ITOH",
        "given": "K."
      },
      {
        "family": "FRIDI",
        "given": "A.R."
      },
      {
        "family": "BELLAOUAR",
        "given": "A."
      },
      {
        "family": "ELMASRY",
        "given": "M.I."
      }
    ],
    "citation-number": [
      "52"
    ],
    "container-title": [
      "Symposium on VLSI circuits digest of technical papers"
    ],
    "title": [
      "A deep sub-V, single power-supply SRAM cell with multi-Vt, boosted storage node and dynamic load’"
    ],
    "type": "article-journal",
    "volume": [
      "132"
    ]
  },
  {
    "author": [
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "PIMENTEL",
        "given": "A.D."
      },
      {
        "family": "VASSILIADIS",
        "given": "S."
      },
      {
        "family": "TELLE",
        "given": "N."
      },
      {
        "family": "CHEUNG",
        "given": "C.C."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "PIMENTEL",
        "given": "A.D."
      },
      {
        "family": "VASSILIADIS",
        "given": "S."
      },
      {
        "family": "MORRIS",
        "given": "K."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "4 XILINX, Inc., Logic Design Products, http://www.xilinx.com/products/ design_resources/design_tool/grouping/logic_design_prod.htm 5 CELOXICA, DK Design Suite http://www.celoxica.com/products/ tools/dk.asp 6 Synplicity, Synplify Pro, http://www.synplicity.com/products/synplifypro/ index.html 7 GUO",
      "Proceedings of the international symposium on FPGAs",
      "LNCS",
      "FPGA and Programmable Logic Journal"
    ],
    "date": [
      "2004",
      "2004",
      "2004-06",
      "2004"
    ],
    "editor": [
      {
        "family": "Z.",
        "given": "N.A.J.J.A.R."
      },
      {
        "family": "W.",
        "given": "V.A.H.I.D."
      },
      {
        "family": "F."
      },
      {
        "family": "VISSERS",
        "given": "K."
      }
    ],
    "location": [
      "Berlin",
      "Berlin",
      "New York"
    ],
    "note": [
      "8 UNDERWOOD, K.: ‘FPGAs vs. CPUs: trends in peak floating-point performance’. Proceedings of the international symposium on FPGAs (ACM Press, New York, 2004) Reconfigurable computing 481"
    ],
    "pages": [
      "2",
      "3"
    ],
    "publisher": [
      "Springer",
      "Springer",
      "ACM Press"
    ],
    "title": [
      "Customising processors: design-time and run-time opportunities’",
      "Computer systems: architectures, modeling, and simulation’",
      "Customising hardware designs for elliptic curve cryptography’",
      "Computer systems: architectures, modeling, and simulation’ LNCS 3133",
      "Virtex 4: Xilinx details its next generation’",
      "A quantitative analysis of the speedup factors of FPGAs over processors’"
    ],
    "type": "article-journal",
    "volume": [
      "3133"
    ]
  },
  {
    "author": [
      {
        "family": "STITT",
        "given": "G."
      },
      {
        "family": "VAHID",
        "given": "F."
      },
      {
        "family": "NEMATBAKHSH",
        "given": "S."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "ACM Transactions on Embedded Computing Systems"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "218–232"
    ],
    "title": [
      "Energy savings and speedups from partitioning critical software loops to hardware in embedded systems’"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "VEREEN",
        "given": "L."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Embedded Systems Programming"
    ],
    "date": [
      "2004-04-23"
    ],
    "title": [
      "Soft FPGA cores attract embedded developers"
    ],
    "type": "chapter",
    "url": [
      "http://www.embedded.com/"
    ]
  },
  {
    "author": [
      {
        "family": "FIDJELAND",
        "given": "A."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "MUGGLETON",
        "given": "S."
      },
      {
        "family": "LEONG",
        "given": "P.H.W."
      },
      {
        "family": "LEUNG",
        "given": "K.H."
      },
      {
        "family": "SENG",
        "given": "S.P."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "CHEUNG",
        "given": "P.Y.K."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the international conference on Field-programmable technology (IEEE",
      "Proceedings of the international conference on Compilers, arch. and syn",
      "IEEE Transactions on Very Large Scale Integration Systems"
    ],
    "date": [
      "2004-05",
      "2002",
      "2002"
    ],
    "issue": [
      "5"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "for embedded systens (ACM Press, New York, 2000) 15 SENG, S.P., LUK, W., and CHEUNG, P.Y.K.: ‘Run-time adaptive flexible instruction processors’, in GLESNER, M., ZIPF, P., and RENOVELL, M.: ‘Field-programmable logic and applications’, LNCS 2438 (Springer, Berlin, 2002"
    ],
    "pages": [
      "12",
      "13",
      "550–559 14"
    ],
    "title": [
      "Altera Corp.: Nios II processor reference handbook",
      "Scalable acceleration of inductive logic programs’",
      "A microcoded elliptic curve processor using FPGA technology’",
      "Flexible instruction processors’"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "XILINX",
        "given": "Inc"
      },
      {
        "family": "BONDALAPATI",
        "given": "K."
      },
      {
        "family": "PRASANNA",
        "given": "V.K."
      },
      {
        "family": "COMPTON",
        "given": "K."
      },
      {
        "family": "HAUCK",
        "given": "S."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "CHEUNG",
        "given": "P.Y.K."
      },
      {
        "family": "SHIRAZI",
        "given": "N."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "‘Electrical engineer’s handbook’",
      "Microblaze Processor Reference Guide",
      "ACM Computing Surveys"
    ],
    "date": [
      "2004-06",
      "2002",
      "2002",
      "2004"
    ],
    "editor": [
      {
        "family": "CHEN",
        "given": "W.K."
      }
    ],
    "issue": [
      "7",
      "2"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "20 SCHAUMONT, P., VERBAUWHEDE, I., KEUTZER, K., and SARRAFZADEH, M.: ‘A quick safari through the reconfiguration jungle’."
    ],
    "pages": [
      "17",
      "1201–1217 18",
      "171–210 19"
    ],
    "publisher": [
      "Academic Press"
    ],
    "title": [
      "Reconfigurable computing systems’",
      "Reconfigurable computing: a survey of systems and software’",
      "Configurable computing’"
    ],
    "type": "article-journal",
    "volume": [
      "90",
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "TESSIER",
        "given": "R."
      },
      {
        "family": "BURLESON",
        "given": "W."
      }
    ],
    "container-title": [
      "Proceedings of the Design automation conference",
      "Journal of VLSI Signal Processing"
    ],
    "date": [
      "2001",
      "May/June 2001"
    ],
    "pages": [
      "21",
      "7–27"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Reconfigurable computing and digital signal processing: a survey’"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "SAXE",
        "given": "T."
      },
      {
        "family": "FAITH",
        "given": "B."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "EE Times"
    ],
    "date": [
      "2004-09-13"
    ],
    "title": [
      " Less is more with FPGAs’"
    ],
    "type": "article-journal",
    "url": [
      "http://www.eetimes.com/showArticle.jhtml?articleID=47203801"
    ]
  },
  {
    "author": [
      {
        "family": "COMPTON",
        "given": "K."
      },
      {
        "family": "HAUCK",
        "given": "S."
      },
      {
        "family": "EBELING",
        "given": "C."
      },
      {
        "family": "CONQUIST",
        "given": "D."
      },
      {
        "family": "FRANKLIN",
        "given": "P."
      },
      {
        "family": "HARTENSTEIN",
        "given": "R.W."
      },
      {
        "family": "GLESNER",
        "given": "M."
      },
      {
        "family": "GOLDSTEIN",
        "given": "S.C."
      },
      {
        "family": "SCHMIT",
        "given": "H."
      },
      {
        "family": "BUDIU",
        "given": "M."
      },
      {
        "family": "CADAMBI",
        "given": "S."
      },
      {
        "family": "MOE",
        "given": "M."
      },
      {
        "family": "TAYLOR",
        "given": "R."
      },
      {
        "family": "HAUSER",
        "given": "J.R."
      },
      {
        "family": "WAWRZYNEK",
        "given": "J."
      },
      {
        "family": "MARSHALL",
        "given": "A."
      },
      {
        "family": "STANSFIELD",
        "given": "T."
      },
      {
        "family": "KOSTARNOV",
        "given": "I."
      },
      {
        "family": "VUILLEMIN",
        "given": "J."
      },
      {
        "family": "HUTCHINGS",
        "given": "B."
      },
      {
        "family": "MEI",
        "given": "B."
      },
      {
        "family": "VERNALDE",
        "given": "S."
      },
      {
        "family": "VERKEST",
        "given": "D."
      },
      {
        "family": "MAN",
        "particle": "De"
      },
      {
        "family": "H."
      },
      {
        "family": "LAUWEREINS",
        "given": "R."
      },
      {
        "family": "MIRSKY",
        "given": "E."
      },
      {
        "family": "DEHON",
        "given": "A."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceedings of the symposium on Field-programmable custom computing machines",
      "LNCS 1142",
      "IEEE symposium on Field-programmable custom computing machines",
      "‘Field-programmable logic and applications’, LNCS 2778",
      "Proceedings of the symposium on Field-programmable custom computing machines",
      "IEEE Computer",
      "ACM/SIGDA international symposium on FPGAs"
    ],
    "date": [
      "2001",
      "1996",
      "2003",
      "2000",
      "1997",
      "1999",
      "2003",
      "1996",
      "1998-05"
    ],
    "editor": [
      {
        "family": "CHEUNG",
        "given": "P.Y.K."
      },
      {
        "family": "CONSTANTINIDES",
        "given": "G.A."
      },
      {
        "family": "SOUSA",
        "given": "D.E."
      },
      {
        "family": "T",
        "given": "J."
      }
    ],
    "issue": [
      "4"
    ],
    "location": [
      "Washington",
      "Berlin",
      "Washington",
      "Berlin",
      "Washington"
    ],
    "note": [
      "36 RUPP, C.R., LANDGUTH, M., GARVERICK, T. et al.: ‘The NAPA adaptive processing architecture’. IEEE symposium on Field-programmable custom computing machines, IEEE Computer Society, CA,"
    ],
    "pages": [
      "29",
      "70–77 32",
      "33",
      "135–143 34",
      "35",
      "28–37"
    ],
    "publisher": [
      "IEEE Computer Society Press",
      "Springer",
      "IEEE Computer Society Press",
      "Springer",
      "IEEE Computer Society Press"
    ],
    "title": [
      "Totem: Custom reconfigurable array generation’",
      "RaPiD – reconfigurable pipelined datapath’",
      "Fieldprogrammable logic and applications’",
      "30 Elixent Corporation, DFA 1000 Accelerator Datasheet",
      "PipeRench: a reconfigurable architecture and compiler’",
      "Garp: a MIPS processor with a reconfigurable processor’",
      "A reconfigurable arithmetic array for multimedia applications’",
      "ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix’",
      "MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources’"
    ],
    "type": "article-journal",
    "volume": [
      "31",
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "SINGH",
        "given": "H."
      },
      {
        "family": "LEE",
        "given": "M.-H."
      },
      {
        "family": "LU",
        "given": "G."
      },
      {
        "family": "KURDAHI",
        "given": "F."
      },
      {
        "family": "BAGHERZADEH",
        "given": "N."
      },
      {
        "family": "CHAVES",
        "given": "E."
      },
      {
        "family": "TAYLOR",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "Product Brief",
      "IEEE Transactions on Computers",
      "IEEE Micro"
    ],
    "date": [
      "2003",
      "2000",
      "2002"
    ],
    "issue": [
      "5",
      "2"
    ],
    "pages": [
      "465–481 39",
      "25–35"
    ],
    "title": [
      "Silicon Hive: ‘Avispa Block Accelerator’",
      "MorphoSys: An integrated reconfigurable system for dataparallel and compute intensive applications’",
      "The RAW microprocessor: a computational fabric for software circuits and general purpose programs’"
    ],
    "type": "article-journal",
    "volume": [
      "38",
      "49",
      "22"
    ]
  },
  {
    "citation-number": [
      "40"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Cadence Design Systems Inc: ‘Palladium datasheet’"
    ],
    "type": null
  },
  {
    "citation-number": [
      "41"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Mentor Graphics, Vstation Pro: ‘High performance system verification’"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "LAUFER",
        "given": "R."
      },
      {
        "family": "TAYLOR",
        "given": "R."
      },
      {
        "family": "SCHMIT",
        "given": "H."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "Proceedings of the symposium on Field-programmable custom computing machines"
    ],
    "date": [
      "1998",
      "1999"
    ],
    "location": [
      "Washington"
    ],
    "note": [
      "Reconfigurable computing 483"
    ],
    "pages": [
      "43"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Annapolis Microsystems, Inc.: ‘Wildfire reference manual’",
      "PCI-PipeRench and the SwordAPI: a system for stream-based reconfigurable computing’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "VUILLEMIN",
        "given": "J."
      },
      {
        "family": "BERTIN",
        "given": "P."
      },
      {
        "family": "RONCIN",
        "given": "D."
      },
      {
        "family": "SHAND",
        "given": "M."
      },
      {
        "family": "TOUATI",
        "given": "H."
      },
      {
        "family": "P",
        "given": "B.O.U.C.A.R.D."
      },
      {
        "family": "WITTIG",
        "given": "R.D."
      },
      {
        "family": "CHOW",
        "given": "P."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "IEEE symposium on FPGAs for custom computing machines, 1996 46 RAZDAN, R., and SMITH, M.D.: ‘A high performance microarchitecture with hardware programmable functional units’. International symposium on Microarchitecture (IEEE",
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1996",
      "1994"
    ],
    "issue": [
      "1"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "56–69 45",
      "172–180"
    ],
    "title": [
      "Programmable active memories: reconfigurable systems come of age’",
      "OneChip: an FPGA processor with reconfigurable logic’"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "citation-number": [
      "47"
    ],
    "date": [
      "2002-05"
    ],
    "title": [
      "Altera Corp.: Excalibur device overview"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Xilinx",
        "given": "Inc"
      },
      {
        "family": "LEONG",
        "given": "P."
      },
      {
        "family": "LEONG",
        "given": "M."
      },
      {
        "family": "CHEUNG",
        "given": "O."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "Proceedings of the symposium on Field-programmable custom computing machines",
      "The Journal of Supercomputing"
    ],
    "date": [
      "2001",
      "2001"
    ],
    "editor": [
      {
        "family": "BECKER",
        "given": "J."
      },
      {
        "family": "GLESNER",
        "given": "M."
      }
    ],
    "issue": [
      "1"
    ],
    "location": [
      "Washington"
    ],
    "pages": [
      "51",
      "105–127"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "PowerPC 405 Processor Block Reference Guide, October 2003 49 Celoxica, RC2000 Development and evaluation board data sheet 50",
      "Pilchard – A reconfigurable computing platform with memory slot interface’",
      "A parallel dynamically reconfigurable architecture designed for flexible application-tailored hardware/software systems in future mobile communication’"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Quicklogic"
      },
      {
        "family": "BETZ",
        "given": "V."
      },
      {
        "family": "ROSE",
        "given": "J."
      },
      {
        "family": "MARQUARDT",
        "given": "A."
      },
      {
        "family": "LEMIEUX",
        "given": "G."
      },
      {
        "family": "LEWIS",
        "given": "D."
      }
    ],
    "citation-number": [
      "52"
    ],
    "container-title": [
      "‘The design of a low energy FPGA’. Proceedings of the international symposium on Low power electronics and design"
    ],
    "date": [
      "2004-01",
      "1999",
      "2004",
      "1999"
    ],
    "editor": [
      {
        "family": "GEORGE",
        "given": "V."
      },
      {
        "family": "ZHANG",
        "given": "H."
      },
      {
        "family": "RABAEY",
        "given": "J."
      }
    ],
    "location": [
      "New York",
      "New York"
    ],
    "pages": [
      "54",
      "55"
    ],
    "publisher": [
      "Kluwer Academic Publishers",
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Eclipse-II Family Datasheet",
      "Architecture and CAD for deepsubmicron FPGAs",
      "Design of interconnect networks for programmable logic"
    ],
    "type": "paper-conference",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "LAMOUREUX",
        "given": "J."
      },
      {
        "family": "WILTON",
        "given": "S.J.E."
      },
      {
        "family": "RAHMAN",
        "given": "A."
      },
      {
        "family": "POLAVARAPUV",
        "given": "V."
      },
      {
        "family": "GAYASEN",
        "given": "A."
      },
      {
        "family": "LEE",
        "given": "K."
      },
      {
        "family": "VIJAYKRISHNAN",
        "given": "N."
      },
      {
        "family": "KANDEMIR",
        "given": "M."
      },
      {
        "family": "IRWIN",
        "given": "M.J."
      },
      {
        "family": "TUAN",
        "given": "T."
      },
      {
        "family": "BECKER",
        "given": "J."
      },
      {
        "family": "PLATZNER",
        "given": "M."
      },
      {
        "family": "VERNALDE",
        "given": "S."
      },
      {
        "family": "KAGOTANI",
        "given": "H."
      },
      {
        "family": "SCHMIT",
        "given": "H."
      },
      {
        "family": "TEIFE",
        "given": "J."
      },
      {
        "family": "MANOHAR",
        "given": "R."
      },
      {
        "family": "CHEUNG",
        "given": "P.Y.K."
      },
      {
        "family": "CONSTANTINIDES",
        "given": "G.A."
      },
      {
        "family": "SOUSA",
        "given": "D.E."
      },
      {
        "given": "J.T."
      },
      {
        "family": "WONG",
        "given": "C.G."
      },
      {
        "family": "MARTIN",
        "given": "A.J."
      },
      {
        "family": "THOMAS",
        "given": "P."
      },
      {
        "family": "ROYAL",
        "given": "A."
      },
      {
        "family": "CHEUNG",
        "given": "P.Y.K."
      },
      {
        "family": "BUTTS",
        "given": "M."
      },
      {
        "family": "DEHON",
        "given": "A."
      },
      {
        "family": "GOLDSTEIN",
        "given": "S."
      },
      {
        "family": "A."
      },
      {
        "family": "WILSON",
        "given": "M.J."
      },
      {
        "family": "WILLIAMS",
        "given": "R.S."
      },
      {
        "family": "KUEKES",
        "given": "P.J."
      },
      {
        "family": "WEINHARDT",
        "given": "M."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "GOKHALE",
        "given": "M."
      },
      {
        "family": "STONE",
        "given": "J.M."
      },
      {
        "family": "ARNOLD",
        "given": "J."
      },
      {
        "family": "KALINOWSKI",
        "given": "M."
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "International conference on Computer-aided design (IEEE",
      "LNCS Series",
      "Proceedings of the symposium on Fieldprogrammable custom computing machines",
      "LNCS 2778",
      "Proceedings of the international conference on Fieldprogrammable technology (IEEE",
      "LNCS 2778",
      "Proceedings of the international conference on Computer-aided design (IEEE",
      "Proceedings of the international symposium on FPGAs (ACM Press",
      "Proceedings of the international symposium on Circuits and systems (IEEE",
      "Proceedings of the symposium on Field-programmable custom computing machines",
      "‘Simulation and synthesis of CSP-based interprocess communication’. Proceedings of the symposium on Field-programmable custom computing machines",
      "Proceedings of the international conference on VLSI design",
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2003",
      "2004",
      "2004",
      "2003",
      "2003",
      "2003",
      "2003",
      "2004",
      "2000",
      "2001",
      "2000",
      "2003",
      "1994",
      "2002"
    ],
    "editor": [
      {
        "family": "CHEUNG",
        "given": "P.Y.K."
      },
      {
        "family": "CONSTANTINIDES",
        "given": "G.A."
      },
      {
        "family": "SOUSA",
        "given": "D.E."
      },
      {
        "given": "J.T."
      },
      {
        "family": "JACKSON",
        "given": "P.A."
      },
      {
        "family": "HUTCHINGS",
        "given": "B.L."
      },
      {
        "family": "TRIPP",
        "given": "J.L."
      },
      {
        "family": "GUPTA",
        "given": "S."
      },
      {
        "family": "DUTT",
        "given": "N.D."
      },
      {
        "family": "GUPTA",
        "given": "R.K."
      },
      {
        "family": "A",
        "given": "N.I.C.O.L.A.U."
      }
    ],
    "issue": [
      "2",
      "12",
      "4"
    ],
    "location": [
      "New York",
      "Berlin",
      "Washington",
      "Berlin",
      "New York",
      "Berlin",
      "New York",
      "New York",
      "Washington",
      "Washington",
      "WILSON, R.P., FRENCH, R.S., WILSON, C.S"
    ],
    "note": [
      "New York, 2002) 64 DeHon,",
      "January 2003 70 McCLOUD S.: ‘Catapult C synthesis-based design flow: speeding implementation and increasing flexibility’. White paper, Mentor Graphics, 2004 71",
      "et al.: ‘SUIF: an infrastructure for research on parallelizing and optimizing compilers’,",
      "72 HARRISS, T., WALKE, R., KIENHUIS, B., and DEPRETTERE, E.: ‘Compilation from Matlab to process networks realized in FPGA’, Design Automation of Embedded Systems,",
      "73 SCHREIBER, R. et al.: ‘PICO-NPA: High-level synthesis of nonprogrammable hardware accelerators’, Journal of VLSI Signal Processing Systems, 2002, 31(2) 74 HOARE, C.A.R.: ‘Communicating sequential processes’ (Prentice Hall, New York, 1985) Reconfigurable computing 485"
    ],
    "pages": [
      "57",
      "58",
      "59",
      "60",
      "61",
      "62",
      "63",
      "65",
      "66",
      "234–248 67",
      "68",
      "69",
      "31–37",
      "385–403"
    ],
    "publisher": [
      "ACM Press",
      "Springer",
      "IEEE Computer Society Press",
      "Springer",
      "Springer",
      "IEEE Computer Society Press",
      "IEEE Computer Society Press",
      "ACM SIGPLAN Noticies"
    ],
    "title": [
      "On the interaction between poweraware FPGA CAD algorithms’",
      "Evaluation of low-leakage design techniques for field programmable gate arrays’. Proceedings of the international symposium on Field-programmable gate arrays",
      "A dual-VDD low power FPGA architecture’",
      "Field programmable logic and applications’",
      "Asynchronous PipeRench: architecture and performance evaluations’",
      "Programmable asynchronous pipeline arrays’",
      "Field programmable logic and applications’",
      "An architecture for asynchronous FPGAs’",
      "Globally asynchronous locally synchronous FPGA architectures’",
      "Field programmable logic and applications’",
      "Molecular electronics: devices, systems and tools for gigagate, gigabit chips’",
      "Nanowire-based sublithographic programmable logic arrays’",
      "Molecular nanoelectronics’",
      "Pipeline vectorization’",
      "Stream-oriented FPGA computing in the Streams-C high level language’",
      "a high-level synthesis framework for applying parallelizing compiler transformations’"
    ],
    "type": "article-journal",
    "url": [
      "‘SPARK:"
    ],
    "volume": [
      "20",
      "29",
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "MENCER",
        "given": "O."
      },
      {
        "family": "PEARCE",
        "given": "D.J."
      },
      {
        "family": "HOWES",
        "given": "L.W."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "J.G.",
        "given": "D.E.F.I.G.U.E.I.R.E.D.O.C.O.U.T.I.N.H.O."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "YAMADA",
        "given": "A."
      },
      {
        "family": "NISHIDA",
        "given": "K."
      },
      {
        "family": "SAKURAI",
        "given": "R."
      },
      {
        "family": "KAY",
        "given": "A."
      },
      {
        "family": "NOMURA",
        "given": "T."
      },
      {
        "family": "KAMBE",
        "given": "T."
      },
      {
        "family": "MENCER",
        "given": "O."
      },
      {
        "family": "LIANG",
        "given": "J."
      },
      {
        "family": "TESSIER",
        "given": "R."
      },
      {
        "family": "MENCER",
        "given": "O."
      },
      {
        "family": "PAGE",
        "given": "I."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "M."
      },
      {
        "family": "POPKIN",
        "given": "M.-Paine"
      },
      {
        "family": "STYLES",
        "given": "H."
      },
      {
        "family": "LUK",
        "given": "W."
      }
    ],
    "citation-number": [
      "75"
    ],
    "container-title": [
      "Proceedings of the international conference on Field programmable technology (IEEE",
      "Proceedings of the international conference on Field-programmable technology (IEEE",
      "Proceedings of ISCAS (IEEE",
      "Proceedings of the symposium on Fieldprogrammable custom computing machines",
      "Proceedings of the symposium on Field-programmable custom computing machines",
      "Proceedings of the symposium on Field programmable custom computing machines",
      "Proceedings of the symposium on Field-programmable custom computing machines"
    ],
    "date": [
      "2003",
      "2003",
      "1999",
      "2002",
      "2003",
      "2003",
      "2000"
    ],
    "location": [
      "New York",
      "New York",
      "New York",
      "Washington",
      "Washington",
      "J., PALMER, D., GOKHALE",
      "Washington",
      "Washington"
    ],
    "note": [
      "76 Celoxica: ‘Handel-C language reference manual for DK2.0’, Document RM-1003-4.0, 2003 77",
      "FPGAs (Abingdon EE&CS Books, UK, 1991) 82 FRIGO,",
      "84 SIMULINK, http://www.mathworks.com 85 HWANG, J., MILNE, B., SHIRAZI, N., and STROOMER, J.D.: ‘System level tools for DSP in FPGAs’, in BREBNER, G., and WOODS, R.: ‘Field-programmable logic and applications’, LNCS 2147 (Springer, 2001"
    ],
    "pages": [
      "78",
      "79",
      "80",
      "81",
      "83"
    ],
    "publisher": [
      "IEEE Computer Society Press",
      "IEEE Computer Society Press",
      "IEEE Computer Society Press",
      "IEEE Computer Society Press"
    ],
    "title": [
      "Design space exploration with a stream compiler’",
      "Source-directed transformations for hardware compilation’",
      "Hardware synthesis with the Bach system’",
      "PAM-Blox II: design and evaluation of C++ module generation for computing with FPGAs’",
      "Floating point unit generation and evaluation for FPGAs’",
      "Compiling occam into FPGAs’",
      "Gammaray pulsar detection using reconfigurable computing hardware’",
      "Customising graphics applications: techniques and programming interface’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Altera"
      },
      {
        "family": "LEE",
        "given": "E.A."
      },
      {
        "family": "MESSERSCHMITT",
        "given": "D.G."
      },
      {
        "family": "CONSTANTINIDES",
        "given": "G.A."
      },
      {
        "family": "CHEUNG",
        "given": "P.Y.K."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "CONSTANTINIDES",
        "given": "G.A."
      },
      {
        "family": "CHEUNG",
        "given": "P.Y.K."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "CONSTANTINIDES",
        "given": "G.A."
      },
      {
        "family": "CHEUNG",
        "given": "P.Y.K."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "CONSTANTINIDES",
        "given": "G.A."
      },
      {
        "family": "WOEGINGER",
        "given": "G.J."
      },
      {
        "family": "CONSTANTINIDES",
        "given": "G.A."
      },
      {
        "family": "CHEUNG",
        "given": "P.Y.K."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "KUM",
        "given": "K.-I."
      },
      {
        "family": "SUNG",
        "given": "W."
      },
      {
        "family": "WADEKAR",
        "given": "S.A."
      },
      {
        "family": "PARKER",
        "given": "A.C."
      },
      {
        "family": "CANTIN",
        "given": "M.-A."
      },
      {
        "family": "SAVARIA",
        "given": "Y."
      },
      {
        "family": "LAVOIE",
        "given": "P."
      },
      {
        "family": "CONSTANTINIDES",
        "given": "G.A."
      },
      {
        "family": "CHEUNG",
        "given": "P.Y.K."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "NAYAK",
        "given": "A."
      },
      {
        "family": "HALDAR",
        "given": "M."
      },
      {
        "family": "CHOUDHARY",
        "given": "A."
      },
      {
        "family": "BANERJEE",
        "given": "P."
      }
    ],
    "citation-number": [
      "86"
    ],
    "container-title": [
      "Proceedings of the symposium on Field-programmable 486 System-on-chip custom computing machines",
      "Proceedings of the international conference on Computer design, 1998 95",
      "Proceedings of the IEEE international symposium on Circuits and systems",
      "Proceedings of the symposium on Field-programmable custom computing machines",
      "Proceedings of the Design automation and test in Europe, 2001 98 STEPHENSON",
      "Proceedings of the SIGPLAN programming language design and implementation",
      "methodology and design environment for DSP ASIC fixed point refinement’. Proceedings of the Design automation and test in Europe (IEEE, Computer Society, CA, 1999) 100 CONSTANTINIDES, G.A.: ‘Perturbation analysis for word-length optimization’. Proceedings of the symposium on Field-programmable custom computing machines",
      "Version",
      "IEEE Transactions on Computers",
      "IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems",
      "Applied Mathematics Letters",
      "ACM Transactions on Design Automation of Electronic Systems",
      "IEEE Transactions on Computer Aided Design"
    ],
    "date": [
      "2003-07",
      "1987",
      "2003",
      "2004",
      "2001",
      "2002",
      "2003",
      "2001",
      "2001",
      "2002",
      "2000-06",
      "2003"
    ],
    "editor": [
      {
        "family": "M.",
        "given": "B.A.B.B."
      },
      {
        "family": "J."
      },
      {
        "family": "AMARASINGHE",
        "given": "S."
      },
      {
        "literal": "CMAR, R., RIJNDERS, L., SCHAUMONT, P., VERNALDE, S., and BOLSENS, I., ‘A"
      }
    ],
    "issue": [
      "1.3",
      "10",
      "2",
      "3",
      "8"
    ],
    "location": [
      "Dordrecht",
      "Washington",
      "Washington",
      "New York",
      "Washington"
    ],
    "note": [
      "101 ABDUL GAFFAR, A., MENCER, O., LUK, W., CHEUNG, P.Y.K., and SHIRAZI, N.: ‘Floating-point bitwidth analysis via automatic differentiation’. Proceedings of the international conference on Field-programmable technology, IEEE, 2002 102 ABDUL GAFFAR, A., MENCER, O., LUK, W., and CHEUNG, P.Y.K., ‘Unifying bit-width optimisation for fixed-point and floating-point designs’. Proceedings of the symposium on Field-programmable custom computing machines (IEEE Computer Society Press, Washington, 2004) Reconfigurable computing 487"
    ],
    "pages": [
      "87",
      "88",
      "1432–1442 89",
      "90",
      "91",
      "137–140 92",
      "334–354 93",
      "921–930 94",
      "–53– –56 96",
      "97",
      "99"
    ],
    "publisher": [
      "Kluwer Academic",
      "IEEE Computer Society Press",
      "IEEE Computer Society Press",
      "ACM Press",
      "IEEE Computer Society Press"
    ],
    "title": [
      "DSP builder user guide’",
      "Static scheduling of synchronous data flow programs for digital signal processing’",
      "Optimum and heuristic synthesis of multiple wordlength architectures’",
      "Synthesis and optimization of DSP algorithms",
      "The multiple wordlength paradigm’",
      "The complexity of multiple wordlength assignment’",
      "Synthesis of saturation arithmetic architectures’",
      "Combined word-length optimization and highlevel synthesis of digital signal processing systems’",
      "Accuracy sensitive word-length selection for algorithm optimization’",
      "An automatic word length determination method’",
      "Optimum wordlength allocation’",
      "Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGAs’",
      "Bitwidth analysis with application to silicon compilation’"
    ],
    "type": "article-journal",
    "volume": [
      "2",
      "22",
      "15",
      "8",
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "CANTIN",
        "given": "M.-A."
      },
      {
        "family": "SAVARIA",
        "given": "Y."
      },
      {
        "family": "LAVOIE",
        "given": "P."
      },
      {
        "family": "CONSTANTINIDES",
        "given": "G.A."
      },
      {
        "family": "BENEDETTI",
        "given": "A."
      },
      {
        "family": "PERONA",
        "given": "B."
      },
      {
        "family": "KEDING",
        "given": "H."
      },
      {
        "family": "WILLEMS",
        "given": "M."
      },
      {
        "family": "COORS",
        "given": "M."
      },
      {
        "family": "MEYR",
        "given": "H."
      },
      {
        "family": "WILLEMS",
        "given": "M."
      },
      {
        "family": "BÜRSGENS",
        "given": "V."
      },
      {
        "family": "KEDING",
        "given": "H."
      },
      {
        "family": "GRÖTKER",
        "given": "T."
      },
      {
        "family": "MEYER",
        "given": "M."
      },
      {
        "family": "KUM",
        "given": "K."
      },
      {
        "family": "SUNG",
        "given": "W."
      },
      {
        "family": "SUNG",
        "given": "W."
      },
      {
        "family": "KUM",
        "given": "K."
      },
      {
        "family": "SUNG",
        "given": "W."
      },
      {
        "family": "KUM",
        "given": "K."
      },
      {
        "family": "ONG",
        "given": "S."
      },
      {
        "family": "KERKIZ",
        "given": "N."
      },
      {
        "family": "SRIJANTO",
        "given": "B."
      },
      {
        "others": true
      },
      {
        "family": "THOMAS",
        "given": "D."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "BOHM",
        "given": "W."
      },
      {
        "family": "HAMMES",
        "given": "J."
      },
      {
        "family": "DRAPER",
        "given": "B."
      },
      {
        "others": true
      },
      {
        "family": "DAMIANOU",
        "given": "N."
      },
      {
        "family": "DULAY",
        "given": "N."
      },
      {
        "family": "LUPU",
        "given": "E."
      },
      {
        "family": "SLOMAN",
        "given": "M."
      },
      {
        "family": "LEE",
        "given": "T.K."
      },
      {
        "family": "YUSUF",
        "given": "S."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "SLOMAN",
        "given": "M."
      },
      {
        "family": "LUPU",
        "given": "E."
      },
      {
        "family": "DULAY",
        "given": "N."
      },
      {
        "family": "KULKARNI",
        "given": "C."
      },
      {
        "family": "BREBNER",
        "given": "G."
      },
      {
        "family": "SCHELLE",
        "given": "G."
      },
      {
        "family": "LEE",
        "given": "T.K."
      },
      {
        "family": "DERBYSHIRE",
        "given": "A."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "Cheung",
        "given": "P.Y.K."
      },
      {
        "family": "SHIRAZI",
        "given": "N."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "CHEUNG",
        "given": "P.Y.K."
      },
      {
        "family": "DERBYSHIRE",
        "given": "A."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "STYLES",
        "given": "H."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "KATHAIL",
        "given": "V."
      },
      {
        "others": true
      },
      {
        "family": "DUNCAN",
        "given": "A."
      },
      {
        "family": "HENDRY",
        "given": "D."
      },
      {
        "family": "GRAY",
        "given": "P."
      },
      {
        "family": "CALLAHAN",
        "given": "T."
      },
      {
        "family": "WAWRZYNEK",
        "given": "J."
      }
    ],
    "citation-number": [
      "103"
    ],
    "container-title": [
      "Proceedings of the IEEE international symposium on Circuits and systems (IEEE",
      "Proceedings of the Design automation and test in Europe",
      "Proceedings of 34th Design automation conference (ACM Press",
      "Proceedings of the IEEE international workshop on Signal processing systems",
      "Proceedings of the IEEE international conference on Acoustics speech and signal processing",
      "Proceedings of the international symposium on Field-programmable custom computing machines",
      "Proceedings of the SPIE",
      "Proceedings of the workshop on Policies for distributed systems and networks",
      "Proceedings of the symposium on Field-programmable custom computing machines",
      "Proceedings of the Design automation conference",
      "Proceedings of the international conference on Field-programmable technology (IEEE",
      "Proceedings of the international conference on Field-programmable technology (IEEE",
      "‘The DISC programming environment’. Proceedings of the symposium on FPGAs for custom computing machines",
      "‘Field-programmable logic and applications’, LNCS 2778",
      "MUGGLETON, S.H.: ‘Inverse entailment and Progol’, New Generation Computing",
      "‘Scheduling and partitioning ANSI-C programs onto multi-FPGA CCM architectures’. International symposium on FPGAs for custom computing machines",
      "Proceedings of the IEEE symposium on FPGAs for custom computing machines",
      "LNCS 1482",
      "IEEE Transactions on Signal Processing",
      "The Journal of Supercomputing",
      "IEE Proc.-Comput. Digit. Tech",
      "Computer"
    ],
    "date": [
      "2002",
      "2001",
      "2000-05",
      "1998",
      "1997-06",
      "1998",
      "1994",
      "1995",
      "2001",
      "2002",
      "2002",
      "2003",
      "2004",
      "2003",
      "2000-05",
      "2002",
      "1996",
      "2003",
      "1995",
      "1996",
      "1998",
      "1995",
      "1998"
    ],
    "editor": [
      {
        "family": "SLOMAN",
        "given": "M."
      },
      {
        "family": "LOBO",
        "given": "J."
      },
      {
        "family": "LUPU",
        "given": "E.C."
      },
      {
        "family": "CLARK",
        "given": "D."
      },
      {
        "family": "HUTCHINGS",
        "given": "B."
      },
      {
        "family": "CHEUNG",
        "given": "P.Y.K."
      },
      {
        "family": "CONSTANTINIDES",
        "given": "G.A."
      },
      {
        "family": "SOUSA",
        "given": "D.E."
      },
      {
        "given": "J.T."
      },
      {
        "family": "PETERSON",
        "given": "J."
      },
      {
        "family": "O’CONNOR",
        "given": "B."
      },
      {
        "family": "ATHANAS",
        "given": "P."
      },
      {
        "family": "HARTENSTEIN",
        "given": "R.W."
      },
      {
        "family": "KEEVALIK",
        "given": "A."
      }
    ],
    "genre": [
      "PhD thesis,",
      "Master’s thesis,"
    ],
    "issue": [
      "12",
      "9"
    ],
    "location": [
      "New York",
      "New York",
      "Washington",
      "Washington",
      "New York",
      "New York",
      "Washington",
      "Berlin",
      "Washington",
      "Washington",
      "Washington",
      "Berlin"
    ],
    "note": [
      "127 AST, A., BECKER, J., HARTENSTEIN, R., KRESS, R., REINIG, H., and SCHMIDT, K.: ‘Data-procedural languages for FPL-based machines’, in ‘Field-programmable logic and applications’, LNCS 849 (Springer, Berlin, 1994) 128 HÖGL, H., KUGEL, A., LUDVIG, J., MÄNNER, R. NOFFZ, K., and ZOZ, R.: ‘Enable++: a second-generation FPGA processor’. IEEE symposium on ‘FPGAs for custom computing machines’",
      "Reconfigurable computing 489"
    ],
    "pages": [
      "104",
      "105",
      "107",
      "108",
      "109",
      "110",
      "111",
      "3087–3090 112",
      "113",
      "4867 114",
      "117–130 115",
      "116",
      "117",
      "118",
      "119",
      "120",
      "121",
      "122",
      "123",
      "2002 124",
      "245–286 125",
      "126",
      "129"
    ],
    "publisher": [
      "Imperial College London",
      "Massachussets Institute of Technology, Department of Electrical Engineering and Computer Science",
      "IEEE Computer Society Press",
      "IEEE Computer Society Press",
      "IEEE Computer Society Press",
      "Springer",
      "IEEE Computer Society Press",
      "IEEE Computer Society Press",
      "IEEE Computer Society Press",
      "Springer"
    ],
    "title": [
      "A comparison of automatic word length optimization procedures’",
      "High level synthesis and word length optimization of digital signal processing systems’",
      "Bit-width optimization for configurable DSP’s by multi-interval analysis’. Proceedings of the 34th Asilomar conference on Signals, systems and computers, 2000 106 STEPHENSON, M.W.: ‘Bitwise: Optimizing bitwidths using data-range propagation’",
      "FRIDGE: A fixedpoint design and simulation environment’",
      "System-level fixed-point design based on an interpolative approach’",
      "Word-length optimization for high-level synthesis of digital signal processing systems’",
      "Word-length determination and scaling software for a signal flow block diagram’",
      "Simulation-based word-length optimization method for fixed-point digital signal processing systems’",
      "Automatic mapping of multiple applications to multiple adaptive computing systems’",
      "A framework for development and distribution of hardware acceleration’. Reconfigurable technology: FPGAs and reconfigurable processors for computing and communications",
      "Mapping a single assignment programming language to reconfigurable systems’",
      "The Ponder policy specification language’",
      "Compiling policy descriptions into reconfigurable firewall processors’",
      "Mapping a domain specific language to a platform FPGA’",
      "High-level language extensions for run-time reconfigurable systems’",
      "Framework and tools for runtime reconfigurable designs’",
      "Compiling run-time parametrisable designs’",
      "Branch optimisation techniques for hardware compilation’",
      "PICO: automatically designing custom computers’",
      "An overview of the COBRA-ABS high-level synthesis system for multi-FPGA systems’",
      "Instruction-level parallelism for reconfigurable computing’",
      "Field-programmable logic and applications’"
    ],
    "type": "article-journal",
    "volume": [
      "43",
      "21",
      "35",
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "GOKHALE",
        "given": "M."
      },
      {
        "family": "STONE",
        "given": "J."
      },
      {
        "family": "BABB",
        "given": "J."
      },
      {
        "family": "REINARD",
        "given": "M."
      },
      {
        "family": "MORITZ",
        "given": "A.N.D.R.A.S."
      },
      {
        "given": "C."
      },
      {
        "others": true
      },
      {
        "family": "ZIEGLER",
        "given": "H."
      },
      {
        "family": "SO",
        "given": "B."
      },
      {
        "family": "HALL",
        "given": "M."
      },
      {
        "family": "DINIZ",
        "given": "P."
      },
      {
        "family": "RISSA",
        "given": "T."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "CHEUNG",
        "given": "P.Y.K."
      },
      {
        "family": "BJESSE",
        "given": "P."
      },
      {
        "family": "CLAESSEN",
        "given": "K."
      },
      {
        "family": "SHEERAN",
        "given": "M."
      },
      {
        "family": "SINGH",
        "given": "S."
      },
      {
        "family": "SINGH",
        "given": "S."
      },
      {
        "family": "LILLIEROTH",
        "given": "C.J."
      },
      {
        "family": "GUO",
        "given": "S."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "MCKEEVER",
        "given": "S.W."
      },
      {
        "family": "MCKEEVER",
        "given": "S.W."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "DERBYSHIRE",
        "given": "A."
      },
      {
        "family": "OU",
        "given": "J."
      },
      {
        "family": "PRASANNA",
        "given": "V."
      },
      {
        "family": "BERGMANN",
        "given": "N.W."
      },
      {
        "family": "CHUNG",
        "given": "Y.Y."
      }
    ],
    "citation-number": [
      "130"
    ],
    "container-title": [
      "Proceedings of the symposium on ‘Field-programmable custom computing machines’",
      "IEEE symposium on Field-programmable custom computing machines (IEEE",
      "Proceedings of the international conference on Engineering of reconfigurable systems and algorithms (CSREA Press",
      "Proceedings of the ACM international conference on Functional programming (ACM Press",
      "Proceedings of the symposium on Field-programmable custom computing machines",
      "‘Field-programmable logic and applications’, LNCS 1482",
      "‘Formal methods in computer-aided design’, LNCS 2517",
      "‘Customisable hardware compilation’. Proceedings of the international conference on Engineering of reconfigurable systems and algorithms (CSREA Press",
      "Proceedings of the international symposium on Field-programmable custom computing machines",
      "Journal of Systems Architecture",
      "IEEE Transactions on Consumer Electronics"
    ],
    "date": [
      "1998",
      "1999",
      "2002",
      "2004",
      "1998",
      "1999",
      "2001",
      "1998",
      "2002",
      "2004",
      "2004",
      "1995",
      "1997"
    ],
    "editor": [
      {
        "family": "AAGAARD",
        "given": "M.D."
      },
      {
        "family": "O’LEARY",
        "given": "J.W."
      },
      {
        "family": "TODMAN",
        "given": "T."
      },
      {
        "family": "COUTINHO",
        "given": "J.G.F."
      },
      {
        "family": "LUK",
        "given": "W."
      }
    ],
    "location": [
      "Washington",
      "Washington",
      "New York",
      "San Diego, CA",
      "New York",
      "Washington",
      "Berlin",
      "Berlin",
      "San Diego, CA",
      "Washington"
    ],
    "note": [
      "141 ATHANAS, P.M., and ABBOTT, A.L.: ‘Real-time image processing on a custom computing platform’,"
    ],
    "pages": [
      "131",
      "132",
      "77–88 133",
      "134",
      "135",
      "136",
      "315–337 137",
      "138",
      "139",
      "140",
      "16–24 142",
      "925–933"
    ],
    "publisher": [
      "IEEE Computer Society Press",
      "IEEE Computer Society Press",
      "IEEE Computer Society Press",
      "Springer",
      "Springer",
      "IEEE Computer Society Press",
      "IEEE Computer"
    ],
    "title": [
      "NAPA C: compiling for a hybrid RISC/FPGA architecture’",
      "Parallelizing applications into silicon’. Proceedings of the symposium on FPGAs for custom computing machines",
      "Coarse-grain pipelining on multiple-FPGA architectures’",
      "Automated combination of simulation and hardware prototyping’",
      "Lava: hardware design in Haskell’",
      "Formal verification of reconfigurable cores’",
      "An integrated system for developing regular array design’",
      "Pebble: a language for parametrised and reconfigurable hardware design’",
      "Compiling hardware descriptions with relative placement information for parametrised libraries’",
      "PyGen: a MATLAB/Simulink based tool for synthesizing parameterized and energy efficient designs using FPGAs’",
      "Video compression with custom computers’"
    ],
    "type": "article-journal",
    "volume": [
      "47",
      "28",
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "BERRY",
        "given": "G."
      },
      {
        "family": "KISHINEVSKY",
        "given": "M."
      }
    ],
    "citation-number": [
      "143"
    ],
    "title": [
      "Hardware esterel language extension proposal’"
    ],
    "type": null,
    "url": [
      "http://www.esterel-technologies.com/v2/solutions/"
    ]
  },
  {
    "author": [
      {
        "family": "BLUM",
        "given": "T."
      },
      {
        "family": "PAAR",
        "given": "C."
      },
      {
        "family": "BONDALAPATI",
        "given": "K."
      },
      {
        "family": "PRASANNA",
        "given": "V.K."
      },
      {
        "family": "BOVE",
        "given": "V.M."
      },
      {
        "family": "WATLINGTON",
        "given": "J."
      },
      {
        "family": "CHEOPS",
        "given": "J."
      },
      {
        "family": "CLARK",
        "given": "C.R."
      },
      {
        "family": "SCHIMMEL",
        "given": "D.E."
      },
      {
        "family": "DAO",
        "given": "M."
      },
      {
        "family": "COOK",
        "given": "T."
      },
      {
        "family": "SILVER",
        "given": "D."
      },
      {
        "family": "D’Urbano",
        "given": "P."
      },
      {
        "family": "DITMAR",
        "given": "J."
      },
      {
        "family": "TORKELSSON",
        "given": "K."
      },
      {
        "family": "JANTSCH",
        "given": "A."
      },
      {
        "family": "FENDER",
        "given": "J."
      },
      {
        "family": "ROSE",
        "given": "J."
      },
      {
        "family": "FRANKLIN",
        "given": "R."
      },
      {
        "family": "D.",
        "given": "Carver"
      },
      {
        "family": "HUTCHINGS",
        "given": "B.L."
      },
      {
        "family": "FRASER",
        "given": "C."
      },
      {
        "family": "HANSON",
        "given": "D."
      },
      {
        "family": "GOKHALE",
        "given": "M."
      },
      {
        "family": "DUBOIS",
        "given": "D."
      },
      {
        "family": "DUBOIS",
        "given": "A."
      },
      {
        "family": "BOORMAN",
        "given": "M."
      },
      {
        "family": "POOLE",
        "given": "S."
      },
      {
        "family": "HOGSETT",
        "given": "V."
      },
      {
        "family": "GURA",
        "given": "N."
      },
      {
        "family": "SHANTZ",
        "given": "S.C."
      },
      {
        "family": "EBERLE",
        "given": "H."
      },
      {
        "others": true
      },
      {
        "family": "HAGLUND",
        "given": "P."
      },
      {
        "family": "MENCER",
        "given": "O."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "TAI",
        "given": "B."
      },
      {
        "family": "HANKERSON",
        "given": "D."
      },
      {
        "family": "MENEZES",
        "given": "A."
      },
      {
        "family": "VANSTONE",
        "given": "S."
      },
      {
        "family": "HANRAHAN",
        "given": "P."
      },
      {
        "family": "HAYNES",
        "given": "S.D."
      },
      {
        "family": "STONE",
        "given": "J."
      },
      {
        "family": "CHEUNG",
        "given": "P.Y.K."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "HAYNES",
        "given": "S.D."
      },
      {
        "family": "EPSOM",
        "given": "H.G."
      },
      {
        "family": "COOPER",
        "given": "R.J."
      },
      {
        "family": "MCALPINE",
        "given": "P.L."
      },
      {
        "family": "HOLZMANN",
        "given": "G."
      },
      {
        "family": "JIANG",
        "given": "J."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "RUECKERT",
        "given": "D."
      }
    ],
    "citation-number": [
      "144"
    ],
    "container-title": [
      "Proceedings of the international conference on Field programmable technology (IEEE",
      "Proceedings IEEE symposium on Field-programmable custom computing machines",
      "‘Field programmable logic and applications’, LNCS 1896",
      "Proceedings of the international conference on Field-programmable technology (IEEE",
      "Proceedings of the symposium on Field-programmable custom computing machines",
      "LNCS 2438",
      "Proceedings of the Cryptographic hardware and embedded systems, LNCS 2523",
      "Proceedings of the international conference on Engineering of reconfigurable systems and algorithms",
      "Proceedings of the Graphics interface ’86",
      "‘Field programmable logic and applications’, LNCS 2438",
      "‘A 21.54 Gbit/s fully pipelined AES processor on FPGA’. Proceedings of the symposium on Field-programmable custom computing machines",
      "Proceedings of the symposium on Field-programmable custom computing machines",
      "Proceedings of the international conference on Field-programmable technology (IEEE",
      "Proceedings of the symposium on Field-programmable custom computing machines",
      "IEEE Transactions on Computers",
      "IEEE Transactions on Circuits and Systems for Video Technology",
      "IEEE Computer",
      "IEEE Transactions on Software Engineering"
    ],
    "date": [
      "2001",
      "1999",
      "1995",
      "2003",
      "1995",
      "2000",
      "2003",
      "2002",
      "1995",
      "2002",
      "2002",
      "2004",
      "1986-05",
      "2000",
      "2002",
      "2004",
      "1997",
      "2001",
      "2003",
      "2004",
      "1985"
    ],
    "editor": [
      {
        "family": "GLESNER",
        "given": "M."
      },
      {
        "family": "ZIPF",
        "given": "P."
      },
      {
        "family": "BENOVELL",
        "given": "M."
      },
      {
        "literal": "in KALISKI JR., B.S., KOÇ, Ç.K., and PARR, C."
      },
      {
        "family": "HODJAT",
        "given": "A."
      },
      {
        "family": "VERBAUWHEDE",
        "given": "I."
      },
      {
        "family": "P.B.",
        "given": "J.A.M.E.S.-R.O.X.B.Y."
      },
      {
        "family": "DOWNS",
        "given": "D.J."
      },
      {
        "family": "SMITH",
        "given": "M."
      },
      {
        "family": "VILLASENOR",
        "given": "J."
      }
    ],
    "genre": [
      "(Benjamin/Cummings Pub."
    ],
    "issue": [
      "7",
      "5"
    ],
    "location": [
      "Washington",
      "Berlin",
      "New York",
      "Washington",
      "Menlo Park, CA",
      "Berlin",
      "Berlin",
      "Washington",
      "Washington",
      "LEE, D.U., LUK, W., WANG, C., JONES, C",
      "Washington"
    ],
    "note": [
      "165 LEONARD, J., and MANGIONE-Smith, W.H.: ‘A case study of partially evaluated hardware circuits: key-specific DES’, ‘Field programmable logic and applications, LNCS 1304 (Springer, Berlin, 1997) 166 MAHLKE, S. et al.: ‘Bitwidth cognizant architecture synthesis of custom hardware accelerators’, IEEE Transactions on Computer-Aided Design, 2001, 20(11) 167 MAZZEO, A., ROMANO, L., and SAGGESE, G.P.: ‘FPGA-based implementation of a serial RSA processor’. Proceedings of the Design, automation and test in Europe conference (IEEE, New York, 2003) 168 MONTGOMERY, P.: ‘Modular multiplication without trial division’, Mathematics of Computation,"
    ],
    "pages": [
      "759–764 145",
      "146",
      "140–149 147",
      "148",
      "149",
      "150",
      "151",
      "152",
      "153",
      "154",
      "349–365 155",
      "2003 156",
      "157",
      "491 158",
      "50–57 159",
      "160",
      "161",
      "279–295 162",
      "163",
      "164",
      "519–521"
    ],
    "publisher": [
      "IEEE Computer Society Press",
      "Springer",
      "IEEE Computer Society Press",
      "Co",
      "Springer",
      "Springer",
      "Springer",
      "IEEE Computer Society Press",
      "IEEE Computer Society Press",
      "IEEE Computer Society Press"
    ],
    "title": [
      "High-radix Montgomery modular exponentiation on reconfigurable hardware’",
      "Dynamic precision management for loop computations on reconfigurable architectures’. Proceedings of the symposium on Field-programmable custom computing machines",
      "A reconfigurable data-flow system for video processing’",
      "A pattern-matching co-processor for network intrusion detection systems’",
      "Acceleration of templatebased ray casting for volume visualization using FPGAs’",
      "A dynamically reconfigurable FPGA-based content addressable memory for internet protocol characterization’",
      "A high-speed ray tracing engine built on a field-programmable system’",
      "Assisting network intrusion detection with reconfigurable hardware’",
      "A retargetable C compiler: design and implementation",
      "Granidt: towards gigabit rate network intrusion detection technology’",
      "Field programmable logic and applications’",
      "An end-to-end systems approach to elliptic curve cryptography’",
      "PyHDL: hardware scripting with Python’",
      "Guide to elliptic curve cryptography",
      "Using caching and breadth-first search to speed up raytracing’",
      "Reconfigurable computing",
      "Video image processing with the SONIC architecture’",
      "Ultra-SONIC: a reconfigurable architecture for video image processing’",
      "The model checker SPIN’",
      "An efficient content addressable memory implementation using dynamic routing’",
      "FPGA-based computation of free-form deformations in medical image registration’",
      "A flexible hardware encoder for low-density paritycheck codes’"
    ],
    "type": "article-journal",
    "volume": [
      "50",
      "5",
      "33",
      "23",
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "MULLER",
        "given": "H."
      },
      {
        "family": "WINCKLER",
        "given": "J."
      },
      {
        "family": "NAKAMARU",
        "given": "K."
      },
      {
        "family": "OHNO",
        "given": "Y."
      },
      {
        "given": "N.A.L.L.A.T.E.C.H."
      },
      {
        "family": "ORLANDO",
        "given": "G."
      },
      {
        "family": "PAAR",
        "given": "C."
      },
      {
        "family": "ORLANDO",
        "given": "G."
      },
      {
        "family": "PAAR",
        "given": "C."
      },
      {
        "family": "PARKER",
        "given": "S."
      },
      {
        "family": "MARTIN",
        "given": "W."
      },
      {
        "family": "SLOAN",
        "given": "P."
      },
      {
        "family": "SHIRLEY",
        "given": "P."
      },
      {
        "family": "SMITS",
        "given": "B."
      },
      {
        "family": "HANSEN",
        "given": "C."
      },
      {
        "family": "PASHAM",
        "given": "V."
      },
      {
        "family": "TRIMBERGER",
        "given": "S."
      },
      {
        "family": "PLUNKETT",
        "given": "D."
      },
      {
        "family": "BAILEY",
        "given": "M."
      },
      {
        "family": "QUENOT",
        "given": "G.M."
      },
      {
        "family": "KRALJIC",
        "given": "I.C."
      },
      {
        "family": "SEROT",
        "given": "J."
      },
      {
        "family": "ZAVIDOVIQUE",
        "given": "B."
      },
      {
        "family": "RATHMAN",
        "given": "S."
      },
      {
        "family": "SLAVENBURG",
        "given": "G."
      },
      {
        "family": "EIJNDHOVEN",
        "given": "J.T.J."
      },
      {
        "family": "VISSERS",
        "given": "K.A."
      }
    ],
    "citation-number": [
      "169"
    ],
    "container-title": [
      "Proceedings of the workshop on Cryptographic hardware and embedded systems, LNCS 1965",
      "Proceedings of the workshop on Cryptographic hardware and embedded systems, LNCS 2162",
      "Proceedings of the 1999 symposium on Interactive 3D graphics",
      "178 PATTERSON, C.: ‘High performance DES encryption in Virtex FPGAs using JBits’. Proceedings of the international conference on Field-programmable custom computing machines",
      "Proceedings of the IEEE workshop on FPGAs for custom computing machines",
      "IEEE Transactions on Visualization and Computer Graphics",
      "Xilinx Application note",
      "IEEE Signal Processing Magazine",
      "Communications of ACM",
      "IEEE Transactions on Computers",
      "IEEE Transactions on VLSI"
    ],
    "date": [
      "1992",
      "1997",
      "1977-01",
      "2000",
      "2001",
      "1999-04",
      "2000",
      "1985",
      "1994",
      "1998",
      "1978",
      "2003",
      "2003",
      "2004"
    ],
    "editor": [
      {
        "family": "KOÇ",
        "given": "Ç.K."
      },
      {
        "family": "NACCACHE",
        "given": "D."
      },
      {
        "family": "PAAR",
        "given": "C."
      },
      {
        "family": "RIVEST",
        "given": "R.L."
      },
      {
        "family": "SHAMIR",
        "given": "A."
      },
      {
        "family": "ADLEMAN",
        "given": "L."
      }
    ],
    "issue": [
      "4",
      "8",
      "2",
      "2",
      "4",
      "6"
    ],
    "location": [
      "Berlin",
      "New York",
      "Washington",
      "Berlin",
      "SIMA, M., COTOFANA, S.D., VASSILIADIS, S., VAN"
    ],
    "note": [
      "XAPP270, 2001.",
      "SAGGESE, G.P., MAZZEO, A., MAZZOCCA, N., and STROLLO, A.G.M.: ‘An FPGA-based performance analysis of the unrolling, tiling, and pipelining of the AES Algorithm’, in CHEUNG, P.Y.K., CONSTANTINIDES, G.A., and DE SOUSA, J.T.: ‘Field-programmable logic and applications, LNCS 2778, 2003 184 SATOH, A., and TAKANO, K.:",
      "SEDCOLE, P., CHEUNG, P.Y.K., CONSTANTINIDES, G.A., and LUK, W.: ‘A reconfigurable platform for real-time embedded video image processing’, in ‘Field programmable logic and applications, LNCS 2778",
      "Reconfigurable computing 493"
    ],
    "pages": [
      "170",
      "316–328 171",
      "174",
      "175",
      "176",
      "177",
      "113–121 179",
      "52–60 180",
      "181",
      "108–117 182",
      "120–126 183",
      "449–460 185",
      "186",
      "622–635"
    ],
    "publisher": [
      "Springer",
      "ACM Press",
      "IEEE",
      "IEEE Computer Graphics and Applications",
      "IEEE Computer Society Press",
      "Springer"
    ],
    "title": [
      "Distributed image synthesis with breadthfirst ray tracing and the Ray-Z-buffer’, in Data structures and efficient algorithms – final report on the DFG special initiative, LNCS 594",
      "Breadth-first ray tracing using uniform spatial subdivision’",
      "Ballynuey 2: Full-length PCI card DIME motherboard with four DIME slots, Nallatech, NT190-0045, 2002 172 National Bureau of Standards: ‘Announcing the data encryption standard, Technical report FIPS Publication 46, US Commerce Department, National Bureau of Standards",
      "173 National Insititute of Standards and Technology: ‘Advanced encryption standard",
      "A high performance reconfigurable elliptic curve for GF (2m )’",
      "A scalable GF (p) Elliptic Curve processor architecture for programmable hardware’",
      "Interactive ray tracing’",
      "High-speed DES and triple DES encryptor/decryptor’",
      "The vectorization of a ray-racing algorithm for increased speed’",
      "A reconfigurable compute engine for real-time vision automata prototyping’",
      "Processing the new world of interactive media’",
      "A method for obtaining digital signatures and public-key cryptosystems’",
      "A scalable dual-field elliptic curve cryptographic processor’",
      "Pel reconstruction on FPGA-augmented TriMedia’"
    ],
    "type": "article-journal",
    "url": [
      "http://csrc.nist.gov/publication/drafts/dfips-AES.pdf",
      "http://www.xilinx.com/bvdocs/appnotes/xapp270.pdf"
    ],
    "volume": [
      "3",
      "5",
      "15",
      "21",
      "52",
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "SOURDIS",
        "given": "I."
      },
      {
        "family": "PNEVMATIKATOS",
        "given": "D."
      },
      {
        "family": "CHEUNG",
        "given": "P.Y.K."
      },
      {
        "family": "CONSTANTINIDES",
        "given": "G.A."
      },
      {
        "family": "SOUSA",
        "given": "D.E."
      },
      {
        "given": "J.T."
      },
      {
        "family": "STANDAERT",
        "given": "F.X."
      },
      {
        "family": "ROUVROY",
        "given": "G."
      },
      {
        "family": "QUISQUATER",
        "given": "J.J."
      },
      {
        "family": "LEGAT",
        "given": "J.D."
      },
      {
        "family": "STYLES",
        "given": "H."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "TANG",
        "given": "S.H."
      },
      {
        "family": "TSUI",
        "given": "K.S."
      },
      {
        "family": "LEONG",
        "given": "P.H.W."
      },
      {
        "family": "TODMAN",
        "given": "T."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "TODMAN",
        "given": "T."
      },
      {
        "family": "LUK",
        "given": "W."
      },
      {
        "family": "UDDIN",
        "given": "M.M."
      },
      {
        "family": "CAO",
        "given": "Y."
      },
      {
        "family": "YASUURA",
        "given": "H."
      },
      {
        "family": "WENBAN",
        "given": "A."
      },
      {
        "family": "O’LEARY",
        "given": "J.W."
      },
      {
        "family": "BROWN",
        "given": "G.M."
      }
    ],
    "citation-number": [
      "187"
    ],
    "container-title": [
      "Proceedings of the Cryptographic hardware and embedded systems, LNCS 2779",
      "Proceedings of the symposium on Field-programmable custom computing machines",
      "Proceedings of the international conference on Field programmable technology (IEEE",
      "Proceedings of the symposium on Field-programmable custom computing machines",
      "Proceedings of the 36th Hawaii international conference on System sciences (IEEE",
      "Proceedings of the international symposium on Systems synthesis (ACM Press",
      "IEEE symposium on FPGAs for custom computing machines",
      "‘A DES ASIC suitable for network encryption at 10 Gbps and beyond’, in KOÇ, Ç.K., and PAAR, C.: Proceedings of the Cryptographic hardware and embedded systems, LNCS 1717",
      "LNCS",
      "IEEE Computer"
    ],
    "date": [
      "2003",
      "2003",
      "2002",
      "2003",
      "2001",
      "2003",
      "2002",
      "1993",
      "1996",
      "1999",
      "1998"
    ],
    "editor": [
      {
        "family": "WALTER",
        "given": "C.D."
      },
      {
        "family": "KOÇ",
        "given": "Ç.K."
      },
      {
        "family": "PAAR",
        "given": "C."
      },
      {
        "family": "WENBAN",
        "given": "A."
      },
      {
        "family": "BROWN",
        "given": "G."
      },
      {
        "family": "E.L."
      },
      {
        "family": "GASS",
        "given": "K."
      }
    ],
    "issue": [
      "12"
    ],
    "location": [
      "Berlin",
      "Washington",
      "New York",
      "Washington",
      "New York",
      "New York",
      "Washington",
      "WILCOX, D.C., PIERSON, L.G., ROBERTSON, P.J., WITZKE",
      "Berlin",
      "Part V"
    ],
    "note": [
      "198 WILLIAMS, J.A., DAWOOD, A.S., and VISSER, S.J.: ‘FPGA-based cloud detection for real-time onboard remote sensing’. Proceedings of the international conference on Field-programmable technology (IEEE, New York, 2002) 199 WOODS, R., TRAINOR, D., and HERON, J.P.: ‘Applying an XC6200 to real-time image processing’,"
    ],
    "pages": [
      "189",
      "191",
      "192",
      "193",
      "194",
      "195",
      "46–52 196",
      "197",
      "30–38"
    ],
    "publisher": [
      "Springer",
      "IEEE Computer Society Press",
      "IEEE Computer Society Press",
      "IEEE Computer Society Press",
      "Springer-Verlag",
      "IEEE Design and Test of Computers"
    ],
    "title": [
      "Fast, large-scale string matching for a 10Gbps FPGA-based network intrusion system’",
      "Field programmable logic and applications’",
      "188 Spin",
      "Efficient implementation of Rijndael encryption in reconfigurable hardware: improvements and design tradeoffs’",
      "Accelerating radiosity calculations using reconfigurable platforms’",
      "Modular exponentiation using parallel multipliers’",
      "Reconfigurable designs for ray tracing’",
      "Combining imperative and declarative hardware descriptions’",
      "An accelerated datapath width optimization scheme for area reduction of embedded systems’",
      "Codesign of communication protocols’",
      "A software development system for FPGA-based data acquisition systems’"
    ],
    "type": "article-journal",
    "url": [
      "http://spinroot.com/spin/whatispin.html."
    ],
    "volume": [
      "2778",
      "26",
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "GIELEN",
        "given": "G."
      },
      {
        "family": "RUTENBAR",
        "given": "R."
      },
      {
        "family": "GIELEN",
        "given": "G."
      },
      {
        "family": "GIELEN",
        "given": "G."
      },
      {
        "family": "DONNAY",
        "given": "S."
      },
      {
        "family": "GIELEN",
        "given": "G."
      },
      {
        "family": "SANSEN",
        "given": "W."
      },
      {
        "family": "CROLS",
        "given": "J."
      },
      {
        "family": "DONNAY",
        "given": "S."
      },
      {
        "family": "STEYAERT",
        "given": "M."
      },
      {
        "family": "GIELEN",
        "given": "G."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of the IEEE",
      "‘Advances in analog circuit design’",
      "Proceedings of the 7th international workshop on Power and timing modeling, optimization and simulation (PATMOS",
      "Proceedings of the international conference on Computer-aided design (ICCAD",
      "8 WAMBACQ",
      "IEEE Transactions on Microwave Theory and Techniques",
      "IEEE Transactions on Circuits and Systems, Part I"
    ],
    "date": [
      "2000",
      "2002",
      "1999",
      "1997",
      "1995",
      "2002",
      "2001"
    ],
    "editor": [
      {
        "family": "HUIJSING",
        "given": "J."
      },
      {
        "family": "SANSEN",
        "given": "W."
      },
      {
        "family": "PLASSCHE",
        "given": "V.A.N.D.E.R."
      },
      {
        "given": "R."
      },
      {
        "family": "P.",
        "given": "V.A.N.D.E.R.S.T.E.E.N."
      },
      {
        "family": "G.",
        "given": "R.O.L.A.I.N."
      },
      {
        "family": "Y.",
        "given": "D.O.B.R.O.V.O.L.N.Y."
      },
      {
        "family": "P.",
        "given": "G.O.F.F.I.O.U.L."
      },
      {
        "family": "M."
      },
      {
        "family": "DONNAY",
        "given": "S."
      }
    ],
    "genre": [
      "itrs.net 2"
    ],
    "issue": [
      "12",
      "1",
      "11"
    ],
    "note": [
      "ch. 18 5 ‘The MEDEA+ Design Automation Roadmap 2003’,",
      "9 VANDERSTEEN, G. et al.: ‘Efficient bit-error-rate estimation of multicarrier transceivers’. Proceedings of the Design, automation and test in Europe (DATE) conference,"
    ],
    "pages": [
      "1825–1854 3",
      "360–368 4",
      "47–56 7",
      "550–553",
      "1554–1562",
      "164–168"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "International Technology Roadmap for Semiconductors 2003’",
      "Computer-aided design of analog and mixed-signal integrated circuits’",
      "Modeling and analysis techniques for system-level architectural design of telecom frontends’",
      "Top-down design of mixed-mode systems: challenges and solutions’",
      "High-level analog/digital partitioning in low-power signal processing applications’",
      "A high-level design and optimization tool for analog RF receiver front-ends’",
      "Dataflow simulation of mixed-signal communication circuits using a local multirate, multicarrier signal representation’"
    ],
    "type": "article-journal",
    "url": [
      "http://public.",
      "http://www.medea.org"
    ],
    "volume": [
      "88",
      "50",
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "WAMBACQ",
        "given": "P."
      },
      {
        "family": "VANDERSTEEN",
        "given": "G."
      },
      {
        "family": "DONNAY",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of the international conference on Electronics, circuits and systems (ICECS"
    ],
    "date": [
      "1999-09"
    ],
    "pages": [
      "525–528"
    ],
    "title": [
      "High-level simulation and power modeling of mixed-signal front-ends for digital telecommunications’"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "11"
    ],
    "title": [
      "Virtual Socket Interface Alliance, several documents including ‘VSIA architecture document’ and ‘Analog/mixed-signal extension document’"
    ],
    "type": null,
    "url": [
      "http://www.vsia.org"
    ]
  },
  {
    "author": [
      {
        "family": "VANDENBUSSCHE",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems, Part"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "300–309"
    ],
    "title": [
      "Systematic design of high-accuracy currentsteering D/A converter macrocells for integrated VLSI systems’"
    ],
    "type": "article-journal",
    "volume": [
      "II",
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "CHRISTEN",
        "given": "E."
      },
      {
        "family": "BAKALAR",
        "given": "K."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems, part II: Analog and Digital Signal Processing"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "10"
    ],
    "title": [
      "VHDL-AMS – a hardware description language for analog and mixed-signal applications’"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "citation-number": [
      "14"
    ],
    "title": [
      "IEEE 1076.1 Working Group: ‘Analog and mixed-signal extensions to VHDL’"
    ],
    "type": null,
    "url": [
      "http://www.eda.org/vhdl-ams/"
    ]
  },
  {
    "author": [
      {
        "family": "KUNDERT",
        "given": "K."
      },
      {
        "family": "ZINKE",
        "given": "O."
      }
    ],
    "citation-number": [
      "15"
    ],
    "date": [
      "2004"
    ],
    "note": [
      "16 ‘Verilog-AMS Language Reference Manual’ version 2.1,"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "The designer’s guide to Verilog-AMS"
    ],
    "type": null,
    "url": [
      "http://www.eda.org/"
    ]
  },
  {
    "author": [
      {
        "family": "ANTAO",
        "given": "B."
      },
      {
        "family": "EL-TURKY",
        "given": "F."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of the IEEE Custom integrated circuits conference (CICC"
    ],
    "date": [
      "1992-05"
    ],
    "pages": [
      "12 2 1–12 2 4"
    ],
    "title": [
      "Automatic analog model generation for behavioral simulation’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BORCHERS",
        "given": "C."
      },
      {
        "family": "HEDRICH",
        "given": "L."
      },
      {
        "family": "BARKE",
        "given": "E."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design automation conference (DAC"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "236–239"
    ],
    "title": [
      "Equation-based behavioral model generation for nonlinear analog circuits’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "PILLAGE",
        "given": "L."
      },
      {
        "family": "ROHRER",
        "given": "R."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "352–366"
    ],
    "title": [
      "Asymptotic waveform evaluation for timing analysis’"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "SILVEIRA",
        "given": "L."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM international conference on Computer-aided design (ICCAD"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "288–294"
    ],
    "title": [
      "A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ODABASIOGLU",
        "given": "A."
      },
      {
        "family": "CELIK",
        "given": "M."
      },
      {
        "family": "PILEGGI",
        "given": "L."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "645–654"
    ],
    "title": [
      "PRIMA: passive reducedorder interconnect macromodeling algorithm’"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "ROYCHOWDHURY",
        "given": "J."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems, Part"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1273–1288"
    ],
    "title": [
      "Reduced-order modeling of time-varying systems’"
    ],
    "type": "article-journal",
    "volume": [
      "II",
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "WAMBACQ",
        "given": "P."
      },
      {
        "family": "GIELEN",
        "given": "G."
      },
      {
        "family": "KINGET",
        "given": "P."
      },
      {
        "family": "SANSEN",
        "given": "W."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems, Part"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "335–345"
    ],
    "title": [
      "High-frequency distortion analysis of analog integrated circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "II",
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "PENG",
        "given": "L."
      },
      {
        "family": "PILEGGI",
        "given": "L."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "2003-06"
    ],
    "pages": [
      "472–477"
    ],
    "title": [
      "NORM: compact model order reduction of weakly nonlinear systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "REWIENSKI",
        "given": "M."
      },
      {
        "family": "WHITE",
        "given": "J."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "155–170"
    ],
    "title": [
      "A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micromachined devices’"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "NING",
        "given": "D.O.N.G."
      },
      {
        "family": "ROYCHOWDHURY",
        "given": "J."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "2003-06"
    ],
    "pages": [
      "484–489"
    ],
    "title": [
      "Piecewise polynomial nonlinear model reduction’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DAEMS",
        "given": "W."
      },
      {
        "family": "GIELEN",
        "given": "G."
      },
      {
        "family": "SANSEN",
        "given": "W."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "517–534"
    ],
    "title": [
      "Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "TH.",
        "given": "K.I.E.L.Y."
      },
      {
        "family": "GIELEN",
        "given": "G."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceedings of the Design, automation and test in Europe (DATE) conference"
    ],
    "date": [
      "2004-02"
    ],
    "pages": [
      "448–453"
    ],
    "title": [
      "Performance modeling of analog integrated circuits using least-squares support vector machines’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LIU",
        "given": "H."
      },
      {
        "family": "SINGHEE",
        "given": "A."
      },
      {
        "family": "RUTENBAR",
        "given": "R."
      },
      {
        "family": "CARLEY",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "2002-06"
    ],
    "note": [
      "Mixed-signal integrated SoC 535"
    ],
    "pages": [
      "437–442"
    ],
    "title": [
      "Remembrance of circuits past: macromodeling by data mining in large analog design spaces’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LAUWERS",
        "given": "E."
      },
      {
        "family": "GIELEN",
        "given": "G."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "155 –162"
    ],
    "title": [
      "Power estimation methods for analog circuits for architectural exploration of integrated systems’"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "F.",
        "given": "D.E.B.E.R.N.A.R.D.I.N.I.S."
      },
      {
        "family": "JORDAN",
        "given": "M."
      },
      {
        "family": "SANGIOVANNI-VINCENTELLI",
        "given": "A."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Proceedings of the Design automation conference (DAC"
    ],
    "date": [
      "2003-06"
    ],
    "pages": [
      "964–969"
    ],
    "title": [
      "Support vector machines for analog circuit performance representation’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "VESELINOVIC",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Proceedings of the IEEE European design & test conference (ED&TC"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "119–123"
    ],
    "title": [
      "A flexible topology selection program as part of an analog synthesis system’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HARJANI",
        "given": "R."
      },
      {
        "family": "SHAO",
        "given": "J."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Kluwer International Journal on Analog Integrated Circuits and Signal Processing"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "23–43"
    ],
    "title": [
      "Feasibility and performance region modeling of analog and digital circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "HARJANI",
        "given": "R."
      },
      {
        "family": "RUTENBAR",
        "given": "R."
      },
      {
        "family": "CARLEY",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1247–1265"
    ],
    "title": [
      "OASYS: a framework for analog circuit synthesis’"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "F.",
        "given": "E.L.-T.U.R.K.Y."
      },
      {
        "family": "PERRY",
        "given": "E."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "680–691"
    ],
    "title": [
      "BLADES: an artificial intelligence approach to analog circuit design’"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "KOH",
        "given": "H."
      },
      {
        "family": "C.",
        "given": "S.É.Q.U.I.N."
      },
      {
        "family": "GRAY",
        "given": "P."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "113–125"
    ],
    "title": [
      "OPASYN: a compiler for CMOS operational amplifiers’"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "MAULIK",
        "given": "P."
      },
      {
        "family": "CARLEY",
        "given": "L.R."
      },
      {
        "family": "RUTENBAR",
        "given": "R."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "401–412"
    ],
    "title": [
      "Simultaneous topology selection and sizing of cell-level analog circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "NING",
        "given": "Z."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "Proceedings of the IEEE Custom integrated circuits conference (CICC"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "5 2 1–5 2 4"
    ],
    "title": [
      "SEAS: a simulated evolution approach for analog circuit synthesis’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KRUISKAMP",
        "given": "W."
      },
      {
        "family": "LEENAERTS",
        "given": "D."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design automation conference (DAC"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "550–553"
    ],
    "title": [
      "DARWIN: CMOS opamp synthesis by means of a genetic algorithm’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DEGRAUWE",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1106–1115"
    ],
    "title": [
      "IDAC: an interactive design tool for analog CMOS circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "HARVEY",
        "given": "J."
      },
      {
        "family": "ELMASRY",
        "given": "M."
      },
      {
        "family": "LEUNG",
        "given": "B."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1402–1416"
    ],
    "title": [
      "STAIC: an interactive framework for synthesizing CMOS and BiCMOS analog circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "GIELEN",
        "given": "G."
      },
      {
        "family": "WALSCHARTS",
        "given": "H."
      },
      {
        "family": "SANSEN",
        "given": "W."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "707–713"
    ],
    "title": [
      "Analog circuit design optimization based on symbolic simulation and simulated annealing’"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "GIELEN",
        "given": "G."
      },
      {
        "family": "WAMBACQ",
        "given": "P."
      },
      {
        "family": "SANSEN",
        "given": "W."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "The Proceedings of the IEEE"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "287–304"
    ],
    "title": [
      "Symbolic analysis methods and applications for analog circuits: a tutorial overview’"
    ],
    "type": "article-journal",
    "volume": [
      "82"
    ]
  },
  {
    "author": [
      {
        "family": "SWINGS",
        "given": "K."
      },
      {
        "family": "SANSEN",
        "given": "W."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "Proceedings of the IEEE European design automation conference (EDAC"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "475–479"
    ],
    "title": [
      "DONALD: a workbench for interactive design space exploration and sizing of analog circuits’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LAMPAERT",
        "given": "K."
      },
      {
        "family": "GIELEN",
        "given": "G."
      },
      {
        "family": "SANSEN",
        "given": "W."
      }
    ],
    "citation-number": [
      "45"
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Analog layout generation for performance and manufacturability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "G.",
        "given": "V.A.N.D.E.R.P.L.A.S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1037–1058"
    ],
    "title": [
      "AMGIE – A synthesis environment for CMOS analog integrated circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "MEDEIRO",
        "given": "F."
      },
      {
        "family": "B.",
        "given": "P.É.R.E.Z.-V.E.R.D.Ú."
      },
      {
        "family": "A.",
        "given": "R.O.D.R.Í.G.U.E.Z.-V.Á.Z.Q.U.E.Z."
      },
      {
        "family": "HUERTAS",
        "given": "J."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "762–772"
    ],
    "title": [
      "A vertically-integrated tool for automated design of modulators’"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "DOBOLI",
        "given": "A."
      },
      {
        "family": "VEMURI",
        "given": "R."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1556–1568"
    ],
    "title": [
      "Exploration-based high-level synthesis of linear analog systems operating at low/medium frequencies’"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "HERSHENSON",
        "given": "M."
      },
      {
        "family": "BOYD",
        "given": "S."
      },
      {
        "family": "LEE",
        "given": "T."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–21"
    ],
    "title": [
      "Optimal design of a CMOS op-amp via geometric programming’"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "MANDAL",
        "given": "P."
      },
      {
        "family": "VISVANATHAN",
        "given": "V."
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "22–38"
    ],
    "title": [
      "CMOS op-amp sizing using a geometric programming formulation’"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "HERSHENSON",
        "given": "D.E.L.M.A.R."
      },
      {
        "given": "M."
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "Proceedings of the international conference on Computer-aided design (ICCAD"
    ],
    "date": [
      "2002-11"
    ],
    "pages": [
      "317–324,"
    ],
    "title": [
      "Design of pipeline analog-to-digital converters via geometric programming’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "VANDERHAEGEN",
        "given": "J."
      },
      {
        "family": "BRODERSEN",
        "given": "R."
      }
    ],
    "citation-number": [
      "52"
    ],
    "container-title": [
      "Proceedings of the Design automation conference (DAC"
    ],
    "date": [
      "2004-06"
    ],
    "pages": [
      "133–138,"
    ],
    "title": [
      "Automated design of operational transconductance amplifiers using reversed geometric programming’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DIRECTOR",
        "given": "S."
      },
      {
        "family": "ROHRER",
        "given": "R."
      }
    ],
    "citation-number": [
      "53"
    ],
    "container-title": [
      "IEEE Transactions on Circuit Theory"
    ],
    "date": [
      "1969"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "330–337"
    ],
    "title": [
      "Automated network design – The frequency domain case’"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "NYE",
        "given": "W."
      },
      {
        "family": "RILEY",
        "given": "D."
      },
      {
        "family": "SANGIOVANNI-VINCENTELLI",
        "given": "A."
      },
      {
        "family": "TITS",
        "given": "A."
      }
    ],
    "citation-number": [
      "54"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1988"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "501–518"
    ],
    "title": [
      "DELIGHT.SPICE: an optimization-based system for the design of integrated circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "MEDEIRO",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "55"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE international conference on Computer-aided design (ICCAD"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "594–597,"
    ],
    "title": [
      "A statistical optimization-based approach for automated sizing of analog cells’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "PHELPS",
        "given": "R."
      },
      {
        "family": "KRASNICKI",
        "given": "M."
      },
      {
        "family": "RUTENBAR",
        "given": "R."
      },
      {
        "family": "CARLEY",
        "given": "L.R."
      },
      {
        "family": "HELLUMS",
        "given": "J."
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "6 "
    ],
    "pages": [
      "703–717"
    ],
    "title": [
      "Anaconda: simulation-based synthesis of analog circuits via stochastic pattern search’"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "PHELPS",
        "given": "R."
      },
      {
        "family": "KRASNICKI",
        "given": "M."
      },
      {
        "family": "RUTENBAR",
        "given": "R."
      },
      {
        "family": "CARLEY",
        "given": "L.R."
      },
      {
        "family": "HELLUMS",
        "given": "J."
      }
    ],
    "citation-number": [
      "57"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design automation conference (DAC"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "1–6,"
    ],
    "title": [
      "A case study of synthesis for industrial-scale analog IP: redesign of the equalizer/filter frontend for an ADSL CODEC’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "FRANCKEN",
        "given": "K."
      },
      {
        "family": "GIELEN",
        "given": "G."
      }
    ],
    "citation-number": [
      "58"
    ],
    "container-title": [
      "IEEE transactions on computer-aided design"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "8"
    ],
    "note": [
      "Mixed-signal integrated SoC 537"
    ],
    "pages": [
      "1049–1061"
    ],
    "title": [
      "A high-level simulation and synthesis environment for Delta-Sigma modulators’"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "GEERTS",
        "given": "Y."
      },
      {
        "family": "MARQUES",
        "given": "A."
      },
      {
        "family": "STEYAERT",
        "given": "M."
      },
      {
        "family": "SANSEN",
        "given": "W."
      }
    ],
    "citation-number": [
      "59"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "927–936"
    ],
    "title": [
      "A 3.3 V 15-bit delta-sigma ADC with a signal bandwith of 1.1 MHz for ADSL-applications’"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "GIELEN",
        "given": "G."
      },
      {
        "family": "FRANCKEN",
        "given": "K."
      },
      {
        "family": "MARTENS",
        "given": "E."
      },
      {
        "family": "VOGELS",
        "given": "M."
      }
    ],
    "citation-number": [
      "60"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "389–399"
    ],
    "title": [
      "An analytical integration method for the simulation of continuous-time modulators’"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "B.",
        "given": "D.E.S.M.E.D.T."
      },
      {
        "family": "GIELEN",
        "given": "G."
      }
    ],
    "citation-number": [
      "61"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "213–224"
    ],
    "title": [
      "WATSON: design space boundary exploration and model generation for analog and RF IC design’"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "DIRECTOR",
        "given": "S."
      },
      {
        "family": "MALY",
        "given": "W."
      },
      {
        "family": "STROJWAS",
        "given": "A."
      }
    ],
    "citation-number": [
      "62"
    ],
    "date": [
      "1990"
    ],
    "publisher": [
      "Kluwer Academic Publishers, Dortchet"
    ],
    "title": [
      "VLSI design for manufacturing: yield enhancement"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "ZHANG",
        "given": "J."
      },
      {
        "family": "STYBLINSKI",
        "given": "M."
      }
    ],
    "citation-number": [
      "63"
    ],
    "date": [
      "1995"
    ],
    "publisher": [
      "Kluwer Academic Publishers, Dortchet"
    ],
    "title": [
      "Yield and variability optimization of integrated circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "MUKHERJEE",
        "given": "T."
      },
      {
        "family": "CARLEY",
        "given": "L.R."
      },
      {
        "family": "RUTENBAR",
        "given": "R."
      }
    ],
    "citation-number": [
      "64"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE international conference on Computer-aided design (ICCAD"
    ],
    "date": [
      "1995-11"
    ],
    "pages": [
      "586–593"
    ],
    "title": [
      "Synthesis of manufacturable analog circuits’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DEBYSER",
        "given": "G."
      },
      {
        "family": "GIELEN",
        "given": "G."
      }
    ],
    "citation-number": [
      "65"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM internation conference on Computer-aided design (ICCAD"
    ],
    "date": [
      "1998-11"
    ],
    "pages": [
      "308–311"
    ],
    "title": [
      "Efficient analog circuit synthesis with simultaneous yield and robustness optimization’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ANTREICH",
        "given": "K."
      },
      {
        "family": "GRAEB",
        "given": "H."
      },
      {
        "family": "WIESER",
        "given": "C."
      }
    ],
    "citation-number": [
      "66"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "57–71"
    ],
    "title": [
      "Circuit analysis and optimization driven by worst-case distances’"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "KUHN",
        "given": "J."
      }
    ],
    "citation-number": [
      "67"
    ],
    "container-title": [
      "VLSI System Design"
    ],
    "date": [
      "1987-05"
    ],
    "title": [
      "Analog module generators for silicon compilation’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BEENKER",
        "given": "G."
      },
      {
        "family": "CONWAY",
        "given": "J."
      },
      {
        "family": "SCHROOTEN",
        "given": "G."
      },
      {
        "family": "SLENTER",
        "given": "A."
      }
    ],
    "citation-number": [
      "68"
    ],
    "container-title": [
      "‘Analog circuit design’"
    ],
    "date": [
      "1993"
    ],
    "editor": [
      {
        "family": "HUIJSING",
        "given": "J."
      },
      {
        "family": "PLASSCHE",
        "given": "V.A.N.D.E.R."
      },
      {
        "family": "R."
      },
      {
        "family": "SANSEN",
        "given": "W."
      }
    ],
    "pages": [
      "15, 347–367"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Analog CAD for consumer ICs’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "RIJMENANTS",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "69"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "417–425"
    ],
    "title": [
      "ILAC: an automated layout tool for analog CMOS circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "COHN",
        "given": "J."
      },
      {
        "family": "GARROD",
        "given": "D."
      },
      {
        "family": "RUTENBAR",
        "given": "R."
      },
      {
        "family": "CARLEY",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "70"
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Analog device-level layout generation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "COHN",
        "given": "J."
      },
      {
        "family": "GARROD",
        "given": "D."
      },
      {
        "family": "RUTENBAR",
        "given": "R."
      },
      {
        "family": "CARLEY",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "71"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "330–342"
    ],
    "title": [
      "KOAN/ANAGRAM II: new tools for device-level analog placement and routing’"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "MOGAKI",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "72"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE international conference on Computer-aided design (ICCAD"
    ],
    "date": [
      "1989-11"
    ],
    "pages": [
      "450–453"
    ],
    "title": [
      "LADIES: an automated layout system for analog LSIs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BEXTEN",
        "given": "M.E.Y.E.R.Z.U."
      },
      {
        "family": "V.",
        "given": "M.O.R.A.G.A."
      },
      {
        "family": "C.",
        "given": "K.L.I.N.K.E."
      },
      {
        "family": "R.",
        "given": "B.R.O.C.K.H.E.R.D.E."
      },
      {
        "family": "W."
      },
      {
        "family": "HESS",
        "given": "K."
      }
    ],
    "citation-number": [
      "73"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "261–268"
    ],
    "title": [
      "ALSYN: flexible rule-based layout synthesis for analog ICs’"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "MALAVASI",
        "given": "E."
      },
      {
        "family": "CHARBON",
        "given": "E."
      },
      {
        "family": "FELT",
        "given": "E."
      },
      {
        "family": "SANGIOVANNI-VINCENTELLI",
        "given": "A."
      }
    ],
    "citation-number": [
      "74"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "923–942"
    ],
    "title": [
      "Automation of IC layout with analog constraints’"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "MALAVASI",
        "given": "E."
      },
      {
        "family": "SANGIOVANNI-VINCENTELLI",
        "given": "A."
      }
    ],
    "citation-number": [
      "75"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1186–1197"
    ],
    "title": [
      "Area routing for analog layout’"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "CHARBON",
        "given": "E."
      },
      {
        "family": "MALAVASI",
        "given": "E."
      },
      {
        "family": "CHOUDHURY",
        "given": "U."
      },
      {
        "family": "CASOTTO",
        "given": "A."
      },
      {
        "family": "SANGIOVANNI-VINCENTELLI",
        "given": "A."
      }
    ],
    "citation-number": [
      "76"
    ],
    "container-title": [
      "Proceedings of the IEEE Custom integrated circuits conference (CICC"
    ],
    "date": [
      "1992-05"
    ],
    "pages": [
      "28 2 1–28 2 4,"
    ],
    "title": [
      "A constraint-driven placement methodology for analog integrated circuits’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MALAVASI",
        "given": "E."
      },
      {
        "family": "FELT",
        "given": "E."
      },
      {
        "family": "CHARBON",
        "given": "E."
      },
      {
        "family": "SANGIOVANNI-VINCENTELLI",
        "given": "A."
      }
    ],
    "citation-number": [
      "77"
    ],
    "container-title": [
      "Wiley International Journal on Circuit Theory and Applications"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "433–452"
    ],
    "title": [
      "Symbolic compaction with analog constraints’"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "BASARAN",
        "given": "B."
      },
      {
        "family": "RUTENBAR",
        "given": "R."
      },
      {
        "family": "CARLEY",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "78"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE international conference on Computer-aided design (ICCAD"
    ],
    "date": [
      "1993-11"
    ],
    "title": [
      "Latchup-aware placement and parasitic-bounded routing of custom analog cells’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LAMPAERT",
        "given": "K."
      },
      {
        "family": "GIELEN",
        "given": "G."
      },
      {
        "family": "SANSEN",
        "given": "W."
      }
    ],
    "citation-number": [
      "79"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "773–780"
    ],
    "title": [
      "A performance-driven placement tool for analog integrated circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "LAMPAERT",
        "given": "K."
      },
      {
        "family": "GIELEN",
        "given": "G."
      },
      {
        "family": "SANSEN",
        "given": "W."
      }
    ],
    "citation-number": [
      "80"
    ],
    "container-title": [
      "Proceedings of the IEEE custom integrated circuits conference (CICC"
    ],
    "date": [
      "1996-05"
    ],
    "pages": [
      "175–178"
    ],
    "title": [
      "Analog routing for performance and manufacturability’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "C.",
        "given": "D.E.R.A.N.T.E.R."
      },
      {
        "family": "G.",
        "given": "V.A.N.D.E.R.P.L.A.S."
      },
      {
        "family": "STEYAERT",
        "given": "M."
      },
      {
        "family": "GIELEN",
        "given": "G."
      },
      {
        "family": "SANSEN",
        "given": "W."
      }
    ],
    "citation-number": [
      "81"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2002-10"
    ],
    "pages": [
      "1161–1170"
    ],
    "title": [
      "CYCLONE: Automated design and layout of RF LC-oscillators’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "G.",
        "given": "V.A.N.D.E.R.P.L.A.S."
      },
      {
        "family": "VANDENBUSSCHE",
        "given": "J."
      },
      {
        "family": "GIELEN",
        "given": "G."
      },
      {
        "family": "SANSEN",
        "given": "W."
      }
    ],
    "citation-number": [
      "82"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "645–661"
    ],
    "title": [
      "A layout synthesis methodology for array-type analog blocks’"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "PLAS",
        "given": "V.A.N.D.E.R."
      },
      {
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "83"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1708–1718"
    ],
    "title": [
      "A 14-bit intrinsic accuracy Q2 random walk high-speed CMOS DAC’"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "MITRA",
        "given": "S."
      },
      {
        "family": "NAG",
        "given": "S."
      },
      {
        "family": "RUTENBAR",
        "given": "R."
      },
      {
        "family": "CARLEY",
        "given": "L.R."
      }
    ],
    "citation-number": [
      "84"
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE international conference on Computer-aided design (ICCAD"
    ],
    "date": [
      "1992-11"
    ],
    "title": [
      "System-level routing of mixed-signal ASICs in WREN’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "STANISIC",
        "given": "B."
      },
      {
        "family": "VERGHESE",
        "given": "N."
      },
      {
        "family": "RUTENBAR",
        "given": "R."
      },
      {
        "family": "CARLEY",
        "given": "L.R."
      },
      {
        "family": "ALLSTOT",
        "given": "D."
      }
    ],
    "citation-number": [
      "85"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Addressing substrate coupling in mixed-mode ICs: simulation and power distribution synthesis’"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "citation-number": [
      "86"
    ],
    "container-title": [
      "European Mixed-Signal Initiative for Electronic System Design"
    ],
    "editor": [
      {
        "family": "DONNAY",
        "given": "S."
      },
      {
        "family": "GIELEN",
        "given": "G."
      }
    ],
    "note": [
      "Kluwer Academic Publishers, Dortchet, 2003) Mixed-signal integrated SoC 539"
    ],
    "title": [
      "Analysis and reduction techniques for substrate noise coupling in mixed-signal integrated circuits’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "LEENAERTS",
        "given": "D."
      },
      {
        "family": "GIELEN",
        "given": "G."
      },
      {
        "family": "RUTENBAR",
        "given": "R."
      }
    ],
    "citation-number": [
      "87"
    ],
    "container-title": [
      "Proceedings of the international conference on Computer-aided design (ICCAD"
    ],
    "date": [
      "2001-11"
    ],
    "pages": [
      "270–277,"
    ],
    "title": [
      "CAD solutions and outstanding challenges for mixed-signal and RF IC design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "GHARPUREY",
        "given": "R."
      },
      {
        "family": "MEYER",
        "given": "R."
      }
    ],
    "citation-number": [
      "88"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "344–353"
    ],
    "title": [
      "Modeling and analysis of substrate coupling in integrated circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "VERGHESE",
        "given": "N."
      },
      {
        "family": "SCHMERBECK",
        "given": "T."
      },
      {
        "family": "ALLSTOT",
        "given": "D."
      }
    ],
    "citation-number": [
      "89"
    ],
    "date": [
      "1995"
    ],
    "publisher": [
      "Kluwer Academic Publishers, Dortchet"
    ],
    "title": [
      "Simulation techniques and solutions for mixed-signal coupling in integrated circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "VERGHESE",
        "given": "N."
      },
      {
        "family": "ALLSTOT",
        "given": "D."
      },
      {
        "family": "WOLFE",
        "given": "M."
      }
    ],
    "citation-number": [
      "90"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "354–365"
    ],
    "title": [
      "Verification techniques for substrate coupling and their application to mixed-signal IC design’"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "BLALACK",
        "given": "T."
      }
    ],
    "citation-number": [
      "91"
    ],
    "container-title": [
      "‘Advances in analog circuit design’"
    ],
    "date": [
      "1999"
    ],
    "editor": [
      {
        "family": "HUIJSING",
        "given": "J."
      },
      {
        "family": "PLASSCHE",
        "given": "V.A.N.D.E."
      },
      {
        "family": "R."
      },
      {
        "family": "SANSEN",
        "given": "W."
      }
    ],
    "pages": [
      "9, 193–217"
    ],
    "publisher": [
      "Kluwer Academic Publishers, Dortchet"
    ],
    "title": [
      "Design techniques to reduce substrate noise’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "COSTA",
        "given": "J."
      },
      {
        "family": "CHOU",
        "given": "M.I.K.E."
      },
      {
        "family": "SILVEIRA",
        "given": "L.M."
      }
    ],
    "citation-number": [
      "92"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "597–607"
    ],
    "title": [
      "Efficient techniques for accurate modeling and simulation of substrate coupling in mixed-signal IC’s’"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "CHARBON",
        "given": "E."
      },
      {
        "family": "MILIOZZI",
        "given": "P."
      },
      {
        "family": "CARLONI",
        "given": "L."
      },
      {
        "family": "FERRARI",
        "given": "A."
      },
      {
        "family": "SANGIOVANNI-VINCENTELLI",
        "given": "A."
      }
    ],
    "citation-number": [
      "93"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "301–310"
    ],
    "title": [
      "Modeling digital substrate noise injection in mixed-signal ICs’"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "M.",
        "given": "V.A.N.H.E.I.J.N.I.N.G.E.N."
      },
      {
        "family": "BADAROGLU",
        "given": "M."
      },
      {
        "family": "DONNAY",
        "given": "S."
      },
      {
        "family": "GIELEN",
        "given": "G."
      },
      {
        "family": "H",
        "given": "D.E.M.A.N."
      }
    ],
    "citation-number": [
      "94"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1065–1072"
    ],
    "title": [
      "Substrate noise generation in complex digital systems: efficient modeling and simulaton methodology and experimental verification’"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "BADAROGLU",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "95"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1250–1260"
    ],
    "title": [
      "Modeling and experimental verification of substrate noise generation in a 220-kgates WLAN system-on-chip with multiple supplies’"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "ZINZIUS",
        "given": "Y."
      },
      {
        "family": "GIELEN",
        "given": "G."
      },
      {
        "family": "SANSEN",
        "given": "W."
      }
    ],
    "citation-number": [
      "96"
    ],
    "date": [
      "2003"
    ],
    "editor": [
      {
        "family": "DONNAY"
      },
      {
        "given": "G.I.E.L.E.N."
      }
    ],
    "note": [
      "ch. 7"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Modeling the impact of digital substrate noise on analog integrated circuits’",
      "Analysis and reduction techniques for substrate noise coupling in mixed-signal integrated circuits"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "MCCONAGHY",
        "given": "T."
      },
      {
        "family": "EECKELAERT",
        "given": "T."
      },
      {
        "family": "GIELEN",
        "given": "G."
      }
    ],
    "citation-number": [
      "97"
    ],
    "container-title": [
      "Proceedings of the IEEE Design automation and test in Europe conference (DATE"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "1082–1087"
    ],
    "title": [
      "CAFFEINE: template-free symbolic model generation of analog circuits via canonical form functions and genetic programming’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "JANTSCH",
        "given": "A."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Modelling embedded systems and SoCs: concurrency and time in models of computation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "HAUCK",
        "given": "S."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "69–93"
    ],
    "title": [
      "Asynchronous design methodologies: an overview’"
    ],
    "type": "article-journal",
    "volume": [
      "83"
    ]
  },
  {
    "author": [
      {
        "family": "CORTADELLA",
        "given": "J."
      },
      {
        "family": "KISHINEVSKY",
        "given": "M."
      },
      {
        "family": "KONDRATYEV",
        "given": "A."
      },
      {
        "family": "LAVAGNO",
        "given": "L."
      },
      {
        "family": "YAKOVLEV",
        "given": "A."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "2002-03"
    ],
    "location": [
      "Berlin, Germany"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Logic synthesis for asynchronous controllers and interfaces"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "MYERS",
        "given": "C.H.R.I.S.J."
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "(Wiley-Interscience,"
    ],
    "publisher": [
      "John Wiley & Sons, Inc"
    ],
    "title": [
      "Asynchronous circuit design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "CHAPIRO",
        "given": "D.A.N.I.E.L.M."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1984-10"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "title": [
      "Globally-asynchronous locally-synchronous systems’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "MUTTERSBACH",
        "given": "J."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "Swiss Federal Institute of Technology (ETH), Zürich"
    ],
    "title": [
      "Globally-asynchronous locally-synchronous architectures for VLSI systems’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "YUN",
        "given": "K.E.N.N.E.T.H.Y."
      },
      {
        "family": "DONOHUE",
        "given": "R.Y.A.N.P."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the international conference Computer design (ICCD"
    ],
    "date": [
      "1996-10"
    ],
    "title": [
      "Pausible clocking: a first step toward heterogeneous systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MUTTERSBACH",
        "given": "J."
      },
      {
        "family": "VILLIGER",
        "given": "T."
      },
      {
        "family": "FICHTNER",
        "given": "W."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of the international symposium on Advanced research in asynchronous circuits and systems (ASYNC"
    ],
    "date": [
      "2000-04"
    ],
    "location": [
      "CA"
    ],
    "pages": [
      "52–59"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Practical design of globally-asynchronous locally-synchronous systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DOBKIN",
        "given": "R."
      },
      {
        "family": "GINOSAR",
        "given": "R."
      },
      {
        "family": "SOTIRIOU",
        "given": "C.P."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of the international symposium on Advanced research in asynchronous circuits and systems (ASYNC"
    ],
    "date": [
      "2004-04"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "pages": [
      "170–179"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Data synchronization issues in GALS SoCs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CARLONI",
        "given": "L.U.C.A.P."
      },
      {
        "family": "MCMILLAN",
        "given": "K.E.N.N.E.T.H.L."
      },
      {
        "family": "SALDANHA",
        "given": "A."
      },
      {
        "family": "L",
        "given": "A.L.B.E.R.T.O."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the international conference Computer-aided design (ICCAD"
    ],
    "date": [
      "1999-11"
    ],
    "pages": [
      "309–315"
    ],
    "title": [
      "SAGIOVANNI-VINCENTELLI: ‘A methodology for correctby-construction latency insensitive design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SINGH",
        "given": "M."
      },
      {
        "family": "THEOBALD",
        "given": "M."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the workshop on Formal methods for globally asynchronous locally synchronous architecture (FMGALS) (within the International formal methods Europe symposium), September 2003"
    ],
    "title": [
      "Generalized latency-insensitive systems for gals architectures’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "O’LEARY",
        "given": "J."
      },
      {
        "family": "BROWN",
        "given": "G."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "205–209"
    ],
    "title": [
      "Synchronous emulation of asynchronous circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "PEETERS",
        "given": "A."
      },
      {
        "family": "BERKEL",
        "given": "V.A.N."
      },
      {
        "given": "K."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the international symposium on Advanced research in asynchronous circuits and systems (ASYNC"
    ],
    "date": [
      "2001-03"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "pages": [
      "86–95"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Synchronous handshake circuits’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "JACOBSON",
        "given": "H.A.N.S.M."
      },
      {
        "family": "KUDVA",
        "given": "P.R.A.B.H.A.K.A.R.N."
      },
      {
        "family": "BOSE",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of the international symposium on Advanced research in asynchronous circuits and systems (ASYNC"
    ],
    "date": [
      "2002-04"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Synchronous interlocked pipelines’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DAVIS",
        "given": "A."
      },
      {
        "family": "NOWICK",
        "given": "S.T.E.V.E.N.M."
      }
    ],
    "citation-number": [
      "16"
    ],
    "date": [
      "1997-09"
    ],
    "genre": [
      "Technical Report UUCS-97-013,"
    ],
    "publisher": [
      "University of Utah"
    ],
    "title": [
      "An introduction to asynchronous circuit design’"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "KESSELS",
        "given": "J."
      },
      {
        "family": "KRAMER",
        "given": "T."
      },
      {
        "family": "PEETERS",
        "given": "A."
      },
      {
        "family": "TIMM",
        "given": "V."
      }
    ],
    "citation-number": [
      "17"
    ],
    "note": [
      "Kluwer Academic Publishers, Dortchet, 2001"
    ],
    "title": [
      "DESCALE: a design experiment for a smart card application consuming low energy"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "SPARSØ",
        "given": "J."
      },
      {
        "family": "FURBER",
        "given": "S."
      }
    ],
    "citation-number": [
      "18"
    ],
    "note": [
      "Kluwer Academic, Dortchet, 2001"
    ],
    "title": [
      "Principles of asynchronous circuit design –a system perspective"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "BERKEL",
        "given": "V.A.N."
      },
      {
        "family": "K.",
        "given": "K.E.S.S.E.L.S."
      },
      {
        "family": "J.",
        "given": "R.O.N.C.K.E.N."
      },
      {
        "family": "M.",
        "given": "S.A.E.I.J.S."
      },
      {
        "family": "R."
      },
      {
        "family": "SCHALIJ",
        "given": "F."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of the European conference on Design automation (EDAC"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "384–389"
    ],
    "title": [
      "The VLSI-programming language Tangram and its translation into handshake circuits’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BARDSLEY",
        "given": "A."
      }
    ],
    "citation-number": [
      "20"
    ],
    "date": [
      "2000"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "Department of Computer Science, University of Manchester"
    ],
    "title": [
      "Implementing Balsa handshake circuits’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "HOARE",
        "given": "C.A.R."
      }
    ],
    "citation-number": [
      "21"
    ],
    "date": [
      "1985"
    ],
    "location": [
      "Prentice-Hall, NJ"
    ],
    "title": [
      "Communicating sequential processes"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "BLUNNO",
        "given": "I."
      },
      {
        "family": "LAVAGNO",
        "given": "L."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of the international symposium on Advanced research in asynchronous circuits and systems (ASYNC"
    ],
    "date": [
      "2000-04"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "pages": [
      "84–92"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Automated synthesis of micro-pipelines from behavioral Verilog HDL’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DINDHUC",
        "given": "A."
      },
      {
        "family": "RIGAUD",
        "given": "J.-B."
      },
      {
        "family": "REZZAG",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Communication to ACID workshop"
    ],
    "date": [
      "2002-01"
    ],
    "title": [
      "Tima asynchronous synthesis tools’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "BURNS",
        "given": "F."
      },
      {
        "family": "SHANG",
        "given": "D."
      },
      {
        "family": "KOELMANS",
        "given": "A."
      },
      {
        "family": "YAKOVLEV",
        "given": "A."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proceedings of the Design, automation and test in Europe (DATE"
    ],
    "date": [
      "2004-02"
    ],
    "pages": [
      "724–725"
    ],
    "title": [
      "An asynchronous synthesis toolset using Verilog’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SHANG",
        "given": "D."
      },
      {
        "family": "BURNS",
        "given": "F."
      },
      {
        "family": "KOELMANS",
        "given": "A."
      },
      {
        "family": "YAKOVLEV",
        "given": "A."
      },
      {
        "family": "XIA",
        "given": "F."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "IEE Proceedings, Computers and Digital Techniques"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "209–220"
    ],
    "title": [
      "Asynchronous system synthesis based on direct mapping using VHDL and Petri nets’"
    ],
    "type": "article-journal",
    "volume": [
      "151"
    ]
  },
  {
    "author": [
      {
        "family": "SACKER",
        "given": "M."
      },
      {
        "family": "BROWN",
        "given": "A."
      },
      {
        "family": "RUSHTON",
        "given": "A."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Proceedings of the international symposium on Advanced research in asynchronous circuits and systems (ASYNC"
    ],
    "date": [
      "2004-04"
    ],
    "pages": [
      "125–134"
    ],
    "publisher": [
      "IEEE Computer Society Press, Los Alamitos"
    ],
    "title": [
      "A general purpose behavioural asynchronous synthesis system’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "VENKATARAMANI",
        "given": "G."
      },
      {
        "family": "BUDIU",
        "given": "M."
      },
      {
        "family": "CHELCEA",
        "given": "T."
      },
      {
        "family": "GOLDSTEIN",
        "given": "C.O.P.E.N."
      },
      {
        "given": "S."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Proceedings of the international workshop on Logic syntheis"
    ],
    "date": [
      "2004-06"
    ],
    "title": [
      "C to asynchronous dataflow circuits: an end-to-end toolflow’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SUTHERLAND",
        "given": "I."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "720–738"
    ],
    "title": [
      "Micropipelines’"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "SMIRNOV",
        "given": "A."
      },
      {
        "family": "TAUBIN",
        "given": "A."
      },
      {
        "family": "ROSENBLUM",
        "given": "L."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Proceedings of the international conference on Application and theory of Petri nets"
    ],
    "date": [
      "2004-06"
    ],
    "title": [
      "Gate transfer level synthesis as an automated approach to fine-grain pipelining’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SOKOLOV",
        "given": "D."
      },
      {
        "family": "MURPHY",
        "given": "J."
      },
      {
        "family": "BYSTROV",
        "given": "A."
      },
      {
        "family": "YAKOVLEV",
        "given": "A."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Proceedings of the workshop on Cryptographic hardware and embedded systems (CHES"
    ],
    "date": [
      "2004-08"
    ],
    "title": [
      "Improving the security of dual-rail circuits’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KONDRATYEV",
        "given": "A."
      },
      {
        "family": "LWIN",
        "given": "K."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "107–117"
    ],
    "title": [
      "Design of asynchronous circuits using synchronous CAD tools’"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "CHELCEA",
        "given": "T."
      },
      {
        "family": "BARDSLEY",
        "given": "A."
      },
      {
        "family": "EDWARDS",
        "given": "D."
      },
      {
        "family": "NOWICK",
        "given": "S.T.E.V.E.N.M."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Proceedings of the Design, automation and test in Europe (DATE"
    ],
    "date": [
      "2002-03"
    ],
    "pages": [
      "330–337"
    ],
    "title": [
      "A burst-mode oriented back-end for the Balsa synthesis system’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CHOU",
        "given": "W.-C."
      },
      {
        "family": "BEEREL",
        "given": "P.E.T.E.R.A."
      },
      {
        "family": "YUN",
        "given": "K.E.N.N.E.T.H.Y."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1418–1434"
    ],
    "title": [
      "Average-case technology mapping of asynchronous burst-mode circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "CORTADELLA",
        "given": "J."
      },
      {
        "family": "KISHINEVSKY",
        "given": "M."
      },
      {
        "family": "KONDRATYEV",
        "given": "A."
      },
      {
        "family": "LAVAGNO",
        "given": "L."
      },
      {
        "family": "YAKOVLEV",
        "given": "A."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Proceedings of the XI conference on Design of integrated circuits and systems"
    ],
    "date": [
      "1996-11"
    ],
    "location": [
      "Barcelona, Spain"
    ],
    "title": [
      "Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SOKOLOV",
        "given": "D."
      },
      {
        "family": "BYSTROV",
        "given": "A."
      },
      {
        "family": "YAKOVLEV",
        "given": "A."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Proceedings of the Design, automation and test in Europe (DATE"
    ],
    "date": [
      "2003-03"
    ],
    "location": [
      "Munich, Germany",
      "Los Alamitos, CA"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "STG optimisation in the direct mapping of asynchronous circuits’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BARDSLEY",
        "given": "A."
      },
      {
        "family": "EDWARDS",
        "given": "D."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "‘Hardware Description Languages and their Applications (CHDL)’"
    ],
    "date": [
      "1997-04"
    ],
    "editor": [
      {
        "family": "KLOOS",
        "given": "C.D."
      },
      {
        "family": "CERNY",
        "given": "E."
      }
    ],
    "pages": [
      "89–91"
    ],
    "title": [
      "Compiling the language Balsa to delayinsensitive hardware’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "EDWARDS",
        "given": "D."
      },
      {
        "family": "BARDSLEY",
        "given": "A."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "The Computer Journal"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "12–18"
    ],
    "title": [
      "Balsa: an asynchronous hardware synthesis language’"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "MONTANARI",
        "given": "U."
      },
      {
        "family": "ROSSI",
        "given": "F."
      }
    ],
    "citation-number": [
      "38"
    ],
    "date": [
      "1995"
    ],
    "genre": [
      "Technical report,"
    ],
    "title": [
      "Acta informacia’"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "YAKOVLEV",
        "given": "A."
      },
      {
        "family": "KOELMANS",
        "given": "A."
      },
      {
        "family": "LAVAGNO",
        "given": "L."
      }
    ],
    "citation-number": [
      "39"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "32–40"
    ],
    "title": [
      "High-level modeling and design of asynchronous interface logic’"
    ],
    "type": null,
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "ROSENBLUM",
        "given": "L."
      },
      {
        "family": "YAKOVLEV",
        "given": "A."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Proceedings of international workshop on Timed Petri nets"
    ],
    "date": [
      "1985-07"
    ],
    "location": [
      "Torino, Italy"
    ],
    "pages": [
      "199–207"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Signal graphs: from self-timed to timed ones’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "JENSEN",
        "given": "K."
      }
    ],
    "citation-number": [
      "41"
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Coloured Petri nets: basic concepts, analysis methods and practical use’"
    ],
    "type": "book",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "LIGTHART",
        "given": "M."
      },
      {
        "family": "FANT",
        "given": "K."
      },
      {
        "family": "SMITH",
        "given": "R."
      },
      {
        "family": "TAUBIN",
        "given": "A."
      },
      {
        "family": "KONDRATYEV",
        "given": "A."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "Proceedings of the international symposium on Advanced research in asynchronous circuits and systems (ASYNC"
    ],
    "date": [
      "2000-04"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "pages": [
      "114–125"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Asynchronous design using commercial HDL synthesis tools’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HUFFMAN",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "43"
    ],
    "date": [
      "1954",
      "1954-04"
    ],
    "editor": [
      {
        "family": "MOORE",
        "given": "E.F."
      }
    ],
    "issue": [
      "3"
    ],
    "note": [
      "Addison-Wesley, 1964). Reprinted from J."
    ],
    "pages": [
      "161–190",
      "275–303,"
    ],
    "publisher": [
      "Franklin Institute"
    ],
    "title": [
      "The synthesis of sequential switching circuits’",
      "Sequential machines: selected papers"
    ],
    "type": null,
    "volume": [
      "257",
      "and (4"
    ]
  },
  {
    "author": [
      {
        "family": "UNGER",
        "given": "S.H."
      }
    ],
    "citation-number": [
      "44"
    ],
    "date": [
      "1969"
    ],
    "genre": [
      "(Wiley-Interscience,"
    ],
    "location": [
      "New York, USA"
    ],
    "publisher": [
      "John Wiley & Sons, Inc"
    ],
    "title": [
      "Asynchronous sequential switching circuits"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "HOLLAAR",
        "given": "L.E.E.A."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "1133–1141"
    ],
    "title": [
      "Direct implementation of asynchronous control units’"
    ],
    "type": "article-journal",
    "volume": [
      "C-31(12"
    ]
  },
  {
    "author": [
      {
        "family": "PATIL",
        "given": "S.U.H.A.S.S."
      },
      {
        "family": "DENNIS",
        "given": "J.B."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "Proceedings of the IEEE COMPCON"
    ],
    "date": [
      "1972"
    ],
    "note": [
      "Clock-less circuits and system synthesis 585"
    ],
    "pages": [
      "223–226"
    ],
    "title": [
      "The description and realization of digital systems’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KISHINEVSKY",
        "given": "M."
      },
      {
        "family": "KONDRATYEV",
        "given": "A."
      },
      {
        "family": "TAUBIN",
        "given": "A."
      },
      {
        "family": "VARSHAVSKY",
        "given": "V."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "Series in Parallel Computing (Wiley-Interscience"
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "John Wiley & Sons, Inc"
    ],
    "title": [
      "Concurrent hardware: the theory and practice of self-timed design’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "DAVID",
        "given": "R."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "727–737"
    ],
    "title": [
      "Modular design of asynchronous circuits defined by graphs’"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "DAVID",
        "given": "E.M.U.L.L.E.R."
      },
      {
        "family": "BARTKY",
        "given": "W.S."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "Proceedings of an international symposium on the Theory of switching"
    ],
    "date": [
      "1959-04"
    ],
    "pages": [
      "204–243"
    ],
    "publisher": [
      "Harvard University Press"
    ],
    "title": [
      "A theory of asynchronous circuits’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "VARSHAVSKY",
        "given": "V."
      },
      {
        "family": "MARAKHOVSKY",
        "given": "V."
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "‘Application and theory of Petri nets’, volume 1091 of ‘Lecture notes in computer science’"
    ],
    "date": [
      "1996-06"
    ],
    "editor": [
      {
        "family": "BILLINGTON",
        "given": "J."
      }
    ],
    "pages": [
      "497–515"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Asynchronous control device design by net model behavior simulation’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "BYSTROV",
        "given": "A."
      },
      {
        "family": "YAKOVLEV",
        "given": "A."
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "Proceedings of the international symposium on Advanced research in asynchronous circuits and systems (ASYNC"
    ],
    "date": [
      "2002-04"
    ],
    "location": [
      "Manchester, UK"
    ],
    "pages": [
      "127–136"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Asynchronous circuit synthesis by direct mapping: interfacing to environment’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SUTHERLAND",
        "given": "I."
      },
      {
        "family": "FAIRBANKS",
        "given": "S."
      }
    ],
    "citation-number": [
      "52"
    ],
    "container-title": [
      "Proceedings of the international symposium on Advanced research in asynchronous circuits and systems (ASYNC"
    ],
    "date": [
      "2001-03"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "pages": [
      "46–53"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "GasP: a minimal FIFO control’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MILNER",
        "given": "R."
      }
    ],
    "citation-number": [
      "53"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Prentice-Hall, NJ"
    ],
    "title": [
      "Communication and concurrency"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "CHU",
        "given": "T.-A."
      }
    ],
    "citation-number": [
      "54"
    ],
    "date": [
      "1987-06"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "title": [
      "Synthesis of self-timed VLSI circuits from graph-theoretic specifications’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "CORTADELLA",
        "given": "J."
      },
      {
        "family": "KISHINEVSKY",
        "given": "M."
      },
      {
        "family": "KONDRATYEV",
        "given": "A."
      },
      {
        "family": "LAVAGNO",
        "given": "L."
      },
      {
        "family": "YAKOVLEV",
        "given": "A."
      }
    ],
    "citation-number": [
      "55"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "793–812"
    ],
    "title": [
      "A region-based theory for state assignment in speedindependent circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "MADALINSKI",
        "given": "A."
      },
      {
        "family": "BYSTROV",
        "given": "A."
      },
      {
        "family": "KHOMENKO",
        "given": "V."
      },
      {
        "family": "YAKOVLEV",
        "given": "A."
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "Proceedings of the design, automation and test in Europe (DATE"
    ],
    "date": [
      "2003-03"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Visualization and resolution of coding conflicts in asynchronous circuit design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KHOMENKO",
        "given": "V."
      }
    ],
    "citation-number": [
      "57"
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "School of Computer Science, University of Newcastle upon Tyne"
    ],
    "title": [
      "Model checking based on Petri net unfolding prefixes’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "CARMONA",
        "given": "J."
      },
      {
        "family": "CORTADELLA",
        "given": "J."
      }
    ],
    "citation-number": [
      "58"
    ],
    "container-title": [
      "International conference on Application of concurrency to system design"
    ],
    "date": [
      "2001-06"
    ],
    "pages": [
      "157–166"
    ],
    "title": [
      "A structural encoding technique for the synthesis of asynchronous circuits’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CARMONA",
        "given": "J."
      }
    ],
    "citation-number": [
      "59"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "Software Department, Universitat Politècnica de"
    ],
    "title": [
      "Structural methods for the synthesis of well-formed concurrent specifications’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "BOEKHORST",
        "given": "F."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "ISSCC"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "28–31"
    ],
    "title": [
      "Ambient intelligence, the next paradigm for consumer electronics: How will it affect silicon?’"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "citation-number": [
      "2"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "ARM: AMBA specification v2.0"
    ],
    "type": null
  },
  {
    "author": [
      {
        "given": "A.R.M."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "AMBA multi-layer AHB overview"
    ],
    "type": null
  },
  {
    "author": [
      {
        "given": "A.R.M."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "AMBA AXI protocol specification"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "WODEY",
        "given": "P."
      },
      {
        "family": "CAMARROQUE",
        "given": "G."
      },
      {
        "family": "BARRAY",
        "given": "F."
      },
      {
        "family": "HERSEMEULE",
        "given": "R."
      },
      {
        "family": "Cousin",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of the ACM and IEEE international conference on Formal methods and models for co-design"
    ],
    "date": [
      "2003-06"
    ],
    "pages": [
      "204–213"
    ],
    "title": [
      "LOTOS code generation for model checking of STBus based SoC: the STBus interconnection’"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "6"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Technical Overview"
    ],
    "title": [
      "Sonics Inc: Sonics μNetworks"
    ],
    "type": "book"
  },
  {
    "date": [
      "2004"
    ],
    "note": [
      "7 Synopsys CoCentric:"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com"
    ]
  },
  {
    "author": [
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "BERTOZZI",
        "given": "D."
      },
      {
        "family": "BRUNI",
        "given": "D."
      },
      {
        "family": "DRAGO",
        "given": "N."
      },
      {
        "family": "FUMMI",
        "given": "F."
      },
      {
        "family": "PONCINO",
        "given": "M."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "53–59"
    ],
    "title": [
      "SystemC cosimulation and emulation of multiprocessor SoC designs’"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "POLETTI",
        "given": "F."
      },
      {
        "family": "BERTOZZI",
        "given": "D."
      },
      {
        "family": "BOGLIOLO",
        "given": "A."
      },
      {
        "family": "BENINI",
        "given": "L."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Journal of Design Automation for Embedded Systems, Kluwer"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "189–210"
    ],
    "title": [
      "Performance analysis of arbitration policies for SoC communication architectures’"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "LOGHI",
        "given": "M."
      },
      {
        "family": "ANGIOLINI",
        "given": "F."
      },
      {
        "family": "BERTOZZI",
        "given": "D."
      },
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "ZAFALON",
        "given": "R."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of IEEE Design automation and test in Europe conference"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "752–757"
    ],
    "title": [
      "Analyzing on-chip communication in a MPSoC environment’"
    ],
    "type": "paper-conference",
    "volume": [
      "DATE04"
    ]
  },
  {
    "author": [
      {
        "family": "HENKEL",
        "given": "J."
      },
      {
        "family": "WOLF",
        "given": "W."
      },
      {
        "family": "CHAKRADHAR",
        "given": "S."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the international conference on VLSI design"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "845–851"
    ],
    "title": [
      "On-chip networks: A scalable, communication-centric embedded system design paradigm’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "MICHELI",
        "given": "D.E."
      },
      {
        "given": "G."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "70–78"
    ],
    "title": [
      "Networks on chips: a new SoC paradigm’"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "RIJPKEMA",
        "given": "E."
      },
      {
        "family": "GOOSSENS",
        "given": "K."
      },
      {
        "family": "RADULESCU",
        "given": "A."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of Design automation and test in Europe"
    ],
    "date": [
      "2003-03"
    ],
    "pages": [
      "350–355"
    ],
    "title": [
      "Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LEE",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "ISSCC Digest of Tech. Papers"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "152–154"
    ],
    "title": [
      "A 51mw 1.6 ghz on-chip network for low power heterogeneous SoC platform’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BOLOTIN",
        "given": "E."
      },
      {
        "family": "CIDON",
        "given": "I."
      },
      {
        "family": "GINOSAR",
        "given": "R."
      },
      {
        "family": "KOLODNY",
        "given": "A."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "The Journal of Systems Architecture"
    ],
    "note": [
      "Special Issue on Networks on Chip, December 2003, 50(2–3), NoC architectures and design methods 623"
    ],
    "title": [
      "QNoC: QoS architecture and design process for network on chip’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "DALLY",
        "given": "W.J."
      },
      {
        "family": "LACY",
        "given": "S."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Conference on Advanced research in VLSI"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "232–241"
    ],
    "title": [
      "VLSI architecture: past, present and future"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MILLBERG",
        "given": "M."
      },
      {
        "family": "NILSSON",
        "given": "E."
      },
      {
        "family": "THID",
        "given": "R."
      },
      {
        "family": "KUMAR",
        "given": "S."
      },
      {
        "family": "JANTSCH",
        "given": "A."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "International conference on VLSI design"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "693–696"
    ],
    "title": [
      "The Nostrum backbone – A communication protocol stack for networks on chip’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "GUERRIER",
        "given": "P."
      },
      {
        "family": "GREINER",
        "given": "A."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of the Design automation and test in Europe conference"
    ],
    "date": [
      "2000-03"
    ],
    "pages": [
      "250–256"
    ],
    "title": [
      "A generic architecture for on-chip packetswitched interconnections’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SAASTAMOINEN",
        "given": "I."
      },
      {
        "family": "SIGUENZA-TORTOSA",
        "given": "D."
      },
      {
        "family": "NURMI",
        "given": "J."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEEE Workshop on Electronic design, test and applications"
    ],
    "date": [
      "2002-01"
    ],
    "pages": [
      "116–120"
    ],
    "title": [
      "Interconnect IP node for future systems-on-chip designs ’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "DALL’OSSO",
        "given": "M."
      },
      {
        "family": "BICCARI",
        "given": "G."
      },
      {
        "family": "GIOVANNINI",
        "given": "L."
      },
      {
        "family": "BERTOZZI",
        "given": "D."
      },
      {
        "family": "BENINI",
        "given": "L."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "ICCD"
    ],
    "date": [
      "2003-10"
    ],
    "pages": [
      "536–539"
    ],
    "title": [
      "Xpipes: a latency insensitive parameterized network-on-chip architecture for multi-processor SoCs’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "JALABERT",
        "given": "A."
      },
      {
        "family": "MURALI",
        "given": "S."
      },
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "MICHELI",
        "given": "D.E."
      },
      {
        "given": "G."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "DATE"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "884–889"
    ],
    "title": [
      "XpipesCompiler: a tool for instantiating application specific networks on chip’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "DALLY",
        "given": "W.J."
      },
      {
        "family": "TOWLES",
        "given": "B."
      }
    ],
    "citation-number": [
      "22"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Mateo, CA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Principles and practices of interconnection networks"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "AGARWAL",
        "given": "V."
      },
      {
        "family": "HRISHIKESH",
        "given": "M.S."
      },
      {
        "family": "KECKLER",
        "given": "S.W."
      },
      {
        "family": "BURGER",
        "given": "D."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "International symposium on Computer architecture"
    ],
    "date": [
      "2000-06"
    ],
    "pages": [
      "248–250"
    ],
    "title": [
      "Clock rate versus IPC: the end of the road for conventional microarchitectures’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "CARLONI",
        "given": "L.P."
      },
      {
        "family": "MCMILLAN",
        "given": "K.L."
      },
      {
        "family": "VINCENTELLI",
        "given": "S.A.N.G.I.O.V.A.N.N.I."
      },
      {
        "given": "A.L."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE Transactions on CAD of ICs and Systems"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1059–1076"
    ],
    "title": [
      "Theory of latency-insensitive design’"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "note": [
      "25 ITRS 2001:"
    ],
    "type": null,
    "url": [
      "http://public.itrs.net/Files/2001ITRS/Home.htm"
    ]
  },
  {
    "author": [
      {
        "family": "GLASKOWSKY",
        "given": "P."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Microprocessor Report"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "10–13"
    ],
    "title": [
      "Pentium4 (partially) previewed’"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "SHANG",
        "given": "Li"
      },
      {
        "family": "PEH",
        "given": "L.I.-S.H.I.U.A.N."
      },
      {
        "family": "JHA",
        "given": "N.I.R.A.J.K."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "HPCA –proceedings of the international symposium on High performance computer architecture"
    ],
    "date": [
      "2003-02"
    ],
    "location": [
      "Anaheim"
    ],
    "pages": [
      "91–102"
    ],
    "title": [
      "Dynamic Voltage Scaling with Links for Power Optimisation of Interconnection Networks’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "WORM",
        "given": "F."
      },
      {
        "family": "IENNE",
        "given": "P."
      },
      {
        "family": "THIRAN",
        "given": "P."
      },
      {
        "family": "MICHELI",
        "given": "D.E."
      },
      {
        "given": "G."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "ISSS, Proceedings of the International symposium on System synthesis"
    ],
    "date": [
      "2002-10"
    ],
    "location": [
      "Kyoto"
    ],
    "pages": [
      "92–100"
    ],
    "title": [
      "An adaptive low-power transmission scheme for on-chip networks’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LEE",
        "given": "S.J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "ISSCC Digest of Technical Papers"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "468–469"
    ],
    "title": [
      "An 800 MHz star-connected on-chip network for application to systems on a chip’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ALLIANCE",
        "given": "V.S.I."
      }
    ],
    "citation-number": [
      "30"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Virtual component interface standard’"
    ],
    "type": null
  },
  {
    "citation-number": [
      "31"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "OCP INTERNATIONAL PARTNERSHIP: ‘Open core protocol specification’"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "LINES",
        "given": "A."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "32–41"
    ],
    "title": [
      "Asynchronous interconnect for synchronous SoC design’"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "MUTTERSBACH",
        "given": "J."
      },
      {
        "family": "VILLIGER",
        "given": "T."
      },
      {
        "family": "KAESLIN",
        "given": "H."
      },
      {
        "family": "FELBER",
        "given": "N."
      },
      {
        "family": "FICHTNER",
        "given": "W."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "IEEE ASIC/SOC conference"
    ],
    "date": [
      "1999-09"
    ],
    "pages": [
      "317–321"
    ],
    "title": [
      "Globally-asynchronous locally-synchronous architectures to simplify the design of on-chip systems’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MURALI",
        "given": "S."
      },
      {
        "family": "MICHELI",
        "given": "D.E."
      },
      {
        "given": "G."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "914–919"
    ],
    "title": [
      "SUNMAP: a tool for automatic topology selection and generation for NoCs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BERTOZZI",
        "given": "D."
      },
      {
        "family": "JALABERT",
        "given": "A."
      },
      {
        "family": "MURALI",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "IEEE Transactions on Parallel and Distributed Systems"
    ],
    "note": [
      "Special issue on on-chip networks, to be published"
    ],
    "title": [
      "NoC synthesis flow for customized domain specific multi-processor Systems-on-Chip’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "TOL",
        "given": "V.A.N.D.E.R."
      },
      {
        "family": "E.B."
      },
      {
        "family": "JASPERS",
        "given": "E.G.T."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "SPIE"
    ],
    "date": [
      "2002-01"
    ],
    "pages": [
      "1–13"
    ],
    "title": [
      "Mapping of MPEG4 decoding on a flexible architecture platform’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "WANG",
        "given": "H.S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2002-11"
    ],
    "title": [
      "Orion: A power-performance simulator for interconnection networks’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HO",
        "given": "R."
      },
      {
        "family": "MAI",
        "given": "K."
      },
      {
        "family": "HOROWITZ",
        "given": "M."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "490–504"
    ],
    "title": [
      "The future of wires’"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "TIWARI",
        "given": "V."
      },
      {
        "family": "SINGH",
        "given": "D."
      },
      {
        "family": "RAJGOPAL",
        "given": "S."
      },
      {
        "family": "MEHTA",
        "given": "G."
      },
      {
        "family": "PATEL",
        "given": "R."
      },
      {
        "family": "BAEZ",
        "given": "F."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the 35th annual conference on Design automation"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "732–737"
    ],
    "title": [
      "Reducing power in high-performance microprocessors’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KURD",
        "given": "N."
      },
      {
        "family": "BARKATULLAH",
        "given": "J."
      },
      {
        "family": "DIZON",
        "given": "R."
      },
      {
        "family": "FLETCHER",
        "given": "T."
      },
      {
        "family": "MADLAND",
        "given": "P."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE international solid-state circuits conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "404–405"
    ],
    "title": [
      "Multi-GHZ clocking scheme for Intel Pentium 4TM microprocessor’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "STEVENS",
        "given": "K.S."
      },
      {
        "family": "ROBISON",
        "given": "S.V."
      },
      {
        "family": "DAVIS",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Sixth international conference on Distributed computing systems"
    ],
    "date": [
      "1986"
    ],
    "title": [
      "The post office – communication support for distributed ensemble architectures’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "STEVENS",
        "given": "K."
      },
      {
        "family": "GINOSAR",
        "given": "R."
      },
      {
        "family": "ROTEM",
        "given": "S."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of the IEEE international symposium on Advanced research in asynchronous circuits and systems"
    ],
    "date": [
      "1999-04"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Relative timing’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "PAVER",
        "given": "N.C."
      },
      {
        "family": "DAY",
        "given": "P."
      },
      {
        "family": "FARNSWORTH",
        "given": "C."
      },
      {
        "family": "JACKSON",
        "given": "D.L."
      },
      {
        "family": "LIEN",
        "given": "W.A."
      },
      {
        "family": "LIU",
        "given": "J."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings Asynchronous on-chip networks 653 of the IEEE international symposium on Advanced research in asynchronous circuits and systems"
    ],
    "date": [
      "1998-03"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "A low-power, low-noise configurable self-timed DSP’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "FURBER",
        "given": "S.B."
      },
      {
        "family": "DAY",
        "given": "P."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "247–253"
    ],
    "title": [
      "Four-phase micropipeline latch control circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "BERKEL",
        "given": "V.A.N."
      },
      {
        "family": "K.",
        "given": "J.O.S.E.P.H.S."
      },
      {
        "family": "M."
      },
      {
        "family": "NOWICK",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "223–233"
    ],
    "title": [
      "Scanning the technology: applications of asynchronous circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "87"
    ]
  },
  {
    "author": [
      {
        "family": "CHU",
        "given": "T.-A."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "1987-06"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "MIT"
    ],
    "title": [
      "Synthesis of self-timed VLSI circuits from graph-theoretic specifications’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "MURATA",
        "given": "T."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "541–580"
    ],
    "title": [
      "Petri nets: properties, analysis and applications’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "RAJAN",
        "given": "B."
      },
      {
        "family": "SHYAMASUNDAR",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "International conference on Parallel and distributed processing symposium"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "201–210"
    ],
    "title": [
      "Multiclock ESTEREL: a reactive framework for asynchronous design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HALBWACHS",
        "given": "N."
      }
    ],
    "citation-number": [
      "12"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Synchronous programming of reactive systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "EDWARDS",
        "given": "S."
      },
      {
        "family": "LAVAGNO",
        "given": "L."
      },
      {
        "family": "LEE",
        "given": "E.A."
      },
      {
        "family": "SANGIOVANNI-VINCENTELLI",
        "given": "A."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "366–390"
    ],
    "title": [
      "Design of embedded systems: formal models, validation, and synthesis’"
    ],
    "type": "article-journal",
    "volume": [
      "85"
    ]
  },
  {
    "author": [
      {
        "family": "MOUSAVI",
        "given": "M.R."
      },
      {
        "family": "GUERNIC",
        "given": "L.E."
      },
      {
        "family": "P.",
        "given": "T.A.L.P.I.N."
      },
      {
        "family": "J.-P.",
        "given": "S.H.U.K.L.A."
      },
      {
        "family": "S.K."
      },
      {
        "family": "BASTEN",
        "given": "T."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the conference on Design automation and test in Europe"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "384–389"
    ],
    "title": [
      "Modeling and validating globally asynchronous design in synchronous frameworks’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KAHN",
        "given": "G."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of IFIP congress"
    ],
    "date": [
      "1974-08"
    ],
    "title": [
      "The semantics of a simple language for parallel programming’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BUCK",
        "given": "J.T."
      }
    ],
    "citation-number": [
      "16"
    ],
    "date": [
      "1993"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "note": [
      "UCB/ERL Memo M93/69"
    ],
    "publisher": [
      "U.C"
    ],
    "title": [
      "Scheduling dynamic dataflow graphs with bounded memory using the token flow model’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "TALPIN",
        "given": "J.-P."
      },
      {
        "family": "GUERNIC",
        "given": "L.E."
      },
      {
        "family": "P.",
        "given": "S.H.U.K.L.A."
      },
      {
        "family": "S.K.",
        "given": "G.U.P.T.A."
      },
      {
        "family": "R."
      },
      {
        "family": "DOUCET",
        "given": "F."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Third international conference on Application of concurrency to system design"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "9–19"
    ],
    "title": [
      "Polychrony for formal refinement-checking in a system-level design methodology’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BLUNNO",
        "given": "I."
      },
      {
        "family": "CORTADELLA",
        "given": "J."
      },
      {
        "family": "KONDRATYEV",
        "given": "A."
      },
      {
        "family": "LAVAGNO",
        "given": "L."
      },
      {
        "family": "LWIN",
        "given": "K."
      },
      {
        "family": "SOTIRIOU",
        "given": "C."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of the international symposium on Advanced research in asynchronous circuits and systems"
    ],
    "date": [
      "2004-04"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Handshake protocols for desynchronization’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MULLER",
        "given": "D.E."
      },
      {
        "family": "BARTKY",
        "given": "W.C."
      }
    ],
    "citation-number": [
      "19"
    ],
    "date": [
      "1959"
    ],
    "pages": [
      "204–243"
    ],
    "publisher": [
      "Harvard University Press"
    ],
    "title": [
      "A theory of asynchronous circuits’, in ‘Annals of computing laboratory of Harvard University"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "VANBEKBERGEN",
        "given": "P."
      },
      {
        "family": "LIN",
        "given": "B."
      },
      {
        "family": "GOOSSENS",
        "given": "G."
      },
      {
        "family": "MAN",
        "given": "D.E."
      },
      {
        "given": "H."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings of the IEEE international conference on Computer-aided design"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "112–117"
    ],
    "title": [
      "A generalized state assignment theory for transformations on signal transition graphs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CORTADELLA",
        "given": "J."
      },
      {
        "family": "KISHINEVSKY",
        "given": "M."
      },
      {
        "family": "KONDRATYEV",
        "given": "A."
      },
      {
        "family": "LAVAGNO",
        "given": "L."
      },
      {
        "family": "YAKOVLEV",
        "given": "A."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings of the IEEE international symposium on Advanced research in asynchronous circuits and systems"
    ],
    "date": [
      "1996-03"
    ],
    "title": [
      "Complete state encoding based on the theory of regions’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SIEGEL",
        "given": "P."
      },
      {
        "family": "MICHELI",
        "given": "D.E."
      },
      {
        "family": "G."
      },
      {
        "family": "DILL",
        "given": "D."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of the IEEE Design automation conference"
    ],
    "date": [
      "1993-06"
    ],
    "title": [
      "Automatic technology mapping for generalized fundamental mode asynchronous designs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CORTADELLA",
        "given": "J."
      },
      {
        "family": "KISHINEVSKY",
        "given": "M."
      },
      {
        "family": "KONDRATYEV",
        "given": "A."
      },
      {
        "family": "LAVAGNO",
        "given": "L."
      },
      {
        "family": "PASTOR",
        "given": "E."
      },
      {
        "family": "YAKOVLEV",
        "given": "A."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1221–1236"
    ],
    "title": [
      "Decomposition and technology mapping of speed-independent circuits using Boolean relations’"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "XANTHOPOULOS",
        "given": "T."
      },
      {
        "family": "BAILEY",
        "given": "D."
      },
      {
        "family": "GANGWAR",
        "given": "A."
      },
      {
        "family": "GOWAN",
        "given": "M."
      },
      {
        "family": "JAIN",
        "given": "A."
      },
      {
        "family": "PREWITT",
        "given": "B."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE international Solid-state circuits conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "402–403"
    ],
    "title": [
      "The design and analysis of the clock distribution network for a 1.2 GHZ Alpha microprocessor’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "SINGH",
        "given": "M.O.N.T.E.K."
      },
      {
        "family": "TIERNO",
        "given": "J.O.S.E.A."
      },
      {
        "family": "RYLYAKOV",
        "given": "A.L.E.X.A.N.D.E.R."
      },
      {
        "family": "RYLOV",
        "given": "S.E.R.G.E.Y."
      },
      {
        "family": "NOWICK",
        "given": "S.T.E.V.E.N.M."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Proceedings of the international symposium on Advanced research in asynchronous circuits and systems"
    ],
    "date": [
      "2002-04"
    ],
    "pages": [
      "84–95"
    ],
    "title": [
      "An adaptively-pipelined mixed synchronous–asynchronous digital FIR filter chip operating at 1.3 Gigahertz’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "AUSTIN",
        "given": "T."
      },
      {
        "family": "BLAAUW",
        "given": "D."
      },
      {
        "family": "MUDGE",
        "given": "T."
      },
      {
        "family": "FLAUTNER",
        "given": "K."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "41–49"
    ],
    "title": [
      "Making typical silicon matter with razor’"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "MEKIE",
        "given": "J."
      },
      {
        "family": "CHAKRABORTY",
        "given": "S.U.P.R.A.T.I.K."
      },
      {
        "family": "SHARMA",
        "given": "D.K."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Proceedings of international conference on VLSI Design"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "559–564"
    ],
    "title": [
      "Evaluation of pausible clocking for interfacing high speed IP cores in GALS framework’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "YUN",
        "given": "K.E.N.N.E.T.H.Y."
      },
      {
        "family": "DOOPLY",
        "given": "A.Y.O.O.B.E."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. Syst"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "482–488"
    ],
    "title": [
      "Pausible clocking-based heterogeneous systems’"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "CHAKRABORTY",
        "given": "S."
      },
      {
        "family": "MEKIE",
        "given": "J."
      },
      {
        "family": "SHARMA",
        "given": "D.K."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Invited paper in Proceedings of the workshop on Formal methods in GALS architectures (FMGALS), Formal Methods Europe symposium"
    ],
    "date": [
      "2003-09"
    ],
    "title": [
      "Reasoning about synchronization issues in GALS systems: a unified approach’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "GURKAYNAK",
        "given": "F.K."
      },
      {
        "family": "VILLIGER",
        "given": "T."
      },
      {
        "family": "OETIKER",
        "given": "S."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Proceedings of the Formal methods for globally asynchronous locally synchronous (GALS) architecture (FMGALS"
    ],
    "date": [
      "2003-09"
    ],
    "pages": [
      "32–41"
    ],
    "title": [
      "An introduction to the GALS methodology at ETH Zurich’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "YUN",
        "given": "K.Y."
      },
      {
        "family": "DILL",
        "given": "D.L."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "101–117"
    ],
    "title": [
      "Automatic synthesis of extended burst-mode circuits: part I (specification and hazard-free implementations)’"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "YUN",
        "given": "K.Y."
      },
      {
        "family": "DILL",
        "given": "D.L."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Washington"
    ],
    "pages": [
      "576–580"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Automatic synthesis of 3D asynchronous state machines’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "OETIKER",
        "given": "S."
      },
      {
        "family": "VILLIGER",
        "given": "T."
      },
      {
        "family": "GURKAYNAK",
        "given": "F.K."
      },
      {
        "family": "KAESLIN",
        "given": "H."
      },
      {
        "family": "FELBER",
        "given": "N."
      },
      {
        "family": "FICHTNER",
        "given": "W."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Handouts of the second Asynchronous circuit design workshop, ACiD 2002"
    ],
    "date": [
      "2002-01"
    ],
    "title": [
      "High resolution clock generators for Asynchronous on-chip networks 655 globally-asynchronous locally-synchronous designs’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "MOORE",
        "given": "S."
      },
      {
        "family": "TAYLOR",
        "given": "G."
      },
      {
        "family": "MULLINS",
        "given": "R."
      },
      {
        "family": "ROBINSON",
        "given": "P."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Eighth international symposium on Advanced research in asynchronous circuits and systems"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Point to point GALS interconnect’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "VILLIGER",
        "given": "T."
      },
      {
        "family": "GURKAYNAK",
        "given": "F.K."
      },
      {
        "family": "OETIKER",
        "given": "S."
      },
      {
        "family": "KAESLIN",
        "given": "H."
      },
      {
        "family": "FELBER",
        "given": "N."
      },
      {
        "family": "FICHTNER",
        "given": "W."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Handouts of the second Asynchronous circuit design workshop, ACiD"
    ],
    "date": [
      "2002-01"
    ],
    "title": [
      "Multi-point interconnect for globallyasynchronous locally synchronous systems’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "OETIKER",
        "given": "S."
      },
      {
        "family": "GURKAYNAK",
        "given": "F.K."
      },
      {
        "family": "VILLIGER",
        "given": "T."
      },
      {
        "family": "KAESLIN",
        "given": "H."
      },
      {
        "family": "FELBER",
        "given": "N."
      },
      {
        "family": "FICHTNER",
        "given": "W."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "Handouts of the third Asynchronous circuit design workshop, ACiD"
    ],
    "date": [
      "2003-01"
    ],
    "title": [
      "Design flow for a 3-million transistor GALS test chip’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "IYER",
        "given": "A."
      },
      {
        "family": "MARCULESCU",
        "given": "D."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "Proceedings of the 29th annual international symposium on Computer architecture (IEEE Computer Society"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Washington"
    ],
    "pages": [
      "158–168"
    ],
    "title": [
      "Power and performance evaluation of globally asynchronous locally synchronous processors’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HEMANI",
        "given": "A."
      },
      {
        "family": "MEINCKE",
        "given": "T."
      },
      {
        "family": "KUMAR",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "Proceedings of the 36th ACM/IEEE conference on Design automation"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "873–878"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Lowering power consumption in clock by using globally asynchronous locally synchronous design style’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BAINBRIDGE",
        "given": "J."
      },
      {
        "family": "FURBER",
        "given": "S."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "16–23"
    ],
    "title": [
      "CHAIN: a delay-insensitive chip area interconnect’"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "LINES",
        "given": "A."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "32–41"
    ],
    "title": [
      "Asynchronous interconnect for synchronous SoC design’"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "LILJEBERG",
        "given": "P."
      },
      {
        "family": "PLOSILA",
        "given": "J."
      },
      {
        "family": "ISOAHO",
        "given": "J."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "Proceedings of the 16th IEEE international SoC conference"
    ],
    "date": [
      "2003-09"
    ],
    "pages": [
      "359–361"
    ],
    "title": [
      "Self-timed architecture for SoC applications’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CARRION",
        "given": "C."
      },
      {
        "family": "YAKOVLEV",
        "given": "A."
      }
    ],
    "citation-number": [
      "42"
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "Technical report, CS-TR: 562,"
    ],
    "publisher": [
      "Department of Computing Science, University of Newcastle"
    ],
    "title": [
      "Design and evaluation of two asynchronous token ring adapters’"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "SIMPSON",
        "given": "H."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Proceedings of the IEE"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "E"
    ],
    "pages": [
      "17–30"
    ],
    "title": [
      "Four-slot fully asynchronous communication mechanism’"
    ],
    "type": "article-journal",
    "volume": [
      "137"
    ]
  },
  {
    "author": [
      {
        "family": "XIA",
        "given": "F."
      },
      {
        "family": "YAKOVLEV",
        "given": "A."
      },
      {
        "family": "CLARK",
        "given": "I."
      },
      {
        "family": "SHANG",
        "given": "D."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "58–69"
    ],
    "title": [
      "Data communication in systems with heterogeneous timing’"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "GOOSSENS",
        "given": "K."
      },
      {
        "family": "MEERBERGEN",
        "given": "V.A.N."
      },
      {
        "family": "J.",
        "given": "P.E.T.E.E.R.S."
      },
      {
        "family": "A."
      },
      {
        "family": "WIELAGE",
        "given": "P."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "Design automation and test in Europe conference (DATE’02"
    ],
    "date": [
      "2002-03"
    ],
    "pages": [
      "423–425"
    ],
    "title": [
      "Networks on silicon: combining best effort and guaranteed services’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "RIJPKEMA",
        "given": "E."
      },
      {
        "family": "GOOSSENS",
        "given": "K."
      },
      {
        "family": "DIELISSEN",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "IEE Proceedings: Computers and Digital Technique"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "294–302"
    ],
    "title": [
      "Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip’"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "WINGARD",
        "given": "D."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "Proceedings of the Design automation conference, DAC 2001"
    ],
    "date": [
      "2001-06"
    ],
    "location": [
      "Las Vegas, USA"
    ],
    "title": [
      "Micronetwork-based integration for SoCs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "FELICIJAN",
        "given": "T."
      },
      {
        "family": "FURBER",
        "given": "S."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "Formal methods for globally asynchronous locally synchronous architecture (FMGALS 2003"
    ],
    "date": [
      "2003-09"
    ],
    "title": [
      "Quality of service (QoS) for asynchronous on-chip networks’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "DALLY",
        "given": "W.J."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "IEEE Transactions on Parallel Distribution Systems"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "194–205"
    ],
    "title": [
      "Virtual-channel flow control’"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "FELICIJAN",
        "given": "T."
      },
      {
        "family": "BAINBRIDGE",
        "given": "J."
      },
      {
        "family": "FURBER",
        "given": "S."
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "Proceedings of the 15th IEEE international conference on Microelectronics"
    ],
    "date": [
      "2003-12"
    ],
    "pages": [
      "123–126"
    ],
    "title": [
      "An asynchronous low latency arbiter for quality-of-service (QoS) applications’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Organization",
        "given": "OpenCores"
      }
    ],
    "citation-number": [
      "51"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "WISHBONE system-on-chip (SoC) interconnection architecture for portable IP cores"
    ],
    "type": null,
    "url": [
      "http://www.opencores.org/wishbone/doc/"
    ]
  },
  {
    "author": [
      {
        "family": "EFTHYMIOU",
        "given": "A."
      },
      {
        "family": "SOTIRIOU",
        "given": "C."
      },
      {
        "family": "EDWARDS",
        "given": "D."
      }
    ],
    "citation-number": [
      "52"
    ],
    "container-title": [
      "Design automation and test in Europe conference (DATE’04"
    ],
    "date": [
      "2004-02"
    ],
    "pages": [
      "672"
    ],
    "title": [
      "Automatic scan insertion and pattern generation for asynchronous circuits’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "EFTHYMIOU",
        "given": "A."
      },
      {
        "family": "BAINBRIDGE",
        "given": "J."
      },
      {
        "family": "EDWARDS",
        "given": "D."
      }
    ],
    "citation-number": [
      "53"
    ],
    "container-title": [
      "IEEE Asian Test symposium (IEEE CS Press"
    ],
    "title": [
      "Adding testability to an asynchronous interconnect for globally-asynchronous, locallysynchronous systems-on-chip’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DEMICHELI",
        "given": "G."
      },
      {
        "family": "ERNST",
        "given": "R."
      },
      {
        "family": "WOLF",
        "given": "W."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Readings in hardware/software co-design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "FUMMI",
        "given": "F."
      },
      {
        "family": "LOGHI",
        "given": "M."
      },
      {
        "family": "PONCINO",
        "given": "M."
      },
      {
        "family": "MARTINI",
        "given": "S."
      },
      {
        "family": "PERBELLINI",
        "given": "G."
      },
      {
        "family": "MONGUZZI",
        "given": "M."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of Design automation and test in Europe"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "798–803"
    ],
    "title": [
      "Virtual hardware prototyping through timed hardwaresoftware co-simulation’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ROWSON",
        "given": "J.A.M.E.S.A."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of Design automation conference"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "439–440"
    ],
    "title": [
      "Hardware/software co-simulation’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CAMPENHOUT",
        "given": "V.A.N."
      },
      {
        "family": "D.",
        "given": "M.U.D.G.E."
      },
      {
        "family": "T."
      },
      {
        "family": "HAYES",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "17 51–60"
    ],
    "title": [
      "Collection and analysis of microprocessor design errors’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BENTLEY",
        "given": "B."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of Design automation conference"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Validating the intel pentium 4 microprocessor’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KING",
        "given": "K.N."
      },
      {
        "family": "OFFUTT",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Software Practice and Engineering"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "685–718"
    ],
    "title": [
      "A fortran language system for mutation-based software testing’"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "BEIZER",
        "given": "B."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "1990"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "Van Nostrand Reinhold, New York"
    ],
    "title": [
      "Software testing techniques"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "TASIRAN",
        "given": "S."
      },
      {
        "family": "KEUTZER",
        "given": "K."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "36–45"
    ],
    "title": [
      "Coverage metrics for functional validation of hardware designs’"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "HAYEK",
        "given": "A.L.G."
      },
      {
        "family": "ROBACH",
        "given": "C."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "International Test conference"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "885–893"
    ],
    "title": [
      "From specification validation to hardware testing: a unified method’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "VEMURI",
        "given": "R."
      },
      {
        "family": "KALYANARAMAN",
        "given": "R."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Intergration Systems"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "201–214"
    ],
    "title": [
      "Generation of design verification tests from behavioral vhdl programs using path enumeration and constraint programming’"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "ZHANG",
        "given": "Q."
      },
      {
        "family": "HARRIS",
        "given": "I.G."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "International conference on Computer-aided design"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "A data flow fault coverage metric for validation of behavioral hdl descriptions’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "WHITE",
        "given": "L."
      },
      {
        "family": "COHEN",
        "given": "E."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE Transactions on Software Engineering"
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "247–247"
    ],
    "title": [
      "A domain strategy for computer program testing’"
    ],
    "type": "article-journal",
    "volume": [
      "SE-6(3"
    ]
  },
  {
    "author": [
      {
        "family": "ZHANG",
        "given": "Q."
      },
      {
        "family": "HARRIS",
        "given": "I.G."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "International Test conference"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "A domain coverage metric for the validation of behavioral vhdl descriptions’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DEVADAS",
        "given": "S."
      },
      {
        "family": "GHOSH",
        "given": "A."
      },
      {
        "family": "KEUTZER",
        "given": "K."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "International conference on Computer-aided design"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "418–425"
    ],
    "title": [
      "An observability-based code coverage metric for functional simulation’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "COSTA",
        "given": "J.C."
      },
      {
        "family": "DEVADAS",
        "given": "S."
      },
      {
        "family": "MONTIERO",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "International conference on Computer-aided design"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "27–32"
    ],
    "title": [
      "Observability analysis of embedded software for coverage-directed validation’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "VERMA",
        "given": "S."
      },
      {
        "family": "RAMINENI",
        "given": "K."
      },
      {
        "family": "HARRIS",
        "given": "I.G."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Asian-pacific Design automation conference"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "An efficient control-oriented coverage metric’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "LEE",
        "given": "D."
      },
      {
        "family": "YANNAKAKIS",
        "given": "M."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Transactions on Computers’"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1090–1123"
    ],
    "title": [
      "Principles and methods of testing finite state machines – a survey’"
    ],
    "type": "article-journal",
    "volume": [
      "84"
    ]
  },
  {
    "author": [
      {
        "family": "THAKER",
        "given": "P.A."
      },
      {
        "family": "AGRAWAL",
        "given": "V.D."
      },
      {
        "family": "ZAGHLOUL",
        "given": "M.E."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "International Test conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "940–949"
    ],
    "title": [
      "Register-transfer level fault modeling and test evaluation techniques for vlsi circuits’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "FIN",
        "given": "A."
      },
      {
        "family": "FUMMI",
        "given": "F."
      },
      {
        "family": "SIGNORETTO",
        "given": "M."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "International workshop on Hardware/ software codesign (CODES"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "SystemC: a homogenous environment to test embedded systems’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "BRAHME",
        "given": "D."
      },
      {
        "family": "ABRAHAM",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1984"
    ],
    "pages": [
      "–33, 475–485"
    ],
    "title": [
      "Functional testing of microprocessors’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "MISHRA",
        "given": "P."
      },
      {
        "family": "DUTT",
        "given": "N."
      },
      {
        "family": "NICOLAU",
        "given": "A."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "High-level design validation and test workshop"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "9–13"
    ],
    "title": [
      "Automatic verification of pipeline specifications’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "UTAMAPHETAI",
        "given": "N."
      },
      {
        "family": "BLANTON",
        "given": "R.D."
      },
      {
        "family": "SHEN",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "High-level design validation and test workshop"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "3–8"
    ],
    "title": [
      "Relating bufferoriented microarchitecture validation to high-level pipeline functionality’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ZIV",
        "given": "A."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proceedings of Design automation and test in Europe"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "834–839"
    ],
    "title": [
      "Cross-product functional coverage measurement with temporal properties-based assertions’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ROWSON",
        "given": "J.A."
      },
      {
        "family": "SANGIOVANNI-VINCENTELLI",
        "given": "A."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proceedings of Design automation conference"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "178–183"
    ],
    "title": [
      "Interface-based design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "PANIGRAHI",
        "given": "D."
      },
      {
        "family": "TAYLOR",
        "given": "C.N."
      },
      {
        "family": "DEY",
        "given": "S."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "High level design validation and test workshop"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "53–58"
    ],
    "title": [
      "Interface based hardware/ software validation of a system-on-chip’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "ZHANG",
        "given": "Q."
      },
      {
        "family": "HARRIS",
        "given": "I.G."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "International Test conference"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "A validation fault model for timing-induced functional errors’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ARORA",
        "given": "R."
      },
      {
        "family": "HSIAO",
        "given": "M.S."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "High level design validation and test workshop"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "129–134"
    ],
    "title": [
      "Cnf formula simplification using implication reasoning’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "LARRABEE",
        "given": "T."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "4–15"
    ],
    "title": [
      "Test pattern generation using boolean satisfiability’"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "FALLAH",
        "given": "F."
      },
      {
        "family": "DEVADAS",
        "given": "S."
      },
      {
        "family": "KEUTZER",
        "given": "K."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Proceedings of Design automation conference"
    ],
    "date": [
      "1998"
    ],
    "note": [
      "Complex hardware/software systems 687"
    ],
    "pages": [
      "528–533"
    ],
    "title": [
      "Functional vector generation for hdl models using linear programming and 3-satisfiability’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ZENG",
        "given": "Z."
      },
      {
        "family": "KALLA",
        "given": "P."
      },
      {
        "family": "CIESIELSKI",
        "given": "M."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Proceedings of Design, automation and test in Europe conference"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Lpsat: a unified approach to rtl satisfiability’"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "31"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Kaufman, San Francisco, CA"
    ],
    "title": [
      "RINA DECHTER: ‘Constant processing"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "XIN",
        "given": "F."
      },
      {
        "family": "HARRIS",
        "given": "I.G."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "High-level design validation and test workshop"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Test generation for hardware-software covalidation using non-linear programming’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "HO",
        "given": "R.C."
      },
      {
        "family": "YANG",
        "given": "C.H."
      },
      {
        "family": "HOROWITZ",
        "given": "M.A."
      },
      {
        "family": "DILL",
        "given": "D.L."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "International symposium on Computer architecture"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "404–413"
    ],
    "title": [
      "Architecture validation for processors’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "GEIST",
        "given": "D."
      },
      {
        "family": "FARKAS",
        "given": "M."
      },
      {
        "family": "LANDVER",
        "given": "A."
      },
      {
        "family": "UR",
        "given": "S."
      },
      {
        "family": "WOLFSTHAL",
        "given": "Y."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Proceedings of the first international conference on Formal methods in computer-aided design"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "143–158"
    ],
    "title": [
      "Coverage-directed test generation using symbolic techniques’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CORNO",
        "given": "F."
      },
      {
        "family": "PRINETTO",
        "given": "P."
      },
      {
        "family": "REORDA",
        "given": "S.O.N.Z.A."
      },
      {
        "given": "M."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "International Test conference"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "753–759"
    ],
    "title": [
      "Testability analysis and ATPG on behavioral RT-level VHDL’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "CORNO",
        "given": "F."
      },
      {
        "family": "REORDA",
        "given": "S.O.N.Z.E."
      },
      {
        "family": "M.",
        "given": "S.Q.U.I.L.L.E.R.O."
      },
      {
        "family": "G.",
        "given": "M.A.N.Z.O.N.E."
      },
      {
        "family": "A."
      },
      {
        "family": "PINCETTI",
        "given": "A."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "Proceedings of Design automation and test in Europe"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "385–389"
    ],
    "title": [
      "Automatic test bench generation for validation of RT-level descriptions: an industrial experience’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "LAJOLO",
        "given": "M."
      },
      {
        "family": "LAVAGNO",
        "given": "L."
      },
      {
        "family": "REBAUDENGO",
        "given": "M."
      },
      {
        "family": "SONZA",
        "given": "M.R.E.O.R.D.A."
      },
      {
        "family": "VIOLANTE",
        "given": "M."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "High level design validation and test workshop"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "21–26"
    ],
    "title": [
      "Behavioral-level test vector generation for systemon-chip designs’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "YUAN",
        "given": "J."
      },
      {
        "family": "SHULTZ",
        "given": "K."
      },
      {
        "family": "PIXLEY",
        "given": "C."
      },
      {
        "family": "MILLER",
        "given": "H."
      },
      {
        "family": "AZIZ",
        "given": "A."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "International conference on Computer-aided design"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "584–589"
    ],
    "title": [
      "Modeling design constraints and biasing in simulation using BDDs’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "HOARE",
        "given": "C.A.R."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "IEEE Annals of the History of Computing"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "14–25"
    ],
    "title": [
      "Assertion: a personal perspective’"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "FOSTER",
        "given": "H.D."
      },
      {
        "family": "KROLNIK",
        "given": "A.C."
      },
      {
        "family": "LACEY",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "40"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Assertion-based design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "KANTROWITZ",
        "given": "M."
      },
      {
        "family": "NOACK",
        "given": "L.M."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "Proceedings of Design automation conference"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "325–330"
    ],
    "title": [
      "I’m done simulating: now what? verification coverage analysis and correctness checking of the decchip 21164 alpha microprocessor’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "TAYLOR",
        "given": "S."
      },
      {
        "family": "QUINN",
        "given": "M."
      },
      {
        "family": "BROWN",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "Proceedings of Design automation conference"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "338–343"
    ],
    "title": [
      "Functional verification of a multiple-issue, out-of-order, superscalar alpha processor-the dec alpha 21264 microprocessor’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CHEN",
        "given": "X."
      },
      {
        "family": "LUO",
        "given": "Y."
      },
      {
        "family": "HSIEH",
        "given": "H."
      },
      {
        "family": "BHUYAN",
        "given": "L."
      },
      {
        "family": "BALARIN",
        "given": "F."
      },
      {
        "family": "CLARKE",
        "given": "E.M."
      },
      {
        "family": "KHAIRA",
        "given": "M."
      },
      {
        "family": "XIAO",
        "given": "X."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Proceedings of Design automation and test in Europe",
      "Proceedings of Design automation conference"
    ],
    "date": [
      "2004",
      "1996"
    ],
    "note": [
      "44 ‘Accelera proposed standard property specification language (psl) 1.0’, 45"
    ],
    "pages": [
      "245–248"
    ],
    "title": [
      "Utilizing formal assertions for system design of network processors’",
      "Word level model checking –avoiding the pentium fdiv error’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CHAUHAN",
        "given": "P."
      },
      {
        "family": "CLARKE",
        "given": "E.M."
      },
      {
        "family": "LU",
        "given": "Y."
      },
      {
        "family": "WANG",
        "given": "D."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "ASIC/SOC conference"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "27–31"
    ],
    "title": [
      "Verifying ip-core based system-on-chip designs’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "LEVESON",
        "given": "N.G."
      },
      {
        "family": "CHA",
        "given": "S.S."
      },
      {
        "family": "KNIGHT",
        "given": "J.C."
      },
      {
        "family": "SHIMEALL",
        "given": "T.J."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "IEEE Transactions on Software Engineering"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "432–443"
    ],
    "title": [
      "The use of self checks and voting in software error detection: an empirical study’"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "BLUM",
        "given": "M."
      },
      {
        "family": "KANNA",
        "given": "S."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "Annual ACM symposium on Theory of computing"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "86–97"
    ],
    "title": [
      "Designing programs that check their work’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BLUM",
        "given": "M."
      },
      {
        "family": "LUBY",
        "given": "M."
      },
      {
        "family": "RUBINFELD",
        "given": "R."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "Annual ACM symposium on Theory of computing"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "73–83"
    ],
    "title": [
      "Self-testing/correcting with applications to numerical problems’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "TASIRAN",
        "given": "S."
      },
      {
        "family": "KEUTZER",
        "given": "K."
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "51–60"
    ],
    "title": [
      "Coverage metrics for functional validation of hardware designs’"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "GAUDETTE",
        "given": "E."
      },
      {
        "family": "MOUSSA",
        "given": "M."
      },
      {
        "family": "HARRIS",
        "given": "I.G."
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "High level design validation and test workshop"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "169–172"
    ],
    "title": [
      "A method for the evaluation of behavioral fault models’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "RAWSON",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "439–440"
    ],
    "title": [
      "Hardware/software co-simulation’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "VALDERRAMA",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the international workshop on Rapid system prototyping"
    ],
    "date": [
      "1996-06"
    ],
    "note": [
      "3 AXI PROTOCOL: http://www.arm.com 4 OCP PROTOCOL:"
    ],
    "title": [
      "Automatic generation of interfaces for distributed cvhdl cosimulation of embedded systems: an industrial experience’"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.ocpip.org"
    ]
  },
  {
    "author": [
      {
        "family": "RADULESCU",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE Transactions on CAD of Integrated Circuits and Systems"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "4–17"
    ],
    "title": [
      "An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming’"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "HAVERINEN",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "2002-10"
    ],
    "title": [
      "SystemC based SoC communication modeling for the OCP protocol’"
    ],
    "type": null,
    "url": [
      "http://www.ocpip.org/,"
    ]
  },
  {
    "author": [
      {
        "family": "VANTHOURNOUT",
        "given": "B."
      },
      {
        "family": "GOOSSENS",
        "given": "S."
      },
      {
        "family": "KOGEL",
        "given": "T."
      }
    ],
    "citation-number": [
      "7"
    ],
    "note": [
      "available at"
    ],
    "title": [
      "Developing transaction-level models in systemC’"
    ],
    "type": null,
    "url": [
      "http://www.us.designreuse.com/articles/article8523.html"
    ]
  },
  {
    "author": [
      {
        "family": "SÉMÉRIA",
        "given": "L."
      },
      {
        "family": "GHOSH",
        "given": "A."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the Asia and South Pacific design automation conference"
    ],
    "date": [
      "2000-01"
    ],
    "pages": [
      "405–408"
    ],
    "title": [
      "Methodology for hardware/software coverification in C/C++’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "TAN",
        "given": "S.M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "1995-09"
    ],
    "genre": [
      "Technical report,"
    ],
    "publisher": [
      "UIUC"
    ],
    "title": [
      "Virtual hardware for operating system development’"
    ],
    "type": "report",
    "url": [
      "http://choices.cs.uiuc.edu/uChoices/Papers/uChoices/"
    ]
  },
  {
    "note": [
      "10 CARBON KERNEL:"
    ],
    "type": null,
    "url": [
      "http://www.carbonkernel.org/"
    ]
  },
  {
    "author": [
      {
        "family": "BRADLEY",
        "given": "M."
      },
      {
        "family": "XIE",
        "given": "K."
      }
    ],
    "citation-number": [
      "11"
    ],
    "title": [
      "Hardware/software co-verification with RTOS application code’"
    ],
    "type": null,
    "url": [
      "http://www.techonline.com/community/tech_topic/21082"
    ]
  },
  {
    "author": [
      {
        "family": "HONDA",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the international conference on Hardware/software codesign and system synthesis (CODES-ISSS"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "RTOS-centric hardware/software cosimulator for embedded system design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "YOO",
        "given": "S."
      },
      {
        "family": "BOUCHHIMA",
        "given": "A."
      },
      {
        "family": "BACIVAROV",
        "given": "I."
      },
      {
        "family": "JERRAYA",
        "given": "A.A."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the Design automation and test in Europe"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Building fast and accurate SW simulation models based on SoC hardware abstraction layer and simulation environment abstraction layer’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BACIVAROV",
        "given": "I."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "International Journal of Embedded Systems"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "1 2"
    ],
    "title": [
      "ChronoSym – a new approach for fast and accurate SoC cosimulation’"
    ],
    "type": "article-journal"
  },
  {
    "note": [
      "15 COFLUENT STUDIO:"
    ],
    "type": null,
    "url": [
      "http://www.cofluentdesign.com/"
    ]
  },
  {
    "author": [
      {
        "family": "MADSEN",
        "given": "J."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "MPSoC School"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "RTOS modelling for multi-processor SoC using SystemC’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "YU",
        "given": "H."
      },
      {
        "family": "GERSTLAUER",
        "given": "A."
      },
      {
        "family": "GAJSKI",
        "given": "D."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "International conference on Hardware/software codesign and system synthesis"
    ],
    "date": [
      "2003-10"
    ],
    "pages": [
      "31–36"
    ],
    "title": [
      "RTOS scheduling in transaction level models’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BOUCHHIMA",
        "given": "A."
      },
      {
        "family": "YOO",
        "given": "S."
      },
      {
        "family": "JERRAYA",
        "given": "A."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of the Asia and South Pacific design automation"
    ],
    "title": [
      "Fast and accurate timed execution of high level embedded software using HW/SW interface simulation model’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "RESHADI",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "Proceedings of the DAC"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Instruction set compiled simulation: a technique for fast and flexible instruction set simulation’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LIU",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "Proceedings of the international conference on Hardware/software codesign"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Software timing analysis using HW/SW cosimulation and instruction set simulator’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "YOO",
        "given": "S."
      },
      {
        "family": "CHOI",
        "given": "K."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "Design Automation for Embedded Systems"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "129–152"
    ],
    "title": [
      "Optimizing timed cosimulation by hybrid synchronisation’"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "JUNG",
        "given": "J."
      },
      {
        "family": "YOO",
        "given": "S."
      },
      {
        "family": "CHOI",
        "given": "K."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Proceedings of the Design automation and test in Europe"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Performance improvement of multiprocessor systems cosimulation based on SW analysis’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "YOO",
        "given": "S."
      },
      {
        "family": "CHOI",
        "given": "K."
      },
      {
        "family": "HA",
        "given": "D.O.N.G.S."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "492–502"
    ],
    "title": [
      "Performance improvement of geographically distributed cosimulation by hierarchically grouped messages’"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "BENINI",
        "given": "L."
      },
      {
        "family": "MICHELI",
        "given": "D.E."
      },
      {
        "given": "G."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "70–78"
    ],
    "title": [
      "Networks on chips: a new SoC paradigm’"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "MAGARSHACK",
        "given": "P."
      },
      {
        "family": "PAULIN",
        "given": "P."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "System on chip beyond the nanometer wall’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MACII",
        "given": "E."
      },
      {
        "family": "PATEL",
        "given": "K."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "Proceedings of the Design automation and test in Europe"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Synthesis of partitioned shared memory architectures for energy-efficient multiprocessor SoC’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "YOUSSEF",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Debugging HW/SW interface for MPSoC: video encoder system design case study’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HONDA",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "Proceedings of the CODES+ISSS"
    ],
    "date": [
      "2004-09"
    ],
    "title": [
      "RTOS-centric hardware/software cosimulator for embedded system design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Co",
        "given": "Virtio"
      }
    ],
    "citation-number": [
      "47"
    ],
    "date": [
      "2004-10"
    ],
    "title": [
      "Press Release: ‘Virtio jumpstarts software development for Texas instruments OMAP2420 platform’"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "HINES",
        "given": "K."
      },
      {
        "family": "BORRIELLO",
        "given": "G."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "Proceedings of the international workshop on Rapid system prototyping"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Selective focus as a means of improving geographically distributed embedded system co-simulation’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BENTLEY",
        "given": "B."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "244–248"
    ],
    "title": [
      "Validating the Intel Pentium 4 microprocessor’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "WINKELMANN",
        "given": "K."
      },
      {
        "family": "TRYLUS",
        "given": "H.-J."
      },
      {
        "family": "STOFFEL",
        "given": "D."
      },
      {
        "family": "FEY",
        "given": "G."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the Design, automation and test in Europe"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "162–167"
    ],
    "title": [
      "A cost-efficient block verification for a UMTS up-link chip-rate coprocessor’"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "BURCH",
        "given": "J.R."
      },
      {
        "family": "CLARKE",
        "given": "E.M."
      },
      {
        "family": "MCMILLAN",
        "given": "K.L."
      },
      {
        "family": "DILL",
        "given": "D.L."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "46–51"
    ],
    "title": [
      "Sequential circuit verification using symbolic model checking’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BIERE",
        "given": "A."
      },
      {
        "family": "CIMATTI",
        "given": "A."
      },
      {
        "family": "CLARKE",
        "given": "E.M."
      },
      {
        "family": "FUJITA",
        "given": "M."
      },
      {
        "family": "ZHU",
        "given": "Y."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "317–320"
    ],
    "title": [
      "Symbolic model checking using SAT procedures instead of BDDs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DRECHSLER",
        "given": "R."
      },
      {
        "family": "HÖRETH",
        "given": "S."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of the international workshop on Boolean problems"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "195–200"
    ],
    "title": [
      "Gatecomp: Equivalence checking of digital circuits in an industrial environment’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KUEHLMANN",
        "given": "A."
      },
      {
        "family": "KROHM",
        "given": "F."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "263–268"
    ],
    "title": [
      "Equivalence checking using cuts and heaps’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "VAN",
        "given": "E.I.J.K."
      },
      {
        "given": "C."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "Eindhoven University of Technology"
    ],
    "title": [
      "Formal methods for the verification of digital circuits’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "GOLDBERG",
        "given": "E."
      },
      {
        "family": "PRASAD",
        "given": "M."
      },
      {
        "family": "BRAYTON",
        "given": "R."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the international workshop on Logic synth"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "185–191"
    ],
    "title": [
      "Using SAT for combinational equivalence checking’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "PARUTHI",
        "given": "V."
      },
      {
        "family": "KUEHLMANN",
        "given": "A."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of the international conference on Computer design"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "459–464"
    ],
    "title": [
      "Equivalence checking combining a structural SAT-solver, BDDs, and simulation’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "GUPTA",
        "given": "R."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "115–123"
    ],
    "publisher": [
      "IEEE Design & Test of Computer"
    ],
    "title": [
      "IEEE design and test roundtable on C++-based design’"
    ],
    "type": "book",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Synopsys"
      }
    ],
    "citation-number": [
      "11"
    ],
    "note": [
      "‘Functional specification for systemC 2.0’, 2002"
    ],
    "title": [
      "CoWare Inc., and Frontier Design Inc"
    ],
    "type": null,
    "url": [
      "http://www.systemc.org."
    ]
  },
  {
    "author": [
      {
        "family": "FERRANDI",
        "given": "F."
      },
      {
        "family": "RENDINE",
        "given": "M."
      },
      {
        "family": "SCUITO",
        "given": "D."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the Design, automation and test in Europe"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "744–751"
    ],
    "title": [
      "Functional verification for SystemC descriptions using constraint solving’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "RUF",
        "given": "J."
      },
      {
        "family": "HOFFMANN",
        "given": "D.W."
      },
      {
        "family": "KROPF",
        "given": "T."
      },
      {
        "family": "ROSENSTIEL",
        "given": "W."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the Design, automation and test in Europe"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "742–748"
    ],
    "title": [
      "Simulation-guided property checking based on multi-valued ar-automata’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "BORMANN",
        "given": "J."
      },
      {
        "family": "SPALINGER",
        "given": "C."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Informationstechnik und Technische Informatik"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "22–28"
    ],
    "title": [
      "Formale Verifikation für Nicht-Formalisten (Formal verification for non-formalists)’"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "JOHANNSEN",
        "given": "P."
      },
      {
        "family": "DRECHSLER",
        "given": "R."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of the IFIP international conference on VLSI"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "127–132"
    ],
    "title": [
      "Formal verification on register transfer level – utilizing high-level information for hardware verification’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "GROßE",
        "given": "D."
      },
      {
        "family": "DRECHSLER",
        "given": "R."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE international symposium on Circuits and systems"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "245– 248"
    ],
    "title": [
      "Formal verification of LTL formulas for SystemC designs’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "FEY",
        "given": "G."
      },
      {
        "family": "GROßE",
        "given": "D."
      },
      {
        "family": "CASSENS",
        "given": "T."
      },
      {
        "family": "GENZ",
        "given": "C."
      },
      {
        "family": "WARODE",
        "given": "T."
      },
      {
        "family": "DRECHSLER",
        "given": "R."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of the workshop on Synthesis and system integration of mixed information technologies (SASIMI"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "148–154"
    ],
    "title": [
      "ParSyC: An efficient SystemC parser’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "PARR",
        "given": "T."
      }
    ],
    "citation-number": [
      "18"
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Automata Publishing Co"
    ],
    "title": [
      "Language translation using PCCTS and C++: a reference guide"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Synopsys"
      }
    ],
    "citation-number": [
      "19"
    ],
    "date": [
      "2002"
    ],
    "note": [
      "Available at"
    ],
    "publisher": [
      "Synopsys Inc"
    ],
    "title": [
      "Describing synthesizable RTL in systemCTM , Vers. 1.1’"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com"
    ]
  },
  {
    "author": [
      {
        "family": "MOSKEWICZ",
        "given": "M.W."
      },
      {
        "family": "MADIGAN",
        "given": "C.F."
      },
      {
        "family": "ZHAO",
        "given": "Y."
      },
      {
        "family": "ZHANG",
        "given": "L."
      },
      {
        "family": "MALIK",
        "given": "S."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "530–535"
    ],
    "title": [
      "Chaff: Engineering an efficient SAT solver’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "FOSTER",
        "given": "H."
      },
      {
        "family": "KROLNIK",
        "given": "A."
      },
      {
        "family": "LACEY",
        "given": "D."
      }
    ],
    "citation-number": [
      "21"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Assertion-based design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "DRECHSLER",
        "given": "R."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE international symposium on Circuits and systems"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "748– 751"
    ],
    "title": [
      "Synthesizing checkers for on-line verification of systemon-chip designs’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "GROßE",
        "given": "D."
      },
      {
        "family": "DRECHSLER",
        "given": "R."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proceedings of the second ACM & IEEE international conference on Formal methods and models for codesign (MEMOCODE"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "171–178"
    ],
    "title": [
      "Checkers for SystemC designs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KREBS",
        "given": "A."
      },
      {
        "family": "RUF",
        "given": "J."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Journal of Universal Computer Science"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "120–137"
    ],
    "title": [
      "Optimized temporal logic compilation’"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "ALI",
        "given": "M."
      },
      {
        "family": "VENERIS",
        "given": "A."
      },
      {
        "family": "SAFARPOUR",
        "given": "S."
      },
      {
        "family": "ABADIR",
        "given": "M."
      },
      {
        "family": "DRECHSLER",
        "given": "R."
      },
      {
        "family": "SMITH",
        "given": "A."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Proceedinngs of the international conference on CAD"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Debugging sequential circuits using Boolean satisfiability’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BENING",
        "given": "L."
      },
      {
        "family": "FOSTER",
        "given": "H."
      }
    ],
    "citation-number": [
      "26"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Principles of verifiable RTL design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BERGERON",
        "given": "J."
      }
    ],
    "citation-number": [
      "27"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Writing testbenches: functional verification of HDL models"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "BRINKMANN",
        "given": "R."
      },
      {
        "family": "DRECHSLER",
        "given": "R."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceedings of the ASP design automation conference"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "741–746"
    ],
    "title": [
      "RTL-datapath verification using integer linear programming’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CHOCKLER",
        "given": "H."
      },
      {
        "family": "KUPFERMAN",
        "given": "O."
      },
      {
        "family": "KURSHAN",
        "given": "R."
      },
      {
        "family": "VARDI",
        "given": "M."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "‘Computer aided verification’",
      "LNCS"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Heidelberg"
    ],
    "pages": [
      "66–77"
    ],
    "publisher": [
      "Springer Verlag"
    ],
    "title": [
      "A practical approach to coverage in model checking’"
    ],
    "type": "chapter",
    "volume": [
      "2102"
    ]
  },
  {
    "author": [
      {
        "family": "COPTY",
        "given": "F."
      },
      {
        "family": "IRRON",
        "given": "A."
      },
      {
        "family": "WEISSBERG",
        "given": "O."
      },
      {
        "family": "KROPP",
        "given": "N."
      },
      {
        "family": "KAMHI",
        "given": "G."
      }
    ],
    "citation-number": [
      "30"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "335–348"
    ],
    "publisher": [
      "Software Tools for Technology Transfer"
    ],
    "title": [
      "Efficient debugging in a formal verification environment’"
    ],
    "type": "book",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "DRECHSLER",
        "given": "R."
      }
    ],
    "citation-number": [
      "31"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Formal verification of circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "DRECHSLER",
        "given": "R."
      }
    ],
    "citation-number": [
      "32"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Advanced formal verification"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "DRECHSLER",
        "given": "R."
      },
      {
        "family": "DRECHSLER",
        "given": "N."
      }
    ],
    "citation-number": [
      "33"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Kluwer Academic Publisher"
    ],
    "title": [
      "Evolutionary algorithms for embedded system design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "DRECHSLER",
        "given": "R."
      },
      {
        "family": "SIELING",
        "given": "D."
      }
    ],
    "citation-number": [
      "34"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "112–136"
    ],
    "publisher": [
      "Software Tools for Technology Transfer"
    ],
    "title": [
      "Binary decision diagrams in theory and practice’"
    ],
    "type": "book",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "HASSOUN",
        "given": "S."
      },
      {
        "family": "SASAO",
        "given": "T."
      }
    ],
    "citation-number": [
      "35"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Logic synthesis and verification"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "HO",
        "given": "P.-H."
      },
      {
        "family": "SHIPLE",
        "given": "T."
      },
      {
        "family": "HARER",
        "given": "K."
      },
      {
        "family": "KUKULA",
        "given": "J."
      },
      {
        "family": "DAMIANO",
        "given": "R."
      },
      {
        "family": "BERTACCO",
        "given": "V."
      },
      {
        "family": "TAYLOR",
        "given": "J."
      },
      {
        "family": "LONG",
        "given": "J."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "Proceedings of the international conference on CAD"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "120–126"
    ],
    "title": [
      "Smart simulation using collaborative formal and simulation engines’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HOSKOTE",
        "given": "Y."
      },
      {
        "family": "KAM",
        "given": "T."
      },
      {
        "family": "HO",
        "given": "P."
      },
      {
        "family": "ZHAO",
        "given": "X."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "300–305"
    ],
    "title": [
      "Coverage estimation for symbolic model checking’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Y.-C.",
        "given": "H.S.U."
      },
      {
        "family": "TABBARA",
        "given": "B."
      },
      {
        "family": "Y.-A.",
        "given": "C.H.E.N."
      },
      {
        "family": "TSAI",
        "given": "F."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "362–367"
    ],
    "title": [
      "Advanced techniques for RTL debugging’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "JONES",
        "given": "R."
      }
    ],
    "citation-number": [
      "39"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Symbolic simulation methods for industrial formal verification"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "KÖLBL",
        "given": "A."
      },
      {
        "family": "KUKULA",
        "given": "J."
      },
      {
        "family": "DAMIANO",
        "given": "R."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "47–52"
    ],
    "title": [
      "Symbolic RTL simulation’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "K.R.O.P.F."
      }
    ],
    "citation-number": [
      "41"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Heidelberg"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Th.: ‘Introduction to formal hardware verification"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "KUEHLMANN",
        "given": "A."
      },
      {
        "family": "GANAI",
        "given": "M."
      },
      {
        "family": "PARUTHI",
        "given": "V."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "Proceedings of the Design automation conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "232–237"
    ],
    "title": [
      "Circuit-based Boolean reasoning’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MOHNKE",
        "given": "J."
      },
      {
        "family": "MOLITOR",
        "given": "P."
      },
      {
        "family": "MALIK",
        "given": "S."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Formal Methods in System Design: An International Journal"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "21"
    ],
    "pages": [
      "167–191"
    ],
    "title": [
      "Limits of using signatures for permutation independent Boolean comparison’"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "MOUNDANOS",
        "given": "D."
      },
      {
        "family": "ABRAHAM",
        "given": "J."
      },
      {
        "family": "HOSKOTE",
        "given": "Y."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1998-01"
    ],
    "pages": [
      "2–14"
    ],
    "title": [
      "Abstraction techniques for validation coverage analysis and test generation’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "RASHINKAR",
        "given": "P."
      },
      {
        "family": "PATERSON",
        "given": "P."
      },
      {
        "family": "SINGH",
        "given": "L."
      }
    ],
    "citation-number": [
      "45"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "System-on-a-chip verification"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "REDA",
        "given": "S."
      },
      {
        "family": "DRECHSLER",
        "given": "R."
      },
      {
        "family": "ORAILOGLU",
        "given": "A."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "Proceedings of the international symposium on Quality electronic design"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "394–399"
    ],
    "title": [
      "On the relation between SAT and BDDs for equivalence checking’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SAFARPOUR",
        "given": "S."
      },
      {
        "family": "VENERIS",
        "given": "A."
      },
      {
        "family": "DRECHSLER",
        "given": "R."
      },
      {
        "family": "HANG",
        "given": "J."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "Proceedings of Design, automation and test in Europe"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "260–265"
    ],
    "title": [
      "Managing don’t cares in Boolean satisfiability’"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "STOFFEL",
        "given": "D."
      },
      {
        "family": "KUNZ",
        "given": "W."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "586–597"
    ],
    "title": [
      "Equivalence checking of arithmetic circuits on the arithmetic bit level’"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "STOFFEL",
        "given": "D."
      },
      {
        "family": "WEDLER",
        "given": "M."
      },
      {
        "family": "WARKENTIN",
        "given": "P."
      },
      {
        "family": "KUNZ",
        "given": "W."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "598–619"
    ],
    "title": [
      "Structural FSM traversal’"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "VENERIS",
        "given": "A."
      },
      {
        "family": "SMITH",
        "given": "A."
      },
      {
        "family": "ABADIR",
        "given": "M.S."
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "Proceedings of the Design automation conference, 2003 Part VIII Manufacturing test"
    ],
    "title": [
      "Logic verification based on diagnosis techniques’"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "1"
    ],
    "title": [
      "Virtual Socket Interface Alliance"
    ],
    "type": null,
    "url": [
      "http://www.vsi.org"
    ]
  },
  {
    "citation-number": [
      "2"
    ],
    "title": [
      "IEEE P1500 Standard for Embedded Core Test"
    ],
    "type": null,
    "url": [
      "http://grouper.ieee.org/"
    ]
  },
  {
    "author": [
      {
        "family": "ZORIAN",
        "given": "Y."
      },
      {
        "family": "MARINISSEN",
        "given": "E.J."
      },
      {
        "family": "DEY",
        "given": "S."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "52–60"
    ],
    "title": [
      "Testing embedded-core-based system chips’"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "CHAKRABARTY",
        "given": "K."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "1163–1174"
    ],
    "title": [
      "Test scheduling for core-based systems using mixedinteger linear programming’"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "SUGIHARA",
        "given": "M."
      },
      {
        "family": "DATE",
        "given": "H."
      },
      {
        "family": "YASUURA",
        "given": "H."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "465–472"
    ],
    "title": [
      "A novel test methodology for core-based system LSIs and a testing time minimization problem’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HETHERINGTEN",
        "given": "G."
      },
      {
        "family": "FRYARS",
        "given": "T."
      },
      {
        "family": "TAMARAPALLI",
        "given": "N."
      },
      {
        "family": "KASSAB",
        "given": "M."
      },
      {
        "family": "HASSAN",
        "given": "A."
      },
      {
        "family": "RAJSKI",
        "given": "J."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "358–367"
    ],
    "title": [
      "Logic BIST for large industrial designs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CHANDRA",
        "given": "A."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "355–368"
    ],
    "title": [
      "System-on-a-chip test data compression and decompression architectures based on Golomb codes’"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "IYENGAR",
        "given": "V."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      },
      {
        "family": "MURRAY",
        "given": "B.T."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Journal of Electronic Testing: Theory and Applications"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "97–115"
    ],
    "title": [
      "Deterministic built-in pattern generation for sequential circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "CHAKRABARTY",
        "given": "K."
      },
      {
        "family": "IYENGAR",
        "given": "V."
      },
      {
        "family": "CHANDRA",
        "given": "A."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Test resource partitioning for system-on-a-chip"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "CROUCH",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Design-for-test for digital IC’s and embedded core systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "IYENGAR",
        "given": "V."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      },
      {
        "family": "MARINISSEN",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Journal of Electronic Testing: Theory and Applications"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "213–230"
    ],
    "title": [
      "Test wrapper and test access mechanism co-optimization for system-on-chip’"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "ISHIDA",
        "given": "M."
      },
      {
        "family": "HA",
        "given": "D.S."
      },
      {
        "family": "YAMAGUCHI",
        "given": "T."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the IEEE VLSI test symposium"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "62–69"
    ],
    "title": [
      "COMPACT: A hybrid method for compressing test data’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ABRAMOVICI",
        "given": "M."
      },
      {
        "family": "BREUER",
        "given": "M.A."
      },
      {
        "family": "FRIEDMAN",
        "given": "A.D."
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "Computer Science Press"
    ],
    "title": [
      "Digital systems testing and testable design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "HAMZAOGLU",
        "given": "I."
      },
      {
        "family": "PATEL",
        "given": "J.H."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the international conference on CAD"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "283–289"
    ],
    "title": [
      "Test set compaction algorithms for combinational circuits’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "GONCIARI",
        "given": "P.T."
      },
      {
        "family": "AL-HASHIMI",
        "given": "B."
      },
      {
        "family": "NICOLICI",
        "given": "N."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of ICs and Systems"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "783–783"
    ],
    "title": [
      "Variable-length input Huffman coding for system-on-a-chip test’"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "LI",
        "given": "L."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Journal of Electronic Testing: Theory and Applications"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "20"
    ],
    "title": [
      "On using exponential-Golomb codes and subexponential codes for system-on-a-chip test data compression’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "CHANDRA",
        "given": "A."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "1076–1088"
    ],
    "title": [
      "Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes’"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "CHAKRABARTY",
        "given": "K."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "26–49"
    ],
    "title": [
      "Optimal test access architectures for system-on-a-chip’"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "MARINISSEN",
        "given": "E.J."
      },
      {
        "family": "GOEL",
        "given": "S.K."
      },
      {
        "family": "LOUSBERG",
        "given": "M."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "911–920"
    ],
    "title": [
      "Wrapper design for embedded core test’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "IYENGAR",
        "given": "V."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      },
      {
        "family": "MARINISSEN",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings of the IEEE Asian Test symposium"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "320–325"
    ],
    "title": [
      "Recent advances in TAM optimization, test scheduling, and test resource management for modular testing of core-based SOCs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "IYENGAR",
        "given": "V."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of ICs and Systems"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "1088–1094"
    ],
    "title": [
      "System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints’"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "BARNHART",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "748–757"
    ],
    "title": [
      "OPMISR: The foundation for compressed ATPG vectors’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MARINISSEN",
        "given": "E.J."
      },
      {
        "family": "VRANKEN",
        "given": "H."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "International workshop on TRP"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "On the role of DfT in IC – ATE matching’"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "24"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Semiconductor Industry Association. ‘International technology roadmap for semiconductors (ITRS)’"
    ],
    "type": null,
    "url": [
      "http://public.itrs.net/"
    ]
  },
  {
    "author": [
      {
        "family": "VOLKERINK",
        "given": "E."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Proceedings of the VLSI test symposium"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "411–416"
    ],
    "title": [
      "Test economics for multi-site test with modern cost reduction techniques’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "VARMA",
        "given": "P."
      },
      {
        "family": "BHATIA",
        "given": "S."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "294–302"
    ],
    "title": [
      "A structured test re-use methodology for corebased system chips’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MARINISSEN",
        "given": "E.J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "284–293"
    ],
    "title": [
      "A structured and scalable mechanism for test access to embedded reusable cores’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CHAKRABORTY",
        "given": "T.J."
      },
      {
        "family": "BHAWMIK",
        "given": "S."
      },
      {
        "family": "CHIANG",
        "given": "C.-H."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceedings of the international workshop on Testing embedded core-based system-chips"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "1 1–1–1 1–7"
    ],
    "title": [
      "Test access methodology for system-on-chip testing’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "XU",
        "given": "Q."
      },
      {
        "family": "NICOLICI",
        "given": "N."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "622–631"
    ],
    "title": [
      "On reducing wrapper boundary register cells in modular SOC testing’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "XU",
        "given": "Q."
      },
      {
        "family": "NICOLICI",
        "given": "N."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Proceedings of the Design, automation and test in Europe (DATE) conference"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "416–421"
    ],
    "title": [
      "Wrapper design for testing IP cores with multiple clock domains’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "IMMANENI",
        "given": "V."
      },
      {
        "family": "RAMAN",
        "given": "S."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "1990"
    ],
    "note": [
      "Test resource partitioning for core-based SoCs 785"
    ],
    "pages": [
      "488–492"
    ],
    "title": [
      "Direct access test scheme – Design of block and core cells for embedded ASICs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HARROD",
        "given": "P."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "493–498"
    ],
    "title": [
      "Testing re-usable IP: A case study’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "GHOSH",
        "given": "I."
      },
      {
        "family": "DEY",
        "given": "S."
      },
      {
        "family": "JHA",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "33"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "542–547"
    ],
    "title": [
      "A fast and low cost testing technique for core-based system-on-chip’.Proceedings of the Design automation conference"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "CHAKRABARTY",
        "given": "K."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "167–179"
    ],
    "title": [
      "A synthesis-for-transparency approach for hierarchical and system-on-a-chip test’"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "NOURANI",
        "given": "M."
      },
      {
        "family": "PAPACHRISTOU",
        "given": "C."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "902–910"
    ],
    "title": [
      "An ILP formulation to optimize test access mechanism in system-on-chip testing’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "WHETSEL",
        "given": "L."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "69–78"
    ],
    "title": [
      "An IEEE 1149.1 based test access architecture for ICs with embedded cores’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "TOUBA",
        "given": "N.A."
      },
      {
        "family": "POUYA",
        "given": "B."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "52–59"
    ],
    "title": [
      "Using partial isolation rings to test core-based designs’"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "AERTS",
        "given": "J."
      },
      {
        "family": "MARINISSEN",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "448–457"
    ],
    "title": [
      "Scan chain design for test time reduction in core-based ICs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "IYENGAR",
        "given": "V."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      },
      {
        "family": "MARINISSEN",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "1619–1632"
    ],
    "title": [
      "Test access mechanism optimization, test scheduling and tester data volume reduction for system-on-chip’"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "EBADI",
        "given": "Z.S."
      },
      {
        "family": "IVANOV",
        "given": "A."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Proceedings of the Asian Test symposium"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "205–210"
    ],
    "title": [
      "Design of an optimal test access architecture using a genetic algorithm’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "IYENGAR",
        "given": "V."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "449–459"
    ],
    "title": [
      "Test bus sizing for system-on-achip’"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "HUANG",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "Proceedings of the Asian Test symposium"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "265–270"
    ],
    "title": [
      "Resource allocation and test scheduling for concurrent test of core-based SOC design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HUANG",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Electronic Journal of Testing: Theory and Applications"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "401–414"
    ],
    "title": [
      "On concurrent test of core-based SOC design’"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "IYENGAR",
        "given": "V."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      },
      {
        "family": "MARINISSEN",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits & Systems"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "635–643"
    ],
    "title": [
      "Efficient test access mechanism optimization for system-on-chip’"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "MARINISSEN",
        "given": "E.J."
      },
      {
        "family": "GOEL",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "Digest of papers of DDECS"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "52–60"
    ],
    "title": [
      "Analysis of test bandwidth utilization in test bus and TestRail architectures in SOCs’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "GONCIARI",
        "given": "P.T."
      },
      {
        "family": "AL-HASHIMI",
        "given": "B."
      },
      {
        "family": "NICOLICI",
        "given": "N."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of ICs and Systems"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "1568–1590"
    ],
    "title": [
      "Addressing useless test data in core-based system-on-a-chip test’"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "GOEL",
        "given": "S.K."
      },
      {
        "family": "MARINISSEN",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "529–538"
    ],
    "title": [
      "Effective and efficient test architecture design for SOCs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "JIANG",
        "given": "W."
      },
      {
        "family": "VINNAKOTA",
        "given": "B."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "Proceedings of the VLSI test symposium"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "433–438"
    ],
    "title": [
      "Defect-oriented test scheduling’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LARSSON",
        "given": "E."
      },
      {
        "family": "POUGET",
        "given": "J."
      },
      {
        "family": "PENG",
        "given": "Z."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "Proceedings of the VLSI test symposium"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "359–364"
    ],
    "title": [
      "Defect-aware SOC test scheduling’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BEENKER",
        "given": "F."
      },
      {
        "family": "BENNETTS",
        "given": "B."
      },
      {
        "family": "THIJSSEN",
        "given": "L."
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "Frontiers in Electronic Testing"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Testability concepts for digital ICs – the macro test approach’"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "MARINISSEN",
        "given": "E.J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "Journal of Electronic Testing: Theory and Applications"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "365–383"
    ],
    "title": [
      "On IEEE P1500’s standard for embedded core test’"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "ZORIAN",
        "given": "Y."
      }
    ],
    "citation-number": [
      "52"
    ],
    "container-title": [
      "Proceedings of the VLSI test symposium"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "6–11"
    ],
    "title": [
      "A distributed BIST control scheme for complex VLSI devices’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CHOU",
        "given": "R.M."
      },
      {
        "family": "SALUJA",
        "given": "K.K."
      },
      {
        "family": "AGRAWAL",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "53"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "175–184"
    ],
    "title": [
      "Scheduling tests for VLSI systems under power constraints’"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "MURESAN",
        "given": "V."
      },
      {
        "family": "WANG",
        "given": "X."
      },
      {
        "family": "VLADUTIU",
        "given": "M."
      }
    ],
    "citation-number": [
      "54"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "882–891"
    ],
    "title": [
      "A comparison of classical scheduling approaches in power-constrained block-test scheduling’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LARSSON",
        "given": "E."
      },
      {
        "family": "PENG",
        "given": "Z."
      }
    ],
    "citation-number": [
      "55"
    ],
    "container-title": [
      "Proceedings of the Asian Test symposium"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "259–264"
    ],
    "title": [
      "Test scheduling and scan-chain division under power constraint’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LARSSON",
        "given": "E."
      },
      {
        "family": "PENG",
        "given": "Z."
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "Proceedings of the DATE conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "138–144"
    ],
    "title": [
      "An integrated system-on-chip test framework’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KORANNE",
        "given": "S."
      }
    ],
    "citation-number": [
      "57"
    ],
    "container-title": [
      "Proceedings of the international conference on VLSI design"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "505–510"
    ],
    "title": [
      "On test scheduling for core-based SOCs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "IYENGAR",
        "given": "V."
      },
      {
        "family": "GOEL",
        "given": "S.K."
      },
      {
        "family": "MARINISSEN",
        "given": "E.J."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      }
    ],
    "citation-number": [
      "58"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "1159–1168"
    ],
    "title": [
      "Test resource optimization for multi-site testing of SOCs under ATE memory depth constraints’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KORANNE",
        "given": "S."
      },
      {
        "family": "IYENGAR",
        "given": "V."
      }
    ],
    "citation-number": [
      "59"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "538–539"
    ],
    "title": [
      "A novel representation of embedded core test schedules’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SEHGAL",
        "given": "A."
      },
      {
        "family": "IYENGAR",
        "given": "V."
      },
      {
        "family": "KRASNIEWSKI",
        "given": "M.D."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      }
    ],
    "citation-number": [
      "60"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design automation conference"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "738–743"
    ],
    "title": [
      "Test cost reduction for SOCs using virtual TAMs and Lagrange multipliers’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SEHGAL",
        "given": "A."
      },
      {
        "family": "IYENGAR",
        "given": "V."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      }
    ],
    "citation-number": [
      "61"
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "1263–1276"
    ],
    "title": [
      "SOC test planning using virtual test access architectures’"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "SEHGAL",
        "given": "A."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      }
    ],
    "citation-number": [
      "62"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design, automation and test in Europe (DATE) conference"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "422–427"
    ],
    "title": [
      "Efficient modular testing of SOCs using dual-speed TAM architectures’"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "63"
    ],
    "note": [
      "available online at:"
    ],
    "title": [
      "Agilent Technologies: ‘Winning in the SOC market’"
    ],
    "type": "webpage",
    "url": [
      "http://cp.literature.agilent.com/litweb/pdf/5988-7344EN.pdf"
    ]
  },
  {
    "citation-number": [
      "64"
    ],
    "note": [
      "available at"
    ],
    "title": [
      "Teradyne technologies: ‘Tiger: advanced digital with ilicon germanium technology’"
    ],
    "type": null,
    "url": [
      "http://www.teradyne.com/tiger/digital.html"
    ]
  },
  {
    "author": [
      {
        "family": "YAMAMOTO",
        "given": "T."
      },
      {
        "family": "GOTOH",
        "given": "S.-I."
      },
      {
        "family": "TAKAHASHI",
        "given": "T."
      },
      {
        "family": "IRIE",
        "given": "K."
      },
      {
        "family": "OHSHIMA",
        "given": "K."
      },
      {
        "family": "MIMURA",
        "given": "N."
      }
    ],
    "citation-number": [
      "65"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "1785–1794"
    ],
    "title": [
      "A mixed-signal 0.18-65m CMOS SoC for DVD systems with 432-MSample/s PRML read channel and 16-Mb embedded DRAM’"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "KUNDERT",
        "given": "H."
      },
      {
        "family": "CHANG",
        "given": "K."
      },
      {
        "family": "JEFFERIES",
        "given": "D."
      },
      {
        "family": "LAMANT",
        "given": "G."
      },
      {
        "family": "MALAVASI",
        "given": "E."
      },
      {
        "family": "SENDIG",
        "given": "F."
      }
    ],
    "citation-number": [
      "66"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "1561–1571"
    ],
    "title": [
      "Design of mixed-signal systems-on-a-chip’"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "LIU",
        "given": "E."
      },
      {
        "family": "WONG",
        "given": "C."
      },
      {
        "family": "SHAMI",
        "given": "Q."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "67"
    ],
    "container-title": [
      "Proceedings of the IEEE custom integrated circuits conference"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "11–14"
    ],
    "title": [
      "Complete mixed-signal building blocks for single-chip GSM baseband processing’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CRON",
        "given": "A."
      }
    ],
    "citation-number": [
      "68"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "174–182"
    ],
    "title": [
      "IEEE P1149.4 – almost a standard’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SUNTER",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "69"
    ],
    "container-title": [
      "IEE Proceedings-Circuits, Devices and Systems"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "393–398"
    ],
    "title": [
      "Cost/benefit analysis of the P1149.4 mixed-signal test bus’"
    ],
    "type": "article-journal",
    "volume": [
      "143"
    ]
  },
  {
    "author": [
      {
        "family": "SEHGAL",
        "given": "A."
      },
      {
        "family": "OZEV",
        "given": "S."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      }
    ],
    "citation-number": [
      "70"
    ],
    "container-title": [
      "Proceedings of the IEEE international conference on CAD"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "95–99"
    ],
    "title": [
      "TAM optimization for mixed-signal SOCs using test wrappers for analog cores’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SEHGAL",
        "given": "A."
      },
      {
        "family": "LIU",
        "given": "F."
      },
      {
        "family": "OZEV",
        "given": "S."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      }
    ],
    "citation-number": [
      "71"
    ],
    "container-title": [
      "Proceedings of the Design, automation and test in Europe (DATE) conference"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "50–55"
    ],
    "title": [
      "Test planning for mixed-signal SoCs with wrapped analog cores’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CHICKERMANE",
        "given": "V."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "72"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "111–120"
    ],
    "title": [
      "A building block BIST methodology for SOC designs: A case study’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "PARULKAR",
        "given": "I."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "73"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "726–735"
    ],
    "title": [
      "A scalable, low cost design-for-test architecture for UltraSPARCTM chip multi-processors’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "IYENGAR",
        "given": "V."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      },
      {
        "family": "KRASNIEWSKI",
        "given": "M.D."
      },
      {
        "family": "KUMAR",
        "given": "G.N."
      }
    ],
    "citation-number": [
      "74"
    ],
    "container-title": [
      "Proceedings of the IEEE VLSI test symposium"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "299–304"
    ],
    "title": [
      "Design and optimization of multi-level TAM architectures for hierarchical SOCs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CHAKRABARTY",
        "given": "K."
      },
      {
        "family": "IYENGAR",
        "given": "V."
      },
      {
        "family": "KRASNIEWSKI",
        "given": "M."
      }
    ],
    "citation-number": [
      "75"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits & Systems"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "435–448"
    ],
    "title": [
      "Test planning for modular testing of hierarchical SOCs’"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "SEHGAL",
        "given": "A."
      },
      {
        "family": "GOEL",
        "given": "S.K."
      },
      {
        "family": "MARINISSEN",
        "given": "E.J."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      }
    ],
    "citation-number": [
      "76"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "1203–1212"
    ],
    "title": [
      "IEEE P1500-compliant test wrapper design for hierarchical cores’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A.",
        "given": "K.H.O.C.H.E."
      },
      {
        "family": "J",
        "given": "R.I.V.O.I.R."
      }
    ],
    "citation-number": [
      "77"
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "Test resource partitioning workshop,"
    ],
    "title": [
      "I/O bandwidth bottleneck for test: is it real?’"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "VRANKEN",
        "given": "H."
      },
      {
        "family": "HAPKE",
        "given": "F."
      },
      {
        "family": "ROGGE",
        "given": "S."
      },
      {
        "family": "CHINDAMO",
        "given": "D."
      },
      {
        "family": "VOLKERINK",
        "given": "E."
      }
    ],
    "citation-number": [
      "78"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "1069–1076"
    ],
    "title": [
      "ATPG padding and ATE vector repeat per port for reducing test data volume’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "JAS",
        "given": "A."
      },
      {
        "family": "TOUBA",
        "given": "N.A."
      }
    ],
    "citation-number": [
      "79"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "458–464"
    ],
    "title": [
      "Test vector decompression via cyclical scan chains and its application to testing core-based design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "TEHRANIPOUR",
        "given": "M."
      },
      {
        "family": "NOURANI",
        "given": "M."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      }
    ],
    "citation-number": [
      "80"
    ],
    "container-title": [
      "Proceedings of the DATE conference"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "1284–1289"
    ],
    "title": [
      "Ninecoded compression technique with application to reduced pin-count testing and flexible on-chip decompression’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "WURTENBERGER",
        "given": "A."
      },
      {
        "family": "TAUTERMANN",
        "given": "C.S."
      },
      {
        "family": "HELLEBR",
        "given": "S."
      }
    ],
    "citation-number": [
      "81"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "451–459"
    ],
    "title": [
      "A hybrid coding strategy for optimized test data compression’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KOENEMANN",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "82"
    ],
    "container-title": [
      "Proceedings of the Asian Test symposium"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "325–330"
    ],
    "title": [
      "A SmartBIST variant with guaranteed encoding’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "RAJSKI",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "83"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "301–310"
    ],
    "title": [
      "Embedded deterministic test for low-cost manufacturing test’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "TANG",
        "given": "H."
      },
      {
        "family": "REDDY",
        "given": "S.M."
      },
      {
        "family": "POMERANZ",
        "given": "I."
      }
    ],
    "citation-number": [
      "84"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "1079–1088"
    ],
    "title": [
      "On reducing test data volume and test application time for multiple scan chain designs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KHOCHE",
        "given": "A."
      },
      {
        "family": "VOLKERINK",
        "given": "E."
      },
      {
        "family": "RIVOIR",
        "given": "J."
      },
      {
        "family": "MITRA",
        "given": "S."
      }
    ],
    "citation-number": [
      "85"
    ],
    "container-title": [
      "Proceedings of the VLSI test symposium"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "97–102"
    ],
    "title": [
      "Test vector compression using EDA-ATE synergies’"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "86"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "2001"
    ],
    "editor": [
      {
        "family": "LIANG",
        "given": "H.-G."
      },
      {
        "family": "HELLEBRAND",
        "given": "S."
      },
      {
        "family": "WUNDERLICH",
        "given": "H.-J."
      }
    ],
    "pages": [
      "894–902"
    ],
    "title": [
      "Twodimensional test data compression for scan-based deterministic BIST’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "JAS",
        "given": "A."
      },
      {
        "family": "KRISHNA",
        "given": "C.V."
      },
      {
        "family": "TOUBA",
        "given": "N.A."
      }
    ],
    "citation-number": [
      "87"
    ],
    "container-title": [
      "Proceedings of the VLSI test symposium"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "2–8"
    ],
    "title": [
      "Hybrid BIST based on weighted pseudo-random testing: a new test resource partitioning scheme’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "CHANDRA",
        "given": "A."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      }
    ],
    "citation-number": [
      "88"
    ],
    "container-title": [
      "Proceedings of the Design, automation and test in Europe (DATE) conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "145–149"
    ],
    "title": [
      "Efficient test data compression and decompression for system-on-a-chip using internal scan chains and Golomb coding’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "VRANKEN",
        "given": "H."
      },
      {
        "family": "WAAYERS",
        "given": "T."
      },
      {
        "family": "FLEURY",
        "given": "H."
      },
      {
        "family": "LELOUVIER",
        "given": "D."
      }
    ],
    "citation-number": [
      "89"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Enhanced reduced pin-count test for full-scan designs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "LI",
        "given": "L."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      },
      {
        "family": "TOUBA",
        "given": "N.A."
      }
    ],
    "citation-number": [
      "90"
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "470–490"
    ],
    "title": [
      "Test data compression using dictionaries with selective entries and fixed-length indices’"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "CORMEN",
        "given": "T.H."
      },
      {
        "family": "LEISERSON",
        "given": "C.E."
      },
      {
        "family": "RIVEST",
        "given": "D.L."
      },
      {
        "family": "GAREY",
        "given": "M.R."
      },
      {
        "family": "JOHNSON",
        "given": "D.S."
      },
      {
        "family": "IYENGAR",
        "given": "V."
      },
      {
        "family": "CHANDRA",
        "given": "A."
      },
      {
        "family": "SCHWEIZER",
        "given": "S."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      }
    ],
    "citation-number": [
      "91"
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM Design, automation and test in Europe (DATE) conference",
      "95 GONCIARI, P.T., and AL-HASHIMI, B.: ‘A compression-driven test access mechanism design approach’. Proceedings of the European Test synposium"
    ],
    "date": [
      "2001",
      "2000",
      "1979",
      "2003",
      "2004"
    ],
    "location": [
      "New York, NY",
      "New York, NY",
      "Freeman, New York"
    ],
    "pages": [
      "93",
      "94",
      "1188–1189",
      "100–105"
    ],
    "publisher": [
      "McGraw-Hill",
      "Springer-Verlag New York, Inc"
    ],
    "title": [
      "Introduction to algorithms",
      "Test resource partitioning for core-based SoCs 789 92 SALOMON, D.: ‘Data compression: the complete reference",
      "Computers and intractability: a guide to the theory of NP-completeness",
      "A unified approach for SOC testing using test data compression and TAM optimization’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "GOEL",
        "given": "S.K."
      },
      {
        "family": "CHIU",
        "given": "K."
      },
      {
        "family": "MARINISSEN",
        "given": "E.J."
      },
      {
        "family": "NGUYEN",
        "given": "T."
      },
      {
        "family": "OOSTDIJK",
        "given": "S."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of the Design, Automation, and Test in Europe (DATE) designers forum"
    ],
    "date": [
      "2004-02"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "108–113"
    ],
    "title": [
      "Test infrastructure design for the NexperiaTM home platform PNX8550 system chip’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MARINISSEN",
        "given": "E.J."
      },
      {
        "family": "VRANKEN",
        "given": "H."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Digest of papers of IEEE international workshop on Test Resource Partitioning (TRP"
    ],
    "date": [
      "2001-11"
    ],
    "location": [
      "Baltimore, MD"
    ],
    "title": [
      "On the role of DfT in IC-ATE matching’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "DEKKER",
        "given": "R."
      },
      {
        "family": "BEENKER",
        "given": "F."
      },
      {
        "family": "THIJSSEN",
        "given": "L."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "26–34"
    ],
    "publisher": [
      "IEEE Design & Test of Computers"
    ],
    "title": [
      "Realistic built-in self-test for static RAMs’"
    ],
    "type": "book",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "VRANKEN",
        "given": "H."
      },
      {
        "family": "MEISTER",
        "given": "F."
      },
      {
        "family": "WUNDERLICH",
        "given": "H.-J."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of the IEEE European Test Workshop (ETW), Corfu"
    ],
    "date": [
      "2002-05"
    ],
    "location": [
      "Greece"
    ],
    "pages": [
      "105–110"
    ],
    "title": [
      "Combining deterministic logic BIST with test point insertion’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "POEHL",
        "given": "F."
      },
      {
        "family": "BECK",
        "given": "M."
      },
      {
        "family": "ARNOLD",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of the IEEE International Test Conference (ITC"
    ],
    "date": [
      "2003-09"
    ],
    "location": [
      "Charlotte, NC"
    ],
    "pages": [
      "1211–1220"
    ],
    "title": [
      "Industrial experience with adoption of EDT for low-cost test without concessions’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MITRA",
        "given": "S."
      },
      {
        "family": "KIM",
        "given": "K.S."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the IEEE On-chip test infrastructure design 819 International Test Conference (ITC"
    ],
    "date": [
      "2002-10"
    ],
    "location": [
      "Baltimore, MD"
    ],
    "pages": [
      "311–320"
    ],
    "title": [
      "X-Compact: an efficient response compaction technique for test cost reduction’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "EVANS",
        "given": "A.C."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedings of the IEEE International Test Conference (ITC"
    ],
    "date": [
      "1999-09"
    ],
    "location": [
      "Atlantic City, NJ"
    ],
    "pages": [
      "113–123"
    ],
    "title": [
      "Applications of semiconductor test economics, and multisite testing to lower cost of test’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KHOCHE",
        "given": "A."
      },
      {
        "family": "KAPUR",
        "given": "R."
      },
      {
        "family": "ARMSTRONG",
        "given": "D."
      },
      {
        "family": "WILLIAMS",
        "given": "T.W."
      },
      {
        "family": "TEGETHOFF",
        "given": "M."
      },
      {
        "family": "RIVOIR",
        "given": "J."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the IEEE International Test Conference (ITC"
    ],
    "date": [
      "2001-10"
    ],
    "location": [
      "Baltimore, MD"
    ],
    "pages": [
      "916–923"
    ],
    "title": [
      "A new methodology for improved tester utilization’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "VOLKERINK",
        "given": "E."
      },
      {
        "family": "KHOCHE",
        "given": "A."
      },
      {
        "family": "KAMAS",
        "given": "L.A."
      },
      {
        "family": "RIVOIR",
        "given": "J."
      },
      {
        "family": "KERKHOFF",
        "given": "H.G."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of the IEEE International Test Conference (ITC"
    ],
    "date": [
      "2001-10"
    ],
    "location": [
      "Baltimore, MD"
    ],
    "pages": [
      "1098–1107"
    ],
    "title": [
      "Tackling test trade-offs from design, manufacturing to market using economic modeling’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "VOLKERINK",
        "given": "E."
      },
      {
        "family": "KHOCHE",
        "given": "A."
      },
      {
        "family": "RIVOIR",
        "given": "J."
      },
      {
        "family": "HILLIGES",
        "given": "K.D."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of the IEEE VLSI test symposium (VTS"
    ],
    "date": [
      "2002-04"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "411–416"
    ],
    "title": [
      "Test economics for multi-site test with modern cost reduction techniques’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "IYENGAR",
        "given": "V."
      },
      {
        "family": "GOEL",
        "given": "S.K."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      },
      {
        "family": "MARINISSEN",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the IEEE International Test Conference (ITC"
    ],
    "date": [
      "2002-10"
    ],
    "location": [
      "Baltimore, MD"
    ],
    "pages": [
      "1159–1168"
    ],
    "title": [
      "Test resource optimization for multi-site testing of SoCs under ATE memory depth constraints’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "RIVOIR",
        "given": "J."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the IEEE International Electronics Manufacturing Technology symposium (SEMI-THERM"
    ],
    "date": [
      "2004-03"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "263–272"
    ],
    "title": [
      "Parallel test reduces cost of test more effectively than just a cheap tester’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BASSET",
        "given": "R.W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the IEEE International Test Conference (ITC"
    ],
    "date": [
      "1989-10"
    ],
    "pages": [
      "550–557"
    ],
    "title": [
      "Low-cost testing of high-density logic components’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "VRANKEN",
        "given": "H."
      },
      {
        "family": "WAAYERS",
        "given": "T."
      },
      {
        "family": "FLEURY",
        "given": "H."
      },
      {
        "family": "LELOUVIER",
        "given": "D."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the IEEE International Test Conference (ITC"
    ],
    "date": [
      "2001-10"
    ],
    "location": [
      "Baltimore, MD"
    ],
    "pages": [
      "738–747"
    ],
    "title": [
      "Enhanced reduced pin-count test for full scan design’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ZORIAN",
        "given": "Y."
      },
      {
        "family": "MARINISSEN",
        "given": "E.J."
      },
      {
        "family": "DEY",
        "given": "S."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of the IEEE International Test Conference (ITC"
    ],
    "date": [
      "1998-10"
    ],
    "location": [
      "Washington, DC"
    ],
    "pages": [
      "130–143"
    ],
    "title": [
      "Testing embedded-core based system chips’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "IYENGAR",
        "given": "V."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      },
      {
        "family": "MARINISSEN",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Journal of Electronic Testing: Theory and Applications (JETTA"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "213–230"
    ],
    "title": [
      "Cooptimization of test wrapper and test access architecture for embedded cores’"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "GOEL",
        "given": "S.K."
      },
      {
        "family": "MARINISSEN",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems (TODAES"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "399–429"
    ],
    "title": [
      "SoC test architecture design for efficient utilization of test bandwidth’"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "MARINISSEN",
        "given": "E.J."
      },
      {
        "family": "IYENGAR",
        "given": "V."
      },
      {
        "family": "CHAKRABARTY",
        "given": "K."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of the IEEE International Test Conference (ITC"
    ],
    "date": [
      "2002-10"
    ],
    "location": [
      "Baltimore, MD"
    ],
    "note": [
      "See"
    ],
    "pages": [
      "519–528"
    ],
    "title": [
      "A set of benchmarks for modular testing of SoCs’"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.hitech-projects.com/itc02socbenchm/"
    ]
  },
  {
    "author": [
      {
        "family": "KORANNE",
        "given": "S."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Quality of Electronic Design (ISQED"
    ],
    "date": [
      "2002-03"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Design of reconfigurable core wrappers for embedded core based SoC test’"
    ],
    "type": "paper-conference"
  },
  {
    "note": [
      "20 Semicon-FarEast.com:"
    ],
    "type": null,
    "url": [
      "http://www.semiconfareast.com/"
    ]
  },
  {
    "author": [
      {
        "family": "MARINISSEN",
        "given": "E.J."
      },
      {
        "family": "GOEL",
        "given": "S.K."
      },
      {
        "family": "LOUSBERG",
        "given": "M."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings of the IEEE International Test Conference (ITC"
    ],
    "date": [
      "2000-10"
    ],
    "location": [
      "Atlantic City, NJ"
    ],
    "pages": [
      "911–920"
    ],
    "title": [
      "Wrapper design for embedded core test’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "WALDEN",
        "given": "R.H."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE Journal on Selected Areas in Communications"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "539–550"
    ],
    "title": [
      "Analog-to-digital converter survey and analysis’"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "GASBARRO",
        "given": "J.A."
      },
      {
        "family": "HOROWITZ",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE Journal on Solid-State Circuits"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "331–337"
    ],
    "title": [
      "Integrated pin electronics for VLSI functional testers’"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "HAFED",
        "given": "M."
      },
      {
        "family": "ABASKHAROUN",
        "given": "N."
      },
      {
        "family": "ROBERTS",
        "given": "G.W."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of the international Test conference"
    ],
    "date": [
      "2000-10"
    ],
    "pages": [
      "1031–1040"
    ],
    "title": [
      "A stand-alone integrated test core for time and frequency domain measurements’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HAFED",
        "given": "M.M."
      },
      {
        "family": "ABASKHAROUN",
        "given": "N."
      },
      {
        "family": "ROBERTS",
        "given": "G.W."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Journal on Solid-State Circuits"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "499–514"
    ],
    "title": [
      "A 4-GHz effective sample rate integrated test core for analog and mixed-signal circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "WEINLADER",
        "given": "D.K."
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "2001-11"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "location": [
      "Palo Alto, CA, USA"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "Precision CMOS receivers for VLSI testing applications’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "SULLIVAN",
        "given": "D.B."
      },
      {
        "family": "ALLAN",
        "given": "D.W."
      },
      {
        "family": "HOWE",
        "given": "D.A."
      },
      {
        "family": "WALLS",
        "given": "F.L."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Agilent Technologies"
    ],
    "date": [
      "1337",
      "2003-07"
    ],
    "genre": [
      "Technical Report,",
      "application note"
    ],
    "publisher": [
      "NIST"
    ],
    "title": [
      "Characterization of clocks and oscillators’",
      "1990 7 ‘Jitter fundamentals: Agilent N4900 Serial BERT Series Jitter injection and analysis capabilities’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "O’MAHONY",
        "given": "F."
      },
      {
        "family": "YUE",
        "given": "C.P."
      },
      {
        "family": "HOROWITZ",
        "given": "M.A."
      },
      {
        "family": "WONG",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE Journal on Solid-State Circuits"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1813–1820"
    ],
    "title": [
      "A 10-GHz global clock distribution using coupled standing-wave oscillators’"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "CHAN",
        "given": "A.H."
      },
      {
        "family": "ROBERTS",
        "given": "G.W."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "79–95"
    ],
    "title": [
      "A jitter characterization system using a component-invariant Vernier delay line’"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "WEINLADER",
        "given": "D."
      },
      {
        "family": "HO",
        "given": "R."
      },
      {
        "family": "YANG",
        "given": "C.K.K."
      },
      {
        "family": "HOROWITZ",
        "given": "M."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE international Solid-state circuits conference digest of technical papers"
    ],
    "date": [
      "2000-02"
    ],
    "genre": [
      "Flash time-to-digital conversion and calibration 855"
    ],
    "pages": [
      "170–171"
    ],
    "title": [
      "An eight channel 35 GSample/s CMOS timing analyzer’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "NELSON",
        "given": "B."
      },
      {
        "family": "SOMA",
        "given": "M."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the IEEE international symposium on Circuits and systems"
    ],
    "date": [
      "2004-05"
    ],
    "pages": [
      "944–947"
    ],
    "title": [
      "On-chip calibration technique for delay line based BIST jitter measurement’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "RESTLE",
        "given": "P.J."
      },
      {
        "family": "FRANCH",
        "given": "R.L."
      },
      {
        "family": "JAMES",
        "given": "N.K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE international Solid-state circuits conference digest of technical papers"
    ],
    "date": [
      "2004-02"
    ],
    "pages": [
      "354–361"
    ],
    "title": [
      "Timing uncertainty measurements on the Power5 microprocessor’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "TABATABAEI",
        "given": "S."
      },
      {
        "family": "IVANOV",
        "given": "A."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "22–34"
    ],
    "title": [
      "Embedded timing analysis: a SoC infrastructure’"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "HAFED",
        "given": "M.M."
      },
      {
        "family": "ROBERTS",
        "given": "G.W."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the IEEE 2000 Custom integrated circuits conference"
    ],
    "date": [
      "2000-05"
    ],
    "pages": [
      "83–86"
    ],
    "title": [
      "A stand-alone integrated excitation/extraction system for analog BIST applications’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ZHENG",
        "given": "Y."
      },
      {
        "family": "SHEPARD",
        "given": "K.L."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "336–344"
    ],
    "title": [
      "On-chip oscilloscopes for noninvasive time-domain measurement of waveforms in digital integrated circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "STEVENS",
        "given": "A.E."
      },
      {
        "family": "R.P.",
        "given": "V.A.N.B.E.R.G."
      },
      {
        "family": "SPIEGEL",
        "given": "V.A.N.D.E.R."
      },
      {
        "family": "J."
      },
      {
        "family": "WILLIAMS",
        "given": "H.H."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE Journal on Solid-State Circuits"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1748–1752"
    ],
    "title": [
      "A time-to-voltage converter and analog memory for colliding beam detectors’"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "RAISANEN-RUOTSALAINEN",
        "given": "E."
      },
      {
        "family": "RAHKONEN",
        "given": "T."
      },
      {
        "family": "KOSTAMOVAARA",
        "given": "J."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of the 40th Midwest symposium on Circuits and systems"
    ],
    "date": [
      "1997-08"
    ],
    "pages": [
      "197–200"
    ],
    "title": [
      "A time digitizer with interpolation based on time-tovoltage conversion’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SUMNER",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "18"
    ],
    "date": [
      "2000-10-24"
    ],
    "genre": [
      "US Patent 6 137 749,"
    ],
    "title": [
      "Apparatus and method for measuring time intervals with very high resolution’"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "ABAS",
        "given": "A.M."
      },
      {
        "family": "BYSTROV",
        "given": "A."
      },
      {
        "family": "KINNIMENT",
        "given": "D.J."
      },
      {
        "family": "MAEVSKY",
        "given": "O.V."
      },
      {
        "family": "RUSSELL",
        "given": "G."
      },
      {
        "family": "YAKOVLEV",
        "given": "A.V."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Electronics Letters"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "23"
    ],
    "pages": [
      "1437–1438"
    ],
    "title": [
      "Time difference amplifier’"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "KINNIMENT",
        "given": "D.J."
      },
      {
        "family": "BYSTROV",
        "given": "A."
      },
      {
        "family": "YAKOVLEV",
        "given": "A.V."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "IEEE Journal on Solid-State Circuits"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "202–209"
    ],
    "title": [
      "Synchronization circuit performance’"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "OULMANE",
        "given": "M."
      },
      {
        "family": "ROBERTS",
        "given": "G.W."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings of the IEEE international symposium on Circuits and systems"
    ],
    "date": [
      "2004-05"
    ],
    "pages": [
      "509–512"
    ],
    "title": [
      "A CMOS time amplifier for femtosecond resolution timing measurement’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "GRAY, C.T., LIU, W., VAN NOIJE, W.A.M., HUGHES, T.A., JR., and CAVIN, R.K."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE Journal on Solid-State Circuits"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "340–349"
    ],
    "title": [
      "III: ‘A sampling technique and its CMOS implementation with 1 Gb/s bandwidth and 25 ps resolution’"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "ABASKHAROUN",
        "given": "N."
      },
      {
        "family": "HAFED",
        "given": "M."
      },
      {
        "family": "ROBERTS",
        "given": "G.W."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proceedings of the IEEE international symposium on Circuits and systems"
    ],
    "date": [
      "2001-05"
    ],
    "pages": [
      "174–177"
    ],
    "title": [
      "Strategies for on-chip sub-nanosecond signal capture and timing measurements’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DUDEK",
        "given": "P."
      },
      {
        "family": "SZCZEPANSKI",
        "given": "S."
      },
      {
        "family": "HATFIELD",
        "given": "J."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE Journal on Solid-State Circuits"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "240–247"
    ],
    "title": [
      "A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line’"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "GUTNIK",
        "given": "V."
      },
      {
        "family": "CHANDRAKASAN",
        "given": "A."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Symposium on VLSI circuits digest of technical papers"
    ],
    "date": [
      "2000-06"
    ],
    "pages": [
      "52–53"
    ],
    "title": [
      "On-chip picosecond time measurement’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "GUTNIK",
        "given": "V."
      }
    ],
    "citation-number": [
      "26"
    ],
    "date": [
      "2000"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "location": [
      "Cambridge, MA, USA"
    ],
    "publisher": [
      "Massachusetts Institute of Technology"
    ],
    "title": [
      "Analysis and characterization of random skew and jitter in a novel clock network’"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "LIAN",
        "given": "W."
      },
      {
        "family": "CHENG",
        "given": "X.S."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Electronics Letters"
    ],
    "date": [
      "1988"
    ],
    "issue": [
      "21"
    ],
    "pages": [
      "1317–1318"
    ],
    "title": [
      "Analytical model of noise of a switched flipflop’"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "LEON-GARCIA",
        "given": "A."
      }
    ],
    "citation-number": [
      "28"
    ],
    "date": [
      "1994"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Probability and random processes for electrical engineering"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "29"
    ],
    "date": [
      "2003-06"
    ],
    "genre": [
      "[Online]"
    ],
    "note": [
      "Available:"
    ],
    "title": [
      "Agilent Technologies: ‘Agilent Technologies 81133A and 81134A, 3.35 GHz Pulse/Pattern Generators’"
    ],
    "type": null,
    "url": [
      "http://cp.literature.agilent.com/"
    ]
  },
  {
    "author": [
      {
        "family": "JOHNS",
        "given": "D."
      },
      {
        "family": "MARTIN",
        "given": "K."
      }
    ],
    "citation-number": [
      "30"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Analog integrated circuit design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "CLARK",
        "given": "D.W."
      },
      {
        "family": "WENG",
        "given": "L.-J."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "560–568"
    ],
    "title": [
      "Maximal and near-maximal shift register sequences: efficient event counters and easy discrete logarithms’"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "citation-number": [
      "32"
    ],
    "genre": [
      "[Online]."
    ],
    "note": [
      "Available:"
    ],
    "title": [
      "LeCroy Corporation: ‘LeCroy Serial Data Analyzers Datasheet’"
    ],
    "type": null,
    "url": [
      "http://www.lecroy.com/tm/products/Analyzers/SDA/SDA_Datasheet.pdf,"
    ]
  },
  {
    "author": [
      {
        "family": "KUO",
        "given": "W."
      },
      {
        "family": "CHIEN",
        "given": "W.-T.K."
      },
      {
        "family": "KIM",
        "given": "T."
      },
      {
        "family": "KUO",
        "given": "W."
      },
      {
        "family": "KIM",
        "given": "T."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1998",
      "1999"
    ],
    "issue": [
      "8"
    ],
    "location": [
      "Boston, MA"
    ],
    "note": [
      "Yield and reliability prediction 889"
    ],
    "pages": [
      "2",
      "1329–1344"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Reliability, yield, and stress burn-in",
      "An overview of manufacturing yield and reliability modeling for semiconductor products’"
    ],
    "type": "article-journal",
    "volume": [
      "87"
    ]
  },
  {
    "author": [
      {
        "family": "NELSON",
        "given": "W."
      }
    ],
    "citation-number": [
      "3"
    ],
    "collection-title": [
      "Wiley Series in Probability and Mathematical Statistics"
    ],
    "date": [
      "1982"
    ],
    "title": [
      "Applied life data analysis"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "AMERASEKERA",
        "given": "A.J.I.T.H."
      },
      {
        "family": "E."
      },
      {
        "family": "NAJM",
        "given": "F."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "1997"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Failure mechanisms in semiconductor devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "HUSTON",
        "given": "H.H."
      },
      {
        "family": "CLARKE",
        "given": "P.C."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of the international Reliability physics symposium"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "268–275"
    ],
    "title": [
      "Reliability defect detection and screening during processing-theory and implementation’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "KUPER",
        "given": "F."
      },
      {
        "family": "POL",
        "given": "V.A.N.D.E.R."
      },
      {
        "family": "J.",
        "given": "O.O.M.S."
      },
      {
        "given": "E."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the international Reliability physics symposium"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "17–21"
    ],
    "title": [
      "Relation between yield and reliability of integrated circuits: experimental results and application to continuous early failure rate reduction programs’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "VAN DER POL, J., OOMS, E., VAN ’T HOF, T., and KUPER, F."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceeding of the international Reliability physics symposium"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "370–377"
    ],
    "title": [
      "Impact of screening of latent defects at electrical test on the yield-reliability relation and application to burn-in elimination’"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "RIORDAN",
        "given": "W."
      },
      {
        "family": "MILLER",
        "given": "R."
      },
      {
        "family": "SHERMAN",
        "given": "J."
      },
      {
        "family": "HICKS",
        "given": "J."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the international Reliability physics symposium"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "1–11"
    ],
    "title": [
      "Microprocessor reliability performance as a function of die location for a 0.25μ, five layer metal CMOS logic process’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MILLER",
        "given": "R."
      },
      {
        "family": "RIORDAN",
        "given": "W."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of the 2001 international Test conference"
    ],
    "date": [
      "2001-10"
    ],
    "pages": [
      "1118–1127"
    ],
    "title": [
      "Unit level predicted yield: a method of identifying high defect density die at wafer sort’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BARNETT",
        "given": "T.S."
      },
      {
        "family": "SINGH",
        "given": "A.D."
      },
      {
        "family": "NELSON",
        "given": "V.P."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Transactions on Reliability"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "296–300"
    ],
    "title": [
      "Extending integrated circuit models to estimate early-life reliability’"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "STAPPER",
        "given": "C.H."
      },
      {
        "family": "ARMSTRONG",
        "given": "F.M."
      },
      {
        "family": "SAJI",
        "given": "K."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of IEEE"
    ],
    "date": [
      "1983"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "453–470"
    ],
    "title": [
      "Integrated circuit yield statistics’"
    ],
    "type": "article-journal",
    "volume": [
      "71"
    ]
  },
  {
    "author": [
      {
        "family": "FERRIS-PRABHU",
        "given": "A.V."
      }
    ],
    "citation-number": [
      "12"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Artech House"
    ],
    "title": [
      "Introduction to semiconductor device yield modeling"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "WALKER",
        "given": "D.M.H."
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Yield simulation for integrated circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "FELLER",
        "given": "W.I.L.L.I.A.M."
      }
    ],
    "citation-number": [
      "14"
    ],
    "date": [
      "1957"
    ],
    "edition": [
      "2nd edn"
    ],
    "publisher": [
      "Wiley Publications in Statistics"
    ],
    "title": [
      "An introduction to probability theory and its applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "KOREN",
        "given": "I."
      },
      {
        "family": "STAPPER",
        "given": "C.H."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "‘Defect and fault tolerance in VLSI systems"
    ],
    "date": [
      "1989"
    ],
    "editor": [
      {
        "family": "KOREN",
        "given": "I."
      }
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "1–21"
    ],
    "publisher": [
      "Plenum"
    ],
    "title": [
      "Yield models for defect tolerant VLSI circuits: a review’"
    ],
    "type": "chapter",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "KOREN",
        "given": "I."
      },
      {
        "family": "KOREN",
        "given": "Z."
      },
      {
        "family": "STAPPER",
        "given": "C.H."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "724–437"
    ],
    "title": [
      "A unified negative binomial distribution for yield analysis of defect tolerant circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "KOREN",
        "given": "I."
      },
      {
        "family": "KOREN",
        "given": "Z."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "1817–1836"
    ],
    "title": [
      "Defect tolerant VLSI circuits: techniques and yield analysis’"
    ],
    "type": "paper-conference",
    "volume": [
      "86"
    ]
  },
  {
    "author": [
      {
        "family": "BARNETT",
        "given": "T.S."
      },
      {
        "family": "SINGH",
        "given": "A.D."
      },
      {
        "family": "NELSON",
        "given": "V.P."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings 2001 VLSI test symposium"
    ],
    "date": [
      "2001-05"
    ],
    "pages": [
      "326–332"
    ],
    "title": [
      "Burn-in failures and local region yield: an integrated yield-reliability model’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BARNETT",
        "given": "T.S."
      },
      {
        "family": "SINGH",
        "given": "A.D."
      },
      {
        "family": "NELSON",
        "given": "V.P."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proceedings 2001 international Test conference"
    ],
    "date": [
      "2001-10"
    ],
    "pages": [
      "340–347"
    ],
    "title": [
      "Estimating burn-in fallout for redundant memory’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BARNETT",
        "given": "T.S."
      },
      {
        "family": "SINGH",
        "given": "A.D."
      },
      {
        "family": "GRADY",
        "given": "M."
      },
      {
        "family": "PURDY",
        "given": "K.G."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Proceedings 2002 VLSI test symposium"
    ],
    "date": [
      "2002-05"
    ],
    "pages": [
      "75–80"
    ],
    "title": [
      "Yieldreliability modeling: experimental verification and application to burn-in reduction’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "BARNETT",
        "given": "T.S."
      },
      {
        "family": "SINGH",
        "given": "A.D."
      },
      {
        "family": "GRADY",
        "given": "M."
      },
      {
        "family": "PURDY",
        "given": "K.G."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings 2002 international Test conference"
    ],
    "date": [
      "2002-10"
    ],
    "pages": [
      "693–699"
    ],
    "title": [
      "Redundancy implications for product reliability: experimental verification of an integrated yield-reliability model’"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "STAPPER",
        "given": "C.H."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "641–649"
    ],
    "title": [
      "Correlation analysis of particle clusters on integrated circuit wafers’"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "STAPPER",
        "given": "C.H."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IBM Journal of Research and Development"
    ],
    "date": [
      "1980"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "398–409"
    ],
    "title": [
      "Yield model for productivity optimization of VLSI memory chips with redundancy and partially good product’"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "SHARMA",
        "given": "A.K."
      }
    ],
    "citation-number": [
      "24"
    ],
    "note": [
      "IEEE Press, Los Alamitos, CA, 1997) 25 SAS Software Package:"
    ],
    "title": [
      "Semiconductor memories"
    ],
    "type": null,
    "url": [
      "http://www.sas.com/"
    ]
  },
  {
    "author": [
      {
        "family": "SINGH",
        "given": "A.D."
      },
      {
        "family": "KRISHNA",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "5"
    ],
    "location": [
      "Index"
    ],
    "pages": [
      "695–709"
    ],
    "title": [
      "On optimizing VLSI testing for product quality using die-yield prediction’"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "citation-number": [
      "509–10"
    ],
    "genre": [
      "synthesis 513–14 evaluation 649–51 circuit sizing 515–17 implementation 648–9 Index 893"
    ],
    "title": [
      "ASICs (Application-Specific Integrated model-order reduction methods Circuits) 121, 363 510–11 for hardware/software system codesign current-steering DAC example 508–9 660–1 performance model generation and reconfigurable computing 454–5 techniques 511–12 ASIP (Application-Specific Instruction set power/area estimation models 512–13 Processors) 270–2 reasons for use 507–8 see also ADL (Architecture Description SPICE circuit simulator 506–7, 510 Language); LISATek ASIP design see also mixed-signal (analogue/digital) tool suite; retargetable compilers embedded integrated SoCs ASPIDA asynchronous NoC case study analogue circuit synthesis 513–24 about ASPIDA 646–7 about analogue circuit and layout design for testability features 647"
    ],
    "type": "thesis"
  },
  {
    "note": [
      "Augmented Finite State OptiMist/Petrify tools comparison Machine) 558 578–80 DC (David Cell) 558–60 see also asynchronous NoCs GCD (Greatest Common Divisor) (Networks-on-chips) datapath/controller 563–6 CMOS (Complementary Metal Oxide mapping from LPNs (Labelled Petri Semiconductor) power consumption Nets) 560 291 mapping from STGs (Signal codesign of hardware/software systems Transition Graphs) 560–6 about hardware/software computational OptiMist tool 563 components 659 redundant places 564–6 ASICs (Application-Specific Integrated datapath synthesis 556–8 Circuits) 660–1 CPN (Coloured Petri Net) mapping assembly code 660 556–7 codesign stages"
    ],
    "title": [
      "checker generation GALS (Globally asynchronous locally about checker generation 732–3 synchronous) approach 543–5 concept 733–4 advantages/disadvantages 544 generic register 734–5 logic synthesis 550–2 transformation into SystemC CPN (Coloured Petri Net) 551–2 checkers 734–7 EDA (Electronic Design experimental results 738–43 Automation) place/route tools checkers 739–40 541, 550 simulation results 740–3 PN (Petri Net) model 551–2 optimisations 737–8 STG (Signal Transition Graph) chromosomes, defining 59–60 551–2 circuit sizing, analogue circuit synthesis self-timed systems 545–6 515–17 synchronous systems 542–3 Click software design 234–6 syntax-driven translation/design flow clock-less circuits and system synthesis 546–50 about clock-less systems 541–2, 580–1 BALSA language/design kit 547–8 control/datapath splitting 552–6 GCD (Greatest Common Divisor) GCD (Greatest Common Divisor) problem 547–50 benchmark/algorithm/control unit handshake circuits/components 552–6 548–9 LPN (Labelled Petri Net) 553–5 tools comparison with GCD benchmarks control unit direct mapping 558–66 578–80 about direct mapping 558–9 Balsa/PN2DC comparison 578 AFSM"
    ],
    "type": "thesis"
  },
  {
    "container-title": [
      "communication link power optimisation ISS (Instruction Set Simulator"
    ],
    "note": [
      "see wrappers, core test 684–5 cosimulation, HW/SW (Hardware/Software) ATG (Automatic Test Generation) about cosimulation 664–6, 689–92 techniques 676–9 component simulation methods 665–6 coverage directed techniques example of HW/SW cosimulation 678–9"
    ],
    "pages": [
      "695 368–71"
    ],
    "title": [
      "OS (Operating System) level compiled software for hardware/software simulation 696–7 system codesign 660 cosimulation, HW/SW compilers (Hardware/Software), mixed-level about compilers 251–3 about mixed-level cosimulation 697–9, compiler-directed resource 710–11 reconfiguration 297–302 about mixed-level models 699–701 see also retargetable compilers BFM (Bus Functional Mode) 698–9 complex embedded applications, mixed level example 697–8 performance analysis mixed-level HW simulation 701–3 about complex applications 39–40 mixed-level HW/SW cosimulation AND-activation 40–2 703–5 period and jitter 41–2 MPSoC (MultiProcessor SoC) cyclic task dependencies 45–6 cosimulation 708–10 idea for cycles with one initial token performance 705–8 46–8 Amdahl’s law 705–6 OR-activation 42–5 cached simulation 707 period and jitter 44–5 improving simulation 706–8 compression of test data: see test data port adapters 702 compression simulation of interrupt handling 703–4 computational kernals, and RTL power TLM (Transaction Level Model) management 395–8 698–700 context blind analysis 48–9 CoSy system 268–70 continuous time models 164–5, 172 covaluation of hardware/software systems control flow analysis 255–6 about hardware/software systems 660–1, core test wrappers"
    ],
    "type": "chapter"
  },
  {
    "note": [
      "Globally Asynchronous Locally Gatecomp equivalence checker 718–19 Synchronous) system/paradigm netlists 717, 718 543–5,"
    ],
    "pages": [
      "627–8, 640–3"
    ],
    "title": [
      "synchronous languages 241–2 and reconfigurable computing 451, 455, embedded system design 458–64 about embedded systems 3–5 with SOTDCs 844 abstraction layers 4 FPS (Fixed Priority Scheduling) 79 constraints 3–4 frame packing, multi-cluster systems 97–9, and exploration and estimation 4–5 108–12 programmable architectures 4 FRIDGE tool 520 see also PISA; real-time heterogeneous FSM (Finite State Machine) based model embedded systems, analysis and and computational kernels 396–8 optimisation and heterogeneous models of equivalence checking computation 170 about equivalence checking 716–17 and property checking 725 advanced equivalence checking 718–19 for validation of ADL specification 211 comparisons with RTL and netlist 719–21 GALS"
    ],
    "type": null,
    "volume": [
      "612"
    ]
  },
  {
    "author": [
      {
        "given": "I.D.F."
      }
    ],
    "note": [
      "Dynamic Power Management) MLV (Minimum Leakage Vector) 364 method 407–9 DVS (Dynamic Voltage Scaling) for oxide thickness changes 433–4 distributed systems 364–8, 368–9 power gating 405–6 dynamic power 362 runtime techniques 434–40 FPGAs (Field Programmable Gate SCE (Short Channel Effect) 409 Arrays) 363 standby leakage reduction 434–9 leakage power 362 forward/reverse body biasing periodic and aperiodic tasks 363 438–9 PEs (Processing Elements) 363 natural transistor stacks 434–6 low power system synthesis sleep transistors 436–8 about system synthesis 371 transistor sizing with threshold and distributed system synthesis 373–5"
    ],
    "title": [
      "245 direct tunnelling 425–8 IEEE P1500 working group 752 gate tunnelling major components ILAC tool 525 428–9 ILP (Instruction Level Parallelism) 195, junction band-to-band tunnelling current 261–2 418–20 instruction scheduling 261–4 modelling gate tunnelling current 425–9 inter event stream context 51–3 narrow-width effect 424–5 worst-case response time calculation quantum-confinement effect 423–4 52–3 short-channel effect 422–3 International Technology Roadmap for subthreshold current 419–25 Semiconductors 29 technology scaling effects 429–30 interpolation for time measurement 827–8 temperature effects 430–1 900 Index leakage current/power reduction techniques energy characterisation 376–8 about leakage power reduction 404–5, energy-efficient design 378–9 430–2, 443–4 low power system scheduling active leakage reduction 439–40 about scheduling low power systems active/stanby leakage 431–2 361–4 cache memory techniques 440–3 ABB (Adaptive Body Biasing) 361, channel length increases 434 365–6 design time techniques 432–4 ASICs (Application-Specific Integrated domino logic 432–3 Circuits) 363 doping profile changes 433 battery-aware techniques 368 dual/multi-threshold CMOS cells 407, communication link power optimisation 432–4 368–71 increasing transistor channel lengths 409 DPM"
    ],
    "type": "thesis"
  },
  {
    "note": [
      "FSMs (Finite State Machines) 170 boundaries 334–5 heterogeneous models 170–1 energy/performance trade-off with FunState representation 170–1 task ordering 335–7 SPI (system property interval) 170 memory aware task scheduling 336 Kahn process network 168 page misses with multi-threading microstep concept 167 333–4 relation based approach 168 selfishness factor 334–5 rendezvous-based models 169 microprocessors for hardware/software and SDF (synchronous data flow) 169"
    ],
    "title": [
      "Macro Test modular testing 763–4 design methodology for top-down design MDES (Machine DEscription System) 498–9 198–9 digital telecommunications link example MEDL (Message Descriptor List), in 499–500 multi-cluster systems 88–91 frontend architecture design 500–1 memory bandwidth optimisation for power modular testing 766–9 reduction noise considerations 500 about memory bandwidth optimisation simulation/simulator design tools 501 323 SWAN simulations 531 local memory layer system-level architectural exploration access order impact 328–30 499–501 data layout based techniques 327–8 top-down analogue block design 505–6 limitations 329–30 PLL (Phase Lock Loop) example multi-threaded applications 330–1 505–6 runtime memory management 331–3 verification and crosstalk analysis runtime policies 332–3 529–32 SDRAM bandwidth 324–7 VHDL simulations 531 data assignment techniques 325 see also analogue behavioural and data layout transformations 324–5 performance modelling; analogue dynamism problems 327 circuit synthesis; analogue layout limitations 329–30 synthesis memory access reordering 325–7 MLV (Minimum Leakage Vector) method memory bandwidth optimisation for power for power reduction 407–9 reduction for platform based design MoC (Model of Computation) 333–44 about MoCs 161–4, 182–3 local memory layer 337–44 about MoCs in the design flow 171–2, access conflicts 337–9 174–5 assignment-constraints 338 continuous time models 164–5, 172 global schedule 339–44 data flow process networks 168–9 loop morphing/fusion 339–44 discrete time models 165, 172–3 modulo scheduling 337 feedback loops 166–8 shared layer 333–7 forbid zero-delays 167 data assignment across tasks"
    ],
    "type": null
  },
  {
    "note": [
      "ATE (Automatic Test Equipment) 791, molecular microelectronics 465 792–4, 795 MONDRIAAN tool 527–8 BIST (Built-in Self Test) 791 Moore’s law 223, 387, 541 E-RPCT (Enhanced-RPCT) 792, 793–4, MPARM simulation platform 596 795",
      "Automatic Test see also deadlock/deadlock avoidance; Equipment) extensions 814–15 RTOS (Real-Time Operating index time 811–13 Systems) re-using on-chip infrastructure for Multi-clock Esterel 630 final test 813–14 multi-cluster heterogeneous real-time final test 795, 798–800, 803–4, 808–9 systems LSSD (Level-Sensitive Scan Design) about multi-cluster systems 87 793 application model 91–3 problem definitions 800–4 ETCs (Event-Triggered Clusters) 87–9, RPCT (Reduced-Pin-Count-Test) 792–4 92, 103–7 stimuli broadcast 796–7 hardware architecture 88–9 TAM (Test Access Mechanism) 794 IFD (Inter-Frame Delimiters) 89 TDC (Test Data Compression) 791 MEDL (MEssage Descriptor List) 88–91 test infrastructure for core based SoCs optimisation 93–9 801–3 Index 903"
    ],
    "title": [
      "MoC (Model of Computation) design frame packing 97–9 activities (contd.) partitioning and mapping 94–7 formal verification 180–1 scheduling/schedulability 99–107 high-level synthesis 178–9 frame scheduling 103 RTL (Register Transfer Level) synthesis list scheduling algorithm 102 176–7 methods for analysis 104–6 simulation 180 multi cluster scheduling algorithm VHDL/Verilog-based simulation and 100–1 synthesis 176–7 response time analysis 99–100, 104 MOCSYN 372 worst-case queuing delays 106–7 modular testing of SoCs software architecture 87–91 about modular testing 757–9 TDMA (Time-Division Multiple Access) ATE (Automatic Test Equipment) cost 88, 108–9 issues 759 TTCs (Time-Triggered Clusters) 87–92, ATE (Automatic Test Equipment) re-load 94–7, 99–103 minimising 758 multiple-voltage chip design 388–92 BIST (Built-in Self Test) 763 CDFG (Control-Data Flow Graph) 391 constraint-driven test scheduling 758 common voltage scaling 388 hierarchical SoCs 769–72 CVS (Clustered Voltage Scaling) 389–90 and TAM design methodology ECVS (Extended CVS) 390 770–2 level-converter free approach 391 Macro Test 763–4 level converters 388–9 mixed-signal (analogue/digital) SoCs polynomial time algorithm for 766–9 multiple-voltage performance 389 power issues 764 resource-and latency-constrained test scheduling 763–4 scheduling 390–1 wrapper design and optimisation 759–61 multi-site testing wrapper/TAM co-optimisation 758 about multi-site testing 791–2, 817–18 see also TAM (Test Access Mechanism",
      "MPEG4 decoder 619–20 experimental results MPSoC (MultiProcessor System-on-Chip) abort-on-fail 817 designs algorithmic performance 809–11 about MPSoC 121–2 contact yield and re-test rate and performance analysis 29 815–17 and system integration 29 economical ATE"
    ],
    "type": null
  },
  {
    "note": [
      "Network Interface) 611–12 about optimisation 55–6 Advanced VCI (Virtual Component chromosomes, defining 59–60"
    ],
    "title": [
      "NoC (Network-on-Chip) packet-switched (Time-to-Digital converters); time interconnecting networks measurement techniques DSM (Deep Sub-Micron) designs 609 ONC (On-Chip Network) 610 fat tree topology 603–4 optimisation of systems: see memory flits 605–7 bandwidth optimisation for power flow control 605–7 reduction; multi-cluster ITRS (International Technology heterogeneous real-time systems; Roadmap for Semiconductors) 609 real-time heterogeneous embedded latency minimisation 603 systems, analysis and optimisation; links 608–10 software power optimisation pipelining 609 optimisation of systems with design space mesh topology 603–4 exploration NI"
    ],
    "type": null
  },
  {
    "pages": [
      "255–6"
    ],
    "title": [
      "reconfigurable computing architectures response time analysis, multi-cluster systems (contd.) 104 and FPGAs 451, 455 retargetable compilers main trends about retargetable compilers 251–3, course-grained fabrics 466 284–5 heterogeneous functions 466–7 ASIP design 270–2 soft cores 467 behavioural modelling languages 264–5 reconfigurable fabric 458–66 CFG (Control Flow Graph) 255–6, 261 asynchronous architectures 465 CGD machine description format emerging directions 465–6 268–70 fabric/device comparisons 459 construction background 253–64 fine/course-grained functional units control flow analysis"
    ],
    "type": null
  },
  {
    "note": [
      "Graphical User Interface) 125–6 see also MoC (Model of Computation); hardware/software design 122–9 modular testing of SoCs; NoC IPCP (Immediate Priority Ceiling (Network-on-Chip); testing SoCs Protocol) 128 software power optimisation RTOS/MPSoC target 122–4 about power optimisation 289–92 SoCDMMU (SoC Dynamic Memory algorithms influence 292–4"
    ],
    "title": [
      "execution time comparisons SLED (Specific Language for Encoding and base MPSoCs 146–7 Decoding) 197 between RTOS1 and RTOS2 147–8 SoCDMMU (SoC Dynamic Memory between RTOS1 and RTOS3 148–9 Management Unit) 125–6, 128–9 between RTOS4 and RTOS5 SoCLC (SoC Lock Cache) 125–8 149–50 SoC (System-on-Chip) between RTOS6 and RTOS7 150–2 design process 161–3 between RTOS8 and RTOS9 152–6 possible architecture 162 GUI"
    ],
    "type": null
  },
  {
    "note": [
      "Synplicity Synplify Pro 452 arbiter layout 847–8 syntax-driven translation/design flow counter design 847–9 546–50 LFSR (Linear Feedback Shift see also clock-less circuits and system Register) 847–9 synthesis"
    ],
    "title": [
      "SOTDC (Sampling offset Time-to-Digital periodic with jitter event model Converter) (contd.) 36–7 calibration, traditional 833–8 sporadic events 37 direct 836–8 upper/lower event functions 35 flip-flop model 833 event stream adaptation 39 indirect 833–6 intra event stream context 50 CPLD (Complex Programmable-Logic optimisation of design space 57–9 Device) 842–3 sensitivity analysis 62–4 custom IC implementation 844–53 system model example 34–5 arbiter design 845–7 task concept 34 calibration 850–1 see also system-level performance chip layout 849–50 analysis and verification jitter usage 851–2 synchronous systems 542–3 performance limitations 852–3"
    ],
    "type": "thesis"
  },
  {
    "pages": [
      "520 70–2"
    ],
    "title": [
      "and PISA 20–1 verification SPICE circuit simulator, for analogue about formal approaches 32–3 modelling/synthesis 506–7, 510, about performance analysis 29–32"
    ],
    "type": null,
    "volume": [
      "48"
    ]
  },
  {
    "title": [
      "SSDF (Statically Schedulable DataFlow) compositional approach 33 245 context blind analysis 48–9 state encoding/assignment 400–1 event vector system 33 state machine decomposition, and RTL example power management 398–9 about the example 64–6 static cyclic scheduling 79 analysis 66–7 STGs (Signal Transition Graphs) 551–2, BCET (Best-Case Execution Time) 560–6, 628–30 70 stimuli broadcast, multi-site testing 796–7 constraint values 68 subexponential compression code 775–6 optimisations 67–9 SUNMAP 618 Pareto optimal solutions 68–9 SymTA/S formal system-level performance sensitivity analysis 69–70 and timing analysis tool WCET (Worse-Case Execution about SymTA/S 33–4, 70–2 Time) 69–70 analysis composition 37–9 holistic approach 32 analysis composition using standard inter event stream context 51–3 event models 38–9 worst-case response time with global system analysis 39 calculation 52–3 output event model calculation 38 intra event stream context 49–51 system with cyclic scheduling intra/inter combinational event stream dependency example 38 context 53–5 application model 34–5 and network arbitration 30 event models/functions 35–7 and resource sharing 30"
    ],
    "type": null
  },
  {
    "genre": [
      "862–3 numerical results 883–4 latent defects 862–3 Yield and reliability reliability yield 864–5 about yield for ICs 857–8, 888 burn-in methodology 857–8 wafer probe yield 864 defect-based yield models 858–61 numerical results 865–7 negative binomial statistics 860–1"
    ],
    "note": [
      "see also defect tolerant memory circuits"
    ],
    "title": [
      "Valen-C behavioural ADL 197 validation, system-level Xilinx’s ISE reconfigurable vendor about validation 715–16 tool 452 challenges/problems 743–5 xpipes NoC building blocks 612–14, formal verification 716 617–21 see also checker generation; equivalence checking; property checking; verification yield, local region 879–88 VASE tool 518 bin distribution calculations 880–8 VCC (Virtual Component Co-design) 86 burn-in results from 77 000 IBM VCI (Virtual Component Interface) Microprocessor units 884–8 parameter estimation 884–5 Poisson statistics 859–60 chips free of both killer and latent defects integrating yield-reliability modelling 881–2 862–5 chips free of killer defects 881 killer defects"
    ],
    "type": null
  }
]
