module top(clk_i, rst_i, mem_d_data_rd_i, mem_d_accept_i, mem_d_ack_i, mem_d_error_i, mem_d_resp_tag_i, mem_i_accept_i, mem_i_valid_i, mem_i_error_i, mem_i_inst_i, intr_i, reset_vector_i, cpu_id_i, mem_d_cacheable_o, mem_d_req_tag_o, mem_d_invalidate_o, mem_d_writeback_o, mem_d_flush_o, mem_i_flush_o, mem_i_invalidate_o, mem_d_addr_o_fifo0, mem_d_data_wr_o_fifo0, mem_d_rd_o_fifo0, mem_d_wr_o_fifo0, mem_i_rd_o_fifo0, mem_i_pc_o_fifo0, mem_d_addr_o_fifo1, mem_d_data_wr_o_fifo1, mem_d_rd_o_fifo1, mem_d_wr_o_fifo1, mem_i_rd_o_fifo1, mem_i_pc_o_fifo1);
  wire [31:0] _0000_;
  wire [31:0] _0001_;
  wire [31:0] _0002_;
  wire [31:0] _0003_;
  wire _0004_;
  wire _0005_;
  wire [31:0] _0006_;
  wire [31:0] _0007_;
  wire [31:0] _0008_;
  wire [31:0] _0009_;
  wire [31:0] _0010_;
  wire [31:0] _0011_;
  wire [31:0] _0012_;
  wire [31:0] _0013_;
  wire [31:0] _0014_;
  wire [31:0] _0015_;
  wire _0016_;
  wire _0017_;
  wire [31:0] _0018_;
  wire [31:0] _0019_;
  wire [31:0] _0020_;
  wire [31:0] _0021_;
  wire [31:0] _0022_;
  wire [31:0] _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire [31:0] _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire [3:0] _0033_;
  wire [3:0] _0034_;
  wire [3:0] _0035_;
  wire [3:0] _0036_;
  wire [31:0] _0037_;
  wire _0038_;
  wire _0039_;
  wire [3:0] _0040_;
  wire [3:0] _0041_;
  wire [3:0] _0042_;
  wire [3:0] _0043_;
  wire [3:0] _0044_;
  wire [31:0] _0045_;
  wire [31:0] _0046_;
  wire [31:0] _0047_;
  wire [31:0] _0048_;
  wire _0049_;
  wire _0050_;
  wire [31:0] _0051_;
  wire [31:0] _0052_;
  wire [31:0] _0053_;
  wire [31:0] _0054_;
  wire [31:0] _0055_;
  wire [31:0] _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire [31:0] _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire [31:0] _0067_;
  wire [31:0] _0068_;
  wire [5:0] _0069_;
  wire _0070_;
  wire [31:0] _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire [5:0] _0075_;
  wire [31:0] _0076_;
  wire [31:0] _0077_;
  wire [31:0] _0078_;
  wire [31:0] _0079_;
  wire [31:0] _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire [31:0] _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire [31:0] _0110_;
  wire _0111_;
  wire [31:0] _0112_;
  wire [5:0] _0113_;
  wire [5:0] _0114_;
  wire [5:0] _0115_;
  wire [5:0] _0116_;
  wire [5:0] _0117_;
  wire [5:0] _0118_;
  wire [31:0] _0119_;
  wire [31:0] _0120_;
  wire _0121_;
  wire [31:0] _0122_;
  wire [31:0] _0123_;
  wire [31:0] _0124_;
  wire [31:0] _0125_;
  wire _0126_;
  wire [31:0] _0127_;
  wire [31:0] _0128_;
  wire [31:0] _0129_;
  wire [31:0] _0130_;
  wire [31:0] _0131_;
  wire [31:0] _0132_;
  wire _0133_;
  wire [31:0] _0134_;
  wire _0135_;
  wire [31:0] _0136_;
  wire [31:0] _0137_;
  wire [31:0] _0138_;
  wire [31:0] _0139_;
  wire [1:0] _0140_;
  wire _0141_;
  wire [1:0] _0142_;
  wire [1:0] _0143_;
  wire [31:0] _0144_;
  wire [31:0] _0145_;
  wire [31:0] _0146_;
  wire _0147_;
  wire _0148_;
  wire [31:0] _0149_;
  wire [31:0] _0150_;
  wire [31:0] _0151_;
  wire [31:0] _0152_;
  wire [31:0] _0153_;
  wire [31:0] _0154_;
  wire _0155_;
  wire [31:0] _0156_;
  wire [31:0] _0157_;
  wire [31:0] _0158_;
  wire _0159_;
  wire [31:0] _0160_;
  wire [31:0] _0161_;
  wire [31:0] _0162_;
  wire [31:0] _0163_;
  wire [31:0] _0164_;
  wire [31:0] _0165_;
  wire _0166_;
  wire [31:0] _0167_;
  wire [31:0] _0168_;
  wire [31:0] _0169_;
  wire _0170_;
  wire _0171_;
  wire [31:0] _0172_;
  wire [31:0] _0173_;
  wire [31:0] _0174_;
  wire _0175_;
  wire [31:0] _0176_;
  wire _0177_;
  wire [31:0] _0178_;
  wire [31:0] _0179_;
  wire [31:0] _0180_;
  wire [31:0] _0181_;
  wire _0182_;
  wire [31:0] _0183_;
  wire [31:0] _0184_;
  wire [1:0] _0185_;
  wire _0186_;
  wire [31:0] _0187_;
  wire [31:0] _0188_;
  wire [31:0] _0189_;
  wire [31:0] _0190_;
  wire [1:0] _0191_;
  wire [31:0] _0192_;
  wire [31:0] _0193_;
  wire [31:0] _0194_;
  wire _0195_;
  wire [31:0] _0196_;
  wire _0197_;
  wire [31:0] _0198_;
  wire [31:0] _0199_;
  wire [31:0] _0200_;
  wire [31:0] _0201_;
  wire [31:0] _0202_;
  wire [31:0] _0203_;
  wire [31:0] _0204_;
  wire [31:0] _0205_;
  wire [31:0] _0206_;
  wire [5:0] _0207_;
  wire [31:0] _0208_;
  wire [31:0] _0209_;
  wire [31:0] _0210_;
  wire [31:0] _0211_;
  wire [31:0] _0212_;
  wire [31:0] _0213_;
  wire [31:0] _0214_;
  wire [31:0] _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire [31:0] _0235_;
  wire [31:0] _0236_;
  wire [31:0] _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire [6:0] _0248_;
  wire _0249_;
  wire [2:0] _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire [1:0] _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire [1:0] _0266_;
  wire _0267_;
  wire _0268_;
  wire [31:0] _0269_;
  wire [31:0] _0270_;
  wire [31:0] _0271_;
  wire [31:0] _0272_;
  wire [31:0] _0273_;
  wire [31:0] _0274_;
  wire [31:0] _0275_;
  wire [31:0] _0276_;
  wire [31:0] _0277_;
  wire [31:0] _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire [31:0] _0478_;
  wire [62:0] _0479_;
  wire _0480_;
  wire [31:0] _0481_;
  wire [31:0] _0482_;
  wire _0483_;
  wire [31:0] _0484_;
  wire [31:0] _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire [31:0] _0500_;
  wire [31:0] _0501_;
  wire [31:0] _0502_;
  wire [31:0] _0503_;
  wire [31:0] _0504_;
  wire [31:0] _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire [31:0] _0510_;
  wire [31:0] _0511_;
  wire [31:0] _0512_;
  wire [31:0] _0513_;
  wire [31:0] _0514_;
  wire [31:0] _0515_;
  wire [31:0] _0516_;
  wire [62:0] _0517_;
  wire [62:0] _0518_;
  wire [62:0] _0519_;
  wire [62:0] _0520_;
  wire [31:0] _0521_;
  wire [31:0] _0522_;
  wire [31:0] _0523_;
  wire [31:0] _0524_;
  wire [31:0] _0525_;
  wire _0526_;
  wire _0527_;
  wire [31:0] _0528_;
  wire [31:0] _0529_;
  wire [31:0] _0530_;
  wire [31:0] _0531_;
  wire [3:0] _0532_;
  wire [31:0] _0533_;
  wire [31:0] _0534_;
  wire [3:0] _0535_;
  wire [31:0] _0536_;
  wire [31:0] _0537_;
  wire [3:0] _0538_;
  wire [31:0] _0539_;
  wire [31:0] _0540_;
  wire [3:0] _0541_;
  wire [31:0] _0542_;
  wire [31:0] _0543_;
  wire [3:0] _0544_;
  wire [31:0] _0545_;
  wire [31:0] _0546_;
  wire [3:0] _0547_;
  wire [31:0] _0548_;
  wire [31:0] _0549_;
  wire [3:0] _0550_;
  wire [31:0] _0551_;
  wire [31:0] _0552_;
  wire [2:0] _0553_;
  wire [31:0] _0554_;
  wire [31:0] _0555_;
  wire [2:0] _0556_;
  wire [31:0] _0557_;
  wire [31:0] _0558_;
  wire [2:0] _0559_;
  wire [31:0] _0560_;
  wire [31:0] _0561_;
  wire [2:0] _0562_;
  wire [31:0] _0563_;
  wire [31:0] _0564_;
  wire [2:0] _0565_;
  wire [31:0] _0566_;
  wire [31:0] _0567_;
  wire [2:0] _0568_;
  wire [31:0] _0569_;
  wire [3:0] _0570_;
  wire [31:0] _0571_;
  wire [31:0] _0572_;
  wire _0573_;
  wire _0574_;
  wire [31:0] _0575_;
  wire [3:0] _0576_;
  wire [31:0] _0577_;
  wire [31:0] _0578_;
  wire _0579_;
  wire _0580_;
  wire [3:0] _0581_;
  wire [31:0] _0582_;
  wire [31:0] _0583_;
  wire _0584_;
  wire _0585_;
  wire [3:0] _0586_;
  wire [31:0] _0587_;
  wire [31:0] _0588_;
  wire _0589_;
  wire _0590_;
  wire [3:0] _0591_;
  wire [31:0] _0592_;
  wire [31:0] _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire [3:0] _0597_;
  wire [31:0] _0598_;
  wire [31:0] _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire [3:0] _0603_;
  wire [31:0] _0604_;
  wire [31:0] _0605_;
  wire _0606_;
  wire _0607_;
  wire [3:0] _0608_;
  wire [31:0] _0609_;
  wire [31:0] _0610_;
  wire [31:0] _0611_;
  wire [31:0] _0612_;
  wire [31:0] _0613_;
  wire [31:0] _0614_;
  wire [31:0] _0615_;
  wire [31:0] _0616_;
  wire [31:0] _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire [31:0] _0661_;
  wire [31:0] _0662_;
  wire [31:0] _0663_;
  wire [31:0] _0664_;
  wire [31:0] _0665_;
  wire [31:0] _0666_;
  wire [31:0] _0667_;
  wire [31:0] _0668_;
  wire [31:0] _0669_;
  wire [31:0] _0670_;
  wire [31:0] _0671_;
  wire [31:0] _0672_;
  wire [15:0] _0673_;
  wire [31:0] _0674_;
  wire _0675_;
  wire [31:0] _0676_;
  wire [31:0] _0677_;
  wire [31:0] _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire [31:0] _0683_;
  wire _0684_;
  wire [1:0] _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire [31:0] _0694_;
  wire [31:0] _0695_;
  wire [31:0] _0696_;
  wire _0697_;
  wire _0698_;
  wire [31:0] _0699_;
  wire _0700_;
  wire _0701_;
  wire [31:0] _0702_;
  wire [31:0] _0703_;
  wire [65:0] _0704_;
  wire _0705_;
  wire [31:0] _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire [65:0] _0720_;
  wire [31:0] _0721_;
  wire _0722_;
  wire _0723_;
  wire [31:0] _0724_;
  wire [31:0] _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire [31:0] _0729_;
  wire [31:0] _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire [31:0] _0735_;
  wire [31:0] _0736_;
  wire [31:0] _0737_;
  wire [31:0] _0738_;
  wire [31:0] _0739_;
  wire _0740_;
  wire [31:0] _0741_;
  wire [31:0] _0742_;
  wire [31:0] _0743_;
  wire [31:0] _0744_;
  wire _0745_;
  wire [5:0] _0746_;
  wire _0747_;
  wire _0748_;
  wire _0749_;
  wire _0750_;
  wire _0751_;
  wire _0752_;
  wire _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire [31:0] _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire [31:0] _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire [31:0] _0783_;
  wire [31:0] _0784_;
  wire [31:0] _0785_;
  wire _0786_;
  wire _0787_;
  wire [9:0] _0788_;
  wire [9:0] _0789_;
  wire [9:0] _0790_;
  wire [5:0] _0791_;
  wire [5:0] _0792_;
  wire [5:0] _0793_;
  wire [31:0] _0794_;
  wire [31:0] _0795_;
  wire [31:0] _0796_;
  wire [31:0] _0797_;
  wire [31:0] _0798_;
  wire [31:0] _0799_;
  wire [31:0] _0800_;
  wire [31:0] _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire [31:0] _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire _0814_;
  wire _0815_;
  wire _0816_;
  wire [9:0] _0817_;
  wire [5:0] _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire _0822_;
  wire _0823_;
  wire _0824_;
  wire _0825_;
  wire _0826_;
  wire _0827_;
  wire _0828_;
  wire _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire [5:0] _0848_;
  wire [5:0] _0849_;
  wire [31:0] _0850_;
  wire [31:0] _0851_;
  wire [31:0] _0852_;
  wire [31:0] _0853_;
  wire [31:0] _0854_;
  wire [31:0] _0855_;
  wire [31:0] _0856_;
  wire [31:0] _0857_;
  wire [31:0] _0858_;
  wire [31:0] _0859_;
  wire _0860_;
  wire _0861_;
  wire [9:0] _0862_;
  wire [9:0] _0863_;
  wire [9:0] _0864_;
  wire _0865_;
  wire [5:0] _0866_;
  wire _0867_;
  wire _0868_;
  wire _0869_;
  wire _0870_;
  wire [5:0] _0871_;
  wire _0872_;
  wire [5:0] _0873_;
  wire [5:0] _0874_;
  wire [5:0] _0875_;
  wire [31:0] _0876_;
  wire [31:0] _0877_;
  wire [31:0] _0878_;
  wire [31:0] _0879_;
  wire [31:0] _0880_;
  wire [31:0] _0881_;
  wire _0882_;
  wire _0883_;
  wire [9:0] _0884_;
  wire [9:0] _0885_;
  wire _0886_;
  wire _0887_;
  wire _0888_;
  wire _0889_;
  wire [31:0] _0890_;
  wire [31:0] _0891_;
  wire [31:0] _0892_;
  wire [31:0] _0893_;
  wire _0894_;
  wire _0895_;
  wire _0896_;
  wire _0897_;
  wire _0898_;
  wire _0899_;
  wire _0900_;
  wire _0901_;
  wire _0902_;
  wire _0903_;
  wire _0904_;
  wire _0905_;
  wire _0906_;
  wire _0907_;
  wire _0908_;
  wire _0909_;
  wire _0910_;
  wire _0911_;
  wire _0912_;
  wire _0913_;
  wire [31:0] _0914_;
  wire [31:0] _0915_;
  wire [31:0] _0916_;
  wire [31:0] _0917_;
  wire _0918_;
  wire [5:0] _0919_;
  wire [5:0] _0920_;
  wire _0921_;
  wire [5:0] _0922_;
  wire [31:0] _0923_;
  wire [31:0] _0924_;
  wire [31:0] _0925_;
  wire [31:0] _0926_;
  wire [31:0] _0927_;
  wire [31:0] _0928_;
  wire [31:0] _0929_;
  wire [31:0] _0930_;
  wire [31:0] _0931_;
  wire [31:0] _0932_;
  wire [31:0] _0933_;
  wire [31:0] _0934_;
  wire [31:0] _0935_;
  wire [31:0] _0936_;
  wire [31:0] _0937_;
  wire [31:0] _0938_;
  wire [31:0] _0939_;
  wire [31:0] _0940_;
  wire [31:0] _0941_;
  wire [31:0] _0942_;
  wire [31:0] _0943_;
  wire [31:0] _0944_;
  wire [31:0] _0945_;
  wire [31:0] _0946_;
  wire [31:0] _0947_;
  wire [31:0] _0948_;
  wire [31:0] _0949_;
  wire [31:0] _0950_;
  wire [31:0] _0951_;
  wire [31:0] _0952_;
  wire [31:0] _0953_;
  wire _0954_;
  wire _0955_;
  wire _0956_;
  wire _0957_;
  wire _0958_;
  wire _0959_;
  wire _0960_;
  wire _0961_;
  wire _0962_;
  wire _0963_;
  wire _0964_;
  wire _0965_;
  wire _0966_;
  wire _0967_;
  wire _0968_;
  wire _0969_;
  wire _0970_;
  wire _0971_;
  wire _0972_;
  wire _0973_;
  wire _0974_;
  wire _0975_;
  wire _0976_;
  wire _0977_;
  wire _0978_;
  wire _0979_;
  wire _0980_;
  wire _0981_;
  wire _0982_;
  wire _0983_;
  wire _0984_;
  wire _0985_;
  wire _0986_;
  wire _0987_;
  wire _0988_;
  wire _0989_;
  wire _0990_;
  wire _0991_;
  wire _0992_;
  wire _0993_;
  wire _0994_;
  wire _0995_;
  wire _0996_;
  wire _0997_;
  wire _0998_;
  wire _0999_;
  wire _1000_;
  wire _1001_;
  wire _1002_;
  wire _1003_;
  wire _1004_;
  wire _1005_;
  wire _1006_;
  wire _1007_;
  wire _1008_;
  wire _1009_;
  wire _1010_;
  wire _1011_;
  wire _1012_;
  wire _1013_;
  wire _1014_;
  wire _1015_;
  wire _1016_;
  wire _1017_;
  wire _1018_;
  wire _1019_;
  wire _1020_;
  wire _1021_;
  wire _1022_;
  wire _1023_;
  wire _1024_;
  wire _1025_;
  wire _1026_;
  wire _1027_;
  wire _1028_;
  wire _1029_;
  wire _1030_;
  wire _1031_;
  wire _1032_;
  wire _1033_;
  wire _1034_;
  wire _1035_;
  wire _1036_;
  wire _1037_;
  wire _1038_;
  wire _1039_;
  wire _1040_;
  wire _1041_;
  wire _1042_;
  wire _1043_;
  wire _1044_;
  wire _1045_;
  wire _1046_;
  wire [31:0] _1047_;
  wire [31:0] _1048_;
  wire [31:0] _1049_;
  wire [31:0] _1050_;
  wire [31:0] _1051_;
  wire [31:0] _1052_;
  wire [31:0] _1053_;
  wire [31:0] _1054_;
  wire [31:0] _1055_;
  wire [31:0] _1056_;
  wire [31:0] _1057_;
  wire [31:0] _1058_;
  wire [31:0] _1059_;
  wire [31:0] _1060_;
  wire [31:0] _1061_;
  wire [31:0] _1062_;
  wire [31:0] _1063_;
  wire [31:0] _1064_;
  wire [31:0] _1065_;
  wire [31:0] _1066_;
  wire [31:0] _1067_;
  wire [31:0] _1068_;
  wire [31:0] _1069_;
  wire [31:0] _1070_;
  wire [31:0] _1071_;
  wire [31:0] _1072_;
  wire [31:0] _1073_;
  wire [31:0] _1074_;
  wire [31:0] _1075_;
  wire [31:0] _1076_;
  wire [31:0] _1077_;
  wire [31:0] _1078_;
  wire _1079_;
  wire [31:0] _1080_;
  wire _1081_;
  wire _1082_;
  wire _1083_;
  wire _1084_;
  wire _1085_;
  wire _1086_;
  wire _1087_;
  wire [3:0] _1088_;
  wire _1089_;
  wire _1090_;
  wire _1091_;
  wire _1092_;
  wire [31:0] _1093_;
  wire [31:0] _1094_;
  wire _1095_;
  wire [3:0] _1096_;
  wire [31:0] _1097_;
  wire [31:0] _1098_;
  wire [3:0] _1099_;
  wire [31:0] _1100_;
  wire [31:0] _1101_;
  wire [3:0] _1102_;
  wire [31:0] _1103_;
  wire [31:0] _1104_;
  wire [3:0] _1105_;
  wire [31:0] _1106_;
  wire [31:0] _1107_;
  wire [31:0] _1108_;
  wire [31:0] _1109_;
  wire [31:0] _1110_;
  wire [31:0] _1111_;
  wire _1112_;
  wire [31:0] _1113_;
  wire _1114_;
  wire _1115_;
  wire _1116_;
  wire [31:0] _1117_;
  wire [5:0] _1118_;
  wire [5:0] _1119_;
  wire [5:0] _1120_;
  wire [5:0] _1121_;
  wire [5:0] _1122_;
  wire _1123_;
  wire _1124_;
  wire _1125_;
  wire _1126_;
  wire _1127_;
  wire _1128_;
  wire _1129_;
  wire _1130_;
  wire _1131_;
  wire _1132_;
  wire _1133_;
  wire _1134_;
  wire _1135_;
  wire _1136_;
  wire _1137_;
  wire _1138_;
  wire _1139_;
  wire _1140_;
  wire _1141_;
  wire _1142_;
  wire _1143_;
  wire _1144_;
  wire _1145_;
  wire _1146_;
  wire _1147_;
  wire _1148_;
  wire _1149_;
  wire _1150_;
  wire _1151_;
  wire _1152_;
  wire _1153_;
  wire _1154_;
  wire _1155_;
  wire _1156_;
  wire _1157_;
  wire _1158_;
  wire _1159_;
  wire _1160_;
  wire _1161_;
  wire _1162_;
  wire _1163_;
  wire _1164_;
  wire _1165_;
  wire _1166_;
  wire _1167_;
  wire _1168_;
  wire _1169_;
  wire _1170_;
  wire _1171_;
  wire _1172_;
  wire _1173_;
  wire _1174_;
  wire _1175_;
  wire _1176_;
  wire _1177_;
  wire _1178_;
  wire _1179_;
  wire _1180_;
  wire _1181_;
  wire _1182_;
  wire [3:0] _1183_;
  wire _1184_;
  wire _1185_;
  wire _1186_;
  wire [31:0] _1187_;
  wire [31:0] _1188_;
  wire [31:0] _1189_;
  wire [31:0] _1190_;
  wire _1191_;
  wire _1192_;
  wire _1193_;
  wire _1194_;
  wire [31:0] _1195_;
  wire [31:0] _1196_;
  wire _1197_;
  wire _1198_;
  wire _1199_;
  wire _1200_;
  wire _1201_;
  wire _1202_;
  wire _1203_;
  wire _1204_;
  wire _1205_;
  wire _1206_;
  wire _1207_;
  wire _1208_;
  wire _1209_;
  wire _1210_;
  wire _1211_;
  wire _1212_;
  wire _1213_;
  wire _1214_;
  wire _1215_;
  wire _1216_;
  wire _1217_;
  wire _1218_;
  wire _1219_;
  wire _1220_;
  wire _1221_;
  wire _1222_;
  wire _1223_;
  wire [3:0] _1224_;
  wire [3:0] _1225_;
  wire [3:0] _1226_;
  wire _1227_;
  wire _1228_;
  wire _1229_;
  wire [31:0] _1230_;
  wire [31:0] _1231_;
  wire [31:0] _1232_;
  wire [31:0] _1233_;
  wire [31:0] _1234_;
  wire [31:0] _1235_;
  wire _1236_;
  wire _1237_;
  wire _1238_;
  wire _1239_;
  wire _1240_;
  wire _1241_;
  wire _1242_;
  wire _1243_;
  wire [35:0] _1244_;
  wire _1245_;
  wire [35:0] _1246_;
  wire [35:0] _1247_;
  wire [1:0] _1248_;
  wire _1249_;
  wire _1250_;
  wire _1251_;
  wire [31:0] _1252_;
  wire [31:0] _1253_;
  wire _1254_;
  wire _1255_;
  wire _1256_;
  wire _1257_;
  wire _1258_;
  wire _1259_;
  wire _1260_;
  wire _1261_;
  wire _1262_;
  wire _1263_;
  wire _1264_;
  wire _1265_;
  wire _1266_;
  wire _1267_;
  wire _1268_;
  wire _1269_;
  wire [35:0] _1270_;
  wire [35:0] _1271_;
  wire [35:0] _1272_;
  wire [35:0] _1273_;
  wire [35:0] _1274_;
  wire [35:0] _1275_;
  wire _1276_;
  wire _1277_;
  wire [35:0] _1278_;
  wire [35:0] _1279_;
  wire _1280_;
  wire [1:0] _1281_;
  wire [1:0] _1282_;
  wire _1283_;
  wire _1284_;
  wire [31:0] _1285_;
  wire _1286_;
  wire [32:0] _1287_;
  wire [32:0] _1288_;
  wire [31:0] _1289_;
  wire [32:0] _1290_;
  wire [32:0] _1291_;
  wire [31:0] _1292_;
  wire _1293_;
  wire _1294_;
  wire _1295_;
  wire _1296_;
  wire _1297_;
  wire _1298_;
  wire _1299_;
  wire _1300_;
  wire [31:0] _1301_;
  wire _1302_;
  wire _1303_;
  wire [32:0] _1304_;
  wire [32:0] _1305_;
  wire [32:0] _1306_;
  wire [32:0] _1307_;
  input clk_i;
  input [31:0] cpu_id_i;
  wire \fifo_d_addr.clk ;
  wire [31:0] \fifo_d_addr.in ;
  wire [31:0] \fifo_d_addr.out0 ;
  wire [31:0] \fifo_d_addr.out1 ;
  reg [31:0] \fifo_d_addr.pointer ;
  wire [31:0] \fifo_d_addr.pointer_nxt ;
  reg [31:0] \fifo_d_addr.r0 ;
  reg [31:0] \fifo_d_addr.r1 ;
  wire \fifo_d_addr.rst ;
  wire \fifo_d_addr.wr ;
  wire \fifo_d_data_wr.clk ;
  wire [31:0] \fifo_d_data_wr.in ;
  wire [31:0] \fifo_d_data_wr.out0 ;
  wire [31:0] \fifo_d_data_wr.out1 ;
  reg [31:0] \fifo_d_data_wr.pointer ;
  wire [31:0] \fifo_d_data_wr.pointer_nxt ;
  reg [31:0] \fifo_d_data_wr.r0 ;
  reg [31:0] \fifo_d_data_wr.r1 ;
  wire \fifo_d_data_wr.rst ;
  wire \fifo_d_data_wr.wr ;
  wire \fifo_d_rd.clk ;
  wire \fifo_d_rd.in ;
  wire \fifo_d_rd.out0 ;
  wire \fifo_d_rd.out1 ;
  reg \fifo_d_rd.pointer ;
  wire \fifo_d_rd.pointer_nxt ;
  reg \fifo_d_rd.r0 ;
  reg \fifo_d_rd.r1 ;
  wire \fifo_d_rd.rst ;
  wire \fifo_d_rd.wr ;
  wire \fifo_d_wr.clk ;
  wire [3:0] \fifo_d_wr.in ;
  wire [3:0] \fifo_d_wr.out0 ;
  reg [3:0] \fifo_d_wr.out1 ;
  reg [3:0] \fifo_d_wr.pointer ;
  wire [3:0] \fifo_d_wr.pointer_nxt ;
  reg [3:0] \fifo_d_wr.r0 ;
  wire [2:0] \fifo_d_wr.r1 ;
  wire \fifo_d_wr.rst ;
  wire \fifo_d_wr.wr ;
  wire \fifo_i_pc.clk ;
  wire [31:0] \fifo_i_pc.in ;
  wire [31:0] \fifo_i_pc.out0 ;
  wire [31:0] \fifo_i_pc.out1 ;
  reg [31:0] \fifo_i_pc.pointer ;
  wire [31:0] \fifo_i_pc.pointer_nxt ;
  reg [31:0] \fifo_i_pc.r0 ;
  reg [31:0] \fifo_i_pc.r1 ;
  wire \fifo_i_pc.rst ;
  wire \fifo_i_pc.wr ;
  wire \fifo_i_rd.clk ;
  wire \fifo_i_rd.in ;
  wire \fifo_i_rd.out0 ;
  wire \fifo_i_rd.out1 ;
  reg \fifo_i_rd.pointer ;
  wire \fifo_i_rd.pointer_nxt ;
  reg \fifo_i_rd.r0 ;
  reg \fifo_i_rd.r1 ;
  wire \fifo_i_rd.rst ;
  wire \fifo_i_rd.wr ;
  input intr_i;
  input mem_d_accept_i;
  input mem_d_ack_i;
  wire [31:0] mem_d_addr_o;
  output [31:0] mem_d_addr_o_fifo0;
  output [31:0] mem_d_addr_o_fifo1;
  output mem_d_cacheable_o;
  input [31:0] mem_d_data_rd_i;
  wire [31:0] mem_d_data_wr_o;
  output [31:0] mem_d_data_wr_o_fifo0;
  output [31:0] mem_d_data_wr_o_fifo1;
  input mem_d_error_i;
  output mem_d_flush_o;
  output mem_d_invalidate_o;
  wire mem_d_rd_o;
  output mem_d_rd_o_fifo0;
  output mem_d_rd_o_fifo1;
  output [10:0] mem_d_req_tag_o;
  input [10:0] mem_d_resp_tag_i;
  wire [3:0] mem_d_wr_o;
  output [3:0] mem_d_wr_o_fifo0;
  output [3:0] mem_d_wr_o_fifo1;
  output mem_d_writeback_o;
  input mem_i_accept_i;
  input mem_i_error_i;
  output mem_i_flush_o;
  input [31:0] mem_i_inst_i;
  output mem_i_invalidate_o;
  wire [31:0] mem_i_pc_o;
  output [31:0] mem_i_pc_o_fifo0;
  output [31:0] mem_i_pc_o_fifo1;
  wire mem_i_rd_o;
  output mem_i_rd_o_fifo0;
  output mem_i_rd_o_fifo1;
  input mem_i_valid_i;
  input [31:0] reset_vector_i;
  input rst_i;
  wire [31:0] \u0.branch_csr_pc_w ;
  wire \u0.branch_csr_request_w ;
  wire [31:0] \u0.branch_d_exec_pc_w ;
  wire [1:0] \u0.branch_d_exec_priv_w ;
  wire \u0.branch_d_exec_request_w ;
  wire [31:0] \u0.branch_pc_w ;
  wire \u0.branch_request_w ;
  wire \u0.clk_i ;
  wire [31:0] \u0.cpu_id_i ;
  wire \u0.csr_opcode_invalid_w ;
  wire [31:0] \u0.csr_opcode_opcode_w ;
  wire [31:0] \u0.csr_opcode_pc_w ;
  wire [4:0] \u0.csr_opcode_ra_idx_w ;
  wire [31:0] \u0.csr_opcode_ra_operand_w ;
  wire [4:0] \u0.csr_opcode_rb_idx_w ;
  wire [31:0] \u0.csr_opcode_rb_operand_w ;
  wire [4:0] \u0.csr_opcode_rd_idx_w ;
  wire \u0.csr_opcode_valid_w ;
  wire [5:0] \u0.csr_result_e1_exception_w ;
  wire [31:0] \u0.csr_result_e1_value_w ;
  wire [31:0] \u0.csr_result_e1_wdata_w ;
  wire \u0.csr_result_e1_write_w ;
  wire [31:0] \u0.csr_writeback_exception_addr_w ;
  wire [31:0] \u0.csr_writeback_exception_pc_w ;
  wire [5:0] \u0.csr_writeback_exception_w ;
  wire [11:0] \u0.csr_writeback_waddr_w ;
  wire [31:0] \u0.csr_writeback_wdata_w ;
  wire \u0.csr_writeback_write_w ;
  wire \u0.div_opcode_valid_w ;
  wire \u0.exec_hold_w ;
  wire \u0.exec_opcode_valid_w ;
  wire \u0.fetch_accept_w ;
  wire \u0.fetch_dec_accept_w ;
  wire \u0.fetch_dec_fault_fetch_w ;
  wire \u0.fetch_dec_fault_page_w ;
  wire [31:0] \u0.fetch_dec_instr_w ;
  wire [31:0] \u0.fetch_dec_pc_w ;
  wire \u0.fetch_dec_valid_w ;
  wire \u0.fetch_fault_fetch_w ;
  wire \u0.fetch_fault_page_w ;
  wire \u0.fetch_in_fault_w ;
  wire \u0.fetch_instr_branch_w ;
  wire \u0.fetch_instr_csr_w ;
  wire \u0.fetch_instr_div_w ;
  wire \u0.fetch_instr_exec_w ;
  wire \u0.fetch_instr_invalid_w ;
  wire \u0.fetch_instr_lsu_w ;
  wire \u0.fetch_instr_mul_w ;
  wire \u0.fetch_instr_rd_valid_w ;
  wire [31:0] \u0.fetch_instr_w ;
  wire [31:0] \u0.fetch_pc_w ;
  wire \u0.fetch_valid_w ;
  wire \u0.ifence_w ;
  wire \u0.interrupt_inhibit_w ;
  wire \u0.intr_i ;
  wire \u0.lsu_opcode_invalid_w ;
  wire [31:0] \u0.lsu_opcode_opcode_w ;
  wire [31:0] \u0.lsu_opcode_pc_w ;
  wire [4:0] \u0.lsu_opcode_ra_idx_w ;
  wire [31:0] \u0.lsu_opcode_ra_operand_w ;
  wire [4:0] \u0.lsu_opcode_rb_idx_w ;
  wire [31:0] \u0.lsu_opcode_rb_operand_w ;
  wire [4:0] \u0.lsu_opcode_rd_idx_w ;
  wire \u0.lsu_opcode_valid_w ;
  wire \u0.lsu_stall_w ;
  wire \u0.mem_d_accept_i ;
  wire \u0.mem_d_ack_i ;
  wire [31:0] \u0.mem_d_addr_o ;
  wire \u0.mem_d_cacheable_o ;
  wire [31:0] \u0.mem_d_data_rd_i ;
  wire [31:0] \u0.mem_d_data_wr_o ;
  wire \u0.mem_d_error_i ;
  wire \u0.mem_d_flush_o ;
  wire \u0.mem_d_invalidate_o ;
  wire \u0.mem_d_rd_o ;
  wire [10:0] \u0.mem_d_req_tag_o ;
  wire [10:0] \u0.mem_d_resp_tag_i ;
  wire [3:0] \u0.mem_d_wr_o ;
  wire \u0.mem_d_writeback_o ;
  wire \u0.mem_i_accept_i ;
  wire \u0.mem_i_error_i ;
  wire \u0.mem_i_flush_o ;
  wire [31:0] \u0.mem_i_inst_i ;
  wire \u0.mem_i_invalidate_o ;
  wire [31:0] \u0.mem_i_pc_o ;
  wire \u0.mem_i_rd_o ;
  wire \u0.mem_i_valid_i ;
  wire \u0.mmu_ifetch_accept_w ;
  wire \u0.mmu_ifetch_error_w ;
  wire \u0.mmu_ifetch_flush_w ;
  wire [31:0] \u0.mmu_ifetch_inst_w ;
  wire \u0.mmu_ifetch_invalidate_w ;
  wire [31:0] \u0.mmu_ifetch_pc_w ;
  wire \u0.mmu_ifetch_rd_w ;
  wire \u0.mmu_ifetch_valid_w ;
  wire \u0.mmu_load_fault_w ;
  wire \u0.mmu_lsu_accept_w ;
  wire \u0.mmu_lsu_ack_w ;
  wire [31:0] \u0.mmu_lsu_addr_w ;
  wire \u0.mmu_lsu_cacheable_w ;
  wire [31:0] \u0.mmu_lsu_data_rd_w ;
  wire [31:0] \u0.mmu_lsu_data_wr_w ;
  wire \u0.mmu_lsu_error_w ;
  wire \u0.mmu_lsu_flush_w ;
  wire \u0.mmu_lsu_invalidate_w ;
  wire \u0.mmu_lsu_rd_w ;
  wire [10:0] \u0.mmu_lsu_req_tag_w ;
  wire [10:0] \u0.mmu_lsu_resp_tag_w ;
  wire [3:0] \u0.mmu_lsu_wr_w ;
  wire \u0.mmu_lsu_writeback_w ;
  wire \u0.mmu_mxr_w ;
  wire [31:0] \u0.mmu_satp_w ;
  wire \u0.mmu_store_fault_w ;
  wire \u0.mmu_sum_w ;
  wire \u0.mul_hold_w ;
  wire \u0.mul_opcode_invalid_w ;
  wire [31:0] \u0.mul_opcode_opcode_w ;
  wire [31:0] \u0.mul_opcode_pc_w ;
  wire [4:0] \u0.mul_opcode_ra_idx_w ;
  wire [31:0] \u0.mul_opcode_ra_operand_w ;
  wire [4:0] \u0.mul_opcode_rb_idx_w ;
  wire [31:0] \u0.mul_opcode_rb_operand_w ;
  wire [4:0] \u0.mul_opcode_rd_idx_w ;
  wire \u0.mul_opcode_valid_w ;
  wire \u0.opcode_invalid_w ;
  wire [31:0] \u0.opcode_opcode_w ;
  wire [31:0] \u0.opcode_pc_w ;
  wire [4:0] \u0.opcode_ra_idx_w ;
  wire [31:0] \u0.opcode_ra_operand_w ;
  wire [4:0] \u0.opcode_rb_idx_w ;
  wire [31:0] \u0.opcode_rb_operand_w ;
  wire [4:0] \u0.opcode_rd_idx_w ;
  wire [31:0] \u0.reset_vector_i ;
  wire \u0.rst_i ;
  wire \u0.squash_decode_w ;
  wire \u0.take_interrupt_w ;
  wire [31:0] \u0.u_csr.branch_csr_pc_o ;
  wire \u0.u_csr.branch_csr_request_o ;
  reg \u0.u_csr.branch_q ;
  reg [31:0] \u0.u_csr.branch_target_q ;
  wire \u0.u_csr.clk_i ;
  wire \u0.u_csr.clr_r ;
  wire [31:0] \u0.u_csr.cpu_id_i ;
  wire \u0.u_csr.csr_branch_w ;
  wire \u0.u_csr.csr_fault_r ;
  wire [1:0] \u0.u_csr.csr_priv_r ;
  wire [31:0] \u0.u_csr.csr_rdata_w ;
  wire [5:0] \u0.u_csr.csr_result_e1_exception_o ;
  wire [31:0] \u0.u_csr.csr_result_e1_value_o ;
  wire [31:0] \u0.u_csr.csr_result_e1_wdata_o ;
  wire \u0.u_csr.csr_result_e1_write_o ;
  wire [31:0] \u0.u_csr.csr_target_w ;
  reg [31:0] \u0.u_csr.csr_wdata_e1_q ;
  wire \u0.u_csr.csr_write_r ;
  wire [31:0] \u0.u_csr.csr_writeback_exception_addr_i ;
  wire [5:0] \u0.u_csr.csr_writeback_exception_i ;
  wire [31:0] \u0.u_csr.csr_writeback_exception_pc_i ;
  wire [11:0] \u0.u_csr.csr_writeback_waddr_i ;
  wire [31:0] \u0.u_csr.csr_writeback_wdata_i ;
  wire \u0.u_csr.csr_writeback_write_i ;
  wire \u0.u_csr.csrrc_w ;
  wire \u0.u_csr.csrrci_w ;
  wire \u0.u_csr.csrrs_w ;
  wire \u0.u_csr.csrrsi_w ;
  wire \u0.u_csr.csrrw_w ;
  wire \u0.u_csr.csrrwi_w ;
  wire [1:0] \u0.u_csr.current_priv_w ;
  wire [31:0] \u0.u_csr.data_r ;
  reg [5:0] \u0.u_csr.exception_e1_q ;
  wire \u0.u_csr.ifence_o ;
  reg \u0.u_csr.ifence_q ;
  wire \u0.u_csr.ifence_w ;
  wire \u0.u_csr.interrupt_inhibit_i ;
  wire [31:0] \u0.u_csr.interrupt_w ;
  wire \u0.u_csr.intr_i ;
  wire [31:0] \u0.u_csr.misa_w ;
  wire \u0.u_csr.mmu_mxr_o ;
  wire [31:0] \u0.u_csr.mmu_satp_o ;
  wire \u0.u_csr.mmu_sum_o ;
  wire \u0.u_csr.opcode_invalid_i ;
  wire [31:0] \u0.u_csr.opcode_opcode_i ;
  wire [31:0] \u0.u_csr.opcode_pc_i ;
  wire [4:0] \u0.u_csr.opcode_ra_idx_i ;
  wire [31:0] \u0.u_csr.opcode_ra_operand_i ;
  wire [4:0] \u0.u_csr.opcode_rb_idx_i ;
  wire [31:0] \u0.u_csr.opcode_rb_operand_i ;
  wire [4:0] \u0.u_csr.opcode_rd_idx_i ;
  wire \u0.u_csr.opcode_valid_i ;
  reg [31:0] \u0.u_csr.rd_result_e1_q ;
  reg \u0.u_csr.rd_valid_e1_q ;
  reg \u0.u_csr.reset_q ;
  wire [31:0] \u0.u_csr.reset_vector_i ;
  wire \u0.u_csr.rst_i ;
  wire [31:0] \u0.u_csr.satp_reg_w ;
  wire \u0.u_csr.satp_update_w ;
  wire \u0.u_csr.set_r ;
  wire \u0.u_csr.sfence_w ;
  wire [31:0] \u0.u_csr.status_reg_w ;
  wire \u0.u_csr.take_interrupt_o ;
  reg \u0.u_csr.take_interrupt_q ;
  wire \u0.u_csr.timer_irq_w ;
  wire \u0.u_csr.u_csrfile.branch_r ;
  wire [31:0] \u0.u_csr.u_csrfile.branch_target_r ;
  wire \u0.u_csr.u_csrfile.buffer_mip_w ;
  wire \u0.u_csr.u_csrfile.clk_i ;
  wire [31:0] \u0.u_csr.u_csrfile.cpu_id_i ;
  wire \u0.u_csr.u_csrfile.csr_branch_o ;
  reg [31:0] \u0.u_csr.u_csrfile.csr_mcause_q ;
  wire [31:0] \u0.u_csr.u_csrfile.csr_mcause_r ;
  reg [31:0] \u0.u_csr.u_csrfile.csr_mcycle_q ;
  wire [31:0] \u0.u_csr.u_csrfile.csr_mcycle_r ;
  reg [31:0] \u0.u_csr.u_csrfile.csr_mepc_q ;
  wire [31:0] \u0.u_csr.u_csrfile.csr_mepc_r ;
  wire [31:0] \u0.u_csr.u_csrfile.csr_mideleg_q ;
  reg [31:0] \u0.u_csr.u_csrfile.csr_mie_q ;
  wire [31:0] \u0.u_csr.u_csrfile.csr_mie_r ;
  reg [31:0] \u0.u_csr.u_csrfile.csr_mip_next_q ;
  wire [31:0] \u0.u_csr.u_csrfile.csr_mip_next_r ;
  reg [31:0] \u0.u_csr.u_csrfile.csr_mip_q ;
  wire [31:0] \u0.u_csr.u_csrfile.csr_mip_r ;
  reg \u0.u_csr.u_csrfile.csr_mip_upd_q ;
  wire [1:0] \u0.u_csr.u_csrfile.csr_mpriv_q ;
  reg [31:0] \u0.u_csr.u_csrfile.csr_mscratch_q ;
  wire [31:0] \u0.u_csr.u_csrfile.csr_mscratch_r ;
  reg \u0.u_csr.u_csrfile.csr_mtime_ie_q ;
  wire \u0.u_csr.u_csrfile.csr_mtime_ie_r ;
  reg [31:0] \u0.u_csr.u_csrfile.csr_mtimecmp_q ;
  wire [31:0] \u0.u_csr.u_csrfile.csr_mtimecmp_r ;
  reg [31:0] \u0.u_csr.u_csrfile.csr_mtval_q ;
  wire [31:0] \u0.u_csr.u_csrfile.csr_mtval_r ;
  reg [31:0] \u0.u_csr.u_csrfile.csr_mtvec_q ;
  wire [31:0] \u0.u_csr.u_csrfile.csr_mtvec_r ;
  wire [11:0] \u0.u_csr.u_csrfile.csr_raddr_i ;
  wire [31:0] \u0.u_csr.u_csrfile.csr_rdata_o ;
  wire \u0.u_csr.u_csrfile.csr_ren_i ;
  wire [31:0] \u0.u_csr.u_csrfile.csr_satp_q ;
  wire [31:0] \u0.u_csr.u_csrfile.csr_sepc_q ;
  reg [31:0] \u0.u_csr.u_csrfile.csr_sr_q ;
  wire [31:0] \u0.u_csr.u_csrfile.csr_sr_r ;
  wire [31:0] \u0.u_csr.u_csrfile.csr_stvec_q ;
  wire [31:0] \u0.u_csr.u_csrfile.csr_target_o ;
  wire [11:0] \u0.u_csr.u_csrfile.csr_waddr_i ;
  wire [31:0] \u0.u_csr.u_csrfile.csr_wdata_i ;
  wire [31:0] \u0.u_csr.u_csrfile.exception_addr_i ;
  wire [5:0] \u0.u_csr.u_csrfile.exception_i ;
  wire [31:0] \u0.u_csr.u_csrfile.exception_pc_i ;
  wire \u0.u_csr.u_csrfile.exception_s_w ;
  wire \u0.u_csr.u_csrfile.ext_intr_i ;
  wire [31:0] \u0.u_csr.u_csrfile.interrupt_o ;
  wire [31:0] \u0.u_csr.u_csrfile.irq_masked_r ;
  wire [31:0] \u0.u_csr.u_csrfile.irq_pending_r ;
  reg [1:0] \u0.u_csr.u_csrfile.irq_priv_q ;
  wire [1:0] \u0.u_csr.u_csrfile.irq_priv_r ;
  wire \u0.u_csr.u_csrfile.is_exception_w ;
  wire [31:0] \u0.u_csr.u_csrfile.misa_i ;
  wire [1:0] \u0.u_csr.u_csrfile.priv_o ;
  wire [31:0] \u0.u_csr.u_csrfile.rdata_r ;
  wire \u0.u_csr.u_csrfile.rst_i ;
  wire [31:0] \u0.u_csr.u_csrfile.satp_o ;
  wire [31:0] \u0.u_csr.u_csrfile.status_o ;
  wire \u0.u_csr.u_csrfile.timer_intr_i ;
  wire \u0.u_decode.clk_i ;
  wire \u0.u_decode.enable_muldiv_w ;
  wire \u0.u_decode.fetch_in_accept_o ;
  wire \u0.u_decode.fetch_in_fault_fetch_i ;
  wire \u0.u_decode.fetch_in_fault_page_i ;
  wire [31:0] \u0.u_decode.fetch_in_instr_i ;
  wire [31:0] \u0.u_decode.fetch_in_pc_i ;
  wire \u0.u_decode.fetch_in_valid_i ;
  wire \u0.u_decode.fetch_out_accept_i ;
  wire \u0.u_decode.fetch_out_fault_fetch_o ;
  wire \u0.u_decode.fetch_out_fault_page_o ;
  wire \u0.u_decode.fetch_out_instr_branch_o ;
  wire \u0.u_decode.fetch_out_instr_csr_o ;
  wire \u0.u_decode.fetch_out_instr_div_o ;
  wire \u0.u_decode.fetch_out_instr_exec_o ;
  wire \u0.u_decode.fetch_out_instr_invalid_o ;
  wire \u0.u_decode.fetch_out_instr_lsu_o ;
  wire \u0.u_decode.fetch_out_instr_mul_o ;
  wire [31:0] \u0.u_decode.fetch_out_instr_o ;
  wire \u0.u_decode.fetch_out_instr_rd_valid_o ;
  wire [31:0] \u0.u_decode.fetch_out_pc_o ;
  wire \u0.u_decode.fetch_out_valid_o ;
  wire [31:0] \u0.u_decode.genblk1.fetch_in_instr_w ;
  wire \u0.u_decode.genblk1.u_dec.branch_o ;
  wire \u0.u_decode.genblk1.u_dec.csr_o ;
  wire \u0.u_decode.genblk1.u_dec.div_o ;
  wire \u0.u_decode.genblk1.u_dec.enable_muldiv_i ;
  wire \u0.u_decode.genblk1.u_dec.exec_o ;
  wire \u0.u_decode.genblk1.u_dec.fetch_fault_i ;
  wire \u0.u_decode.genblk1.u_dec.invalid_o ;
  wire \u0.u_decode.genblk1.u_dec.invalid_w ;
  wire \u0.u_decode.genblk1.u_dec.lsu_o ;
  wire \u0.u_decode.genblk1.u_dec.mul_o ;
  wire [31:0] \u0.u_decode.genblk1.u_dec.opcode_i ;
  wire \u0.u_decode.genblk1.u_dec.rd_valid_o ;
  wire \u0.u_decode.genblk1.u_dec.valid_i ;
  wire \u0.u_decode.rst_i ;
  wire \u0.u_decode.squash_decode_i ;
  wire \u0.u_div.clk_i ;
  reg \u0.u_div.div_busy_q ;
  wire \u0.u_div.div_complete_w ;
  reg \u0.u_div.div_inst_q ;
  wire \u0.u_div.div_operation_w ;
  wire \u0.u_div.div_rem_inst_w ;
  wire [31:0] \u0.u_div.div_result_r ;
  wire \u0.u_div.div_start_w ;
  reg [31:0] \u0.u_div.dividend_q ;
  reg [62:0] \u0.u_div.divisor_q ;
  reg \u0.u_div.invert_res_q ;
  wire \u0.u_div.opcode_invalid_i ;
  wire [31:0] \u0.u_div.opcode_opcode_i ;
  wire [31:0] \u0.u_div.opcode_pc_i ;
  wire [4:0] \u0.u_div.opcode_ra_idx_i ;
  wire [31:0] \u0.u_div.opcode_ra_operand_i ;
  wire [4:0] \u0.u_div.opcode_rb_idx_i ;
  wire [31:0] \u0.u_div.opcode_rb_operand_i ;
  wire [4:0] \u0.u_div.opcode_rd_idx_i ;
  wire \u0.u_div.opcode_valid_i ;
  reg [31:0] \u0.u_div.q_mask_q ;
  reg [31:0] \u0.u_div.quotient_q ;
  wire \u0.u_div.rst_i ;
  wire \u0.u_div.signed_operation_w ;
  reg \u0.u_div.valid_q ;
  reg [31:0] \u0.u_div.wb_result_q ;
  wire \u0.u_div.writeback_valid_o ;
  wire [31:0] \u0.u_div.writeback_value_o ;
  wire [3:0] \u0.u_exec.alu_func_r ;
  wire [31:0] \u0.u_exec.alu_input_a_r ;
  wire [31:0] \u0.u_exec.alu_input_b_r ;
  wire [31:0] \u0.u_exec.alu_p_w ;
  wire [31:0] \u0.u_exec.bimm_r ;
  wire [31:0] \u0.u_exec.branch_d_pc_o ;
  wire [1:0] \u0.u_exec.branch_d_priv_o ;
  wire \u0.u_exec.branch_d_request_o ;
  wire \u0.u_exec.branch_r ;
  wire \u0.u_exec.branch_taken_r ;
  wire [31:0] \u0.u_exec.branch_target_r ;
  wire \u0.u_exec.clk_i ;
  wire [31:0] \u0.u_exec.greater_than_signed$func$../../core/riscv/riscv_exec.v:362$760.v ;
  wire [31:0] \u0.u_exec.greater_than_signed$func$../../core/riscv/riscv_exec.v:362$760.x ;
  wire [31:0] \u0.u_exec.greater_than_signed$func$../../core/riscv/riscv_exec.v:362$760.y ;
  wire \u0.u_exec.hold_i ;
  wire [31:0] \u0.u_exec.imm12_r ;
  wire [31:0] \u0.u_exec.imm20_r ;
  wire [31:0] \u0.u_exec.jimm20_r ;
  wire [31:0] \u0.u_exec.less_than_signed$func$../../core/riscv/riscv_exec.v:357$759.v ;
  wire [31:0] \u0.u_exec.less_than_signed$func$../../core/riscv/riscv_exec.v:357$759.x ;
  wire [31:0] \u0.u_exec.less_than_signed$func$../../core/riscv/riscv_exec.v:357$759.y ;
  wire \u0.u_exec.opcode_invalid_i ;
  wire [31:0] \u0.u_exec.opcode_opcode_i ;
  wire [31:0] \u0.u_exec.opcode_pc_i ;
  wire [4:0] \u0.u_exec.opcode_ra_idx_i ;
  wire [31:0] \u0.u_exec.opcode_ra_operand_i ;
  wire [4:0] \u0.u_exec.opcode_rb_idx_i ;
  wire [31:0] \u0.u_exec.opcode_rb_operand_i ;
  wire [4:0] \u0.u_exec.opcode_rd_idx_i ;
  wire \u0.u_exec.opcode_valid_i ;
  reg [31:0] \u0.u_exec.result_q ;
  wire \u0.u_exec.rst_i ;
  wire [4:0] \u0.u_exec.shamt_r ;
  wire [31:0] \u0.u_exec.u_alu.alu_a_i ;
  wire [31:0] \u0.u_exec.u_alu.alu_b_i ;
  wire [3:0] \u0.u_exec.u_alu.alu_op_i ;
  wire [31:0] \u0.u_exec.u_alu.alu_p_o ;
  wire [31:0] \u0.u_exec.u_alu.result_r ;
  wire [31:0] \u0.u_exec.u_alu.sub_res_w ;
  wire [31:0] \u0.u_exec.writeback_value_o ;
  reg \u0.u_fetch.active_q ;
  reg \u0.u_fetch.branch_d_q ;
  wire [31:0] \u0.u_fetch.branch_pc_i ;
  reg [31:0] \u0.u_fetch.branch_pc_q ;
  wire [31:0] \u0.u_fetch.branch_pc_w ;
  reg \u0.u_fetch.branch_q ;
  wire \u0.u_fetch.branch_request_i ;
  wire \u0.u_fetch.branch_w ;
  wire \u0.u_fetch.clk_i ;
  wire \u0.u_fetch.fetch_accept_i ;
  wire \u0.u_fetch.fetch_fault_fetch_o ;
  wire \u0.u_fetch.fetch_fault_page_o ;
  wire [31:0] \u0.u_fetch.fetch_instr_o ;
  wire \u0.u_fetch.fetch_invalidate_i ;
  wire [31:0] \u0.u_fetch.fetch_pc_o ;
  wire \u0.u_fetch.fetch_resp_drop_w ;
  wire \u0.u_fetch.fetch_valid_o ;
  wire \u0.u_fetch.icache_accept_i ;
  wire \u0.u_fetch.icache_busy_w ;
  wire \u0.u_fetch.icache_error_i ;
  reg \u0.u_fetch.icache_fetch_q ;
  wire \u0.u_fetch.icache_flush_o ;
  wire [31:0] \u0.u_fetch.icache_inst_i ;
  wire \u0.u_fetch.icache_invalidate_o ;
  wire \u0.u_fetch.icache_invalidate_q ;
  wire \u0.u_fetch.icache_page_fault_i ;
  wire [31:0] \u0.u_fetch.icache_pc_o ;
  wire [31:0] \u0.u_fetch.icache_pc_w ;
  wire \u0.u_fetch.icache_rd_o ;
  wire \u0.u_fetch.icache_valid_i ;
  reg [31:0] \u0.u_fetch.pc_d_q ;
  reg [31:0] \u0.u_fetch.pc_f_q ;
  wire \u0.u_fetch.rst_i ;
  reg [65:0] \u0.u_fetch.skid_buffer_q ;
  reg \u0.u_fetch.skid_valid_q ;
  wire \u0.u_fetch.squash_decode_o ;
  wire \u0.u_fetch.stall_w ;
  wire [31:0] \u0.u_issue.branch_csr_pc_i ;
  wire \u0.u_issue.branch_csr_request_i ;
  wire [31:0] \u0.u_issue.branch_d_exec_pc_i ;
  wire [1:0] \u0.u_issue.branch_d_exec_priv_i ;
  wire \u0.u_issue.branch_d_exec_request_i ;
  wire [31:0] \u0.u_issue.branch_pc_o ;
  wire \u0.u_issue.branch_request_o ;
  wire \u0.u_issue.clk_i ;
  wire \u0.u_issue.csr_opcode_invalid_o ;
  wire [31:0] \u0.u_issue.csr_opcode_opcode_o ;
  wire [31:0] \u0.u_issue.csr_opcode_pc_o ;
  wire [4:0] \u0.u_issue.csr_opcode_ra_idx_o ;
  wire [31:0] \u0.u_issue.csr_opcode_ra_operand_o ;
  wire [4:0] \u0.u_issue.csr_opcode_rb_idx_o ;
  wire [31:0] \u0.u_issue.csr_opcode_rb_operand_o ;
  wire [4:0] \u0.u_issue.csr_opcode_rd_idx_o ;
  wire \u0.u_issue.csr_opcode_valid_o ;
  reg \u0.u_issue.csr_pending_q ;
  wire [5:0] \u0.u_issue.csr_result_e1_exception_i ;
  wire [31:0] \u0.u_issue.csr_result_e1_value_i ;
  wire [31:0] \u0.u_issue.csr_result_e1_wdata_i ;
  wire \u0.u_issue.csr_result_e1_write_i ;
  wire [31:0] \u0.u_issue.csr_writeback_exception_addr_o ;
  wire [5:0] \u0.u_issue.csr_writeback_exception_o ;
  wire [31:0] \u0.u_issue.csr_writeback_exception_pc_o ;
  wire [11:0] \u0.u_issue.csr_writeback_waddr_o ;
  wire [31:0] \u0.u_issue.csr_writeback_wdata_o ;
  wire \u0.u_issue.csr_writeback_write_o ;
  wire \u0.u_issue.div_opcode_valid_o ;
  reg \u0.u_issue.div_pending_q ;
  wire \u0.u_issue.enable_mul_bypass_w ;
  wire \u0.u_issue.enable_muldiv_w ;
  wire \u0.u_issue.exec_hold_o ;
  wire \u0.u_issue.exec_opcode_valid_o ;
  wire \u0.u_issue.fetch_accept_o ;
  wire \u0.u_issue.fetch_fault_fetch_i ;
  wire \u0.u_issue.fetch_fault_page_i ;
  wire \u0.u_issue.fetch_instr_branch_i ;
  wire \u0.u_issue.fetch_instr_csr_i ;
  wire \u0.u_issue.fetch_instr_div_i ;
  wire \u0.u_issue.fetch_instr_exec_i ;
  wire [31:0] \u0.u_issue.fetch_instr_i ;
  wire \u0.u_issue.fetch_instr_invalid_i ;
  wire \u0.u_issue.fetch_instr_lsu_i ;
  wire \u0.u_issue.fetch_instr_mul_i ;
  wire \u0.u_issue.fetch_instr_rd_valid_i ;
  wire [31:0] \u0.u_issue.fetch_pc_i ;
  wire \u0.u_issue.fetch_valid_i ;
  wire \u0.u_issue.interrupt_inhibit_o ;
  wire \u0.u_issue.issue_branch_w ;
  wire \u0.u_issue.issue_csr_w ;
  wire \u0.u_issue.issue_div_w ;
  wire \u0.u_issue.issue_exec_w ;
  wire [4:0] \u0.u_issue.issue_fault_w ;
  wire \u0.u_issue.issue_invalid_w ;
  wire \u0.u_issue.issue_lsu_w ;
  wire \u0.u_issue.issue_mul_w ;
  wire [4:0] \u0.u_issue.issue_ra_idx_w ;
  wire [31:0] \u0.u_issue.issue_ra_value_r ;
  wire [31:0] \u0.u_issue.issue_ra_value_w ;
  wire [4:0] \u0.u_issue.issue_rb_idx_w ;
  wire [31:0] \u0.u_issue.issue_rb_value_r ;
  wire [31:0] \u0.u_issue.issue_rb_value_w ;
  wire [4:0] \u0.u_issue.issue_rd_idx_w ;
  wire \u0.u_issue.issue_sb_alloc_w ;
  wire \u0.u_issue.lsu_opcode_invalid_o ;
  wire [31:0] \u0.u_issue.lsu_opcode_opcode_o ;
  wire [31:0] \u0.u_issue.lsu_opcode_pc_o ;
  wire [4:0] \u0.u_issue.lsu_opcode_ra_idx_o ;
  wire [31:0] \u0.u_issue.lsu_opcode_ra_operand_o ;
  wire [4:0] \u0.u_issue.lsu_opcode_rb_idx_o ;
  wire [31:0] \u0.u_issue.lsu_opcode_rb_operand_o ;
  wire [4:0] \u0.u_issue.lsu_opcode_rd_idx_o ;
  wire \u0.u_issue.lsu_opcode_valid_o ;
  wire \u0.u_issue.lsu_stall_i ;
  wire \u0.u_issue.mul_hold_o ;
  wire \u0.u_issue.mul_opcode_invalid_o ;
  wire [31:0] \u0.u_issue.mul_opcode_opcode_o ;
  wire [31:0] \u0.u_issue.mul_opcode_pc_o ;
  wire [4:0] \u0.u_issue.mul_opcode_ra_idx_o ;
  wire [31:0] \u0.u_issue.mul_opcode_ra_operand_o ;
  wire [4:0] \u0.u_issue.mul_opcode_rb_idx_o ;
  wire [31:0] \u0.u_issue.mul_opcode_rb_operand_o ;
  wire [4:0] \u0.u_issue.mul_opcode_rd_idx_o ;
  wire \u0.u_issue.mul_opcode_valid_o ;
  wire \u0.u_issue.opcode_accept_r ;
  wire \u0.u_issue.opcode_invalid_o ;
  wire \u0.u_issue.opcode_issue_r ;
  wire [31:0] \u0.u_issue.opcode_opcode_o ;
  wire [31:0] \u0.u_issue.opcode_pc_o ;
  wire [4:0] \u0.u_issue.opcode_ra_idx_o ;
  wire [31:0] \u0.u_issue.opcode_ra_operand_o ;
  wire [4:0] \u0.u_issue.opcode_rb_idx_o ;
  wire [31:0] \u0.u_issue.opcode_rb_operand_o ;
  wire [4:0] \u0.u_issue.opcode_rd_idx_o ;
  wire \u0.u_issue.opcode_valid_w ;
  wire \u0.u_issue.pipe_branch_e1_w ;
  wire \u0.u_issue.pipe_csr_wb_w ;
  wire [5:0] \u0.u_issue.pipe_exception_wb_w ;
  wire \u0.u_issue.pipe_load_e1_w ;
  wire \u0.u_issue.pipe_load_e2_w ;
  wire \u0.u_issue.pipe_mul_e1_w ;
  wire \u0.u_issue.pipe_mul_e2_w ;
  wire [31:0] \u0.u_issue.pipe_opc_wb_w ;
  wire [31:0] \u0.u_issue.pipe_opcode_e1_w ;
  wire [31:0] \u0.u_issue.pipe_operand_ra_e1_w ;
  wire [31:0] \u0.u_issue.pipe_operand_rb_e1_w ;
  wire [31:0] \u0.u_issue.pipe_pc_e1_w ;
  wire [31:0] \u0.u_issue.pipe_pc_wb_w ;
  wire [31:0] \u0.u_issue.pipe_ra_val_wb_w ;
  wire [31:0] \u0.u_issue.pipe_rb_val_wb_w ;
  wire [4:0] \u0.u_issue.pipe_rd_e1_w ;
  wire [4:0] \u0.u_issue.pipe_rd_e2_w ;
  wire [4:0] \u0.u_issue.pipe_rd_wb_w ;
  wire [31:0] \u0.u_issue.pipe_result_e2_w ;
  wire [31:0] \u0.u_issue.pipe_result_wb_w ;
  wire \u0.u_issue.pipe_squash_e1_e2_w ;
  wire \u0.u_issue.pipe_stall_raw_w ;
  wire \u0.u_issue.pipe_store_e1_w ;
  wire \u0.u_issue.pipe_valid_wb_w ;
  wire \u0.u_issue.rst_i ;
  wire \u0.u_issue.squash_w ;
  wire \u0.u_issue.stall_w ;
  wire \u0.u_issue.take_interrupt_i ;
  wire \u0.u_issue.u_pipe_ctrl.alu_e1_w ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.alu_result_e1_i ;
  wire \u0.u_issue.u_pipe_ctrl.branch_e1_o ;
  wire \u0.u_issue.u_pipe_ctrl.branch_misaligned_w ;
  wire \u0.u_issue.u_pipe_ctrl.clk_i ;
  wire \u0.u_issue.u_pipe_ctrl.csr_e1_w ;
  wire [5:0] \u0.u_issue.u_pipe_ctrl.csr_result_exception_e1_i ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.csr_result_value_e1_i ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.csr_result_wdata_e1_i ;
  wire \u0.u_issue.u_pipe_ctrl.csr_result_write_e1_i ;
  wire [11:0] \u0.u_issue.u_pipe_ctrl.csr_waddr_wb_o ;
  wire \u0.u_issue.u_pipe_ctrl.csr_wb_o ;
  reg [31:0] \u0.u_issue.u_pipe_ctrl.csr_wdata_e2_q ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.csr_wdata_wb_o ;
  reg [31:0] \u0.u_issue.u_pipe_ctrl.csr_wdata_wb_q ;
  reg \u0.u_issue.u_pipe_ctrl.csr_wr_e2_q ;
  reg \u0.u_issue.u_pipe_ctrl.csr_wr_wb_q ;
  wire \u0.u_issue.u_pipe_ctrl.csr_write_wb_o ;
  reg [9:0] \u0.u_issue.u_pipe_ctrl.ctrl_e1_q ;
  reg [9:0] \u0.u_issue.u_pipe_ctrl.ctrl_e2_q ;
  reg [9:0] \u0.u_issue.u_pipe_ctrl.ctrl_wb_q ;
  wire \u0.u_issue.u_pipe_ctrl.div_complete_i ;
  wire \u0.u_issue.u_pipe_ctrl.div_e1_w ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.div_result_i ;
  reg [5:0] \u0.u_issue.u_pipe_ctrl.exception_e1_q ;
  reg [5:0] \u0.u_issue.u_pipe_ctrl.exception_e2_q ;
  wire [5:0] \u0.u_issue.u_pipe_ctrl.exception_e2_r ;
  wire [5:0] \u0.u_issue.u_pipe_ctrl.exception_wb_o ;
  reg [5:0] \u0.u_issue.u_pipe_ctrl.exception_wb_q ;
  wire \u0.u_issue.u_pipe_ctrl.issue_accept_i ;
  wire \u0.u_issue.u_pipe_ctrl.issue_branch_i ;
  wire \u0.u_issue.u_pipe_ctrl.issue_branch_taken_i ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.issue_branch_target_i ;
  wire \u0.u_issue.u_pipe_ctrl.issue_csr_i ;
  wire \u0.u_issue.u_pipe_ctrl.issue_div_i ;
  wire [5:0] \u0.u_issue.u_pipe_ctrl.issue_exception_i ;
  wire \u0.u_issue.u_pipe_ctrl.issue_lsu_i ;
  wire \u0.u_issue.u_pipe_ctrl.issue_mul_i ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.issue_opcode_i ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.issue_operand_ra_i ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.issue_operand_rb_i ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.issue_pc_i ;
  wire [4:0] \u0.u_issue.u_pipe_ctrl.issue_rd_i ;
  wire \u0.u_issue.u_pipe_ctrl.issue_rd_valid_i ;
  wire \u0.u_issue.u_pipe_ctrl.issue_stall_i ;
  wire \u0.u_issue.u_pipe_ctrl.issue_valid_i ;
  wire \u0.u_issue.u_pipe_ctrl.load_e1_o ;
  wire \u0.u_issue.u_pipe_ctrl.load_e2_o ;
  wire \u0.u_issue.u_pipe_ctrl.mem_complete_i ;
  wire [5:0] \u0.u_issue.u_pipe_ctrl.mem_exception_e2_i ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.mem_result_e2_i ;
  wire \u0.u_issue.u_pipe_ctrl.mul_e1_o ;
  wire \u0.u_issue.u_pipe_ctrl.mul_e2_o ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.mul_result_e2_i ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.opcode_e1_o ;
  reg [31:0] \u0.u_issue.u_pipe_ctrl.opcode_e1_q ;
  reg [31:0] \u0.u_issue.u_pipe_ctrl.opcode_e2_q ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.opcode_wb_o ;
  reg [31:0] \u0.u_issue.u_pipe_ctrl.opcode_wb_q ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.operand_ra_e1_o ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.operand_ra_e1_q ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.operand_ra_wb_o ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.operand_ra_wb_q ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.operand_rb_e1_o ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.operand_rb_e1_q ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.operand_rb_wb_o ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.operand_rb_wb_q ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.pc_e1_o ;
  reg [31:0] \u0.u_issue.u_pipe_ctrl.pc_e1_q ;
  reg [31:0] \u0.u_issue.u_pipe_ctrl.pc_e2_q ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.pc_wb_o ;
  reg [31:0] \u0.u_issue.u_pipe_ctrl.pc_wb_q ;
  wire [4:0] \u0.u_issue.u_pipe_ctrl.rd_e1_o ;
  wire [4:0] \u0.u_issue.u_pipe_ctrl.rd_e2_o ;
  wire [4:0] \u0.u_issue.u_pipe_ctrl.rd_wb_o ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.result_e2_o ;
  reg [31:0] \u0.u_issue.u_pipe_ctrl.result_e2_q ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.result_e2_r ;
  wire [31:0] \u0.u_issue.u_pipe_ctrl.result_wb_o ;
  reg [31:0] \u0.u_issue.u_pipe_ctrl.result_wb_q ;
  wire \u0.u_issue.u_pipe_ctrl.rst_i ;
  wire \u0.u_issue.u_pipe_ctrl.squash_e1_e2_i ;
  wire \u0.u_issue.u_pipe_ctrl.squash_e1_e2_o ;
  reg \u0.u_issue.u_pipe_ctrl.squash_e1_e2_q ;
  wire \u0.u_issue.u_pipe_ctrl.squash_e1_e2_w ;
  wire \u0.u_issue.u_pipe_ctrl.squash_wb_i ;
  wire \u0.u_issue.u_pipe_ctrl.stall_o ;
  wire \u0.u_issue.u_pipe_ctrl.store_e1_o ;
  wire \u0.u_issue.u_pipe_ctrl.take_interrupt_i ;
  reg \u0.u_issue.u_pipe_ctrl.valid_e1_q ;
  reg \u0.u_issue.u_pipe_ctrl.valid_e2_q ;
  wire \u0.u_issue.u_pipe_ctrl.valid_e2_w ;
  wire \u0.u_issue.u_pipe_ctrl.valid_wb_o ;
  reg \u0.u_issue.u_pipe_ctrl.valid_wb_q ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.ra0_value_r ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.rb0_value_r ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r10_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r11_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r12_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r13_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r14_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r15_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r16_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r17_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r18_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r19_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r1_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r20_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r21_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r22_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r23_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r24_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r25_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r26_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r27_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r28_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r29_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r2_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r30_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r31_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r3_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r4_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r5_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r6_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r7_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r8_q ;
  reg [31:0] \u0.u_issue.u_regfile.REGFILE.reg_r9_q ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x0_zero_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x10_a0_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x11_a1_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x12_a2_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x13_a3_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x14_a4_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x15_a5_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x16_a6_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x17_a7_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x18_s2_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x19_s3_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x1_ra_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x20_s4_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x21_s5_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x22_s6_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x23_s7_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x24_s8_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x25_s9_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x26_s10_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x27_s11_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x28_t3_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x29_t4_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x2_sp_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x30_t5_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x31_t6_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x3_gp_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x4_tp_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x5_t0_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x6_t1_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x7_t2_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x8_s0_w ;
  wire [31:0] \u0.u_issue.u_regfile.REGFILE.x9_s1_w ;
  wire \u0.u_issue.u_regfile.clk_i ;
  wire [4:0] \u0.u_issue.u_regfile.ra0_i ;
  wire [31:0] \u0.u_issue.u_regfile.ra0_value_o ;
  wire [4:0] \u0.u_issue.u_regfile.rb0_i ;
  wire [31:0] \u0.u_issue.u_regfile.rb0_value_o ;
  wire [4:0] \u0.u_issue.u_regfile.rd0_i ;
  wire [31:0] \u0.u_issue.u_regfile.rd0_value_i ;
  wire \u0.u_issue.u_regfile.rst_i ;
  wire \u0.u_issue.writeback_div_valid_i ;
  wire [31:0] \u0.u_issue.writeback_div_value_i ;
  wire [31:0] \u0.u_issue.writeback_exec_value_i ;
  wire [5:0] \u0.u_issue.writeback_mem_exception_i ;
  wire \u0.u_issue.writeback_mem_valid_i ;
  wire [31:0] \u0.u_issue.writeback_mem_value_i ;
  wire [31:0] \u0.u_issue.writeback_mul_value_i ;
  wire [1:0] \u0.u_lsu.addr_lsb_r ;
  wire \u0.u_lsu.clk_i ;
  wire \u0.u_lsu.complete_err_e2_w ;
  wire \u0.u_lsu.complete_ok_e2_w ;
  wire \u0.u_lsu.dcache_flush_w ;
  wire \u0.u_lsu.dcache_invalidate_w ;
  wire \u0.u_lsu.dcache_writeback_w ;
  wire \u0.u_lsu.delay_lsu_e2_w ;
  wire \u0.u_lsu.fault_load_align_w ;
  wire \u0.u_lsu.fault_load_bus_w ;
  wire \u0.u_lsu.fault_load_page_w ;
  wire \u0.u_lsu.fault_store_align_w ;
  wire \u0.u_lsu.fault_store_bus_w ;
  wire \u0.u_lsu.fault_store_page_w ;
  wire \u0.u_lsu.issue_lsu_e1_w ;
  wire \u0.u_lsu.load_byte_r ;
  wire \u0.u_lsu.load_half_r ;
  wire \u0.u_lsu.load_inst_w ;
  wire \u0.u_lsu.load_signed_inst_w ;
  wire \u0.u_lsu.load_signed_r ;
  wire \u0.u_lsu.mem_accept_i ;
  wire \u0.u_lsu.mem_ack_i ;
  wire [31:0] \u0.u_lsu.mem_addr_o ;
  reg [31:0] \u0.u_lsu.mem_addr_q ;
  wire [31:0] \u0.u_lsu.mem_addr_r ;
  wire \u0.u_lsu.mem_cacheable_o ;
  reg \u0.u_lsu.mem_cacheable_q ;
  wire [31:0] \u0.u_lsu.mem_data_r ;
  wire [31:0] \u0.u_lsu.mem_data_rd_i ;
  wire [31:0] \u0.u_lsu.mem_data_wr_o ;
  reg [31:0] \u0.u_lsu.mem_data_wr_q ;
  wire \u0.u_lsu.mem_error_i ;
  wire \u0.u_lsu.mem_flush_o ;
  reg \u0.u_lsu.mem_flush_q ;
  wire \u0.u_lsu.mem_invalidate_o ;
  reg \u0.u_lsu.mem_invalidate_q ;
  wire \u0.u_lsu.mem_load_fault_i ;
  reg \u0.u_lsu.mem_load_q ;
  reg \u0.u_lsu.mem_ls_q ;
  wire \u0.u_lsu.mem_rd_o ;
  reg \u0.u_lsu.mem_rd_q ;
  wire \u0.u_lsu.mem_rd_r ;
  wire [10:0] \u0.u_lsu.mem_req_tag_o ;
  wire [10:0] \u0.u_lsu.mem_resp_tag_i ;
  wire \u0.u_lsu.mem_store_fault_i ;
  reg \u0.u_lsu.mem_unaligned_e1_q ;
  reg \u0.u_lsu.mem_unaligned_e2_q ;
  wire \u0.u_lsu.mem_unaligned_r ;
  wire [3:0] \u0.u_lsu.mem_wr_o ;
  reg [3:0] \u0.u_lsu.mem_wr_q ;
  wire [3:0] \u0.u_lsu.mem_wr_r ;
  wire \u0.u_lsu.mem_writeback_o ;
  reg \u0.u_lsu.mem_writeback_q ;
  reg \u0.u_lsu.mem_xb_q ;
  reg \u0.u_lsu.mem_xh_q ;
  wire \u0.u_lsu.opcode_invalid_i ;
  wire [31:0] \u0.u_lsu.opcode_opcode_i ;
  wire [31:0] \u0.u_lsu.opcode_pc_i ;
  wire [4:0] \u0.u_lsu.opcode_ra_idx_i ;
  wire [31:0] \u0.u_lsu.opcode_ra_operand_i ;
  wire [4:0] \u0.u_lsu.opcode_rb_idx_i ;
  wire [31:0] \u0.u_lsu.opcode_rb_operand_i ;
  wire [4:0] \u0.u_lsu.opcode_rd_idx_i ;
  wire \u0.u_lsu.opcode_valid_i ;
  reg \u0.u_lsu.pending_lsu_e2_q ;
  wire \u0.u_lsu.req_lb_w ;
  wire \u0.u_lsu.req_lh_w ;
  wire \u0.u_lsu.req_sb_w ;
  wire \u0.u_lsu.req_sh_lh_w ;
  wire \u0.u_lsu.req_sh_w ;
  wire \u0.u_lsu.req_sw_lw_w ;
  wire [31:0] \u0.u_lsu.resp_addr_w ;
  wire \u0.u_lsu.resp_byte_w ;
  wire \u0.u_lsu.resp_half_w ;
  wire \u0.u_lsu.resp_load_w ;
  wire \u0.u_lsu.resp_signed_w ;
  wire \u0.u_lsu.rst_i ;
  wire \u0.u_lsu.stall_o ;
  wire \u0.u_lsu.u_lsu_request.accept_o ;
  wire \u0.u_lsu.u_lsu_request.clk_i ;
  reg [1:0] \u0.u_lsu.u_lsu_request.count_q ;
  wire [35:0] \u0.u_lsu.u_lsu_request.data_in_i ;
  wire [35:0] \u0.u_lsu.u_lsu_request.data_out_o ;
  wire \u0.u_lsu.u_lsu_request.pop_i ;
  wire \u0.u_lsu.u_lsu_request.push_i ;
  reg [35:0] \u0.u_lsu.u_lsu_request.ram_q[0] ;
  reg [35:0] \u0.u_lsu.u_lsu_request.ram_q[1] ;
  reg \u0.u_lsu.u_lsu_request.rd_ptr_q ;
  wire \u0.u_lsu.u_lsu_request.rst_i ;
  wire \u0.u_lsu.u_lsu_request.valid_o ;
  reg \u0.u_lsu.u_lsu_request.wr_ptr_q ;
  wire [31:0] \u0.u_lsu.wb_result_r ;
  wire [5:0] \u0.u_lsu.writeback_exception_o ;
  wire \u0.u_lsu.writeback_valid_o ;
  wire [31:0] \u0.u_lsu.writeback_value_o ;
  wire \u0.u_mmu.clk_i ;
  wire \u0.u_mmu.fetch_in_accept_o ;
  wire \u0.u_mmu.fetch_in_error_o ;
  wire \u0.u_mmu.fetch_in_fault_o ;
  wire \u0.u_mmu.fetch_in_flush_i ;
  wire [31:0] \u0.u_mmu.fetch_in_inst_o ;
  wire \u0.u_mmu.fetch_in_invalidate_i ;
  wire [31:0] \u0.u_mmu.fetch_in_pc_i ;
  wire \u0.u_mmu.fetch_in_rd_i ;
  wire \u0.u_mmu.fetch_in_valid_o ;
  wire \u0.u_mmu.fetch_out_accept_i ;
  wire \u0.u_mmu.fetch_out_error_i ;
  wire \u0.u_mmu.fetch_out_flush_o ;
  wire [31:0] \u0.u_mmu.fetch_out_inst_i ;
  wire \u0.u_mmu.fetch_out_invalidate_o ;
  wire [31:0] \u0.u_mmu.fetch_out_pc_o ;
  wire \u0.u_mmu.fetch_out_rd_o ;
  wire \u0.u_mmu.fetch_out_valid_i ;
  wire \u0.u_mmu.lsu_in_accept_o ;
  wire \u0.u_mmu.lsu_in_ack_o ;
  wire [31:0] \u0.u_mmu.lsu_in_addr_i ;
  wire \u0.u_mmu.lsu_in_cacheable_i ;
  wire [31:0] \u0.u_mmu.lsu_in_data_rd_o ;
  wire [31:0] \u0.u_mmu.lsu_in_data_wr_i ;
  wire \u0.u_mmu.lsu_in_error_o ;
  wire \u0.u_mmu.lsu_in_flush_i ;
  wire \u0.u_mmu.lsu_in_invalidate_i ;
  wire \u0.u_mmu.lsu_in_load_fault_o ;
  wire \u0.u_mmu.lsu_in_rd_i ;
  wire [10:0] \u0.u_mmu.lsu_in_req_tag_i ;
  wire [10:0] \u0.u_mmu.lsu_in_resp_tag_o ;
  wire \u0.u_mmu.lsu_in_store_fault_o ;
  wire [3:0] \u0.u_mmu.lsu_in_wr_i ;
  wire \u0.u_mmu.lsu_in_writeback_i ;
  wire \u0.u_mmu.lsu_out_accept_i ;
  wire \u0.u_mmu.lsu_out_ack_i ;
  wire [31:0] \u0.u_mmu.lsu_out_addr_o ;
  wire \u0.u_mmu.lsu_out_cacheable_o ;
  wire [31:0] \u0.u_mmu.lsu_out_data_rd_i ;
  wire [31:0] \u0.u_mmu.lsu_out_data_wr_o ;
  wire \u0.u_mmu.lsu_out_error_i ;
  wire \u0.u_mmu.lsu_out_flush_o ;
  wire \u0.u_mmu.lsu_out_invalidate_o ;
  wire \u0.u_mmu.lsu_out_rd_o ;
  wire [10:0] \u0.u_mmu.lsu_out_req_tag_o ;
  wire [10:0] \u0.u_mmu.lsu_out_resp_tag_i ;
  wire [3:0] \u0.u_mmu.lsu_out_wr_o ;
  wire \u0.u_mmu.lsu_out_writeback_o ;
  wire \u0.u_mmu.mxr_i ;
  wire \u0.u_mmu.rst_i ;
  wire [31:0] \u0.u_mmu.satp_i ;
  wire \u0.u_mmu.sum_i ;
  wire \u0.u_mul.clk_i ;
  wire \u0.u_mul.hold_i ;
  reg \u0.u_mul.mulhi_sel_e1_q ;
  wire \u0.u_mul.mult_inst_w ;
  wire [63:0] \u0.u_mul.mult_result_w ;
  wire \u0.u_mul.opcode_invalid_i ;
  wire [31:0] \u0.u_mul.opcode_opcode_i ;
  wire [31:0] \u0.u_mul.opcode_pc_i ;
  wire [4:0] \u0.u_mul.opcode_ra_idx_i ;
  wire [31:0] \u0.u_mul.opcode_ra_operand_i ;
  wire [4:0] \u0.u_mul.opcode_rb_idx_i ;
  wire [31:0] \u0.u_mul.opcode_rb_operand_i ;
  wire [4:0] \u0.u_mul.opcode_rd_idx_i ;
  wire \u0.u_mul.opcode_valid_i ;
  reg [32:0] \u0.u_mul.operand_a_e1_q ;
  wire [32:0] \u0.u_mul.operand_a_r ;
  reg [32:0] \u0.u_mul.operand_b_e1_q ;
  wire [32:0] \u0.u_mul.operand_b_r ;
  reg [31:0] \u0.u_mul.result_e2_q ;
  wire [31:0] \u0.u_mul.result_r ;
  wire \u0.u_mul.rst_i ;
  wire [31:0] \u0.u_mul.writeback_value_o ;
  wire \u0.writeback_div_valid_w ;
  wire [31:0] \u0.writeback_div_value_w ;
  wire [31:0] \u0.writeback_exec_value_w ;
  wire [5:0] \u0.writeback_mem_exception_w ;
  wire \u0.writeback_mem_valid_w ;
  wire [31:0] \u0.writeback_mem_value_w ;
  wire [31:0] \u0.writeback_mul_value_w ;
  wire wr_d_addr;
  wire wr_d_data_wr;
  wire wr_d_rd;
  wire wr_i_rd;
  assign _0003_ = \fifo_d_addr.pointer + 1'h1;
  assign _0004_ = \fifo_d_addr.pointer == 1'h1;
  assign _0005_ = ! \fifo_d_addr.pointer ;
  always @(posedge clk_i)
    \fifo_d_addr.r0 <= _0001_;
  always @(posedge clk_i)
    \fifo_d_addr.r1 <= _0002_;
  always @(posedge clk_i)
    \fifo_d_addr.pointer <= _0000_;
  wire [31:0] fangyuan0;
  assign fangyuan0 = { \u0.u_lsu.mem_addr_q [31:2], 2'h0 };
  assign _0006_ = _0004_ ? fangyuan0 : \fifo_d_addr.r1 ;
  assign _0007_ = _0005_ ? \fifo_d_addr.r1 : _0006_;
  assign _0008_ = \fifo_d_addr.wr ? _0007_ : \fifo_d_addr.r1 ;
  assign _0002_ = rst_i ? 32'h00000000 : _0008_;
  wire [31:0] fangyuan1;
  assign fangyuan1 = { \u0.u_lsu.mem_addr_q [31:2], 2'h0 };
  assign _0009_ = _0005_ ? fangyuan1 : \fifo_d_addr.r0 ;
  assign _0010_ = \fifo_d_addr.wr ? _0009_ : \fifo_d_addr.r0 ;
  assign _0001_ = rst_i ? 32'h00000000 : _0010_;
  assign _0000_ = rst_i ? 32'h00000000 : \fifo_d_addr.pointer_nxt ;
  assign \fifo_d_addr.pointer_nxt = _0004_ ? 32'h00000001 : _0011_;
  assign _0011_ = \fifo_d_addr.wr ? _0003_ : \fifo_d_addr.pointer ;
  assign _0015_ = \fifo_d_data_wr.pointer + 1'h1;
  assign _0016_ = \fifo_d_data_wr.pointer == 1'h1;
  assign _0017_ = ! \fifo_d_data_wr.pointer ;
  always @(posedge clk_i)
    \fifo_d_data_wr.r0 <= _0013_;
  always @(posedge clk_i)
    \fifo_d_data_wr.r1 <= _0014_;
  always @(posedge clk_i)
    \fifo_d_data_wr.pointer <= _0012_;
  assign _0018_ = _0016_ ? \u0.u_lsu.mem_data_wr_q : \fifo_d_data_wr.r1 ;
  assign _0019_ = _0017_ ? \fifo_d_data_wr.r1 : _0018_;
  assign _0020_ = \fifo_d_data_wr.wr ? _0019_ : \fifo_d_data_wr.r1 ;
  assign _0014_ = rst_i ? 32'h00000000 : _0020_;
  assign _0021_ = _0017_ ? \u0.u_lsu.mem_data_wr_q : \fifo_d_data_wr.r0 ;
  assign _0022_ = \fifo_d_data_wr.wr ? _0021_ : \fifo_d_data_wr.r0 ;
  assign _0013_ = rst_i ? 32'h00000000 : _0022_;
  assign _0012_ = rst_i ? 32'h00000000 : \fifo_d_data_wr.pointer_nxt ;
  assign \fifo_d_data_wr.pointer_nxt = _0016_ ? 32'h00000001 : _0023_;
  assign _0023_ = \fifo_d_data_wr.wr ? _0015_ : \fifo_d_data_wr.pointer ;
  assign _0027_ = \fifo_d_rd.pointer + 1'h1;
  always @(posedge clk_i)
    \fifo_d_rd.r0 <= _0025_;
  always @(posedge clk_i)
    \fifo_d_rd.r1 <= _0026_;
  always @(posedge clk_i)
    \fifo_d_rd.pointer <= _0024_;
  assign _0029_ = \fifo_d_rd.pointer ? \fifo_d_rd.in : \fifo_d_rd.r1 ;
  assign _0030_ = \fifo_d_rd.in ? _0029_ : \fifo_d_rd.r1 ;
  assign _0026_ = rst_i ? 1'h0 : _0030_;
  assign _0031_ = \fifo_d_rd.pointer ? \fifo_d_rd.r0 : \fifo_d_rd.in ;
  assign _0032_ = \fifo_d_rd.in ? _0031_ : \fifo_d_rd.r0 ;
  assign _0025_ = rst_i ? 1'h0 : _0032_;
  assign _0024_ = rst_i ? 1'h0 : \fifo_d_rd.pointer_nxt ;
  assign \fifo_d_rd.pointer_nxt = \fifo_d_rd.pointer ? 1'h1 : _0028_[0];
  assign _0028_[0] = \fifo_d_rd.in ? _0027_ : 1'h0;
  assign _0036_ = \fifo_d_wr.pointer + 1'h1;
  assign _0038_ = \fifo_d_wr.pointer == 1'h1;
  assign _0039_ = ! \fifo_d_wr.pointer ;
  always @(posedge clk_i)
    \fifo_d_wr.r0 <= _0034_;
  always @(posedge clk_i)
    \fifo_d_wr.out1 <= _0035_;
  always @(posedge clk_i)
    \fifo_d_wr.pointer <= _0033_;
  assign _0040_ = _0038_ ? \fifo_d_wr.in : \fifo_d_wr.out1 ;
  assign _0041_ = _0039_ ? \fifo_d_wr.out1 : _0040_;
  assign _0042_ = \fifo_d_data_wr.wr ? _0041_ : \fifo_d_wr.out1 ;
  assign _0035_ = rst_i ? 4'h0 : _0042_;
  assign _0043_ = _0039_ ? \fifo_d_wr.in : \fifo_d_wr.r0 ;
  assign _0044_ = \fifo_d_data_wr.wr ? _0043_ : \fifo_d_wr.r0 ;
  assign _0034_ = rst_i ? 4'h0 : _0044_;
  assign _0033_ = rst_i ? 4'h0 : \fifo_d_wr.pointer_nxt ;
  assign \fifo_d_wr.pointer_nxt = _0038_ ? 4'h1 : _0037_[3:0];
  assign _0037_[3:0] = \fifo_d_data_wr.wr ? _0036_ : \fifo_d_wr.pointer ;
  assign _0048_ = \fifo_i_pc.pointer + 1'h1;
  assign _0049_ = \fifo_i_pc.pointer == 1'h1;
  assign _0050_ = ! \fifo_i_pc.pointer ;
  always @(posedge clk_i)
    \fifo_i_pc.r0 <= _0046_;
  always @(posedge clk_i)
    \fifo_i_pc.r1 <= _0047_;
  always @(posedge clk_i)
    \fifo_i_pc.pointer <= _0045_;
  wire [31:0] fangyuan2;
  assign fangyuan2 = { \u0.u_fetch.pc_f_q [31:2], 2'h0 };
  assign _0051_ = _0049_ ? fangyuan2 : \fifo_i_pc.r1 ;
  assign _0052_ = _0050_ ? \fifo_i_pc.r1 : _0051_;
  assign _0053_ = \fifo_i_pc.wr ? _0052_ : \fifo_i_pc.r1 ;
  assign _0047_ = rst_i ? 32'h00000000 : _0053_;
  wire [31:0] fangyuan3;
  assign fangyuan3 = { \u0.u_fetch.pc_f_q [31:2], 2'h0 };
  assign _0054_ = _0050_ ? fangyuan3 : \fifo_i_pc.r0 ;
  assign _0055_ = \fifo_i_pc.wr ? _0054_ : \fifo_i_pc.r0 ;
  assign _0046_ = rst_i ? 32'h00000000 : _0055_;
  assign _0045_ = rst_i ? 32'h00000000 : \fifo_i_pc.pointer_nxt ;
  assign \fifo_i_pc.pointer_nxt = _0049_ ? 32'h00000001 : _0056_;
  assign _0056_ = \fifo_i_pc.wr ? _0048_ : \fifo_i_pc.pointer ;
  assign _0060_ = \fifo_i_rd.pointer + 1'h1;
  always @(posedge clk_i)
    \fifo_i_rd.r0 <= _0058_;
  always @(posedge clk_i)
    \fifo_i_rd.r1 <= _0059_;
  always @(posedge clk_i)
    \fifo_i_rd.pointer <= _0057_;
  assign _0062_ = \fifo_i_rd.pointer ? \fifo_i_pc.wr : \fifo_i_rd.r1 ;
  assign _0063_ = \fifo_i_pc.wr ? _0062_ : \fifo_i_rd.r1 ;
  assign _0059_ = rst_i ? 1'h0 : _0063_;
  assign _0064_ = \fifo_i_rd.pointer ? \fifo_i_rd.r0 : \fifo_i_pc.wr ;
  assign _0065_ = \fifo_i_pc.wr ? _0064_ : \fifo_i_rd.r0 ;
  assign _0058_ = rst_i ? 1'h0 : _0065_;
  assign _0057_ = rst_i ? 1'h0 : \fifo_i_rd.pointer_nxt ;
  assign \fifo_i_rd.pointer_nxt = \fifo_i_rd.pointer ? 1'h1 : _0061_[0];
  assign _0061_[0] = \fifo_i_pc.wr ? _0060_ : 1'h0;
  wire [1:0] fangyuan4;
  assign fangyuan4 = { \u0.u_csr.u_csrfile.csr_mpriv_q [0], \u0.u_csr.u_csrfile.csr_mpriv_q [0] };
  assign _0075_ = 5'h18 + fangyuan4;
  assign _0076_ = \u0.u_csr.opcode_opcode_i & 15'h707f;
  assign _0077_ = \u0.u_csr.opcode_opcode_i & 32'hfe007fff;
  assign _0078_ = \u0.u_csr.opcode_opcode_i & 32'hffffffff;
  assign _0079_ = \u0.u_csr.opcode_opcode_i & 32'hdfffffff;
  assign _0080_ = \u0.u_csr.csr_rdata_w & _0101_;
  assign _0081_ = _0126_ & _0102_;
  assign _0082_ = _0076_ == 13'h1073;
  assign _0083_ = _0076_ == 14'h2073;
  assign _0084_ = _0076_ == 14'h3073;
  assign _0085_ = _0076_ == 15'h5073;
  assign _0086_ = _0076_ == 15'h6073;
  assign _0087_ = _0076_ == 15'h7073;
  assign _0088_ = _0077_ == 29'h12000073;
  assign _0089_ = _0076_ == 13'h100f;
  assign _0090_ = \u0.u_csr.opcode_opcode_i [31:20] == 9'h180;
  assign _0091_ = _0078_ == 7'h73;
  assign _0092_ = _0079_ == 29'h10200073;
  assign _0093_ = _0078_ == 21'h100073;
  assign \u0.u_csr.csrrw_w = \u0.u_csr.opcode_valid_i && _0082_;
  assign \u0.u_csr.csrrs_w = \u0.u_csr.opcode_valid_i && _0083_;
  assign \u0.u_csr.csrrc_w = \u0.u_csr.opcode_valid_i && _0084_;
  assign \u0.u_csr.csrrwi_w = \u0.u_csr.opcode_valid_i && _0085_;
  assign \u0.u_csr.csrrsi_w = \u0.u_csr.opcode_valid_i && _0086_;
  assign \u0.u_csr.csrrci_w = \u0.u_csr.opcode_valid_i && _0087_;
  assign \u0.u_csr.sfence_w = \u0.u_csr.opcode_valid_i && _0088_;
  assign \u0.u_csr.ifence_w = \u0.u_csr.opcode_valid_i && _0089_;
  assign _0094_ = \u0.u_csr.opcode_valid_i && _0096_;
  assign _0095_ = _0094_ && \u0.u_csr.csr_write_r ;
  assign \u0.u_csr.satp_update_w = _0095_ && _0090_;
  assign _0097_ = \u0.u_csr.set_r && \u0.u_csr.clr_r ;
  assign _0096_ = \u0.u_csr.set_r || \u0.u_csr.clr_r ;
  assign _0098_ = \u0.u_csr.satp_update_w || \u0.u_csr.ifence_w ;
  assign _0099_ = _0098_ || \u0.u_csr.sfence_w ;
  assign _0100_ = | \u0.u_csr.opcode_opcode_i [19:15];
  assign _0101_ = ~ \u0.u_csr.data_r ;
  assign _0102_ = ~ \u0.u_csr.interrupt_inhibit_i ;
  assign _0103_ = \u0.u_csr.csrrw_w | \u0.u_csr.csrrs_w ;
  assign _0104_ = _0103_ | \u0.u_csr.csrrwi_w ;
  assign \u0.u_csr.set_r = _0104_ | \u0.u_csr.csrrsi_w ;
  assign _0105_ = \u0.u_csr.csrrw_w | \u0.u_csr.csrrc_w ;
  assign _0106_ = _0105_ | \u0.u_csr.csrrwi_w ;
  assign \u0.u_csr.clr_r = _0106_ | \u0.u_csr.csrrci_w ;
  assign _0107_ = _0100_ | \u0.u_csr.csrrw_w ;
  assign \u0.u_csr.csr_write_r = _0107_ | \u0.u_csr.csrrwi_w ;
  assign _0108_ = \u0.u_csr.csrrwi_w | \u0.u_csr.csrrsi_w ;
  assign _0109_ = _0108_ | \u0.u_csr.csrrci_w ;
  assign _0110_ = \u0.u_csr.csr_rdata_w | \u0.u_csr.data_r ;
  always @(posedge clk_i)
    \u0.u_csr.branch_q <= _0066_;
  always @(posedge clk_i)
    \u0.u_csr.branch_target_q <= _0067_;
  always @(posedge clk_i)
    \u0.u_csr.reset_q <= _0073_;
  always @(posedge clk_i)
    \u0.u_csr.ifence_q <= _0070_;
  always @(posedge clk_i)
    \u0.u_csr.take_interrupt_q <= _0074_;
  always @(posedge clk_i)
    \u0.u_csr.rd_valid_e1_q <= _0072_;
  always @(posedge clk_i)
    \u0.u_csr.rd_result_e1_q <= _0071_;
  always @(posedge clk_i)
    \u0.u_csr.csr_wdata_e1_q <= _0068_;
  always @(posedge clk_i)
    \u0.u_csr.exception_e1_q <= _0069_;
  assign _0111_ = \u0.u_csr.reset_q ? 1'h1 : \u0.u_csr.csr_branch_w ;
  assign _0066_ = rst_i ? 1'h0 : _0111_;
  assign _0112_ = \u0.u_csr.reset_q ? reset_vector_i : \u0.u_csr.csr_target_w ;
  assign _0067_ = rst_i ? 32'h00000000 : _0112_;
  assign _0073_ = rst_i ? 1'h1 : 1'h0;
  assign _0070_ = rst_i ? 1'h0 : \u0.u_csr.ifence_w ;
  assign _0074_ = rst_i ? 1'h0 : _0081_;
  assign _0113_ = _0099_ ? 6'h31 : 6'h00;
  assign _0114_ = \u0.u_csr.opcode_invalid_i ? 6'h12 : _0113_;
  assign _0115_ = _0093_ ? 6'h13 : _0114_;
  assign _0116_ = _0092_ ? 6'h30 : _0115_;
  assign _0117_ = _0091_ ? _0075_ : _0116_;
  assign _0118_ = \u0.u_csr.opcode_valid_i ? _0117_ : 6'h00;
  assign _0069_ = rst_i ? 6'h00 : _0118_;
  assign _0119_ = \u0.u_csr.opcode_invalid_i ? \u0.u_csr.opcode_opcode_i : \u0.u_csr.csr_rdata_w ;
  assign _0120_ = \u0.u_csr.opcode_valid_i ? _0119_ : 32'h00000000;
  assign _0071_ = rst_i ? 32'h00000000 : _0120_;
  assign _0121_ = \u0.u_csr.opcode_valid_i ? _0096_ : 1'h0;
  assign _0072_ = rst_i ? 1'h0 : _0121_;
  assign _0122_ = \u0.u_csr.clr_r ? _0080_ : \u0.u_csr.csr_wdata_e1_q ;
  assign _0123_ = \u0.u_csr.set_r ? _0110_ : _0122_;
  assign _0124_ = _0097_ ? \u0.u_csr.data_r : _0123_;
  assign _0125_ = \u0.u_csr.opcode_valid_i ? _0124_ : 32'h00000000;
  assign _0068_ = rst_i ? 32'h00000000 : _0125_;
  assign _0126_ = | \u0.u_csr.interrupt_w ;
  wire [31:0] fangyuan5;
  assign fangyuan5 = { 27'h0000000, \u0.u_csr.opcode_opcode_i [19:15] };
  assign \u0.u_csr.data_r = _0109_ ? fangyuan5 : \u0.u_csr.opcode_ra_operand_i ;
  assign \u0.u_csr.u_csrfile.csr_waddr_i = \u0.u_issue.u_pipe_ctrl.csr_wr_wb_q ? \u0.u_issue.u_pipe_ctrl.opcode_wb_q [31:20] : 12'h000;
  assign \u0.u_csr.u_csrfile.csr_mcycle_r = \u0.u_csr.u_csrfile.csr_mcycle_q + 1'h1;
  assign _0198_ = \u0.u_issue.u_pipe_ctrl.pc_wb_q + 3'h4;
  assign \u0.u_csr.u_csrfile.irq_pending_r = \u0.u_csr.u_csrfile.csr_mip_q & \u0.u_csr.u_csrfile.csr_mie_q ;
  assign _0199_ = \u0.u_csr.u_csrfile.csr_mscratch_q & 32'hffffffff;
  assign _0200_ = \u0.u_csr.u_csrfile.csr_mepc_q & 32'hffffffff;
  assign _0201_ = \u0.u_csr.u_csrfile.csr_mtvec_q & 32'hffffffff;
  assign _0202_ = \u0.u_csr.u_csrfile.csr_mcause_q & 32'h8000000f;
  assign _0203_ = \u0.u_csr.u_csrfile.csr_mtval_q & 32'hffffffff;
  assign _0204_ = \u0.u_csr.u_csrfile.csr_sr_q & 32'hffffffff;
  assign _0205_ = \u0.u_csr.u_csrfile.csr_mip_q & 12'haaa;
  assign _0206_ = \u0.u_csr.u_csrfile.csr_mie_q & 12'haaa;
  assign _0207_ = \u0.u_issue.u_pipe_ctrl.exception_wb_q & 6'h30;
  assign _0208_ = \u0.u_issue.u_pipe_ctrl.csr_wdata_wb_q & 32'hffffffff;
  assign _0209_ = \u0.u_issue.u_pipe_ctrl.csr_wdata_wb_q & 32'h8000000f;
  assign _0210_ = \u0.u_issue.u_pipe_ctrl.csr_wdata_wb_q & 12'haaa;
  assign _0211_ = \u0.u_csr.u_csrfile.csr_sr_q & 32'hfffbfecc;
  assign _0212_ = \u0.u_issue.u_pipe_ctrl.csr_wdata_wb_q & 19'h40133;
  assign _0213_ = \u0.u_csr.u_csrfile.csr_mip_q & 32'hfffffddd;
  assign _0214_ = \u0.u_issue.u_pipe_ctrl.csr_wdata_wb_q & 10'h222;
  assign _0215_ = \u0.u_csr.u_csrfile.csr_mie_q & 32'hfffffddd;
  assign _0216_ = \u0.u_csr.opcode_opcode_i [31:20] == 10'h344;
  assign _0217_ = \u0.u_csr.opcode_opcode_i [31:20] == 9'h144;
  assign _0218_ = \u0.u_csr.u_csrfile.csr_waddr_i == 10'h344;
  assign _0219_ = \u0.u_csr.u_csrfile.csr_waddr_i == 9'h144;
  assign \u0.u_csr.u_csrfile.is_exception_w = _0207_ == 5'h10;
  assign _0220_ = _0207_ == 6'h20;
  assign _0221_ = \u0.u_csr.u_csrfile.irq_priv_q == 2'h3;
  wire [1:0] fangyuan6;
  assign fangyuan6 = { \u0.u_csr.u_csrfile.csr_mpriv_q [0], \u0.u_csr.u_csrfile.csr_mpriv_q [0] };
  assign _0222_ = fangyuan6 == 1'h1;
  assign _0223_ = \u0.u_issue.u_pipe_ctrl.exception_wb_q == 6'h30;
  wire [1:0] fangyuan7;
  assign fangyuan7 = { \u0.u_csr.u_csrfile.csr_mpriv_q [0], \u0.u_csr.u_csrfile.csr_mpriv_q [0] };
  assign _0224_ = fangyuan7 == 2'h3;
  assign _0225_ = \u0.u_csr.u_csrfile.csr_mcycle_q == \u0.u_csr.u_csrfile.csr_mtimecmp_q ;
  assign _0226_ = \u0.u_issue.u_pipe_ctrl.exception_wb_q == 6'h20;
  assign _0227_ = \u0.u_issue.u_pipe_ctrl.exception_wb_q == 6'h31;
  assign _0228_ = \u0.u_csr.opcode_valid_i && _0216_;
  assign _0229_ = \u0.u_csr.opcode_valid_i && _0217_;
  assign _0230_ = $signed(32'h00000001) && _0225_;
  assign _0231_ = _0228_ || _0229_;
  assign _0232_ = _0218_ || _0219_;
  assign _0233_ = _0232_ || _0268_;
  assign _0234_ = _0228_ | _0229_;
  assign \u0.u_csr.u_csrfile.buffer_mip_w = _0234_ | \u0.u_csr.u_csrfile.csr_mip_upd_q ;
  assign _0235_ = _0211_ | _0212_;
  assign _0236_ = _0213_ | _0214_;
  assign _0237_ = _0215_ | _0214_;
  wire [31:0] fangyuan8;
  assign fangyuan8 = { \u0.u_csr.u_csrfile.csr_mip_next_q [31:12], \u0.u_csr.u_csrfile.csr_mip_next_r [11], \u0.u_csr.u_csrfile.csr_mip_next_q [10:8], \u0.u_csr.u_csrfile.csr_mip_next_r [7], \u0.u_csr.u_csrfile.csr_mip_next_q [6:0] };
  assign \u0.u_csr.u_csrfile.csr_mip_r = _0146_ | fangyuan8;
  always @(posedge clk_i)
    \u0.u_csr.u_csrfile.csr_mepc_q <= _0129_;
  always @(posedge clk_i)
    \u0.u_csr.u_csrfile.csr_mcause_q <= _0127_;
  always @(posedge clk_i)
    \u0.u_csr.u_csrfile.csr_sr_q <= _0139_;
  always @(posedge clk_i)
    \u0.u_csr.u_csrfile.csr_mtvec_q <= _0138_;
  always @(posedge clk_i)
    \u0.u_csr.u_csrfile.csr_mip_q <= _0132_;
  always @(posedge clk_i)
    \u0.u_csr.u_csrfile.csr_mie_q <= _0130_;
  reg \u0.u_csr.u_csrfile.csr_mpriv_q_reg[0] ;
  always @(posedge clk_i)
    \u0.u_csr.u_csrfile.csr_mpriv_q_reg[0] <= 1'h1;
  assign \u0.u_csr.u_csrfile.csr_mpriv_q [0] = \u0.u_csr.u_csrfile.csr_mpriv_q_reg[0] ;
  always @(posedge clk_i)
    \u0.u_csr.u_csrfile.csr_mcycle_q <= _0128_;
  always @(posedge clk_i)
    \u0.u_csr.u_csrfile.csr_mscratch_q <= _0134_;
  always @(posedge clk_i)
    \u0.u_csr.u_csrfile.csr_mtval_q <= _0137_;
  always @(posedge clk_i)
    \u0.u_csr.u_csrfile.csr_mtimecmp_q <= _0136_;
  always @(posedge clk_i)
    \u0.u_csr.u_csrfile.csr_mtime_ie_q <= _0135_;
  always @(posedge clk_i)
    \u0.u_csr.u_csrfile.csr_mip_next_q <= _0131_;
  always @(posedge clk_i)
    \u0.u_csr.u_csrfile.csr_mip_upd_q <= _0133_;
  always @(posedge clk_i)
    \u0.u_csr.u_csrfile.irq_priv_q <= _0140_;
  assign _0187_ = _0227_ ? _0198_ : 32'h00000000;
  assign _0186_ = _0227_ ? 1'h1 : 1'h0;
  assign _0172_ = \u0.u_csr.u_csrfile.is_exception_w ? \u0.u_csr.u_csrfile.csr_mtvec_q : _0187_;
  assign _0171_ = \u0.u_csr.u_csrfile.is_exception_w ? 1'h1 : _0186_;
  assign _0160_ = _0224_ ? \u0.u_csr.u_csrfile.csr_mepc_q : 32'h00000000;
  assign _0149_ = _0223_ ? _0160_ : _0172_;
  assign _0148_ = _0223_ ? 1'h1 : _0171_;
  assign \u0.u_csr.csr_target_w = _0226_ ? _0270_ : _0149_;
  assign \u0.u_csr.csr_branch_w = _0226_ ? 1'h1 : _0148_;
  assign _0131_ = rst_i ? 32'h00000000 : _0269_;
  assign _0135_ = rst_i ? 1'h0 : \u0.u_csr.u_csrfile.csr_mtime_ie_r ;
  assign _0136_ = rst_i ? 32'h00000000 : \u0.u_csr.u_csrfile.csr_mtimecmp_r ;
  assign _0134_ = rst_i ? 32'h00000000 : \u0.u_csr.u_csrfile.csr_mscratch_r ;
  assign _0128_ = rst_i ? 32'h00000000 : \u0.u_csr.u_csrfile.csr_mcycle_r ;
  assign _0130_ = rst_i ? 32'h00000000 : \u0.u_csr.u_csrfile.csr_mie_r ;
  assign _0132_ = rst_i ? 32'h00000000 : \u0.u_csr.u_csrfile.csr_mip_r ;
  assign _0138_ = rst_i ? 32'h00000000 : \u0.u_csr.u_csrfile.csr_mtvec_r ;
  assign _0137_ = rst_i ? 32'h00000000 : \u0.u_csr.u_csrfile.csr_mtval_r ;
  assign _0127_ = rst_i ? 32'h00000000 : \u0.u_csr.u_csrfile.csr_mcause_r ;
  assign _0139_ = rst_i ? 32'h00000000 : \u0.u_csr.u_csrfile.csr_sr_r ;
  assign _0129_ = rst_i ? 32'h00000000 : \u0.u_csr.u_csrfile.csr_mepc_r ;
  assign \u0.u_csr.u_csrfile.csr_mtime_ie_r = _0230_ ? 1'h0 : _0147_;
  assign \u0.u_csr.u_csrfile.csr_mip_next_r [7] = _0230_ ? \u0.u_csr.u_csrfile.csr_mtime_ie_q : _0175_;
  assign _0175_ = 1'h0 ? 1'h1 : \u0.u_csr.u_csrfile.csr_mip_next_q [7];
  assign \u0.u_csr.u_csrfile.csr_mip_next_r [11] = intr_i ? 1'h1 : \u0.u_csr.u_csrfile.csr_mip_next_q [11];
  assign _0181_ = _0238_ ? _0208_ : \u0.u_csr.u_csrfile.csr_mscratch_q ;
  assign _0238_ = \u0.u_csr.u_csrfile.csr_waddr_i == 10'h340;
  assign _0182_ = _0239_ ? 1'h1 : \u0.u_csr.u_csrfile.csr_mtime_ie_q ;
  assign _0239_ = \u0.u_csr.u_csrfile.csr_waddr_i == 11'h7c0;
  assign _0183_ = _0239_ ? _0208_ : \u0.u_csr.u_csrfile.csr_mtimecmp_q ;
  wire [63:0] fangyuan9;
  assign fangyuan9 = { _0210_, _0237_ };
  wire [1:0] fangyuan10;
  assign fangyuan10 = { _0241_, _0240_ };
  always @(\u0.u_csr.u_csrfile.csr_mie_q or fangyuan9 or fangyuan10) begin
    casez (fangyuan10)
      2'b?1 :
        _0179_ = fangyuan9 [31:0] ;
      2'b1? :
        _0179_ = fangyuan9 [63:32] ;
      default:
        _0179_ = \u0.u_csr.u_csrfile.csr_mie_q ;
    endcase
  end
  assign _0240_ = \u0.u_csr.u_csrfile.csr_waddr_i == 9'h104;
  assign _0241_ = \u0.u_csr.u_csrfile.csr_waddr_i == 10'h304;
  wire [63:0] fangyuan11;
  assign fangyuan11 = { _0210_, _0236_ };
  wire [1:0] fangyuan12;
  assign fangyuan12 = { _0218_, _0219_ };
  always @(\u0.u_csr.u_csrfile.csr_mip_q or fangyuan11 or fangyuan12) begin
    casez (fangyuan12)
      2'b?1 :
        _0180_ = fangyuan11 [31:0] ;
      2'b1? :
        _0180_ = fangyuan11 [63:32] ;
      default:
        _0180_ = \u0.u_csr.u_csrfile.csr_mip_q ;
    endcase
  end
  assign _0184_ = _0242_ ? _0208_ : \u0.u_csr.u_csrfile.csr_mtvec_q ;
  assign _0242_ = \u0.u_csr.u_csrfile.csr_waddr_i == 10'h305;
  wire [63:0] fangyuan13;
  assign fangyuan13 = { _0208_, _0235_ };
  wire [1:0] fangyuan14;
  assign fangyuan14 = { _0244_, _0243_ };
  always @(\u0.u_csr.u_csrfile.csr_sr_q or fangyuan13 or fangyuan14) begin
    casez (fangyuan14)
      2'b?1 :
        _0145_ = fangyuan13 [31:0] ;
      2'b1? :
        _0145_ = fangyuan13 [63:32] ;
      default:
        _0145_ = \u0.u_csr.u_csrfile.csr_sr_q ;
    endcase
  end
  assign _0243_ = \u0.u_csr.u_csrfile.csr_waddr_i == 9'h100;
  assign _0244_ = \u0.u_csr.u_csrfile.csr_waddr_i == 10'h300;
  assign _0193_ = _0245_ ? _0208_ : \u0.u_csr.u_csrfile.csr_mtval_q ;
  assign _0245_ = \u0.u_csr.u_csrfile.csr_waddr_i == 10'h343;
  assign _0196_ = _0246_ ? _0209_ : \u0.u_csr.u_csrfile.csr_mcause_q ;
  assign _0246_ = \u0.u_csr.u_csrfile.csr_waddr_i == 10'h342;
  assign _0189_ = _0247_ ? _0208_ : \u0.u_csr.u_csrfile.csr_mepc_q ;
  assign _0247_ = \u0.u_csr.u_csrfile.csr_waddr_i == 10'h341;
  assign _0144_[31:13] = \u0.u_csr.u_csrfile.is_exception_w ? \u0.u_csr.u_csrfile.csr_sr_q [31:13] : _0145_[31:13];
  assign _0144_[10:8] = \u0.u_csr.u_csrfile.is_exception_w ? \u0.u_csr.u_csrfile.csr_sr_q [10:8] : _0145_[10:8];
  assign _0144_[6:4] = \u0.u_csr.u_csrfile.is_exception_w ? \u0.u_csr.u_csrfile.csr_sr_q [6:4] : _0145_[6:4];
  assign _0144_[2:0] = \u0.u_csr.u_csrfile.is_exception_w ? \u0.u_csr.u_csrfile.csr_sr_q [2:0] : _0145_[2:0];
  wire [31:0] fangyuan15;
  assign fangyuan15 = { 28'h0000000, \u0.u_issue.u_pipe_ctrl.exception_wb_q [3:0] };
  assign _0192_ = \u0.u_csr.u_csrfile.is_exception_w ? fangyuan15 : _0196_;
  assign _0176_ = \u0.u_csr.u_csrfile.is_exception_w ? _0190_ : _0193_;
  assign _0174_ = \u0.u_csr.u_csrfile.is_exception_w ? \u0.u_issue.u_pipe_ctrl.pc_wb_q : _0189_;
  assign _0144_[3] = \u0.u_csr.u_csrfile.is_exception_w ? 1'h0 : _0145_[3];
  wire [1:0] fangyuan16;
  assign fangyuan16 = { \u0.u_csr.u_csrfile.csr_mpriv_q [0], \u0.u_csr.u_csrfile.csr_mpriv_q [0] };
  assign _0144_[12:11] = \u0.u_csr.u_csrfile.is_exception_w ? fangyuan16 : _0145_[12:11];
  assign _0144_[7] = \u0.u_csr.u_csrfile.is_exception_w ? \u0.u_csr.u_csrfile.csr_sr_q [3] : _0145_[7];
  assign _0166_ = \u0.u_csr.u_csrfile.is_exception_w ? \u0.u_csr.u_csrfile.csr_mtime_ie_q : _0182_;
  assign _0167_ = \u0.u_csr.u_csrfile.is_exception_w ? \u0.u_csr.u_csrfile.csr_mtimecmp_q : _0183_;
  assign _0165_ = \u0.u_csr.u_csrfile.is_exception_w ? \u0.u_csr.u_csrfile.csr_mscratch_q : _0181_;
  assign _0163_ = \u0.u_csr.u_csrfile.is_exception_w ? \u0.u_csr.u_csrfile.csr_mie_q : _0179_;
  assign _0164_ = \u0.u_csr.u_csrfile.is_exception_w ? \u0.u_csr.u_csrfile.csr_mip_q : _0180_;
  assign _0169_ = \u0.u_csr.u_csrfile.is_exception_w ? \u0.u_csr.u_csrfile.csr_mtvec_q : _0184_;
  wire [63:0] fangyuan17;
  assign fangyuan17 = { \u0.u_issue.u_pipe_ctrl.pc_wb_q , \u0.u_issue.u_pipe_ctrl.result_wb_q };
  wire [1:0] fangyuan18;
  assign fangyuan18 = { _0251_, _0249_ };
  always @(32'h00000000 or fangyuan17 or fangyuan18) begin
    casez (fangyuan18)
      2'b?1 :
        _0190_ = fangyuan17 [31:0] ;
      2'b1? :
        _0190_ = fangyuan17 [63:32] ;
      default:
        _0190_ = 32'h00000000 ;
    endcase
  end
  assign _0249_ = | _0248_;
  assign _0248_[0] = \u0.u_issue.u_pipe_ctrl.exception_wb_q == 5'h12;
  assign _0248_[1] = \u0.u_issue.u_pipe_ctrl.exception_wb_q == 5'h14;
  assign _0248_[2] = \u0.u_issue.u_pipe_ctrl.exception_wb_q == 5'h15;
  assign _0248_[3] = \u0.u_issue.u_pipe_ctrl.exception_wb_q == 5'h16;
  assign _0248_[4] = \u0.u_issue.u_pipe_ctrl.exception_wb_q == 5'h17;
  assign _0248_[5] = \u0.u_issue.u_pipe_ctrl.exception_wb_q == 5'h1d;
  assign _0248_[6] = \u0.u_issue.u_pipe_ctrl.exception_wb_q == 5'h1f;
  assign _0251_ = | _0250_;
  assign _0250_[0] = \u0.u_issue.u_pipe_ctrl.exception_wb_q == 5'h10;
  assign _0250_[1] = \u0.u_issue.u_pipe_ctrl.exception_wb_q == 5'h11;
  assign _0250_[2] = \u0.u_issue.u_pipe_ctrl.exception_wb_q == 5'h1c;
  assign _0194_[31:13] = _0223_ ? \u0.u_csr.u_csrfile.csr_sr_q [31:13] : _0144_[31:13];
  assign _0194_[10:9] = _0223_ ? \u0.u_csr.u_csrfile.csr_sr_q [10:9] : _0144_[10:9];
  assign _0194_[6] = _0223_ ? \u0.u_csr.u_csrfile.csr_sr_q [6] : _0144_[6];
  assign _0194_[4] = _0223_ ? \u0.u_csr.u_csrfile.csr_sr_q [4] : _0144_[4];
  assign _0194_[2] = _0223_ ? \u0.u_csr.u_csrfile.csr_sr_q [2] : _0144_[2];
  assign _0194_[0] = _0223_ ? \u0.u_csr.u_csrfile.csr_sr_q [0] : _0144_[0];
  assign _0142_[0] = _0224_ ? 1'h1 : \u0.u_csr.u_csrfile.csr_sr_q [7];
  assign _0197_ = _0224_ ? \u0.u_csr.u_csrfile.csr_sr_q [7] : \u0.u_csr.u_csrfile.csr_sr_q [3];
  assign _0142_[1] = _0224_ ? \u0.u_csr.u_csrfile.csr_sr_q [8] : 1'h0;
  assign _0141_ = _0224_ ? \u0.u_csr.u_csrfile.csr_sr_q [5] : 1'h1;
  assign _0195_ = _0224_ ? \u0.u_csr.u_csrfile.csr_sr_q [1] : \u0.u_csr.u_csrfile.csr_sr_q [5];
  assign _0194_[12:11] = _0223_ ? _0143_ : _0144_[12:11];
  assign _0194_[8:7] = _0223_ ? _0142_ : _0144_[8:7];
  assign _0194_[5] = _0223_ ? _0141_ : _0144_[5];
  assign _0194_[3] = _0223_ ? _0197_ : _0144_[3];
  assign _0194_[1] = _0223_ ? _0195_ : _0144_[1];
  assign _0155_ = _0223_ ? \u0.u_csr.u_csrfile.csr_mtime_ie_q : _0166_;
  assign _0156_ = _0223_ ? \u0.u_csr.u_csrfile.csr_mtimecmp_q : _0167_;
  assign _0154_ = _0223_ ? \u0.u_csr.u_csrfile.csr_mscratch_q : _0165_;
  assign _0152_ = _0223_ ? \u0.u_csr.u_csrfile.csr_mie_q : _0163_;
  assign _0153_ = _0223_ ? \u0.u_csr.u_csrfile.csr_mip_q : _0164_;
  assign _0158_ = _0223_ ? \u0.u_csr.u_csrfile.csr_mtvec_q : _0169_;
  assign _0143_ = _0224_ ? 2'h0 : \u0.u_csr.u_csrfile.csr_sr_q [12:11];
  assign _0168_ = _0223_ ? \u0.u_csr.u_csrfile.csr_mtval_q : _0176_;
  assign _0188_ = _0223_ ? \u0.u_csr.u_csrfile.csr_mcause_q : _0192_;
  assign _0162_ = _0223_ ? \u0.u_csr.u_csrfile.csr_mepc_q : _0174_;
  assign \u0.u_csr.u_csrfile.csr_sr_r [31:13] = _0220_ ? \u0.u_csr.u_csrfile.csr_sr_q [31:13] : _0194_[31:13];
  assign \u0.u_csr.u_csrfile.csr_sr_r [10:9] = _0220_ ? \u0.u_csr.u_csrfile.csr_sr_q [10:9] : _0194_[10:9];
  assign \u0.u_csr.u_csrfile.csr_sr_r [6] = _0220_ ? \u0.u_csr.u_csrfile.csr_sr_q [6] : _0194_[6];
  assign \u0.u_csr.u_csrfile.csr_sr_r [4] = _0220_ ? \u0.u_csr.u_csrfile.csr_sr_q [4] : _0194_[4];
  assign \u0.u_csr.u_csrfile.csr_sr_r [2] = _0220_ ? \u0.u_csr.u_csrfile.csr_sr_q [2] : _0194_[2];
  assign \u0.u_csr.u_csrfile.csr_sr_r [0] = _0220_ ? \u0.u_csr.u_csrfile.csr_sr_q [0] : _0194_[0];
  assign _0178_ = \u0.u_csr.interrupt_w [11] ? 32'h8000000b : \u0.u_csr.u_csrfile.csr_mcause_q ;
  assign _0173_ = \u0.u_csr.interrupt_w [7] ? 32'h80000007 : _0178_;
  assign _0161_ = \u0.u_csr.interrupt_w [3] ? 32'h80000003 : _0173_;
  assign _0150_ = _0221_ ? _0161_ : \u0.u_csr.u_csrfile.csr_mcause_q ;
  assign _0157_ = _0221_ ? 32'h00000000 : \u0.u_csr.u_csrfile.csr_mtval_q ;
  assign _0151_ = _0221_ ? \u0.u_issue.u_pipe_ctrl.pc_wb_q : \u0.u_csr.u_csrfile.csr_mepc_q ;
  assign _0170_ = _0221_ ? 1'h0 : \u0.u_csr.u_csrfile.csr_sr_q [3];
  wire [1:0] fangyuan19;
  assign fangyuan19 = { \u0.u_csr.u_csrfile.csr_mpriv_q [0], \u0.u_csr.u_csrfile.csr_mpriv_q [0] };
  assign _0191_ = _0221_ ? fangyuan19 : \u0.u_csr.u_csrfile.csr_sr_q [12:11];
  assign _0185_[0] = _0221_ ? \u0.u_csr.u_csrfile.csr_sr_q [3] : \u0.u_csr.u_csrfile.csr_sr_q [7];
  assign _0185_[1] = _0221_ ? \u0.u_csr.u_csrfile.csr_sr_q [8] : _0222_;
  assign _0177_ = _0221_ ? \u0.u_csr.u_csrfile.csr_sr_q [5] : \u0.u_csr.u_csrfile.csr_sr_q [1];
  assign _0159_ = _0221_ ? \u0.u_csr.u_csrfile.csr_sr_q [1] : 1'h0;
  assign \u0.u_csr.u_csrfile.csr_sr_r [12:11] = _0220_ ? _0191_ : _0194_[12:11];
  assign \u0.u_csr.u_csrfile.csr_sr_r [8:7] = _0220_ ? _0185_ : _0194_[8:7];
  assign \u0.u_csr.u_csrfile.csr_sr_r [5] = _0220_ ? _0177_ : _0194_[5];
  assign \u0.u_csr.u_csrfile.csr_sr_r [3] = _0220_ ? _0170_ : _0194_[3];
  assign \u0.u_csr.u_csrfile.csr_sr_r [1] = _0220_ ? _0159_ : _0194_[1];
  assign \u0.u_csr.u_csrfile.csr_mtval_r = _0220_ ? _0157_ : _0168_;
  assign \u0.u_csr.u_csrfile.csr_mcause_r = _0220_ ? _0150_ : _0188_;
  assign \u0.u_csr.u_csrfile.csr_mepc_r = _0220_ ? _0151_ : _0162_;
  assign _0147_ = _0220_ ? \u0.u_csr.u_csrfile.csr_mtime_ie_q : _0155_;
  assign \u0.u_csr.u_csrfile.csr_mtimecmp_r = _0220_ ? \u0.u_csr.u_csrfile.csr_mtimecmp_q : _0156_;
  assign \u0.u_csr.u_csrfile.csr_mscratch_r = _0220_ ? \u0.u_csr.u_csrfile.csr_mscratch_q : _0154_;
  assign \u0.u_csr.u_csrfile.csr_mie_r = _0220_ ? \u0.u_csr.u_csrfile.csr_mie_q : _0152_;
  assign _0146_ = _0220_ ? \u0.u_csr.u_csrfile.csr_mip_q : _0153_;
  assign \u0.u_csr.u_csrfile.csr_mtvec_r = _0220_ ? \u0.u_csr.u_csrfile.csr_mtvec_q : _0158_;
  wire [383:0] fangyuan20;
  assign fangyuan20 = { _0199_, _0200_, _0201_, _0202_, _0203_, _0204_, _0205_, _0206_, \u0.u_csr.u_csrfile.csr_mcycle_q , cpu_id_i, 16'h4000, 16'h1100, \u0.u_csr.u_csrfile.csr_mtimecmp_q };
  wire [11:0] fangyuan21;
  assign fangyuan21 = { _0263_, _0262_, _0261_, _0260_, _0259_, _0258_, _0216_, _0257_, _0256_, _0254_, _0253_, _0252_ };
  always @(32'h00000000 or fangyuan20 or fangyuan21) begin
    casez (fangyuan21)
      12'b???????????1 :
        \u0.u_csr.csr_rdata_w = fangyuan20 [31:0] ;
      12'b??????????1? :
        \u0.u_csr.csr_rdata_w = fangyuan20 [63:32] ;
      12'b?????????1?? :
        \u0.u_csr.csr_rdata_w = fangyuan20 [95:64] ;
      12'b????????1??? :
        \u0.u_csr.csr_rdata_w = fangyuan20 [127:96] ;
      12'b???????1???? :
        \u0.u_csr.csr_rdata_w = fangyuan20 [159:128] ;
      12'b??????1????? :
        \u0.u_csr.csr_rdata_w = fangyuan20 [191:160] ;
      12'b?????1?????? :
        \u0.u_csr.csr_rdata_w = fangyuan20 [223:192] ;
      12'b????1??????? :
        \u0.u_csr.csr_rdata_w = fangyuan20 [255:224] ;
      12'b???1???????? :
        \u0.u_csr.csr_rdata_w = fangyuan20 [287:256] ;
      12'b??1????????? :
        \u0.u_csr.csr_rdata_w = fangyuan20 [319:288] ;
      12'b?1?????????? :
        \u0.u_csr.csr_rdata_w = fangyuan20 [351:320] ;
      12'b1??????????? :
        \u0.u_csr.csr_rdata_w = fangyuan20 [383:352] ;
      default:
        \u0.u_csr.csr_rdata_w = 32'h00000000 ;
    endcase
  end
  assign _0252_ = \u0.u_csr.opcode_opcode_i [31:20] == 11'h7c0;
  assign _0253_ = \u0.u_csr.opcode_opcode_i [31:20] == 10'h301;
  assign _0254_ = \u0.u_csr.opcode_opcode_i [31:20] == 12'hf14;
  assign _0256_ = | _0255_;
  assign _0255_[0] = \u0.u_csr.opcode_opcode_i [31:20] == 12'hc00;
  assign _0255_[1] = \u0.u_csr.opcode_opcode_i [31:20] == 12'hc01;
  assign _0257_ = \u0.u_csr.opcode_opcode_i [31:20] == 10'h304;
  assign _0258_ = \u0.u_csr.opcode_opcode_i [31:20] == 10'h300;
  assign _0259_ = \u0.u_csr.opcode_opcode_i [31:20] == 10'h343;
  assign _0260_ = \u0.u_csr.opcode_opcode_i [31:20] == 10'h342;
  assign _0261_ = \u0.u_csr.opcode_opcode_i [31:20] == 10'h305;
  assign _0262_ = \u0.u_csr.opcode_opcode_i [31:20] == 10'h341;
  assign _0263_ = \u0.u_csr.opcode_opcode_i [31:20] == 10'h340;
  assign _0264_ = _0233_ ? 1'h0 : \u0.u_csr.u_csrfile.csr_mip_upd_q ;
  assign _0265_ = _0231_ ? 1'h1 : _0264_;
  assign _0133_ = rst_i ? 1'h0 : _0265_;
  assign _0266_ = _0267_ ? 2'h3 : \u0.u_csr.u_csrfile.irq_priv_q ;
  assign _0140_ = rst_i ? 2'h3 : _0266_;
  assign _0267_ = | \u0.u_csr.interrupt_w ;
  assign _0268_ = | \u0.u_issue.u_pipe_ctrl.exception_wb_q ;
  assign \u0.u_csr.interrupt_w = \u0.u_csr.u_csrfile.csr_sr_q [3] ? \u0.u_csr.u_csrfile.irq_pending_r : 32'h00000000;
  wire [31:0] fangyuan22;
  assign fangyuan22 = { \u0.u_csr.u_csrfile.csr_mip_next_q [31:12], \u0.u_csr.u_csrfile.csr_mip_next_r [11], \u0.u_csr.u_csrfile.csr_mip_next_q [10:8], \u0.u_csr.u_csrfile.csr_mip_next_r [7], \u0.u_csr.u_csrfile.csr_mip_next_q [6:0] };
  assign _0269_ = \u0.u_csr.u_csrfile.buffer_mip_w ? fangyuan22 : 32'h00000000;
  assign _0270_ = _0221_ ? \u0.u_csr.u_csrfile.csr_mtvec_q : 32'h00000000;
  assign \u0.u_decode.genblk1.u_dec.fetch_fault_i = \u0.u_decode.fetch_in_fault_page_i | \u0.u_decode.fetch_in_fault_fetch_i ;
  assign \u0.u_csr.opcode_opcode_i = \u0.u_decode.genblk1.u_dec.fetch_fault_i ? 32'h00000000 : \u0.u_decode.fetch_in_instr_i ;
  assign _0271_ = \u0.u_csr.opcode_opcode_i & 32'hffffffff;
  assign _0272_ = \u0.u_csr.opcode_opcode_i & 32'hdfffffff;
  assign _0273_ = \u0.u_csr.opcode_opcode_i & 15'h707f;
  assign _0274_ = \u0.u_csr.opcode_opcode_i & 32'hffff8fff;
  assign _0275_ = \u0.u_csr.opcode_opcode_i & 32'hfe007fff;
  assign _0276_ = \u0.u_csr.opcode_opcode_i & 32'hfe00707f;
  assign _0277_ = \u0.u_csr.opcode_opcode_i & 7'h7f;
  assign _0278_ = \u0.u_csr.opcode_opcode_i & 32'hfc00707f;
  assign _0279_ = _0271_ == 7'h73;
  assign _0280_ = _0271_ == 21'h100073;
  assign _0281_ = _0272_ == 29'h10200073;
  assign _0282_ = _0273_ == 13'h1073;
  assign _0283_ = _0273_ == 14'h2073;
  assign _0284_ = _0273_ == 14'h3073;
  assign _0285_ = _0273_ == 15'h5073;
  assign _0286_ = _0273_ == 15'h6073;
  assign _0287_ = _0273_ == 15'h7073;
  assign _0288_ = _0274_ == 29'h10500073;
  assign _0289_ = _0273_ == 4'hf;
  assign _0290_ = _0273_ == 13'h100f;
  assign _0291_ = _0275_ == 29'h12000073;
  assign _0292_ = _0276_ == 26'h2000033;
  assign _0293_ = _0276_ == 26'h2001033;
  assign _0294_ = _0276_ == 26'h2002033;
  assign _0295_ = _0276_ == 26'h2003033;
  assign _0296_ = _0276_ == 26'h2004033;
  assign _0297_ = _0276_ == 26'h2005033;
  assign _0298_ = _0276_ == 26'h2006033;
  assign _0299_ = _0276_ == 26'h2007033;
  assign _0300_ = _0273_ == 7'h67;
  assign _0301_ = _0277_ == 7'h6f;
  assign _0302_ = _0277_ == 6'h37;
  assign _0303_ = _0277_ == 5'h17;
  assign _0304_ = _0273_ == 5'h13;
  assign _0305_ = _0278_ == 13'h1013;
  assign _0306_ = _0273_ == 14'h2013;
  assign _0307_ = _0273_ == 14'h3013;
  assign _0308_ = _0273_ == 15'h4013;
  assign _0309_ = _0278_ == 15'h5013;
  assign _0310_ = _0278_ == 31'h40005013;
  assign _0311_ = _0273_ == 15'h6013;
  assign _0312_ = _0273_ == 15'h7013;
  assign _0313_ = _0276_ == 6'h33;
  assign _0314_ = _0276_ == 31'h40000033;
  assign _0315_ = _0276_ == 13'h1033;
  assign _0316_ = _0276_ == 14'h2033;
  assign _0317_ = _0276_ == 14'h3033;
  assign _0318_ = _0276_ == 15'h4033;
  assign _0319_ = _0276_ == 15'h5033;
  assign _0320_ = _0276_ == 31'h40005033;
  assign _0321_ = _0276_ == 15'h6033;
  assign _0322_ = _0276_ == 15'h7033;
  assign _0323_ = _0273_ == 2'h3;
  assign _0324_ = _0273_ == 13'h1003;
  assign _0325_ = _0273_ == 14'h2003;
  assign _0326_ = _0273_ == 15'h4003;
  assign _0327_ = _0273_ == 15'h5003;
  assign _0328_ = _0273_ == 15'h6003;
  assign _0329_ = _0273_ == 6'h23;
  assign _0330_ = _0273_ == 13'h1023;
  assign _0331_ = _0273_ == 14'h2023;
  assign _0332_ = _0273_ == 7'h63;
  assign _0333_ = _0273_ == 13'h1063;
  assign _0334_ = _0273_ == 15'h4063;
  assign _0335_ = _0273_ == 15'h5063;
  assign _0336_ = _0273_ == 15'h6063;
  assign _0337_ = _0273_ == 15'h7063;
  assign _0338_ = 1'h1 && _0292_;
  assign _0339_ = 1'h1 && _0293_;
  assign _0340_ = 1'h1 && _0294_;
  assign _0341_ = 1'h1 && _0295_;
  assign _0342_ = 1'h1 && _0296_;
  assign _0343_ = 1'h1 && _0297_;
  assign _0344_ = 1'h1 && _0298_;
  assign _0345_ = 1'h1 && _0299_;
  assign \u0.u_decode.genblk1.u_dec.mul_o = 1'h1 && _0420_;
  assign \u0.u_decode.genblk1.u_dec.div_o = 1'h1 && _0423_;
  assign \u0.u_decode.genblk1.u_dec.invalid_w = \u0.u_decode.genblk1.u_dec.valid_i && _0475_;
  assign _0346_ = _0300_ || _0301_;
  assign _0347_ = _0346_ || _0302_;
  assign _0348_ = _0347_ || _0303_;
  assign _0349_ = _0348_ || _0304_;
  assign _0350_ = _0349_ || _0305_;
  assign _0351_ = _0350_ || _0306_;
  assign _0352_ = _0351_ || _0307_;
  assign _0353_ = _0352_ || _0308_;
  assign _0354_ = _0353_ || _0309_;
  assign _0355_ = _0354_ || _0310_;
  assign _0356_ = _0355_ || _0311_;
  assign _0357_ = _0356_ || _0312_;
  assign _0358_ = _0357_ || _0313_;
  assign _0359_ = _0358_ || _0314_;
  assign _0360_ = _0359_ || _0315_;
  assign _0361_ = _0360_ || _0316_;
  assign _0362_ = _0361_ || _0317_;
  assign _0363_ = _0362_ || _0318_;
  assign _0364_ = _0363_ || _0319_;
  assign _0365_ = _0364_ || _0320_;
  assign _0366_ = _0365_ || _0321_;
  assign _0367_ = _0366_ || _0322_;
  assign _0368_ = _0367_ || _0323_;
  assign _0369_ = _0368_ || _0324_;
  assign _0370_ = _0369_ || _0325_;
  assign _0371_ = _0370_ || _0326_;
  assign _0372_ = _0371_ || _0327_;
  assign _0373_ = _0372_ || _0328_;
  assign _0374_ = _0373_ || _0292_;
  assign _0375_ = _0374_ || _0293_;
  assign _0376_ = _0375_ || _0294_;
  assign _0377_ = _0376_ || _0295_;
  assign _0378_ = _0377_ || _0296_;
  assign _0379_ = _0378_ || _0297_;
  assign _0380_ = _0379_ || _0298_;
  assign _0381_ = _0380_ || _0299_;
  assign _0382_ = _0381_ || _0282_;
  assign _0383_ = _0382_ || _0283_;
  assign _0384_ = _0383_ || _0284_;
  assign _0385_ = _0384_ || _0285_;
  assign _0386_ = _0385_ || _0286_;
  assign \u0.u_decode.genblk1.u_dec.rd_valid_o = _0386_ || _0287_;
  assign _0387_ = _0312_ || _0304_;
  assign _0388_ = _0387_ || _0306_;
  assign _0389_ = _0388_ || _0307_;
  assign _0390_ = _0389_ || _0311_;
  assign _0391_ = _0390_ || _0308_;
  assign _0392_ = _0391_ || _0305_;
  assign _0393_ = _0392_ || _0309_;
  assign _0394_ = _0393_ || _0310_;
  assign _0395_ = _0394_ || _0302_;
  assign _0396_ = _0395_ || _0303_;
  assign _0397_ = _0396_ || _0313_;
  assign _0398_ = _0397_ || _0314_;
  assign _0399_ = _0398_ || _0316_;
  assign _0400_ = _0399_ || _0317_;
  assign _0401_ = _0400_ || _0318_;
  assign _0402_ = _0401_ || _0321_;
  assign _0403_ = _0402_ || _0322_;
  assign _0404_ = _0403_ || _0315_;
  assign _0405_ = _0404_ || _0319_;
  assign \u0.u_decode.genblk1.u_dec.exec_o = _0405_ || _0320_;
  assign _0406_ = _0323_ || _0324_;
  assign _0407_ = _0406_ || _0325_;
  assign _0408_ = _0407_ || _0326_;
  assign _0409_ = _0408_ || _0327_;
  assign _0410_ = _0409_ || _0328_;
  assign _0411_ = _0410_ || _0329_;
  assign _0412_ = _0411_ || _0330_;
  assign \u0.u_decode.genblk1.u_dec.lsu_o = _0412_ || _0331_;
  assign _0413_ = _0346_ || _0332_;
  assign _0414_ = _0413_ || _0333_;
  assign _0415_ = _0414_ || _0334_;
  assign _0416_ = _0415_ || _0335_;
  assign _0417_ = _0416_ || _0336_;
  assign \u0.u_decode.genblk1.u_dec.branch_o = _0417_ || _0337_;
  assign _0418_ = _0292_ || _0293_;
  assign _0419_ = _0418_ || _0294_;
  assign _0420_ = _0419_ || _0295_;
  assign _0421_ = _0296_ || _0297_;
  assign _0422_ = _0421_ || _0298_;
  assign _0423_ = _0422_ || _0299_;
  assign _0424_ = _0279_ || _0280_;
  assign _0425_ = _0424_ || _0281_;
  assign _0426_ = _0425_ || _0282_;
  assign _0427_ = _0426_ || _0283_;
  assign _0428_ = _0427_ || _0284_;
  assign _0429_ = _0428_ || _0285_;
  assign _0430_ = _0429_ || _0286_;
  assign _0431_ = _0430_ || _0287_;
  assign _0432_ = _0431_ || _0288_;
  assign _0433_ = _0432_ || _0289_;
  assign _0434_ = _0433_ || _0290_;
  assign _0435_ = _0434_ || _0291_;
  assign _0436_ = _0435_ || \u0.u_decode.genblk1.u_dec.invalid_w ;
  assign \u0.u_decode.genblk1.u_dec.csr_o = _0436_ || \u0.u_decode.genblk1.u_dec.fetch_fault_i ;
  assign _0437_ = \u0.u_decode.genblk1.u_dec.exec_o || _0301_;
  assign _0438_ = _0437_ || _0300_;
  assign _0439_ = _0438_ || _0332_;
  assign _0440_ = _0439_ || _0333_;
  assign _0441_ = _0440_ || _0334_;
  assign _0442_ = _0441_ || _0335_;
  assign _0443_ = _0442_ || _0336_;
  assign _0444_ = _0443_ || _0337_;
  assign _0445_ = _0444_ || _0323_;
  assign _0446_ = _0445_ || _0324_;
  assign _0447_ = _0446_ || _0325_;
  assign _0448_ = _0447_ || _0326_;
  assign _0449_ = _0448_ || _0327_;
  assign _0450_ = _0449_ || _0328_;
  assign _0451_ = _0450_ || _0329_;
  assign _0452_ = _0451_ || _0330_;
  assign _0453_ = _0452_ || _0331_;
  assign _0454_ = _0453_ || _0279_;
  assign _0455_ = _0454_ || _0280_;
  assign _0456_ = _0455_ || _0281_;
  assign _0457_ = _0456_ || _0282_;
  assign _0458_ = _0457_ || _0283_;
  assign _0459_ = _0458_ || _0284_;
  assign _0460_ = _0459_ || _0285_;
  assign _0461_ = _0460_ || _0286_;
  assign _0462_ = _0461_ || _0287_;
  assign _0463_ = _0462_ || _0288_;
  assign _0464_ = _0463_ || _0289_;
  assign _0465_ = _0464_ || _0290_;
  assign _0466_ = _0465_ || _0291_;
  assign _0467_ = _0466_ || _0338_;
  assign _0468_ = _0467_ || _0339_;
  assign _0469_ = _0468_ || _0340_;
  assign _0470_ = _0469_ || _0341_;
  assign _0471_ = _0470_ || _0342_;
  assign _0472_ = _0471_ || _0343_;
  assign _0473_ = _0472_ || _0344_;
  assign _0474_ = _0473_ || _0345_;
  assign _0475_ = ~ _0474_;
  assign \u0.u_div.div_complete_w = _0496_ & \u0.u_div.div_busy_q ;
  assign _0485_ = \u0.u_csr.opcode_opcode_i & 32'hfe00707f;
  assign \u0.u_div.div_start_w = \u0.u_div.opcode_valid_i & \u0.u_div.div_rem_inst_w ;
  assign _0486_ = _0485_ == 26'h2004033;
  assign _0487_ = _0485_ == 26'h2006033;
  assign _0488_ = _0485_ == 26'h2005033;
  assign _0489_ = _0485_ == 26'h2007033;
  assign _0490_ = \u0.u_div.divisor_q <= \u0.u_div.dividend_q ;
  assign _0491_ = \u0.u_div.signed_operation_w && \u0.u_csr.opcode_ra_operand_i [31];
  assign _0492_ = \u0.u_div.signed_operation_w && \u0.u_div.opcode_rb_operand_i [31];
  assign _0493_ = _0486_ && _0499_;
  assign _0494_ = _0493_ && _0527_;
  assign _0495_ = _0487_ && \u0.u_csr.opcode_ra_operand_i [31];
  assign _0496_ = ! _0526_;
  assign _0497_ = _0494_ || _0495_;
  assign \u0.u_div.div_operation_w = _0486_ || _0488_;
  assign _0498_ = \u0.u_div.div_operation_w || _0487_;
  assign \u0.u_div.div_rem_inst_w = _0498_ || _0489_;
  assign \u0.u_div.signed_operation_w = _0486_ || _0487_;
  assign _0499_ = \u0.u_csr.opcode_ra_operand_i [31] != \u0.u_div.opcode_rb_operand_i [31];
  assign _0500_ = - \u0.u_csr.opcode_ra_operand_i ;
  assign _0501_ = - \u0.u_div.opcode_rb_operand_i ;
  assign _0502_ = - \u0.u_div.quotient_q ;
  assign _0503_ = - \u0.u_div.dividend_q ;
  assign _0504_ = \u0.u_div.quotient_q | \u0.u_div.q_mask_q ;
  always @(posedge clk_i)
    \u0.u_div.wb_result_q <= _0484_;
  always @(posedge clk_i)
    \u0.u_div.valid_q <= _0483_;
  always @(posedge clk_i)
    \u0.u_div.dividend_q <= _0478_;
  always @(posedge clk_i)
    \u0.u_div.divisor_q <= _0479_;
  always @(posedge clk_i)
    \u0.u_div.quotient_q <= _0482_;
  always @(posedge clk_i)
    \u0.u_div.q_mask_q <= _0481_;
  always @(posedge clk_i)
    \u0.u_div.div_inst_q <= _0477_;
  always @(posedge clk_i)
    \u0.u_div.div_busy_q <= _0476_;
  always @(posedge clk_i)
    \u0.u_div.invert_res_q <= _0480_;
  assign _0505_ = \u0.u_div.div_complete_w ? \u0.u_div.div_result_r : \u0.u_div.wb_result_q ;
  assign _0484_ = rst_i ? 32'h00000000 : _0505_;
  assign _0483_ = rst_i ? 1'h0 : \u0.u_div.div_complete_w ;
  assign \u0.u_div.div_result_r = \u0.u_div.div_inst_q ? _0529_ : _0530_;
  assign _0506_ = \u0.u_div.div_start_w ? _0497_ : \u0.u_div.invert_res_q ;
  assign _0480_ = rst_i ? 1'h0 : _0506_;
  assign _0507_ = \u0.u_div.div_complete_w ? 1'h0 : \u0.u_div.div_busy_q ;
  assign _0508_ = \u0.u_div.div_start_w ? 1'h1 : _0507_;
  assign _0476_ = rst_i ? 1'h0 : _0508_;
  assign _0509_ = \u0.u_div.div_start_w ? \u0.u_div.div_operation_w : \u0.u_div.div_inst_q ;
  assign _0477_ = rst_i ? 1'h0 : _0509_;
  wire [31:0] fangyuan23;
  assign fangyuan23 = { 1'h0, \u0.u_div.q_mask_q [31:1] };
  assign _0510_ = \u0.u_div.div_busy_q ? fangyuan23 : \u0.u_div.q_mask_q ;
  assign _0511_ = \u0.u_div.div_complete_w ? \u0.u_div.q_mask_q : _0510_;
  assign _0512_ = \u0.u_div.div_start_w ? 32'h80000000 : _0511_;
  assign _0481_ = rst_i ? 32'h00000000 : _0512_;
  assign _0513_ = _0490_ ? _0504_ : \u0.u_div.quotient_q ;
  assign _0514_ = \u0.u_div.div_busy_q ? _0513_ : \u0.u_div.quotient_q ;
  assign _0515_ = \u0.u_div.div_complete_w ? \u0.u_div.quotient_q : _0514_;
  assign _0516_ = \u0.u_div.div_start_w ? 32'h00000000 : _0515_;
  assign _0482_ = rst_i ? 32'h00000000 : _0516_;
  wire [62:0] fangyuan24;
  assign fangyuan24 = { 1'h0, \u0.u_div.divisor_q [62:1] };
  assign _0517_ = \u0.u_div.div_busy_q ? fangyuan24 : \u0.u_div.divisor_q ;
  assign _0518_ = \u0.u_div.div_complete_w ? \u0.u_div.divisor_q : _0517_;
  wire [62:0] fangyuan25;
  assign fangyuan25 = { _0501_, 31'h00000000 };
  wire [62:0] fangyuan26;
  assign fangyuan26 = { \u0.u_div.opcode_rb_operand_i , 31'h00000000 };
  assign _0519_ = _0492_ ? fangyuan25 : fangyuan26;
  assign _0520_ = \u0.u_div.div_start_w ? _0519_ : _0518_;
  assign _0479_ = rst_i ? 63'h0000000000000000 : _0520_;
  assign _0521_ = _0490_ ? _0528_ : \u0.u_div.dividend_q ;
  assign _0522_ = \u0.u_div.div_busy_q ? _0521_ : \u0.u_div.dividend_q ;
  assign _0523_ = \u0.u_div.div_complete_w ? \u0.u_div.dividend_q : _0522_;
  assign _0524_ = _0491_ ? _0500_ : \u0.u_csr.opcode_ra_operand_i ;
  assign _0525_ = \u0.u_div.div_start_w ? _0524_ : _0523_;
  assign _0478_ = rst_i ? 32'h00000000 : _0525_;
  assign _0526_ = | \u0.u_div.q_mask_q ;
  assign _0527_ = | \u0.u_div.opcode_rb_operand_i ;
  assign _0528_ = \u0.u_div.dividend_q - \u0.u_div.divisor_q [31:0];
  assign _0529_ = \u0.u_div.invert_res_q ? _0502_ : \u0.u_div.quotient_q ;
  assign _0530_ = \u0.u_div.invert_res_q ? _0503_ : \u0.u_div.dividend_q ;
  wire [31:0] fangyuan27;
  assign fangyuan27 = { \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [7], \u0.u_csr.opcode_opcode_i [30:25], \u0.u_csr.opcode_opcode_i [11:8], 1'h0 };
  assign _0611_ = \u0.u_exec.opcode_pc_i + fangyuan27;
  wire [31:0] fangyuan28;
  assign fangyuan28 = { \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [19:12], \u0.u_csr.opcode_opcode_i [20], \u0.u_csr.opcode_opcode_i [30:21], 1'h0 };
  assign _0612_ = \u0.u_exec.opcode_pc_i + fangyuan28;
  wire [31:0] fangyuan29;
  assign fangyuan29 = { \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31:20] };
  assign _0613_ = \u0.u_csr.opcode_ra_operand_i + fangyuan29;
  assign _0614_ = \u0.u_csr.opcode_opcode_i & 32'hfe00707f;
  assign _0615_ = \u0.u_csr.opcode_opcode_i & 15'h707f;
  assign _0616_ = \u0.u_csr.opcode_opcode_i & 32'hfc00707f;
  assign _0617_ = \u0.u_csr.opcode_opcode_i & 7'h7f;
  assign _0618_ = _0614_ == 6'h33;
  assign _0619_ = _0614_ == 15'h7033;
  assign _0620_ = _0614_ == 15'h6033;
  assign _0621_ = _0614_ == 13'h1033;
  assign _0622_ = _0614_ == 31'h40005033;
  assign _0623_ = _0614_ == 15'h5033;
  assign _0624_ = _0614_ == 31'h40000033;
  assign _0625_ = _0614_ == 15'h4033;
  assign _0626_ = _0614_ == 14'h2033;
  assign _0627_ = _0614_ == 14'h3033;
  assign _0628_ = _0615_ == 5'h13;
  assign _0629_ = _0615_ == 15'h7013;
  assign _0630_ = _0615_ == 14'h2013;
  assign _0631_ = _0615_ == 14'h3013;
  assign _0632_ = _0615_ == 15'h6013;
  assign _0633_ = _0615_ == 15'h4013;
  assign _0634_ = _0616_ == 13'h1013;
  assign _0635_ = _0616_ == 15'h5013;
  assign _0636_ = _0616_ == 31'h40005013;
  assign _0637_ = _0617_ == 6'h37;
  assign _0638_ = _0617_ == 5'h17;
  assign _0639_ = _0617_ == 7'h6f;
  assign _0640_ = _0615_ == 7'h67;
  assign _0641_ = _0615_ == 7'h63;
  assign _0642_ = \u0.u_csr.opcode_ra_operand_i == \u0.u_div.opcode_rb_operand_i ;
  assign _0643_ = _0615_ == 13'h1063;
  assign _0644_ = _0615_ == 15'h4063;
  assign _0645_ = _0615_ == 15'h5063;
  assign _0646_ = _0615_ == 15'h6063;
  assign _0647_ = _0615_ == 15'h7063;
  assign _0648_ = \u0.u_csr.opcode_ra_operand_i >= \u0.u_div.opcode_rb_operand_i ;
  assign _0649_ = \u0.u_exec.branch_r && \u0.u_div.opcode_valid_i ;
  assign \u0.u_exec.branch_d_request_o = _0649_ && \u0.u_exec.branch_taken_r ;
  assign _0650_ = _0639_ || _0640_;
  assign _0651_ = \u0.u_csr.opcode_ra_operand_i < \u0.u_div.opcode_rb_operand_i ;
  assign _0652_ = \u0.u_csr.opcode_ra_operand_i [31] != \u0.u_div.opcode_rb_operand_i [31];
  assign _0653_ = \u0.u_csr.opcode_ra_operand_i != \u0.u_div.opcode_rb_operand_i ;
  assign _0654_ = _0602_ | _0642_;
  always @(posedge clk_i)
    \u0.u_exec.result_q <= _0531_;
  assign _0607_ = _0647_ ? _0648_ : 1'h0;
  assign _0606_ = _0647_ ? 1'h1 : 1'h0;
  assign _0601_ = _0646_ ? _0651_ : _0607_;
  assign _0600_ = _0646_ ? 1'h1 : _0606_;
  assign _0655_ = _0652_ ? \u0.u_div.opcode_rb_operand_i [31] : _0663_[31];
  assign _0656_ = _0645_ ? _0655_ : 1'hx;
  assign _0657_ = _0644_ ? 1'hx : _0656_;
  assign _0658_ = _0643_ ? 1'hx : _0657_;
  assign _0659_ = _0641_ ? 1'hx : _0658_;
  assign _0660_ = _0640_ ? 1'hx : _0659_;
  assign _0602_ = _0639_ ? 1'hx : _0660_;
  assign _0595_ = _0645_ ? _0654_ : _0601_;
  assign _0594_ = _0645_ ? 1'h1 : _0600_;
  assign _0596_ = _0652_ ? \u0.u_csr.opcode_ra_operand_i [31] : _0662_[31];
  assign _0590_ = _0644_ ? _0596_ : _0595_;
  assign _0589_ = _0644_ ? 1'h1 : _0594_;
  assign _0585_ = _0643_ ? _0653_ : _0590_;
  assign _0584_ = _0643_ ? 1'h1 : _0589_;
  assign _0580_ = _0641_ ? _0642_ : _0585_;
  assign _0579_ = _0641_ ? 1'h1 : _0584_;
  assign _0575_[31:1] = _0640_ ? _0613_[31:1] : _0611_[31:1];
  assign _0575_[0] = _0640_ ? 1'h0 : _0611_[0];
  assign _0574_ = _0640_ ? 1'h1 : _0580_;
  assign _0573_ = _0640_ ? 1'h1 : _0579_;
  assign \u0.u_exec.branch_target_r = _0639_ ? _0612_ : _0575_;
  assign \u0.u_exec.branch_taken_r = _0639_ ? 1'h1 : _0574_;
  assign \u0.u_exec.branch_r = _0639_ ? 1'h1 : _0573_;
  assign _0661_ = \u0.u_exec.hold_i ? \u0.u_exec.result_q : \u0.u_exec.alu_p_w ;
  assign _0531_ = rst_i ? 32'h00000000 : _0661_;
  assign _0568_ = _0650_ ? 3'h4 : 3'h0;
  assign _0569_ = _0650_ ? \u0.u_exec.opcode_pc_i : 32'h00000000;
  wire [31:0] fangyuan30;
  assign fangyuan30 = { \u0.u_csr.opcode_opcode_i [31:12], 12'h000 };
  wire [31:0] fangyuan31;
  assign fangyuan31 = { 29'h00000000, _0568_ };
  assign _0567_ = _0638_ ? fangyuan30 : fangyuan31;
  assign _0566_ = _0638_ ? \u0.u_exec.opcode_pc_i : _0569_;
  assign _0565_ = _0638_ ? 3'h4 : _0568_;
  wire [31:0] fangyuan32;
  assign fangyuan32 = { \u0.u_csr.opcode_opcode_i [31:12], 12'h000 };
  assign _0563_ = _0637_ ? fangyuan32 : _0566_;
  assign _0564_ = _0637_ ? 32'h00000000 : _0567_;
  assign _0562_ = _0637_ ? 3'h0 : _0565_;
  wire [31:0] fangyuan33;
  assign fangyuan33 = { 27'h0000000, \u0.u_csr.opcode_opcode_i [24:20] };
  assign _0561_ = _0636_ ? fangyuan33 : _0564_;
  assign _0560_ = _0636_ ? \u0.u_csr.opcode_ra_operand_i : _0563_;
  assign _0559_ = _0636_ ? 3'h3 : _0562_;
  wire [31:0] fangyuan34;
  assign fangyuan34 = { 27'h0000000, \u0.u_csr.opcode_opcode_i [24:20] };
  assign _0558_ = _0635_ ? fangyuan34 : _0561_;
  assign _0557_ = _0635_ ? \u0.u_csr.opcode_ra_operand_i : _0560_;
  assign _0556_ = _0635_ ? 3'h2 : _0559_;
  wire [31:0] fangyuan35;
  assign fangyuan35 = { 27'h0000000, \u0.u_csr.opcode_opcode_i [24:20] };
  assign _0555_ = _0634_ ? fangyuan35 : _0558_;
  assign _0554_ = _0634_ ? \u0.u_csr.opcode_ra_operand_i : _0557_;
  assign _0553_ = _0634_ ? 3'h1 : _0556_;
  wire [31:0] fangyuan36;
  assign fangyuan36 = { \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31:20] };
  assign _0552_ = _0633_ ? fangyuan36 : _0555_;
  assign _0551_ = _0633_ ? \u0.u_csr.opcode_ra_operand_i : _0554_;
  wire [3:0] fangyuan37;
  assign fangyuan37 = { 1'h0, _0553_ };
  assign _0550_ = _0633_ ? 4'h9 : fangyuan37;
  wire [31:0] fangyuan38;
  assign fangyuan38 = { \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31:20] };
  assign _0549_ = _0632_ ? fangyuan38 : _0552_;
  assign _0548_ = _0632_ ? \u0.u_csr.opcode_ra_operand_i : _0551_;
  assign _0547_ = _0632_ ? 4'h8 : _0550_;
  wire [31:0] fangyuan39;
  assign fangyuan39 = { \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31:20] };
  assign _0546_ = _0631_ ? fangyuan39 : _0549_;
  assign _0545_ = _0631_ ? \u0.u_csr.opcode_ra_operand_i : _0548_;
  assign _0544_ = _0631_ ? 4'ha : _0547_;
  wire [31:0] fangyuan40;
  assign fangyuan40 = { \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31:20] };
  assign _0543_ = _0630_ ? fangyuan40 : _0546_;
  assign _0542_ = _0630_ ? \u0.u_csr.opcode_ra_operand_i : _0545_;
  assign _0541_ = _0630_ ? 4'hb : _0544_;
  wire [31:0] fangyuan41;
  assign fangyuan41 = { \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31:20] };
  assign _0540_ = _0629_ ? fangyuan41 : _0543_;
  assign _0539_ = _0629_ ? \u0.u_csr.opcode_ra_operand_i : _0542_;
  assign _0538_ = _0629_ ? 4'h7 : _0541_;
  wire [31:0] fangyuan42;
  assign fangyuan42 = { \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31:20] };
  assign _0537_ = _0628_ ? fangyuan42 : _0540_;
  assign _0536_ = _0628_ ? \u0.u_csr.opcode_ra_operand_i : _0539_;
  assign _0535_ = _0628_ ? 4'h4 : _0538_;
  assign _0534_ = _0627_ ? \u0.u_div.opcode_rb_operand_i : _0537_;
  assign _0533_ = _0627_ ? \u0.u_csr.opcode_ra_operand_i : _0536_;
  assign _0532_ = _0627_ ? 4'ha : _0535_;
  assign _0610_ = _0626_ ? \u0.u_div.opcode_rb_operand_i : _0534_;
  assign _0609_ = _0626_ ? \u0.u_csr.opcode_ra_operand_i : _0533_;
  assign _0608_ = _0626_ ? 4'hb : _0532_;
  assign _0605_ = _0625_ ? \u0.u_div.opcode_rb_operand_i : _0610_;
  assign _0604_ = _0625_ ? \u0.u_csr.opcode_ra_operand_i : _0609_;
  assign _0603_ = _0625_ ? 4'h9 : _0608_;
  assign _0599_ = _0624_ ? \u0.u_div.opcode_rb_operand_i : _0605_;
  assign _0598_ = _0624_ ? \u0.u_csr.opcode_ra_operand_i : _0604_;
  assign _0597_ = _0624_ ? 4'h6 : _0603_;
  assign _0593_ = _0623_ ? \u0.u_div.opcode_rb_operand_i : _0599_;
  assign _0592_ = _0623_ ? \u0.u_csr.opcode_ra_operand_i : _0598_;
  assign _0591_ = _0623_ ? 4'h2 : _0597_;
  assign _0588_ = _0622_ ? \u0.u_div.opcode_rb_operand_i : _0593_;
  assign _0587_ = _0622_ ? \u0.u_csr.opcode_ra_operand_i : _0592_;
  assign _0586_ = _0622_ ? 4'h3 : _0591_;
  assign _0583_ = _0621_ ? \u0.u_div.opcode_rb_operand_i : _0588_;
  assign _0582_ = _0621_ ? \u0.u_csr.opcode_ra_operand_i : _0587_;
  assign _0581_ = _0621_ ? 4'h1 : _0586_;
  assign _0578_ = _0620_ ? \u0.u_div.opcode_rb_operand_i : _0583_;
  assign _0577_ = _0620_ ? \u0.u_csr.opcode_ra_operand_i : _0582_;
  assign _0576_ = _0620_ ? 4'h8 : _0581_;
  assign _0572_ = _0619_ ? \u0.u_div.opcode_rb_operand_i : _0578_;
  assign _0571_ = _0619_ ? \u0.u_csr.opcode_ra_operand_i : _0577_;
  assign _0570_ = _0619_ ? 4'h7 : _0576_;
  assign \u0.u_exec.alu_input_b_r = _0618_ ? \u0.u_div.opcode_rb_operand_i : _0572_;
  assign \u0.u_exec.alu_input_a_r = _0618_ ? \u0.u_csr.opcode_ra_operand_i : _0571_;
  assign \u0.u_exec.alu_func_r = _0618_ ? 4'h4 : _0570_;
  assign _0662_ = \u0.u_csr.opcode_ra_operand_i - \u0.u_div.opcode_rb_operand_i ;
  assign _0663_ = \u0.u_div.opcode_rb_operand_i - \u0.u_csr.opcode_ra_operand_i ;
  assign _0676_ = \u0.u_exec.alu_input_a_r + \u0.u_exec.alu_input_b_r ;
  assign _0677_ = \u0.u_exec.alu_input_a_r & \u0.u_exec.alu_input_b_r ;
  assign _0679_ = \u0.u_exec.alu_func_r == 2'h3;
  assign _0680_ = \u0.u_exec.alu_input_a_r [31] && _0679_;
  assign _0681_ = \u0.u_exec.alu_input_a_r < \u0.u_exec.alu_input_b_r ;
  assign _0682_ = \u0.u_exec.alu_input_a_r [31] != \u0.u_exec.alu_input_b_r [31];
  assign _0683_ = \u0.u_exec.alu_input_a_r | \u0.u_exec.alu_input_b_r ;
  assign _0675_ = _0682_ ? _0694_[0] : _0695_[0];
  assign _0684_ = \u0.u_exec.alu_func_r == 4'hb;
  wire [31:0] fangyuan43;
  assign fangyuan43 = { _0673_, _0672_[31:16] };
  assign _0674_ = \u0.u_exec.alu_input_b_r [4] ? fangyuan43 : _0672_;
  assign _0685_[0] = \u0.u_exec.alu_func_r == 2'h2;
  wire [31:0] fangyuan44;
  assign fangyuan44 = { _0673_[15:8], _0671_[31:8] };
  assign _0672_ = \u0.u_exec.alu_input_b_r [3] ? fangyuan44 : _0671_;
  wire [31:0] fangyuan45;
  assign fangyuan45 = { _0673_[15:12], _0670_[31:4] };
  assign _0671_ = \u0.u_exec.alu_input_b_r [2] ? fangyuan45 : _0670_;
  wire [1:0] fangyuan46;
  assign fangyuan46 = { _0685_[0], _0679_ };
  assign _0686_ = | fangyuan46;
  wire [31:0] fangyuan47;
  assign fangyuan47 = { _0673_[15:14], _0669_[31:2] };
  assign _0670_ = \u0.u_exec.alu_input_b_r [1] ? fangyuan47 : _0669_;
  wire [31:0] fangyuan48;
  assign fangyuan48 = { _0673_[15], \u0.u_exec.alu_input_a_r [31:1] };
  assign _0669_ = \u0.u_exec.alu_input_b_r [0] ? fangyuan48 : \u0.u_exec.alu_input_a_r ;
  assign _0673_ = _0680_ ? 16'hffff : 16'h0000;
  wire [31:0] fangyuan49;
  assign fangyuan49 = { _0668_[15:0], 16'h0000 };
  assign _0664_ = \u0.u_exec.alu_input_b_r [4] ? fangyuan49 : _0668_;
  assign _0687_ = \u0.u_exec.alu_func_r == 1'h1;
  wire [31:0] fangyuan50;
  assign fangyuan50 = { _0667_[23:0], 8'h00 };
  assign _0668_ = \u0.u_exec.alu_input_b_r [3] ? fangyuan50 : _0667_;
  wire [31:0] fangyuan51;
  assign fangyuan51 = { _0666_[27:0], 4'h0 };
  assign _0667_ = \u0.u_exec.alu_input_b_r [2] ? fangyuan51 : _0666_;
  wire [31:0] fangyuan52;
  assign fangyuan52 = { _0665_[29:0], 2'h0 };
  assign _0666_ = \u0.u_exec.alu_input_b_r [1] ? fangyuan52 : _0665_;
  wire [31:0] fangyuan53;
  assign fangyuan53 = { \u0.u_exec.alu_input_a_r [30:0], 1'h0 };
  assign _0665_ = \u0.u_exec.alu_input_b_r [0] ? fangyuan53 : \u0.u_exec.alu_input_a_r ;
  wire [287:0] fangyuan54;
  assign fangyuan54 = { _0664_, _0674_, _0676_, \u0.u_exec.u_alu.sub_res_w , _0677_, _0683_, _0696_, 31'h00000000, _0678_[0], 31'h00000000, _0675_ };
  wire [8:0] fangyuan55;
  assign fangyuan55 = { _0687_, _0686_, _0693_, _0692_, _0691_, _0690_, _0689_, _0688_, _0684_ };
  always @(\u0.u_exec.alu_input_a_r or fangyuan54 or fangyuan55) begin
    casez (fangyuan55)
      9'b????????1 :
        \u0.u_exec.alu_p_w = fangyuan54 [31:0] ;
      9'b???????1? :
        \u0.u_exec.alu_p_w = fangyuan54 [63:32] ;
      9'b??????1?? :
        \u0.u_exec.alu_p_w = fangyuan54 [95:64] ;
      9'b?????1??? :
        \u0.u_exec.alu_p_w = fangyuan54 [127:96] ;
      9'b????1???? :
        \u0.u_exec.alu_p_w = fangyuan54 [159:128] ;
      9'b???1????? :
        \u0.u_exec.alu_p_w = fangyuan54 [191:160] ;
      9'b??1?????? :
        \u0.u_exec.alu_p_w = fangyuan54 [223:192] ;
      9'b?1??????? :
        \u0.u_exec.alu_p_w = fangyuan54 [255:224] ;
      9'b1???????? :
        \u0.u_exec.alu_p_w = fangyuan54 [287:256] ;
      default:
        \u0.u_exec.alu_p_w = \u0.u_exec.alu_input_a_r ;
    endcase
  end
  assign _0688_ = \u0.u_exec.alu_func_r == 4'ha;
  assign _0689_ = \u0.u_exec.alu_func_r == 4'h9;
  assign _0690_ = \u0.u_exec.alu_func_r == 4'h8;
  assign _0691_ = \u0.u_exec.alu_func_r == 3'h7;
  assign _0692_ = \u0.u_exec.alu_func_r == 3'h6;
  assign _0693_ = \u0.u_exec.alu_func_r == 3'h4;
  assign \u0.u_exec.u_alu.sub_res_w = \u0.u_exec.alu_input_a_r - \u0.u_exec.alu_input_b_r ;
  assign _0678_[0] = _0681_ ? 1'h1 : 1'h0;
  assign _0694_[0] = \u0.u_exec.alu_input_a_r [31] ? 1'h1 : 1'h0;
  assign _0695_[0] = \u0.u_exec.u_alu.sub_res_w [31] ? 1'h1 : 1'h0;
  assign _0696_ = \u0.u_exec.alu_input_a_r ^ \u0.u_exec.alu_input_b_r ;
  wire [31:0] fangyuan56;
  assign fangyuan56 = { \u0.u_fetch.pc_f_q [31:2], 2'h0 };
  assign _0706_ = fangyuan56 + 3'h4;
  assign _0707_ = \u0.u_fetch.active_q & \u0.u_fetch.fetch_accept_i ;
  assign \fifo_i_pc.wr = _0707_ & _0713_;
  assign \u0.u_decode.genblk1.u_dec.valid_i = _0717_ & _0715_;
  assign _0708_ = \fifo_i_pc.wr && mem_i_accept_i;
  assign _0709_ = \u0.u_fetch.branch_q && _0718_;
  assign \u0.u_fetch.icache_busy_w = \u0.u_fetch.icache_fetch_q && _0714_;
  assign _0710_ = \u0.u_decode.genblk1.u_dec.valid_i && _0711_;
  assign _0711_ = ! \u0.u_fetch.fetch_accept_i ;
  assign _0712_ = ! mem_i_accept_i;
  assign _0713_ = ! \u0.u_fetch.icache_busy_w ;
  assign _0714_ = ! mem_i_valid_i;
  assign _0715_ = ! \u0.u_fetch.fetch_resp_drop_w ;
  assign _0716_ = _0711_ || \u0.u_fetch.icache_busy_w ;
  assign \u0.u_fetch.stall_w = _0716_ || _0712_;
  assign _0717_ = mem_i_valid_i || \u0.u_fetch.skid_valid_q ;
  assign _0718_ = ~ \u0.u_fetch.stall_w ;
  assign \u0.u_fetch.fetch_resp_drop_w = \u0.u_fetch.branch_q | \u0.u_fetch.branch_d_q ;
  always @(posedge clk_i)
    \u0.u_fetch.skid_buffer_q <= _0704_;
  always @(posedge clk_i)
    \u0.u_fetch.skid_valid_q <= _0705_;
  always @(posedge clk_i)
    \u0.u_fetch.pc_d_q <= _0702_;
  always @(posedge clk_i)
    \u0.u_fetch.branch_d_q <= _0698_;
  always @(posedge clk_i)
    \u0.u_fetch.pc_f_q <= _0703_;
  always @(posedge clk_i)
    \u0.u_fetch.icache_fetch_q <= _0701_;
  always @(posedge clk_i)
    \u0.u_fetch.active_q <= _0697_;
  always @(posedge clk_i)
    \u0.u_fetch.branch_q <= _0700_;
  always @(posedge clk_i)
    \u0.u_fetch.branch_pc_q <= _0699_;
  assign _0719_ = _0710_ ? 1'h1 : 1'h0;
  assign _0705_ = rst_i ? 1'h0 : _0719_;
  wire [65:0] fangyuan57;
  assign fangyuan57 = { \u0.u_decode.fetch_in_fault_page_i , \u0.u_decode.fetch_in_fault_fetch_i , \u0.u_exec.opcode_pc_i , \u0.u_decode.fetch_in_instr_i };
  assign _0720_ = _0710_ ? fangyuan57 : 66'h00000000000000000;
  assign _0704_ = rst_i ? 66'h00000000000000000 : _0720_;
  assign _0721_ = _0708_ ? \u0.u_fetch.pc_f_q : \u0.u_fetch.pc_d_q ;
  assign _0702_ = rst_i ? 32'h00000000 : _0721_;
  assign _0722_ = \u0.u_fetch.stall_w ? \u0.u_fetch.branch_d_q : 1'h0;
  assign _0723_ = _0709_ ? 1'h1 : _0722_;
  assign _0698_ = rst_i ? 1'h0 : _0723_;
  assign _0724_ = \u0.u_fetch.stall_w ? \u0.u_fetch.pc_f_q : _0706_;
  assign _0725_ = _0709_ ? \u0.u_fetch.branch_pc_q : _0724_;
  assign _0703_ = rst_i ? 32'h00000000 : _0725_;
  assign _0726_ = mem_i_valid_i ? 1'h0 : \u0.u_fetch.icache_fetch_q ;
  assign _0727_ = _0708_ ? 1'h1 : _0726_;
  assign _0701_ = rst_i ? 1'h0 : _0727_;
  assign _0728_ = _0709_ ? 1'h1 : \u0.u_fetch.active_q ;
  assign _0697_ = rst_i ? 1'h0 : _0728_;
  assign _0729_ = _0708_ ? 32'h00000000 : \u0.u_fetch.branch_pc_q ;
  assign _0730_ = \u0.u_fetch.branch_request_i ? \u0.u_fetch.branch_pc_i : _0729_;
  assign _0699_ = rst_i ? 32'h00000000 : _0730_;
  assign _0731_ = _0708_ ? 1'h0 : \u0.u_fetch.branch_q ;
  assign _0732_ = \u0.u_fetch.branch_request_i ? 1'h1 : _0731_;
  assign _0700_ = rst_i ? 1'h0 : _0732_;
  wire [31:0] fangyuan58;
  assign fangyuan58 = { \u0.u_fetch.pc_d_q [31:2], 2'h0 };
  assign \u0.u_exec.opcode_pc_i = \u0.u_fetch.skid_valid_q ? \u0.u_fetch.skid_buffer_q [63:32] : fangyuan58;
  assign \u0.u_decode.fetch_in_instr_i = \u0.u_fetch.skid_valid_q ? \u0.u_fetch.skid_buffer_q [31:0] : mem_i_inst_i;
  assign \u0.u_decode.fetch_in_fault_fetch_i = \u0.u_fetch.skid_valid_q ? \u0.u_fetch.skid_buffer_q [64] : mem_i_error_i;
  assign \u0.u_decode.fetch_in_fault_page_i = \u0.u_fetch.skid_valid_q ? \u0.u_fetch.skid_buffer_q [65] : 1'h0;
  assign _0744_ = 1'h0 & _0769_;
  assign _0745_ = \u0.u_decode.genblk1.u_dec.valid_i & _0770_;
  assign \u0.u_issue.opcode_valid_w = _0745_ & _0771_;
  assign \u0.u_csr.opcode_valid_i = \u0.u_div.opcode_valid_i & _0772_;
  assign _0747_ = \u0.u_issue.pipe_rd_wb_w == \u0.u_csr.opcode_opcode_i [19:15];
  assign _0748_ = \u0.u_issue.pipe_rd_wb_w == \u0.u_csr.opcode_opcode_i [24:20];
  assign _0749_ = \u0.u_issue.pipe_rd_e2_w == \u0.u_csr.opcode_opcode_i [19:15];
  assign _0750_ = \u0.u_issue.pipe_rd_e2_w == \u0.u_csr.opcode_opcode_i [24:20];
  assign _0751_ = \u0.u_issue.pipe_rd_e1_w == \u0.u_csr.opcode_opcode_i [19:15];
  assign _0752_ = \u0.u_issue.pipe_rd_e1_w == \u0.u_csr.opcode_opcode_i [24:20];
  assign _0753_ = ! \u0.u_csr.opcode_opcode_i [19:15];
  assign _0754_ = ! \u0.u_csr.opcode_opcode_i [24:20];
  assign _0755_ = \u0.u_div.opcode_valid_i && \u0.u_decode.genblk1.u_dec.div_o ;
  assign _0756_ = \u0.u_csr.opcode_valid_i && \u0.u_decode.genblk1.u_dec.csr_o ;
  assign _0757_ = _0761_ && _0763_;
  assign _0758_ = \u0.u_issue.opcode_valid_w && _0759_;
  assign \u0.u_csr.opcode_invalid_i = \u0.u_div.opcode_valid_i && \u0.u_decode.genblk1.u_dec.invalid_w ;
  assign _0759_ = ! _0768_;
  assign _0760_ = \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [1] || \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [5];
  assign _0761_ = \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [1] || \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [2];
  assign _0762_ = \u0.u_decode.genblk1.u_dec.mul_o || \u0.u_decode.genblk1.u_dec.div_o ;
  assign _0763_ = _0762_ || \u0.u_decode.genblk1.u_dec.csr_o ;
  assign _0764_ = \u0.u_issue.lsu_stall_i || \u0.u_exec.hold_i ;
  assign _0765_ = _0764_ || \u0.u_issue.div_pending_q ;
  assign _0766_ = _0765_ || \u0.u_issue.csr_pending_q ;
  assign _0767_ = _0780_ || _0781_;
  assign _0768_ = _0767_ || _0782_;
  assign \u0.u_csr.interrupt_inhibit_i = \u0.u_issue.csr_pending_q || \u0.u_decode.genblk1.u_dec.csr_o ;
  assign _0769_ = ~ _0783_;
  assign _0770_ = ~ \u0.u_issue.pipe_squash_e1_e2_w ;
  assign _0771_ = ~ \u0.u_csr.branch_q ;
  assign _0772_ = ~ \u0.u_csr.take_interrupt_q ;
  assign _0773_ = _0744_ | _0783_;
  assign \u0.u_fetch.branch_request_i = \u0.u_csr.branch_q | \u0.u_exec.branch_d_request_o ;
  always @(posedge clk_i)
    \u0.u_issue.csr_pending_q <= _0733_;
  always @(posedge clk_i)
    \u0.u_issue.div_pending_q <= _0734_;
  assign \u0.u_div.opcode_rb_operand_i = _0754_ ? 32'h00000000 : _0743_;
  assign \u0.u_csr.opcode_ra_operand_i = _0753_ ? 32'h00000000 : _0742_;
  assign _0743_ = _0752_ ? \u0.u_exec.result_q : _0739_;
  assign _0742_ = _0751_ ? \u0.u_exec.result_q : _0738_;
  assign _0739_ = _0750_ ? \u0.u_issue.pipe_result_e2_w : _0736_;
  assign _0738_ = _0749_ ? \u0.u_issue.pipe_result_e2_w : _0735_;
  assign _0736_ = _0748_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.issue_rb_value_w ;
  assign _0735_ = _0747_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.issue_ra_value_w ;
  assign _0740_ = _0758_ ? 1'h1 : 1'h0;
  assign \u0.u_div.opcode_valid_i = _0766_ ? 1'h0 : _0740_;
  assign _0741_ = _0757_ ? 32'hffffffff : _0737_;
  assign _0737_ = _0760_ ? _0773_ : 32'h00000000;
  assign _0774_ = \u0.u_issue.pipe_csr_wb_w ? 1'h0 : \u0.u_issue.csr_pending_q ;
  assign _0775_ = _0756_ ? 1'h1 : _0774_;
  assign _0776_ = \u0.u_issue.pipe_squash_e1_e2_w ? 1'h0 : _0775_;
  assign _0733_ = rst_i ? 1'h0 : _0776_;
  assign _0777_ = \u0.u_div.valid_q ? 1'h0 : \u0.u_issue.div_pending_q ;
  assign _0778_ = _0755_ ? 1'h1 : _0777_;
  assign _0779_ = \u0.u_issue.pipe_squash_e1_e2_w ? 1'h0 : _0778_;
  assign _0734_ = rst_i ? 1'h0 : _0779_;
  wire [31:0] _2951_ ;
  assign _2951_ = _0741_;
  assign _0780_ = _2951_[\u0.u_csr.opcode_opcode_i [19:15] +: 1];
  wire [31:0] _2952_ ;
  assign _2952_ = _0741_;
  assign _0781_ = _2952_[\u0.u_csr.opcode_opcode_i [24:20] +: 1];
  wire [31:0] _2953_ ;
  assign _2953_ = _0741_;
  assign _0782_ = _2953_[\u0.u_csr.opcode_opcode_i [11:7] +: 1];
  assign _0783_ = 1'h1 << \u0.u_issue.pipe_rd_e1_w ;
  assign \u0.u_fetch.branch_pc_i = \u0.u_csr.branch_q ? \u0.u_csr.branch_target_q : \u0.u_exec.branch_target_r ;
  assign \u0.u_issue.issue_fault_w = \u0.u_decode.fetch_in_fault_fetch_i ? 5'h11 : _0746_[4:0];
  assign _0746_[4:0] = \u0.u_decode.fetch_in_fault_page_i ? 5'h1c : 5'h00;
  assign \u0.u_fetch.fetch_accept_i = \u0.u_issue.opcode_valid_w ? \u0.u_csr.opcode_valid_i : 1'h1;
  assign _0807_ = \u0.u_decode.genblk1.u_dec.lsu_o & \u0.u_decode.genblk1.u_dec.rd_valid_o ;
  assign _0808_ = _0807_ & _0838_;
  assign _0809_ = \u0.u_decode.genblk1.u_dec.lsu_o & _0839_;
  assign _0810_ = _0809_ & _0838_;
  assign _0811_ = \u0.u_decode.genblk1.u_dec.csr_o & _0838_;
  assign _0812_ = \u0.u_decode.genblk1.u_dec.div_o & _0838_;
  assign _0813_ = \u0.u_decode.genblk1.u_dec.mul_o & _0838_;
  assign _0814_ = \u0.u_decode.genblk1.u_dec.branch_o & _0838_;
  assign _0815_ = \u0.u_decode.genblk1.u_dec.rd_valid_o & _0838_;
  wire [4:0] fangyuan59;
  assign fangyuan59 = { \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [7], \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [7], \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [7], \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [7], \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [7] };
  assign \u0.u_issue.pipe_rd_e1_w = fangyuan59 & \u0.u_issue.u_pipe_ctrl.opcode_e1_q [11:7];
  assign \u0.u_issue.u_pipe_ctrl.valid_e2_w = \u0.u_issue.u_pipe_ctrl.valid_e2_q & _0840_;
  wire [4:0] fangyuan60;
  assign fangyuan60 = { _0825_, _0825_, _0825_, _0825_, _0825_ };
  assign \u0.u_issue.pipe_rd_e2_w = fangyuan60 & \u0.u_issue.u_pipe_ctrl.opcode_e2_q [11:7];
  assign _0816_ = _0847_ & _0843_;
  assign _0817_ = \u0.u_issue.u_pipe_ctrl.ctrl_e2_q & 10'h37f;
  assign \u0.u_issue.u_pipe_ctrl.valid_wb_o = \u0.u_issue.u_pipe_ctrl.valid_wb_q & _0840_;
  assign \u0.u_issue.pipe_csr_wb_w = \u0.u_issue.u_pipe_ctrl.ctrl_wb_q [3] & _0840_;
  wire [4:0] fangyuan61;
  assign fangyuan61 = { _0832_, _0832_, _0832_, _0832_, _0832_ };
  assign \u0.u_issue.pipe_rd_wb_w = fangyuan61 & \u0.u_issue.u_pipe_ctrl.opcode_wb_q [11:7];
  assign \u0.u_issue.u_pipe_ctrl.branch_misaligned_w = \u0.u_exec.branch_d_request_o && _0835_;
  assign _0819_ = \u0.u_div.opcode_valid_i && \u0.u_div.opcode_valid_i ;
  assign _0820_ = _0819_ && _0836_;
  assign _0821_ = $signed(32'h00000001) && \u0.u_issue.u_pipe_ctrl.valid_e2_w ;
  assign _0822_ = _0821_ && _0834_;
  assign _0823_ = _0821_ && \u0.u_issue.u_pipe_ctrl.ctrl_e2_q [5];
  assign _0824_ = \u0.u_issue.u_pipe_ctrl.valid_e2_w && \u0.u_issue.u_pipe_ctrl.ctrl_e2_q [7];
  assign _0825_ = _0824_ && _0841_;
  assign _0826_ = \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [4] && _0842_;
  assign _0827_ = \u0.u_issue.u_pipe_ctrl.valid_e2_q && _0834_;
  assign _0828_ = _0827_ && \u0.u_issue.u_pipe_ctrl.mem_complete_i ;
  assign _0829_ = \u0.u_issue.u_pipe_ctrl.valid_e2_w && _0834_;
  assign _0830_ = \u0.u_issue.u_pipe_ctrl.valid_e2_w && \u0.u_issue.u_pipe_ctrl.ctrl_e2_q [5];
  assign _0831_ = \u0.u_issue.u_pipe_ctrl.valid_wb_o && \u0.u_issue.u_pipe_ctrl.ctrl_wb_q [7];
  assign _0832_ = _0831_ && _0841_;
  assign _0833_ = \u0.u_issue.pipe_squash_e1_e2_w || 1'h0;
  assign _0834_ = \u0.u_issue.u_pipe_ctrl.ctrl_e2_q [1] || \u0.u_issue.u_pipe_ctrl.ctrl_e2_q [2];
  assign \u0.u_exec.hold_i = _0826_ || _0816_;
  assign _0835_ = | \u0.u_exec.branch_target_r [1:0];
  assign _0836_ = ~ _0833_;
  assign _0837_ = ~ _0846_;
  assign _0838_ = ~ \u0.u_csr.take_interrupt_q ;
  assign _0839_ = ~ \u0.u_decode.genblk1.u_dec.rd_valid_o ;
  assign _0840_ = ~ \u0.u_exec.hold_i ;
  assign _0841_ = ~ \u0.u_exec.hold_i ;
  assign _0842_ = ~ \u0.u_div.valid_q ;
  assign _0843_ = ~ \u0.u_issue.u_pipe_ctrl.mem_complete_i ;
  assign _0844_ = \u0.u_decode.genblk1.u_dec.lsu_o | \u0.u_decode.genblk1.u_dec.csr_o ;
  assign _0845_ = _0844_ | \u0.u_decode.genblk1.u_dec.div_o ;
  assign _0846_ = _0845_ | \u0.u_decode.genblk1.u_dec.mul_o ;
  assign _0847_ = \u0.u_issue.u_pipe_ctrl.ctrl_e2_q [1] | \u0.u_issue.u_pipe_ctrl.ctrl_e2_q [2];
  assign \u0.u_issue.pipe_squash_e1_e2_w = \u0.u_issue.u_pipe_ctrl.squash_e1_e2_w | \u0.u_issue.u_pipe_ctrl.squash_e1_e2_q ;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.valid_wb_q <= _0805_;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.ctrl_wb_q <= _0790_;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.csr_wr_wb_q <= _0787_;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.csr_wdata_wb_q <= _0785_;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.result_wb_q <= _0801_;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.pc_wb_q <= _0799_;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.opcode_wb_q <= _0796_;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.exception_wb_q <= _0793_;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.squash_e1_e2_q <= _0802_;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.result_e2_q <= _0800_;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.valid_e2_q <= _0804_;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.ctrl_e2_q <= _0789_;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.csr_wr_e2_q <= _0786_;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.csr_wdata_e2_q <= _0784_;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.pc_e2_q <= _0798_;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.opcode_e2_q <= _0795_;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.exception_e2_q <= _0792_;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.exception_e1_q <= _0791_;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.valid_e1_q <= _0803_;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.ctrl_e1_q <= _0788_;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.pc_e1_q <= _0797_;
  always @(posedge clk_i)
    \u0.u_issue.u_pipe_ctrl.opcode_e1_q <= _0794_;
  assign _0848_ = 1'h0 ? 6'h00 : \u0.u_issue.u_pipe_ctrl.exception_e2_r ;
  assign _0849_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.exception_wb_q : _0848_;
  assign _0793_ = rst_i ? 6'h00 : _0849_;
  assign _0850_ = 1'h0 ? 32'h00000000 : \u0.u_issue.u_pipe_ctrl.opcode_e2_q ;
  assign _0851_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.opcode_wb_q : _0850_;
  assign _0796_ = rst_i ? 32'h00000000 : _0851_;
  assign _0852_ = 1'h0 ? 32'h00000000 : \u0.u_issue.u_pipe_ctrl.pc_e2_q ;
  assign _0853_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.pc_wb_q : _0852_;
  assign _0799_ = rst_i ? 32'h00000000 : _0853_;
  assign _0854_ = _0830_ ? \u0.u_mul.result_e2_q : \u0.u_issue.u_pipe_ctrl.result_e2_q ;
  assign _0855_ = _0829_ ? \u0.u_issue.u_pipe_ctrl.mem_result_e2_i : _0854_;
  assign _0856_ = 1'h0 ? 32'h00000000 : _0855_;
  assign _0857_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.result_wb_q : _0856_;
  assign _0801_ = rst_i ? 32'h00000000 : _0857_;
  assign _0858_ = 1'h0 ? 32'h00000000 : \u0.u_issue.u_pipe_ctrl.csr_wdata_e2_q ;
  assign _0859_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.csr_wdata_wb_q : _0858_;
  assign _0785_ = rst_i ? 32'h00000000 : _0859_;
  assign _0860_ = 1'h0 ? 1'h0 : \u0.u_issue.u_pipe_ctrl.csr_wr_e2_q ;
  assign _0861_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.csr_wr_wb_q : _0860_;
  assign _0787_ = rst_i ? 1'h0 : _0861_;
  assign _0862_ = \u0.u_issue.u_pipe_ctrl.squash_e1_e2_w ? _0817_ : \u0.u_issue.u_pipe_ctrl.ctrl_e2_q ;
  assign _0863_ = 1'h0 ? 10'h000 : _0862_;
  assign _0864_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.ctrl_wb_q : _0863_;
  assign _0790_ = rst_i ? 10'h000 : _0864_;
  assign _0865_ = _0867_ ? 1'h0 : \u0.u_issue.u_pipe_ctrl.valid_e2_q ;
  assign _0867_ = | _0866_;
  assign _0866_[0] = \u0.u_issue.u_pipe_ctrl.exception_e2_r == 5'h14;
  assign _0866_[1] = \u0.u_issue.u_pipe_ctrl.exception_e2_r == 5'h15;
  assign _0866_[2] = \u0.u_issue.u_pipe_ctrl.exception_e2_r == 5'h16;
  assign _0866_[3] = \u0.u_issue.u_pipe_ctrl.exception_e2_r == 5'h17;
  assign _0866_[4] = \u0.u_issue.u_pipe_ctrl.exception_e2_r == 5'h1d;
  assign _0866_[5] = \u0.u_issue.u_pipe_ctrl.exception_e2_r == 5'h1f;
  assign _0868_ = 1'h0 ? 1'h0 : _0865_;
  assign _0869_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.valid_wb_q : _0868_;
  assign _0805_ = rst_i ? 1'h0 : _0869_;
  assign _0870_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.squash_e1_e2_q : \u0.u_issue.u_pipe_ctrl.squash_e1_e2_w ;
  assign _0802_ = rst_i ? 1'h0 : _0870_;
  wire [5:0] fangyuan62;
  assign fangyuan62 = { 1'h0, \u0.u_issue.u_pipe_ctrl.mem_exception_e2_i [4:0] };
  assign \u0.u_issue.u_pipe_ctrl.exception_e2_r = _0828_ ? fangyuan62 : \u0.u_issue.u_pipe_ctrl.exception_e2_q ;
  assign _0806_ = _0823_ ? \u0.u_mul.result_e2_q : \u0.u_issue.u_pipe_ctrl.result_e2_q ;
  assign \u0.u_issue.pipe_result_e2_w = _0822_ ? \u0.u_issue.u_pipe_ctrl.mem_result_e2_i : _0806_;
  assign _0871_ = _0872_ ? \u0.u_issue.u_pipe_ctrl.exception_e1_q : \u0.u_csr.exception_e1_q ;
  assign _0873_ = \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [8] ? 6'h20 : _0871_;
  assign _0874_ = _0833_ ? 6'h00 : _0873_;
  assign _0875_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.exception_e2_q : _0874_;
  assign _0792_ = rst_i ? 6'h00 : _0875_;
  assign _0876_ = _0833_ ? 32'h00000000 : \u0.u_issue.u_pipe_ctrl.opcode_e1_q ;
  assign _0877_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.opcode_e2_q : _0876_;
  assign _0795_ = rst_i ? 32'h00000000 : _0877_;
  assign _0878_ = _0833_ ? 32'h00000000 : \u0.u_issue.u_pipe_ctrl.pc_e1_q ;
  assign _0879_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.pc_e2_q : _0878_;
  assign _0798_ = rst_i ? 32'h00000000 : _0879_;
  assign _0880_ = _0833_ ? 32'h00000000 : \u0.u_csr.csr_wdata_e1_q ;
  assign _0881_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.csr_wdata_e2_q : _0880_;
  assign _0784_ = rst_i ? 32'h00000000 : _0881_;
  assign _0882_ = _0833_ ? 1'h0 : \u0.u_csr.rd_valid_e1_q ;
  assign _0883_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.csr_wr_e2_q : _0882_;
  assign _0786_ = rst_i ? 1'h0 : _0883_;
  assign _0884_ = _0833_ ? 10'h000 : \u0.u_issue.u_pipe_ctrl.ctrl_e1_q ;
  assign _0885_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.ctrl_e2_q : _0884_;
  assign _0789_ = rst_i ? 10'h000 : _0885_;
  assign _0886_ = _0872_ ? 1'h0 : \u0.u_issue.u_pipe_ctrl.valid_e1_q ;
  assign _0887_ = \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [8] ? \u0.u_issue.u_pipe_ctrl.valid_e1_q : _0886_;
  assign _0888_ = _0833_ ? 1'h0 : _0887_;
  assign _0889_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.valid_e2_q : _0888_;
  assign _0804_ = rst_i ? 1'h0 : _0889_;
  assign _0890_ = \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [3] ? \u0.u_csr.rd_result_e1_q : \u0.u_exec.result_q ;
  assign _0891_ = \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [4] ? \u0.u_div.wb_result_q : _0890_;
  assign _0892_ = _0833_ ? 32'h00000000 : _0891_;
  assign _0893_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.result_e2_q : _0892_;
  assign _0800_ = rst_i ? 32'h00000000 : _0893_;
  assign _0894_ = _0820_ ? 1'h1 : 1'h0;
  assign _0895_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [9] : _0894_;
  assign _0788_[9] = rst_i ? 1'h0 : _0895_;
  assign _0896_ = _0820_ ? _0815_ : 1'h0;
  assign _0897_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [7] : _0896_;
  assign _0788_[7] = rst_i ? 1'h0 : _0897_;
  assign _0898_ = _0820_ ? _0814_ : 1'h0;
  assign _0899_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [6] : _0898_;
  assign _0788_[6] = rst_i ? 1'h0 : _0899_;
  assign _0900_ = _0820_ ? _0813_ : 1'h0;
  assign _0901_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [5] : _0900_;
  assign _0788_[5] = rst_i ? 1'h0 : _0901_;
  assign _0902_ = _0820_ ? _0812_ : 1'h0;
  assign _0903_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [4] : _0902_;
  assign _0788_[4] = rst_i ? 1'h0 : _0903_;
  assign _0904_ = _0820_ ? _0811_ : 1'h0;
  assign _0905_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [3] : _0904_;
  assign _0788_[3] = rst_i ? 1'h0 : _0905_;
  assign _0906_ = _0820_ ? _0810_ : 1'h0;
  assign _0907_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [2] : _0906_;
  assign _0788_[2] = rst_i ? 1'h0 : _0907_;
  assign _0908_ = _0820_ ? _0808_ : 1'h0;
  assign _0909_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [1] : _0908_;
  assign _0788_[1] = rst_i ? 1'h0 : _0909_;
  assign _0910_ = _0820_ ? _0837_ : 1'h0;
  assign _0911_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [0] : _0910_;
  assign _0788_[0] = rst_i ? 1'h0 : _0911_;
  assign _0912_ = _0820_ ? \u0.u_csr.take_interrupt_q : 1'h0;
  assign _0913_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [8] : _0912_;
  assign _0788_[8] = rst_i ? 1'h0 : _0913_;
  assign _0914_ = _0820_ ? \u0.u_csr.opcode_opcode_i : 32'h00000000;
  assign _0915_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.opcode_e1_q : _0914_;
  assign _0794_ = rst_i ? 32'h00000000 : _0915_;
  assign _0916_ = _0820_ ? \u0.u_exec.opcode_pc_i : 32'h00000000;
  assign _0917_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.pc_e1_q : _0916_;
  assign _0797_ = rst_i ? 32'h00000000 : _0917_;
  assign _0918_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.valid_e1_q : _0894_;
  assign _0803_ = rst_i ? 1'h0 : _0918_;
  assign _0919_ = _0820_ ? _0922_ : 6'h00;
  assign _0920_ = \u0.u_exec.hold_i ? \u0.u_issue.u_pipe_ctrl.exception_e1_q : _0919_;
  assign _0791_ = rst_i ? 6'h00 : _0920_;
  wire [5:0] fangyuan63;
  assign fangyuan63 = { 1'h0, \u0.u_issue.issue_fault_w };
  assign _0921_ = | fangyuan63;
  assign _0872_ = | \u0.u_issue.u_pipe_ctrl.exception_e1_q ;
  assign \u0.u_issue.u_pipe_ctrl.squash_e1_e2_w = | \u0.u_issue.u_pipe_ctrl.exception_e2_r ;
  wire [5:0] fangyuan64;
  assign fangyuan64 = { 1'h0, \u0.u_issue.issue_fault_w };
  wire [5:0] fangyuan65;
  assign fangyuan65 = { 1'h0, _0818_[4:0] };
  assign _0922_ = _0921_ ? fangyuan64 : fangyuan65;
  assign _0818_[4:0] = \u0.u_issue.u_pipe_ctrl.branch_misaligned_w ? 5'h10 : 5'h00;
  assign _0954_ = \u0.u_issue.pipe_rd_wb_w == 1'h1;
  assign _0955_ = \u0.u_issue.pipe_rd_wb_w == 2'h2;
  assign _0956_ = \u0.u_issue.pipe_rd_wb_w == 2'h3;
  assign _0957_ = \u0.u_issue.pipe_rd_wb_w == 3'h4;
  assign _0958_ = \u0.u_issue.pipe_rd_wb_w == 3'h5;
  assign _0959_ = \u0.u_issue.pipe_rd_wb_w == 3'h6;
  assign _0960_ = \u0.u_issue.pipe_rd_wb_w == 3'h7;
  assign _0961_ = \u0.u_issue.pipe_rd_wb_w == 4'h8;
  assign _0962_ = \u0.u_issue.pipe_rd_wb_w == 4'h9;
  assign _0963_ = \u0.u_issue.pipe_rd_wb_w == 4'ha;
  assign _0964_ = \u0.u_issue.pipe_rd_wb_w == 4'hb;
  assign _0965_ = \u0.u_issue.pipe_rd_wb_w == 4'hc;
  assign _0966_ = \u0.u_issue.pipe_rd_wb_w == 4'hd;
  assign _0967_ = \u0.u_issue.pipe_rd_wb_w == 4'he;
  assign _0968_ = \u0.u_issue.pipe_rd_wb_w == 4'hf;
  assign _0969_ = \u0.u_issue.pipe_rd_wb_w == 5'h10;
  assign _0970_ = \u0.u_issue.pipe_rd_wb_w == 5'h11;
  assign _0971_ = \u0.u_issue.pipe_rd_wb_w == 5'h12;
  assign _0972_ = \u0.u_issue.pipe_rd_wb_w == 5'h13;
  assign _0973_ = \u0.u_issue.pipe_rd_wb_w == 5'h14;
  assign _0974_ = \u0.u_issue.pipe_rd_wb_w == 5'h15;
  assign _0975_ = \u0.u_issue.pipe_rd_wb_w == 5'h16;
  assign _0976_ = \u0.u_issue.pipe_rd_wb_w == 5'h17;
  assign _0977_ = \u0.u_issue.pipe_rd_wb_w == 5'h18;
  assign _0978_ = \u0.u_issue.pipe_rd_wb_w == 5'h19;
  assign _0979_ = \u0.u_issue.pipe_rd_wb_w == 5'h1a;
  assign _0980_ = \u0.u_issue.pipe_rd_wb_w == 5'h1b;
  assign _0981_ = \u0.u_issue.pipe_rd_wb_w == 5'h1c;
  assign _0982_ = \u0.u_issue.pipe_rd_wb_w == 5'h1d;
  assign _0983_ = \u0.u_issue.pipe_rd_wb_w == 5'h1e;
  assign _0984_ = \u0.u_issue.pipe_rd_wb_w == 5'h1f;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r1_q <= _0933_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r2_q <= _0944_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r3_q <= _0947_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r4_q <= _0948_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r5_q <= _0949_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r6_q <= _0950_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r7_q <= _0951_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r8_q <= _0952_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r9_q <= _0953_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r10_q <= _0923_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r11_q <= _0924_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r12_q <= _0925_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r13_q <= _0926_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r14_q <= _0927_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r15_q <= _0928_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r16_q <= _0929_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r17_q <= _0930_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r18_q <= _0931_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r19_q <= _0932_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r20_q <= _0934_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r21_q <= _0935_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r22_q <= _0936_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r23_q <= _0937_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r24_q <= _0938_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r25_q <= _0939_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r26_q <= _0940_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r27_q <= _0941_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r28_q <= _0942_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r29_q <= _0943_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r30_q <= _0945_;
  always @(posedge clk_i)
    \u0.u_issue.u_regfile.REGFILE.reg_r31_q <= _0946_;
  wire [991:0] fangyuan66;
  assign fangyuan66 = { \u0.u_issue.u_regfile.REGFILE.reg_r1_q , \u0.u_issue.u_regfile.REGFILE.reg_r2_q , \u0.u_issue.u_regfile.REGFILE.reg_r3_q , \u0.u_issue.u_regfile.REGFILE.reg_r4_q , \u0.u_issue.u_regfile.REGFILE.reg_r5_q , \u0.u_issue.u_regfile.REGFILE.reg_r6_q , \u0.u_issue.u_regfile.REGFILE.reg_r7_q , \u0.u_issue.u_regfile.REGFILE.reg_r8_q , \u0.u_issue.u_regfile.REGFILE.reg_r9_q , \u0.u_issue.u_regfile.REGFILE.reg_r10_q , \u0.u_issue.u_regfile.REGFILE.reg_r11_q , \u0.u_issue.u_regfile.REGFILE.reg_r12_q , \u0.u_issue.u_regfile.REGFILE.reg_r13_q , \u0.u_issue.u_regfile.REGFILE.reg_r14_q , \u0.u_issue.u_regfile.REGFILE.reg_r15_q , \u0.u_issue.u_regfile.REGFILE.reg_r16_q , \u0.u_issue.u_regfile.REGFILE.reg_r17_q , \u0.u_issue.u_regfile.REGFILE.reg_r18_q , \u0.u_issue.u_regfile.REGFILE.reg_r19_q , \u0.u_issue.u_regfile.REGFILE.reg_r20_q , \u0.u_issue.u_regfile.REGFILE.reg_r21_q , \u0.u_issue.u_regfile.REGFILE.reg_r22_q , \u0.u_issue.u_regfile.REGFILE.reg_r23_q , \u0.u_issue.u_regfile.REGFILE.reg_r24_q , \u0.u_issue.u_regfile.REGFILE.reg_r25_q , \u0.u_issue.u_regfile.REGFILE.reg_r26_q , \u0.u_issue.u_regfile.REGFILE.reg_r27_q , \u0.u_issue.u_regfile.REGFILE.reg_r28_q , \u0.u_issue.u_regfile.REGFILE.reg_r29_q , \u0.u_issue.u_regfile.REGFILE.reg_r30_q , \u0.u_issue.u_regfile.REGFILE.reg_r31_q };
  wire [30:0] fangyuan67;
  assign fangyuan67 = { _1015_, _1014_, _1013_, _1012_, _1011_, _1010_, _1009_, _1008_, _1007_, _1006_, _1005_, _1004_, _1003_, _1002_, _1001_, _1000_, _0999_, _0998_, _0997_, _0996_, _0995_, _0994_, _0993_, _0992_, _0991_, _0990_, _0989_, _0988_, _0987_, _0986_, _0985_ };
  always @(32'h00000000 or fangyuan66 or fangyuan67) begin
    casez (fangyuan67)
      31'b??????????????????????????????1 :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [31:0] ;
      31'b?????????????????????????????1? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [63:32] ;
      31'b????????????????????????????1?? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [95:64] ;
      31'b???????????????????????????1??? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [127:96] ;
      31'b??????????????????????????1???? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [159:128] ;
      31'b?????????????????????????1????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [191:160] ;
      31'b????????????????????????1?????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [223:192] ;
      31'b???????????????????????1??????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [255:224] ;
      31'b??????????????????????1???????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [287:256] ;
      31'b?????????????????????1????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [319:288] ;
      31'b????????????????????1?????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [351:320] ;
      31'b???????????????????1??????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [383:352] ;
      31'b??????????????????1???????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [415:384] ;
      31'b?????????????????1????????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [447:416] ;
      31'b????????????????1?????????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [479:448] ;
      31'b???????????????1??????????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [511:480] ;
      31'b??????????????1???????????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [543:512] ;
      31'b?????????????1????????????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [575:544] ;
      31'b????????????1?????????????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [607:576] ;
      31'b???????????1??????????????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [639:608] ;
      31'b??????????1???????????????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [671:640] ;
      31'b?????????1????????????????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [703:672] ;
      31'b????????1?????????????????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [735:704] ;
      31'b???????1??????????????????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [767:736] ;
      31'b??????1???????????????????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [799:768] ;
      31'b?????1????????????????????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [831:800] ;
      31'b????1?????????????????????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [863:832] ;
      31'b???1??????????????????????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [895:864] ;
      31'b??1???????????????????????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [927:896] ;
      31'b?1????????????????????????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [959:928] ;
      31'b1?????????????????????????????? :
        \u0.u_issue.issue_rb_value_w = fangyuan66 [991:960] ;
      default:
        \u0.u_issue.issue_rb_value_w = 32'h00000000 ;
    endcase
  end
  assign _0985_ = \u0.u_csr.opcode_opcode_i [24:20] == 5'h1f;
  assign _0986_ = \u0.u_csr.opcode_opcode_i [24:20] == 5'h1e;
  assign _0987_ = \u0.u_csr.opcode_opcode_i [24:20] == 5'h1d;
  assign _0988_ = \u0.u_csr.opcode_opcode_i [24:20] == 5'h1c;
  assign _0989_ = \u0.u_csr.opcode_opcode_i [24:20] == 5'h1b;
  assign _0990_ = \u0.u_csr.opcode_opcode_i [24:20] == 5'h1a;
  assign _0991_ = \u0.u_csr.opcode_opcode_i [24:20] == 5'h19;
  assign _0992_ = \u0.u_csr.opcode_opcode_i [24:20] == 5'h18;
  assign _0993_ = \u0.u_csr.opcode_opcode_i [24:20] == 5'h17;
  assign _0994_ = \u0.u_csr.opcode_opcode_i [24:20] == 5'h16;
  assign _0995_ = \u0.u_csr.opcode_opcode_i [24:20] == 5'h15;
  assign _0996_ = \u0.u_csr.opcode_opcode_i [24:20] == 5'h14;
  assign _0997_ = \u0.u_csr.opcode_opcode_i [24:20] == 5'h13;
  assign _0998_ = \u0.u_csr.opcode_opcode_i [24:20] == 5'h12;
  assign _0999_ = \u0.u_csr.opcode_opcode_i [24:20] == 5'h11;
  assign _1000_ = \u0.u_csr.opcode_opcode_i [24:20] == 5'h10;
  assign _1001_ = \u0.u_csr.opcode_opcode_i [24:20] == 4'hf;
  assign _1002_ = \u0.u_csr.opcode_opcode_i [24:20] == 4'he;
  assign _1003_ = \u0.u_csr.opcode_opcode_i [24:20] == 4'hd;
  assign _1004_ = \u0.u_csr.opcode_opcode_i [24:20] == 4'hc;
  assign _1005_ = \u0.u_csr.opcode_opcode_i [24:20] == 4'hb;
  assign _1006_ = \u0.u_csr.opcode_opcode_i [24:20] == 4'ha;
  assign _1007_ = \u0.u_csr.opcode_opcode_i [24:20] == 4'h9;
  assign _1008_ = \u0.u_csr.opcode_opcode_i [24:20] == 4'h8;
  assign _1009_ = \u0.u_csr.opcode_opcode_i [24:20] == 3'h7;
  assign _1010_ = \u0.u_csr.opcode_opcode_i [24:20] == 3'h6;
  assign _1011_ = \u0.u_csr.opcode_opcode_i [24:20] == 3'h5;
  assign _1012_ = \u0.u_csr.opcode_opcode_i [24:20] == 3'h4;
  assign _1013_ = \u0.u_csr.opcode_opcode_i [24:20] == 2'h3;
  assign _1014_ = \u0.u_csr.opcode_opcode_i [24:20] == 2'h2;
  assign _1015_ = \u0.u_csr.opcode_opcode_i [24:20] == 1'h1;
  wire [991:0] fangyuan68;
  assign fangyuan68 = { \u0.u_issue.u_regfile.REGFILE.reg_r1_q , \u0.u_issue.u_regfile.REGFILE.reg_r2_q , \u0.u_issue.u_regfile.REGFILE.reg_r3_q , \u0.u_issue.u_regfile.REGFILE.reg_r4_q , \u0.u_issue.u_regfile.REGFILE.reg_r5_q , \u0.u_issue.u_regfile.REGFILE.reg_r6_q , \u0.u_issue.u_regfile.REGFILE.reg_r7_q , \u0.u_issue.u_regfile.REGFILE.reg_r8_q , \u0.u_issue.u_regfile.REGFILE.reg_r9_q , \u0.u_issue.u_regfile.REGFILE.reg_r10_q , \u0.u_issue.u_regfile.REGFILE.reg_r11_q , \u0.u_issue.u_regfile.REGFILE.reg_r12_q , \u0.u_issue.u_regfile.REGFILE.reg_r13_q , \u0.u_issue.u_regfile.REGFILE.reg_r14_q , \u0.u_issue.u_regfile.REGFILE.reg_r15_q , \u0.u_issue.u_regfile.REGFILE.reg_r16_q , \u0.u_issue.u_regfile.REGFILE.reg_r17_q , \u0.u_issue.u_regfile.REGFILE.reg_r18_q , \u0.u_issue.u_regfile.REGFILE.reg_r19_q , \u0.u_issue.u_regfile.REGFILE.reg_r20_q , \u0.u_issue.u_regfile.REGFILE.reg_r21_q , \u0.u_issue.u_regfile.REGFILE.reg_r22_q , \u0.u_issue.u_regfile.REGFILE.reg_r23_q , \u0.u_issue.u_regfile.REGFILE.reg_r24_q , \u0.u_issue.u_regfile.REGFILE.reg_r25_q , \u0.u_issue.u_regfile.REGFILE.reg_r26_q , \u0.u_issue.u_regfile.REGFILE.reg_r27_q , \u0.u_issue.u_regfile.REGFILE.reg_r28_q , \u0.u_issue.u_regfile.REGFILE.reg_r29_q , \u0.u_issue.u_regfile.REGFILE.reg_r30_q , \u0.u_issue.u_regfile.REGFILE.reg_r31_q };
  wire [30:0] fangyuan69;
  assign fangyuan69 = { _1046_, _1045_, _1044_, _1043_, _1042_, _1041_, _1040_, _1039_, _1038_, _1037_, _1036_, _1035_, _1034_, _1033_, _1032_, _1031_, _1030_, _1029_, _1028_, _1027_, _1026_, _1025_, _1024_, _1023_, _1022_, _1021_, _1020_, _1019_, _1018_, _1017_, _1016_ };
  always @(32'h00000000 or fangyuan68 or fangyuan69) begin
    casez (fangyuan69)
      31'b??????????????????????????????1 :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [31:0] ;
      31'b?????????????????????????????1? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [63:32] ;
      31'b????????????????????????????1?? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [95:64] ;
      31'b???????????????????????????1??? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [127:96] ;
      31'b??????????????????????????1???? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [159:128] ;
      31'b?????????????????????????1????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [191:160] ;
      31'b????????????????????????1?????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [223:192] ;
      31'b???????????????????????1??????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [255:224] ;
      31'b??????????????????????1???????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [287:256] ;
      31'b?????????????????????1????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [319:288] ;
      31'b????????????????????1?????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [351:320] ;
      31'b???????????????????1??????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [383:352] ;
      31'b??????????????????1???????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [415:384] ;
      31'b?????????????????1????????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [447:416] ;
      31'b????????????????1?????????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [479:448] ;
      31'b???????????????1??????????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [511:480] ;
      31'b??????????????1???????????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [543:512] ;
      31'b?????????????1????????????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [575:544] ;
      31'b????????????1?????????????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [607:576] ;
      31'b???????????1??????????????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [639:608] ;
      31'b??????????1???????????????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [671:640] ;
      31'b?????????1????????????????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [703:672] ;
      31'b????????1?????????????????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [735:704] ;
      31'b???????1??????????????????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [767:736] ;
      31'b??????1???????????????????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [799:768] ;
      31'b?????1????????????????????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [831:800] ;
      31'b????1?????????????????????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [863:832] ;
      31'b???1??????????????????????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [895:864] ;
      31'b??1???????????????????????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [927:896] ;
      31'b?1????????????????????????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [959:928] ;
      31'b1?????????????????????????????? :
        \u0.u_issue.issue_ra_value_w = fangyuan68 [991:960] ;
      default:
        \u0.u_issue.issue_ra_value_w = 32'h00000000 ;
    endcase
  end
  assign _1016_ = \u0.u_csr.opcode_opcode_i [19:15] == 5'h1f;
  assign _1017_ = \u0.u_csr.opcode_opcode_i [19:15] == 5'h1e;
  assign _1018_ = \u0.u_csr.opcode_opcode_i [19:15] == 5'h1d;
  assign _1019_ = \u0.u_csr.opcode_opcode_i [19:15] == 5'h1c;
  assign _1020_ = \u0.u_csr.opcode_opcode_i [19:15] == 5'h1b;
  assign _1021_ = \u0.u_csr.opcode_opcode_i [19:15] == 5'h1a;
  assign _1022_ = \u0.u_csr.opcode_opcode_i [19:15] == 5'h19;
  assign _1023_ = \u0.u_csr.opcode_opcode_i [19:15] == 5'h18;
  assign _1024_ = \u0.u_csr.opcode_opcode_i [19:15] == 5'h17;
  assign _1025_ = \u0.u_csr.opcode_opcode_i [19:15] == 5'h16;
  assign _1026_ = \u0.u_csr.opcode_opcode_i [19:15] == 5'h15;
  assign _1027_ = \u0.u_csr.opcode_opcode_i [19:15] == 5'h14;
  assign _1028_ = \u0.u_csr.opcode_opcode_i [19:15] == 5'h13;
  assign _1029_ = \u0.u_csr.opcode_opcode_i [19:15] == 5'h12;
  assign _1030_ = \u0.u_csr.opcode_opcode_i [19:15] == 5'h11;
  assign _1031_ = \u0.u_csr.opcode_opcode_i [19:15] == 5'h10;
  assign _1032_ = \u0.u_csr.opcode_opcode_i [19:15] == 4'hf;
  assign _1033_ = \u0.u_csr.opcode_opcode_i [19:15] == 4'he;
  assign _1034_ = \u0.u_csr.opcode_opcode_i [19:15] == 4'hd;
  assign _1035_ = \u0.u_csr.opcode_opcode_i [19:15] == 4'hc;
  assign _1036_ = \u0.u_csr.opcode_opcode_i [19:15] == 4'hb;
  assign _1037_ = \u0.u_csr.opcode_opcode_i [19:15] == 4'ha;
  assign _1038_ = \u0.u_csr.opcode_opcode_i [19:15] == 4'h9;
  assign _1039_ = \u0.u_csr.opcode_opcode_i [19:15] == 4'h8;
  assign _1040_ = \u0.u_csr.opcode_opcode_i [19:15] == 3'h7;
  assign _1041_ = \u0.u_csr.opcode_opcode_i [19:15] == 3'h6;
  assign _1042_ = \u0.u_csr.opcode_opcode_i [19:15] == 3'h5;
  assign _1043_ = \u0.u_csr.opcode_opcode_i [19:15] == 3'h4;
  assign _1044_ = \u0.u_csr.opcode_opcode_i [19:15] == 2'h3;
  assign _1045_ = \u0.u_csr.opcode_opcode_i [19:15] == 2'h2;
  assign _1046_ = \u0.u_csr.opcode_opcode_i [19:15] == 1'h1;
  assign _1047_ = _0984_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r31_q ;
  assign _0946_ = rst_i ? 32'h00000000 : _1047_;
  assign _1048_ = _0983_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r30_q ;
  assign _0945_ = rst_i ? 32'h00000000 : _1048_;
  assign _1049_ = _0982_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r29_q ;
  assign _0943_ = rst_i ? 32'h00000000 : _1049_;
  assign _1050_ = _0981_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r28_q ;
  assign _0942_ = rst_i ? 32'h00000000 : _1050_;
  assign _1051_ = _0980_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r27_q ;
  assign _0941_ = rst_i ? 32'h00000000 : _1051_;
  assign _1052_ = _0979_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r26_q ;
  assign _0940_ = rst_i ? 32'h00000000 : _1052_;
  assign _1053_ = _0978_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r25_q ;
  assign _0939_ = rst_i ? 32'h00000000 : _1053_;
  assign _1054_ = _0977_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r24_q ;
  assign _0938_ = rst_i ? 32'h00000000 : _1054_;
  assign _1055_ = _0976_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r23_q ;
  assign _0937_ = rst_i ? 32'h00000000 : _1055_;
  assign _1056_ = _0975_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r22_q ;
  assign _0936_ = rst_i ? 32'h00000000 : _1056_;
  assign _1057_ = _0974_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r21_q ;
  assign _0935_ = rst_i ? 32'h00000000 : _1057_;
  assign _1058_ = _0973_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r20_q ;
  assign _0934_ = rst_i ? 32'h00000000 : _1058_;
  assign _1059_ = _0972_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r19_q ;
  assign _0932_ = rst_i ? 32'h00000000 : _1059_;
  assign _1060_ = _0971_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r18_q ;
  assign _0931_ = rst_i ? 32'h00000000 : _1060_;
  assign _1061_ = _0970_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r17_q ;
  assign _0930_ = rst_i ? 32'h00000000 : _1061_;
  assign _1062_ = _0969_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r16_q ;
  assign _0929_ = rst_i ? 32'h00000000 : _1062_;
  assign _1063_ = _0968_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r15_q ;
  assign _0928_ = rst_i ? 32'h00000000 : _1063_;
  assign _1064_ = _0967_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r14_q ;
  assign _0927_ = rst_i ? 32'h00000000 : _1064_;
  assign _1065_ = _0966_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r13_q ;
  assign _0926_ = rst_i ? 32'h00000000 : _1065_;
  assign _1066_ = _0965_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r12_q ;
  assign _0925_ = rst_i ? 32'h00000000 : _1066_;
  assign _1067_ = _0964_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r11_q ;
  assign _0924_ = rst_i ? 32'h00000000 : _1067_;
  assign _1068_ = _0963_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r10_q ;
  assign _0923_ = rst_i ? 32'h00000000 : _1068_;
  assign _1069_ = _0962_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r9_q ;
  assign _0953_ = rst_i ? 32'h00000000 : _1069_;
  assign _1070_ = _0961_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r8_q ;
  assign _0952_ = rst_i ? 32'h00000000 : _1070_;
  assign _1071_ = _0960_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r7_q ;
  assign _0951_ = rst_i ? 32'h00000000 : _1071_;
  assign _1072_ = _0959_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r6_q ;
  assign _0950_ = rst_i ? 32'h00000000 : _1072_;
  assign _1073_ = _0958_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r5_q ;
  assign _0949_ = rst_i ? 32'h00000000 : _1073_;
  assign _1074_ = _0957_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r4_q ;
  assign _0948_ = rst_i ? 32'h00000000 : _1074_;
  assign _1075_ = _0956_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r3_q ;
  assign _0947_ = rst_i ? 32'h00000000 : _1075_;
  assign _1076_ = _0955_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r2_q ;
  assign _0944_ = rst_i ? 32'h00000000 : _1076_;
  assign _1077_ = _0954_ ? \u0.u_issue.u_pipe_ctrl.result_wb_q : \u0.u_issue.u_regfile.REGFILE.reg_r1_q ;
  assign _0933_ = rst_i ? 32'h00000000 : _1077_;
  wire [31:0] fangyuan70;
  assign fangyuan70 = { \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31:20] };
  assign _1110_ = \u0.u_csr.opcode_ra_operand_i + fangyuan70;
  wire [31:0] fangyuan71;
  assign fangyuan71 = { \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31:25], \u0.u_csr.opcode_opcode_i [11:7] };
  assign _1111_ = \u0.u_csr.opcode_ra_operand_i + fangyuan71;
  assign \u0.u_lsu.complete_ok_e2_w = mem_d_ack_i & _1181_;
  assign \u0.u_lsu.complete_err_e2_w = mem_d_ack_i & mem_d_error_i;
  assign _1112_ = \u0.u_lsu.mem_unaligned_e1_q & _1182_;
  assign _1113_ = \u0.u_csr.opcode_opcode_i & 15'h707f;
  assign _1114_ = \u0.u_csr.opcode_valid_i & \u0.u_lsu.dcache_invalidate_w ;
  assign _1115_ = \u0.u_csr.opcode_valid_i & \u0.u_lsu.dcache_writeback_w ;
  assign _1116_ = \u0.u_csr.opcode_valid_i & \u0.u_lsu.dcache_flush_w ;
  assign \fifo_d_rd.in = \u0.u_lsu.mem_rd_q & _1182_;
  assign \fifo_d_wr.in = \u0.u_lsu.mem_wr_q & _1183_;
  assign \u0.u_lsu.fault_load_align_w = \u0.u_lsu.mem_unaligned_e2_q & \u0.u_lsu.u_lsu_request.data_out_o [0];
  assign \u0.u_lsu.fault_store_align_w = \u0.u_lsu.mem_unaligned_e2_q & _1184_;
  assign _1123_ = _1113_ == 2'h3;
  assign _1124_ = _1113_ == 13'h1003;
  assign _1125_ = _1113_ == 14'h2003;
  assign _1126_ = _1113_ == 15'h4003;
  assign _1127_ = _1113_ == 15'h5003;
  assign _1128_ = _1113_ == 15'h6003;
  assign \u0.u_lsu.req_sb_w = _1113_ == 6'h23;
  assign \u0.u_lsu.req_sh_w = _1113_ == 13'h1023;
  assign _1129_ = _1113_ == 14'h2023;
  assign _1130_ = _1113_ == 13'h1073;
  assign _1131_ = \u0.u_csr.opcode_opcode_i [31:20] == 10'h3a0;
  assign _1132_ = \u0.u_csr.opcode_opcode_i [31:20] == 10'h3a1;
  assign _1133_ = \u0.u_csr.opcode_opcode_i [31:20] == 10'h3a2;
  assign _1134_ = \u0.u_lsu.mem_addr_r >= 32'h80000000;
  assign _1135_ = \u0.u_lsu.mem_addr_r <= 32'h8fffffff;
  assign \u0.u_lsu.issue_lsu_e1_w = _1160_ && mem_d_accept_i;
  assign \u0.u_lsu.delay_lsu_e2_w = \u0.u_lsu.pending_lsu_e2_q && _1154_;
  assign _1136_ = \u0.u_csr.opcode_valid_i && _1130_;
  assign _1137_ = \u0.u_csr.opcode_valid_i && \u0.u_lsu.load_inst_w ;
  assign _1138_ = \u0.u_csr.opcode_valid_i && \u0.u_lsu.req_sw_lw_w ;
  assign _1139_ = \u0.u_csr.opcode_valid_i && \u0.u_lsu.req_sh_lh_w ;
  assign \u0.u_lsu.mem_rd_r = _1137_ && _1155_;
  assign _1140_ = \u0.u_csr.opcode_valid_i && _1129_;
  assign _1141_ = _1140_ && _1155_;
  assign _1142_ = \u0.u_csr.opcode_valid_i && \u0.u_lsu.req_sh_w ;
  assign _1143_ = _1142_ && _1155_;
  assign _1144_ = \u0.u_csr.opcode_valid_i && \u0.u_lsu.req_sb_w ;
  assign \u0.u_lsu.dcache_flush_w = _1130_ && _1131_;
  assign \u0.u_lsu.dcache_writeback_w = _1130_ && _1132_;
  assign \u0.u_lsu.dcache_invalidate_w = _1130_ && _1133_;
  assign _1145_ = _1169_ && \u0.u_lsu.delay_lsu_e2_w ;
  assign _1146_ = _1173_ && _1156_;
  assign _1147_ = _1134_ && _1135_;
  assign _1148_ = \u0.u_csr.opcode_valid_i && _1176_;
  assign _1149_ = \u0.u_lsu.mem_unaligned_e1_q && _1182_;
  assign _1150_ = mem_d_ack_i && mem_d_error_i;
  assign _1151_ = mem_d_ack_i && \u0.u_lsu.u_lsu_request.data_out_o [0];
  assign _1152_ = \u0.u_lsu.u_lsu_request.data_out_o [3] && _1103_[7];
  assign _1153_ = \u0.u_lsu.u_lsu_request.data_out_o [3] && _1108_[15];
  assign \u0.u_lsu.fault_load_bus_w = mem_d_error_i && \u0.u_lsu.u_lsu_request.data_out_o [0];
  assign \u0.u_lsu.fault_store_bus_w = mem_d_error_i && _1184_;
  assign \u0.u_lsu.fault_load_page_w = mem_d_error_i && 1'h0;
  assign \u0.u_lsu.fault_store_page_w = mem_d_error_i && 1'h0;
  assign _1154_ = ! \u0.u_lsu.complete_ok_e2_w ;
  assign _1155_ = ! \u0.u_lsu.mem_unaligned_r ;
  assign _1156_ = ! mem_d_accept_i;
  assign _1157_ = \fifo_d_rd.in || _1242_;
  assign _1158_ = _1157_ || \u0.u_lsu.mem_writeback_q ;
  assign _1159_ = _1158_ || \u0.u_lsu.mem_invalidate_q ;
  assign _1160_ = _1159_ || \u0.u_lsu.mem_flush_q ;
  assign _1161_ = \u0.u_lsu.complete_ok_e2_w || \u0.u_lsu.complete_err_e2_w ;
  assign _1162_ = _1123_ || _1124_;
  assign \u0.u_lsu.load_signed_inst_w = _1162_ || _1125_;
  assign _1163_ = \u0.u_lsu.load_signed_inst_w || _1126_;
  assign _1164_ = _1163_ || _1127_;
  assign \u0.u_lsu.load_inst_w = _1164_ || _1128_;
  assign \u0.u_lsu.req_lb_w = _1123_ || _1126_;
  assign \u0.u_lsu.req_lh_w = _1124_ || _1127_;
  assign _1165_ = _1129_ || _1125_;
  assign \u0.u_lsu.req_sw_lw_w = _1165_ || _1128_;
  assign _1166_ = \u0.u_lsu.req_sh_w || _1124_;
  assign \u0.u_lsu.req_sh_lh_w = _1166_ || _1127_;
  assign _1167_ = \u0.u_lsu.complete_err_e2_w || \u0.u_lsu.mem_unaligned_e2_q ;
  assign _1168_ = \u0.u_lsu.mem_rd_q || _1243_;
  assign _1169_ = _1168_ || \u0.u_lsu.mem_unaligned_e1_q ;
  assign _1170_ = \u0.u_lsu.mem_writeback_q || \u0.u_lsu.mem_invalidate_q ;
  assign _1171_ = _1170_ || \u0.u_lsu.mem_flush_q ;
  assign _1172_ = _1171_ || \fifo_d_rd.in ;
  assign _1173_ = _1172_ || _1180_;
  assign _1174_ = _1147_ || _1148_;
  assign _1175_ = \u0.u_lsu.dcache_invalidate_w || \u0.u_lsu.dcache_writeback_w ;
  assign _1176_ = _1175_ || \u0.u_lsu.dcache_flush_w ;
  assign _1177_ = _1146_ || \u0.u_lsu.delay_lsu_e2_w ;
  assign \u0.u_issue.lsu_stall_i = _1177_ || \u0.u_lsu.mem_unaligned_e1_q ;
  assign \u0.u_lsu.u_lsu_request.push_i = \u0.u_lsu.issue_lsu_e1_w || _1149_;
  assign \u0.u_lsu.u_lsu_request.pop_i = mem_d_ack_i || \u0.u_lsu.mem_unaligned_e2_q ;
  assign _1178_ = _1150_ || \u0.u_lsu.mem_unaligned_e2_q ;
  assign _1179_ = | \u0.u_lsu.mem_addr_r [1:0];
  assign _1180_ = | \fifo_d_wr.in ;
  assign _1181_ = ~ mem_d_error_i;
  assign _1182_ = ~ \u0.u_lsu.delay_lsu_e2_w ;
  wire [3:0] fangyuan72;
  assign fangyuan72 = { \u0.u_lsu.delay_lsu_e2_w , \u0.u_lsu.delay_lsu_e2_w , \u0.u_lsu.delay_lsu_e2_w , \u0.u_lsu.delay_lsu_e2_w };
  assign _1183_ = ~ fangyuan72;
  assign _1184_ = ~ \u0.u_lsu.u_lsu_request.data_out_o [0];
  assign _1185_ = \u0.u_lsu.req_lb_w | \u0.u_lsu.req_sb_w ;
  assign _1186_ = \u0.u_lsu.req_lh_w | \u0.u_lsu.req_sh_w ;
  assign \u0.u_issue.u_pipe_ctrl.mem_complete_i = mem_d_ack_i | \u0.u_lsu.mem_unaligned_e2_q ;
  always @(posedge clk_i)
    \u0.u_lsu.mem_addr_q <= _1078_;
  always @(posedge clk_i)
    \u0.u_lsu.mem_data_wr_q <= _1080_;
  always @(posedge clk_i)
    \u0.u_lsu.mem_rd_q <= _1085_;
  always @(posedge clk_i)
    \u0.u_lsu.mem_wr_q <= _1088_;
  always @(posedge clk_i)
    \u0.u_lsu.mem_cacheable_q <= _1079_;
  always @(posedge clk_i)
    \u0.u_lsu.mem_invalidate_q <= _1082_;
  always @(posedge clk_i)
    \u0.u_lsu.mem_writeback_q <= _1089_;
  always @(posedge clk_i)
    \u0.u_lsu.mem_flush_q <= _1081_;
  always @(posedge clk_i)
    \u0.u_lsu.mem_unaligned_e1_q <= _1086_;
  always @(posedge clk_i)
    \u0.u_lsu.mem_load_q <= _1083_;
  always @(posedge clk_i)
    \u0.u_lsu.mem_xb_q <= _1090_;
  always @(posedge clk_i)
    \u0.u_lsu.mem_xh_q <= _1091_;
  always @(posedge clk_i)
    \u0.u_lsu.mem_ls_q <= _1084_;
  always @(posedge clk_i)
    \u0.u_lsu.mem_unaligned_e2_q <= _1087_;
  always @(posedge clk_i)
    \u0.u_lsu.pending_lsu_e2_q <= _1092_;
  wire [31:0] fangyuan73;
  assign fangyuan73 = { 16'hffff, _1108_[15:0] };
  assign _1109_ = _1153_ ? fangyuan73 : _1108_;
  assign _1117_[15:0] = \u0.u_lsu.u_lsu_request.data_out_o [5] ? mem_d_data_rd_i[31:16] : mem_d_data_rd_i[15:0];
  wire [31:0] fangyuan74;
  assign fangyuan74 = { 16'h0000, _1117_[15:0] };
  assign _1187_ = \u0.u_lsu.u_lsu_request.data_out_o [2] ? fangyuan74 : 32'hxxxxxxxx;
  assign _1188_ = \u0.u_lsu.u_lsu_request.data_out_o [1] ? 32'hxxxxxxxx : _1187_;
  assign _1189_ = _1151_ ? _1188_ : 32'hxxxxxxxx;
  assign _1108_ = _1178_ ? 32'hxxxxxxxx : _1189_;
  assign _1107_ = \u0.u_lsu.u_lsu_request.data_out_o [2] ? _1109_ : mem_d_data_rd_i;
  wire [31:0] fangyuan75;
  assign fangyuan75 = { 24'hffffff, _1103_[7:0] };
  assign _1106_ = _1152_ ? fangyuan75 : _1103_;
  wire [127:0] fangyuan76;
  assign fangyuan76 = { 24'h000000, mem_d_data_rd_i[31:24], 24'h000000, mem_d_data_rd_i[23:16], 24'h000000, mem_d_data_rd_i[15:8], 24'h000000, mem_d_data_rd_i[7:0] };
  wire [3:0] fangyuan77;
  assign fangyuan77 = { _1194_, _1193_, _1192_, _1191_ };
  always @(32'hxxxxxxxx or fangyuan76 or fangyuan77) begin
    casez (fangyuan77)
      4'b???1 :
        _1190_ = fangyuan76 [31:0] ;
      4'b??1? :
        _1190_ = fangyuan76 [63:32] ;
      4'b?1?? :
        _1190_ = fangyuan76 [95:64] ;
      4'b1??? :
        _1190_ = fangyuan76 [127:96] ;
      default:
        _1190_ = 32'hxxxxxxxx ;
    endcase
  end
  assign _1191_ = ! \u0.u_lsu.u_lsu_request.data_out_o [5:4];
  assign _1192_ = \u0.u_lsu.u_lsu_request.data_out_o [5:4] == 1'h1;
  assign _1193_ = \u0.u_lsu.u_lsu_request.data_out_o [5:4] == 2'h2;
  assign _1194_ = \u0.u_lsu.u_lsu_request.data_out_o [5:4] == 2'h3;
  assign _1195_ = \u0.u_lsu.u_lsu_request.data_out_o [1] ? _1190_ : 32'hxxxxxxxx;
  assign _1196_ = _1151_ ? _1195_ : 32'hxxxxxxxx;
  assign _1103_ = _1178_ ? 32'hxxxxxxxx : _1196_;
  assign _1100_ = \u0.u_lsu.u_lsu_request.data_out_o [1] ? _1106_ : _1107_;
  assign _1097_ = _1151_ ? _1100_ : 32'h00000000;
  assign \u0.u_issue.u_pipe_ctrl.mem_result_e2_i = _1178_ ? \u0.u_lsu.u_lsu_request.data_out_o [35:4] : _1097_;
  assign _1197_ = _1146_ ? \u0.u_lsu.mem_ls_q : \u0.u_lsu.load_signed_inst_w ;
  assign _1198_ = _1145_ ? \u0.u_lsu.mem_ls_q : _1197_;
  assign _1199_ = _1167_ ? 1'h0 : _1198_;
  assign _1084_ = rst_i ? 1'h0 : _1199_;
  assign _1200_ = _1146_ ? \u0.u_lsu.mem_xh_q : _1186_;
  assign _1201_ = _1145_ ? \u0.u_lsu.mem_xh_q : _1200_;
  assign _1202_ = _1167_ ? 1'h0 : _1201_;
  assign _1091_ = rst_i ? 1'h0 : _1202_;
  assign _1203_ = _1146_ ? \u0.u_lsu.mem_xb_q : _1185_;
  assign _1204_ = _1145_ ? \u0.u_lsu.mem_xb_q : _1203_;
  assign _1205_ = _1167_ ? 1'h0 : _1204_;
  assign _1090_ = rst_i ? 1'h0 : _1205_;
  assign _1206_ = _1146_ ? \u0.u_lsu.mem_load_q : _1137_;
  assign _1207_ = _1145_ ? \u0.u_lsu.mem_load_q : _1206_;
  assign _1208_ = _1167_ ? 1'h0 : _1207_;
  assign _1083_ = rst_i ? 1'h0 : _1208_;
  assign _1209_ = _1146_ ? \u0.u_lsu.mem_unaligned_e1_q : \u0.u_lsu.mem_unaligned_r ;
  assign _1210_ = _1145_ ? \u0.u_lsu.mem_unaligned_e1_q : _1209_;
  assign _1211_ = _1167_ ? 1'h0 : _1210_;
  assign _1086_ = rst_i ? 1'h0 : _1211_;
  assign _1212_ = _1146_ ? \u0.u_lsu.mem_flush_q : _1116_;
  assign _1213_ = _1145_ ? \u0.u_lsu.mem_flush_q : _1212_;
  assign _1214_ = _1167_ ? 1'h0 : _1213_;
  assign _1081_ = rst_i ? 1'h0 : _1214_;
  assign _1215_ = _1146_ ? \u0.u_lsu.mem_writeback_q : _1115_;
  assign _1216_ = _1145_ ? \u0.u_lsu.mem_writeback_q : _1215_;
  assign _1217_ = _1167_ ? 1'h0 : _1216_;
  assign _1089_ = rst_i ? 1'h0 : _1217_;
  assign _1218_ = _1146_ ? \u0.u_lsu.mem_invalidate_q : _1114_;
  assign _1219_ = _1145_ ? \u0.u_lsu.mem_invalidate_q : _1218_;
  assign _1220_ = _1167_ ? 1'h0 : _1219_;
  assign _1082_ = rst_i ? 1'h0 : _1220_;
  assign _1221_ = _1146_ ? \u0.u_lsu.mem_cacheable_q : _1174_;
  assign _1222_ = _1145_ ? \u0.u_lsu.mem_cacheable_q : _1221_;
  assign _1223_ = _1167_ ? 1'h0 : _1222_;
  assign _1079_ = rst_i ? 1'h0 : _1223_;
  assign _1224_ = _1146_ ? \u0.u_lsu.mem_wr_q : \u0.u_lsu.mem_wr_r ;
  assign _1225_ = _1145_ ? \u0.u_lsu.mem_wr_q : _1224_;
  assign _1226_ = _1167_ ? 4'h0 : _1225_;
  assign _1088_ = rst_i ? 4'h0 : _1226_;
  assign _1227_ = _1146_ ? \u0.u_lsu.mem_rd_q : \u0.u_lsu.mem_rd_r ;
  assign _1228_ = _1145_ ? \u0.u_lsu.mem_rd_q : _1227_;
  assign _1229_ = _1167_ ? 1'h0 : _1228_;
  assign _1085_ = rst_i ? 1'h0 : _1229_;
  assign _1230_ = _1146_ ? \u0.u_lsu.mem_data_wr_q : \u0.u_lsu.mem_data_r ;
  assign _1231_ = _1145_ ? \u0.u_lsu.mem_data_wr_q : _1230_;
  assign _1232_ = _1167_ ? 32'h00000000 : _1231_;
  assign _1080_ = rst_i ? 32'h00000000 : _1232_;
  assign _1233_ = _1146_ ? \u0.u_lsu.mem_addr_q : \u0.u_lsu.mem_addr_r ;
  assign _1234_ = _1145_ ? \u0.u_lsu.mem_addr_q : _1233_;
  assign _1235_ = _1167_ ? 32'h00000000 : _1234_;
  assign _1078_ = rst_i ? 32'h00000000 : _1235_;
  wire [3:0] fangyuan78;
  assign fangyuan78 = { _1239_, _1238_, _1237_, _1236_ };
  always @(4'hx or fangyuan78) begin
    casez (fangyuan78)
      4'b???1 :
        _1105_ = 4'b0001 ;
      4'b??1? :
        _1105_ = 4'b0010 ;
      4'b?1?? :
        _1105_ = 4'b0100 ;
      4'b1??? :
        _1105_ = 4'b1000 ;
      default:
        _1105_ = 4'hx ;
    endcase
  end
  assign _1236_ = ! \u0.u_lsu.mem_addr_r [1:0];
  assign _1237_ = \u0.u_lsu.mem_addr_r [1:0] == 1'h1;
  assign _1238_ = \u0.u_lsu.mem_addr_r [1:0] == 2'h2;
  assign _1239_ = \u0.u_lsu.mem_addr_r [1:0] == 2'h3;
  wire [127:0] fangyuan79;
  assign fangyuan79 = { \u0.u_div.opcode_rb_operand_i [7:0], 16'h0000, 16'h0000, \u0.u_div.opcode_rb_operand_i [7:0], 16'h0000, 16'h0000, \u0.u_div.opcode_rb_operand_i [7:0], 16'h0000, 16'h0000, \u0.u_div.opcode_rb_operand_i [7:0] };
  wire [3:0] fangyuan80;
  assign fangyuan80 = { _1239_, _1238_, _1237_, _1236_ };
  always @(32'hxxxxxxxx or fangyuan79 or fangyuan80) begin
    casez (fangyuan80)
      4'b???1 :
        _1104_ = fangyuan79 [31:0] ;
      4'b??1? :
        _1104_ = fangyuan79 [63:32] ;
      4'b?1?? :
        _1104_ = fangyuan79 [95:64] ;
      4'b1??? :
        _1104_ = fangyuan79 [127:96] ;
      default:
        _1104_ = 32'hxxxxxxxx ;
    endcase
  end
  assign _1102_ = _1144_ ? _1105_ : 4'h0;
  assign _1101_ = _1144_ ? _1104_ : 32'h00000000;
  assign _1099_ = _1238_ ? 4'hc : 4'h3;
  wire [31:0] fangyuan81;
  assign fangyuan81 = { \u0.u_div.opcode_rb_operand_i [15:0], 16'h0000 };
  wire [31:0] fangyuan82;
  assign fangyuan82 = { 16'h0000, \u0.u_div.opcode_rb_operand_i [15:0] };
  assign _1098_ = _1238_ ? fangyuan81 : fangyuan82;
  assign _1096_ = _1143_ ? _1099_ : _1102_;
  assign _1094_ = _1143_ ? _1098_ : _1101_;
  assign \u0.u_lsu.mem_wr_r = _1141_ ? 4'hf : _1096_;
  assign \u0.u_lsu.mem_data_r = _1141_ ? \u0.u_div.opcode_rb_operand_i : _1094_;
  assign _1095_ = _1139_ ? \u0.u_lsu.mem_addr_r [0] : 1'h0;
  assign \u0.u_lsu.mem_unaligned_r = _1138_ ? _1179_ : _1095_;
  assign _1093_ = _1137_ ? _1110_ : _1111_;
  assign \u0.u_lsu.mem_addr_r = _1136_ ? \u0.u_csr.opcode_ra_operand_i : _1093_;
  assign _1087_ = rst_i ? 1'h0 : _1112_;
  assign _1240_ = _1161_ ? 1'h0 : \u0.u_lsu.pending_lsu_e2_q ;
  assign _1241_ = \u0.u_lsu.issue_lsu_e1_w ? 1'h1 : _1240_;
  assign _1092_ = rst_i ? 1'h0 : _1241_;
  assign _1242_ = | \fifo_d_wr.in ;
  assign _1243_ = | \u0.u_lsu.mem_wr_q ;
  assign \u0.u_issue.u_pipe_ctrl.mem_exception_e2_i [4:0] = \u0.u_lsu.fault_load_align_w ? 5'h14 : _1118_[4:0];
  assign _1118_[4:0] = \u0.u_lsu.fault_store_align_w ? 5'h16 : _1119_[4:0];
  assign _1119_[4:0] = \u0.u_lsu.fault_load_page_w ? 5'h1d : _1120_[4:0];
  assign _1120_[4:0] = \u0.u_lsu.fault_store_page_w ? 5'h1f : _1121_[4:0];
  assign _1121_[4:0] = \u0.u_lsu.fault_load_bus_w ? 5'h15 : _1122_[4:0];
  assign _1122_[4:0] = \u0.u_lsu.fault_store_bus_w ? 5'h17 : 5'h00;
  assign _1251_ = \u0.u_lsu.u_lsu_request.wr_ptr_q + 1'h1;
  assign _1252_[0] = \u0.u_lsu.u_lsu_request.rd_ptr_q + 1'h1;
  assign _1253_[1:0] = \u0.u_lsu.u_lsu_request.count_q + 1'h1;
  assign _1254_ = \u0.u_lsu.u_lsu_request.push_i & \u0.u_lsu.u_lsu_request.accept_o ;
  assign _1255_ = \u0.u_lsu.u_lsu_request.pop_i & \u0.u_lsu.u_lsu_request.valid_o ;
  assign _1256_ = _1254_ & _1276_;
  assign _1257_ = _1277_ & _1255_;
  assign _1258_ = 1'h0 == 1'h0;
  assign _1259_ = 1'h1 == 1'h0;
  assign _1260_ = _1245_ == 1'h0;
  assign _1261_ = 1'h0 == 1'h1;
  assign _1262_ = 1'h1 == 1'h1;
  assign _1263_ = _1245_ == 1'h1;
  assign \u0.u_lsu.u_lsu_request.data_out_o = \u0.u_lsu.u_lsu_request.rd_ptr_q ? \u0.u_lsu.u_lsu_request.ram_q[1] : \u0.u_lsu.u_lsu_request.ram_q[0] ;
  assign _1264_ = _1258_ & _1244_[35];
  assign _1265_ = _1259_ & _1244_[35];
  assign _1266_ = _1260_ & _1247_[35];
  assign _1267_ = _1261_ & _1244_[35];
  assign _1268_ = _1262_ & _1244_[35];
  assign _1269_ = _1263_ & _1247_[35];
  assign _1270_ = _1264_ ? 36'h000000000 : \u0.u_lsu.u_lsu_request.ram_q[0] ;
  assign _1271_ = _1265_ ? 36'h000000000 : _1270_;
  assign _1272_ = _1266_ ? _1246_ : _1271_;
  assign _1273_ = _1267_ ? 36'h000000000 : \u0.u_lsu.u_lsu_request.ram_q[1] ;
  assign _1274_ = _1268_ ? 36'h000000000 : _1273_;
  assign _1275_ = _1269_ ? _1246_ : _1274_;
  always @(posedge clk_i)
    \u0.u_lsu.u_lsu_request.ram_q[0] <= _1272_;
  always @(posedge clk_i)
    \u0.u_lsu.u_lsu_request.ram_q[1] <= _1275_;
  assign \u0.u_lsu.u_lsu_request.valid_o = | \u0.u_lsu.u_lsu_request.count_q ;
  assign \u0.u_lsu.u_lsu_request.accept_o = \u0.u_lsu.u_lsu_request.count_q != 2'h2;
  assign _1276_ = ~ _1255_;
  assign _1277_ = ~ _1254_;
  always @(posedge clk_i)
    \u0.u_lsu.u_lsu_request.rd_ptr_q <= _1249_;
  always @(posedge clk_i)
    \u0.u_lsu.u_lsu_request.wr_ptr_q <= _1250_;
  always @(posedge clk_i)
    \u0.u_lsu.u_lsu_request.count_q <= _1248_;
  assign _1244_[35] = rst_i ? 1'h1 : 1'h0;
  assign _1278_[35] = _1254_ ? 1'h1 : 1'h0;
  assign _1247_[35] = rst_i ? 1'h0 : _1278_[35];
  wire [35:0] fangyuan83;
  assign fangyuan83 = { \u0.u_lsu.mem_addr_q , \u0.u_lsu.mem_ls_q , \u0.u_lsu.mem_xh_q , \u0.u_lsu.mem_xb_q , \u0.u_lsu.mem_load_q };
  assign _1279_ = _1254_ ? fangyuan83 : 36'hxxxxxxxxx;
  assign _1246_ = rst_i ? 36'hxxxxxxxxx : _1279_;
  assign _1280_ = _1254_ ? \u0.u_lsu.u_lsu_request.wr_ptr_q : 1'hx;
  assign _1245_ = rst_i ? 1'hx : _1280_;
  assign _1281_ = _1257_ ? _1285_[1:0] : \u0.u_lsu.u_lsu_request.count_q ;
  assign _1282_ = _1256_ ? _1253_[1:0] : _1281_;
  assign _1248_ = rst_i ? 2'h0 : _1282_;
  assign _1283_ = _1254_ ? _1251_ : \u0.u_lsu.u_lsu_request.wr_ptr_q ;
  assign _1250_ = rst_i ? 1'h0 : _1283_;
  assign _1284_ = _1255_ ? _1252_[0] : \u0.u_lsu.u_lsu_request.rd_ptr_q ;
  assign _1249_ = rst_i ? 1'h0 : _1284_;
  assign _1285_[1:0] = \u0.u_lsu.u_lsu_request.count_q - 1'h1;
  assign _1292_ = \u0.u_csr.opcode_opcode_i & 32'hfe00707f;
  assign _1293_ = _1292_ == 26'h2002033;
  assign _1294_ = _1292_ == 26'h2001033;
  assign _1295_ = _1292_ == 26'h2000033;
  assign _1296_ = _1292_ == 26'h2003033;
  assign _1297_ = \u0.u_div.opcode_valid_i && \u0.u_mul.mult_inst_w ;
  assign _1298_ = _1295_ || _1294_;
  assign _1299_ = _1298_ || _1293_;
  assign \u0.u_mul.mult_inst_w = _1299_ || _1296_;
  wire [64:0] fangyuan84;
  assign fangyuan84 = { \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q [32], \u0.u_mul.operand_a_e1_q };
  wire [64:0] fangyuan85;
  assign fangyuan85 = { \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q [32], \u0.u_mul.operand_b_e1_q };
  assign \u0.u_mul.mult_result_w = fangyuan84 * fangyuan85;
  assign _1300_ = ~ _1295_;
  always @(posedge clk_i)
    \u0.u_mul.result_e2_q <= _1289_;
  always @(posedge clk_i)
    \u0.u_mul.operand_a_e1_q <= _1287_;
  always @(posedge clk_i)
    \u0.u_mul.operand_b_e1_q <= _1288_;
  always @(posedge clk_i)
    \u0.u_mul.mulhi_sel_e1_q <= _1286_;
  assign _1301_ = \u0.u_exec.hold_i ? \u0.u_mul.result_e2_q : \u0.u_mul.result_r ;
  assign _1289_ = rst_i ? 32'h00000000 : _1301_;
  assign _1302_ = _1297_ ? _1300_ : 1'h0;
  assign _1303_ = \u0.u_exec.hold_i ? \u0.u_mul.mulhi_sel_e1_q : _1302_;
  assign _1286_ = rst_i ? 1'h0 : _1303_;
  assign _1304_ = _1297_ ? \u0.u_mul.operand_b_r : 33'h000000000;
  assign _1305_ = \u0.u_exec.hold_i ? \u0.u_mul.operand_b_e1_q : _1304_;
  assign _1288_ = rst_i ? 33'h000000000 : _1305_;
  assign _1306_ = _1297_ ? \u0.u_mul.operand_a_r : 33'h000000000;
  assign _1307_ = \u0.u_exec.hold_i ? \u0.u_mul.operand_a_e1_q : _1306_;
  assign _1287_ = rst_i ? 33'h000000000 : _1307_;
  wire [32:0] fangyuan86;
  assign fangyuan86 = { \u0.u_div.opcode_rb_operand_i [31], \u0.u_div.opcode_rb_operand_i };
  wire [32:0] fangyuan87;
  assign fangyuan87 = { 1'h0, \u0.u_div.opcode_rb_operand_i };
  assign _1291_ = _1294_ ? fangyuan86 : fangyuan87;
  wire [32:0] fangyuan88;
  assign fangyuan88 = { 1'h0, \u0.u_div.opcode_rb_operand_i };
  assign \u0.u_mul.operand_b_r = _1293_ ? fangyuan88 : _1291_;
  wire [32:0] fangyuan89;
  assign fangyuan89 = { \u0.u_csr.opcode_ra_operand_i [31], \u0.u_csr.opcode_ra_operand_i };
  wire [32:0] fangyuan90;
  assign fangyuan90 = { 1'h0, \u0.u_csr.opcode_ra_operand_i };
  assign _1290_ = _1294_ ? fangyuan89 : fangyuan90;
  wire [32:0] fangyuan91;
  assign fangyuan91 = { \u0.u_csr.opcode_ra_operand_i [31], \u0.u_csr.opcode_ra_operand_i };
  assign \u0.u_mul.operand_a_r = _1293_ ? fangyuan91 : _1290_;
  assign \u0.u_mul.result_r = \u0.u_mul.mulhi_sel_e1_q ? \u0.u_mul.mult_result_w [63:32] : \u0.u_mul.mult_result_w [31:0];
  assign \fifo_d_addr.wr = \fifo_d_data_wr.wr || \fifo_d_rd.in ;
  assign \fifo_d_data_wr.wr = | \fifo_d_wr.in ;
  assign \u0.mul_opcode_ra_operand_w = \u0.u_csr.opcode_ra_operand_i ;
  assign \u0.mul_opcode_ra_idx_w = \u0.u_csr.opcode_opcode_i [19:15];
  assign \u0.mul_opcode_pc_w = \u0.u_exec.opcode_pc_i ;
  assign \u0.mul_opcode_opcode_w = \u0.u_csr.opcode_opcode_i ;
  assign \u0.mul_opcode_invalid_w = 1'h0;
  assign \u0.mul_hold_w = \u0.u_exec.hold_i ;
  assign \u0.mmu_sum_w = \u0.u_csr.u_csrfile.csr_sr_q [18];
  assign \u0.mmu_store_fault_w = 1'h0;
  assign \u0.mmu_satp_w = 32'h00000000;
  assign \u0.mmu_mxr_w = \u0.u_csr.u_csrfile.csr_sr_q [19];
  assign \u0.mmu_lsu_writeback_w = \u0.u_lsu.mem_writeback_q ;
  assign \u0.mmu_lsu_wr_w = \fifo_d_wr.in ;
  assign \u0.mmu_lsu_resp_tag_w = mem_d_resp_tag_i;
  assign \u0.mmu_lsu_req_tag_w = 11'h000;
  assign \u0.mmu_lsu_rd_w = \fifo_d_rd.in ;
  assign \u0.mmu_lsu_invalidate_w = \u0.u_lsu.mem_invalidate_q ;
  assign \u0.mmu_lsu_flush_w = \u0.u_lsu.mem_flush_q ;
  assign \u0.mmu_lsu_error_w = mem_d_error_i;
  assign \u0.mmu_lsu_data_wr_w = \u0.u_lsu.mem_data_wr_q ;
  assign \u0.mmu_lsu_data_rd_w = mem_d_data_rd_i;
  assign \u0.mmu_lsu_cacheable_w = \u0.u_lsu.mem_cacheable_q ;
  assign \u0.mmu_lsu_addr_w = { \u0.u_lsu.mem_addr_q [31:2], 2'h0 };
  assign \u0.mmu_lsu_ack_w = mem_d_ack_i;
  assign \u0.mmu_lsu_accept_w = mem_d_accept_i;
  assign \u0.mmu_load_fault_w = 1'h0;
  assign \u0.mmu_ifetch_valid_w = mem_i_valid_i;
  assign \u0.mmu_ifetch_rd_w = \fifo_i_pc.wr ;
  assign \u0.mmu_ifetch_pc_w = { \u0.u_fetch.pc_f_q [31:2], 2'h0 };
  assign \u0.mmu_ifetch_invalidate_w = 1'h0;
  assign \u0.mmu_ifetch_inst_w = mem_i_inst_i;
  assign \u0.mmu_ifetch_flush_w = \u0.u_csr.ifence_q ;
  assign \u0.mmu_ifetch_error_w = mem_i_error_i;
  assign \u0.mmu_ifetch_accept_w = mem_i_accept_i;
  assign \fifo_i_pc.clk = clk_i;
  assign \u0.mem_i_valid_i = mem_i_valid_i;
  assign \u0.mem_i_rd_o = \fifo_i_pc.wr ;
  assign \u0.mem_i_pc_o = { \u0.u_fetch.pc_f_q [31:2], 2'h0 };
  assign \u0.mem_i_invalidate_o = 1'h0;
  assign \u0.mem_i_inst_i = mem_i_inst_i;
  assign \u0.mem_i_flush_o = \u0.u_csr.ifence_q ;
  assign \u0.mem_i_error_i = mem_i_error_i;
  assign \u0.mem_i_accept_i = mem_i_accept_i;
  assign \u0.mem_d_writeback_o = \u0.u_lsu.mem_writeback_q ;
  assign \u0.mem_d_wr_o = \fifo_d_wr.in ;
  assign \u0.mem_d_resp_tag_i = mem_d_resp_tag_i;
  assign \u0.mem_d_req_tag_o = 11'h000;
  assign \u0.mem_d_rd_o = \fifo_d_rd.in ;
  assign \u0.mem_d_invalidate_o = \u0.u_lsu.mem_invalidate_q ;
  assign \u0.mem_d_flush_o = \u0.u_lsu.mem_flush_q ;
  assign \u0.mem_d_error_i = mem_d_error_i;
  assign \u0.mem_d_data_wr_o = \u0.u_lsu.mem_data_wr_q ;
  assign \u0.mem_d_data_rd_i = mem_d_data_rd_i;
  assign \u0.mem_d_cacheable_o = \u0.u_lsu.mem_cacheable_q ;
  assign \u0.mem_d_addr_o = { \u0.u_lsu.mem_addr_q [31:2], 2'h0 };
  assign \u0.mem_d_ack_i = mem_d_ack_i;
  assign \u0.mem_d_accept_i = mem_d_accept_i;
  assign \u0.lsu_stall_w = \u0.u_issue.lsu_stall_i ;
  assign \u0.lsu_opcode_valid_w = \u0.u_csr.opcode_valid_i ;
  assign \u0.lsu_opcode_rd_idx_w = \u0.u_csr.opcode_opcode_i [11:7];
  assign \u0.lsu_opcode_rb_operand_w = \u0.u_div.opcode_rb_operand_i ;
  assign \u0.lsu_opcode_rb_idx_w = \u0.u_csr.opcode_opcode_i [24:20];
  assign \u0.lsu_opcode_ra_operand_w = \u0.u_csr.opcode_ra_operand_i ;
  assign \u0.lsu_opcode_ra_idx_w = \u0.u_csr.opcode_opcode_i [19:15];
  assign \u0.lsu_opcode_pc_w = \u0.u_exec.opcode_pc_i ;
  assign \u0.lsu_opcode_opcode_w = \u0.u_csr.opcode_opcode_i ;
  assign \u0.lsu_opcode_invalid_w = 1'h0;
  assign \u0.intr_i = intr_i;
  assign \u0.interrupt_inhibit_w = \u0.u_csr.interrupt_inhibit_i ;
  assign \u0.ifence_w = \u0.u_csr.ifence_q ;
  assign \u0.fetch_valid_w = \u0.u_decode.genblk1.u_dec.valid_i ;
  assign \u0.fetch_pc_w = \u0.u_exec.opcode_pc_i ;
  assign \u0.fetch_instr_w = \u0.u_csr.opcode_opcode_i ;
  assign \u0.fetch_instr_rd_valid_w = \u0.u_decode.genblk1.u_dec.rd_valid_o ;
  assign \u0.fetch_instr_mul_w = \u0.u_decode.genblk1.u_dec.mul_o ;
  assign \u0.fetch_instr_lsu_w = \u0.u_decode.genblk1.u_dec.lsu_o ;
  assign \u0.fetch_instr_invalid_w = \u0.u_decode.genblk1.u_dec.invalid_w ;
  assign \u0.fetch_instr_exec_w = \u0.u_decode.genblk1.u_dec.exec_o ;
  assign \u0.fetch_instr_div_w = \u0.u_decode.genblk1.u_dec.div_o ;
  assign \u0.fetch_instr_csr_w = \u0.u_decode.genblk1.u_dec.csr_o ;
  assign \u0.fetch_instr_branch_w = \u0.u_decode.genblk1.u_dec.branch_o ;
  assign \fifo_i_pc.in = { \u0.u_fetch.pc_f_q [31:2], 2'h0 };
  assign \u0.fetch_in_fault_w = 1'h0;
  assign \u0.fetch_fault_page_w = \u0.u_decode.fetch_in_fault_page_i ;
  assign \u0.fetch_fault_fetch_w = \u0.u_decode.fetch_in_fault_fetch_i ;
  assign \u0.fetch_dec_valid_w = \u0.u_decode.genblk1.u_dec.valid_i ;
  assign \u0.fetch_dec_pc_w = \u0.u_exec.opcode_pc_i ;
  assign \u0.fetch_dec_instr_w = \u0.u_decode.fetch_in_instr_i ;
  assign \fifo_i_pc.out0 = \fifo_i_pc.r0 ;
  assign \fifo_i_pc.out1 = \fifo_i_pc.r1 ;
  assign \fifo_i_pc.rst = rst_i;
  assign \u0.fetch_dec_fault_page_w = \u0.u_decode.fetch_in_fault_page_i ;
  assign \u0.fetch_dec_fault_fetch_w = \u0.u_decode.fetch_in_fault_fetch_i ;
  assign \u0.fetch_dec_accept_w = \u0.u_fetch.fetch_accept_i ;
  assign \u0.fetch_accept_w = \u0.u_fetch.fetch_accept_i ;
  assign \u0.exec_opcode_valid_w = \u0.u_div.opcode_valid_i ;
  assign \u0.exec_hold_w = \u0.u_exec.hold_i ;
  assign \u0.div_opcode_valid_w = \u0.u_div.opcode_valid_i ;
  assign \u0.csr_writeback_write_w = \u0.u_issue.u_pipe_ctrl.csr_wr_wb_q ;
  assign \u0.csr_writeback_wdata_w = \u0.u_issue.u_pipe_ctrl.csr_wdata_wb_q ;
  assign \u0.csr_writeback_waddr_w = \u0.u_issue.u_pipe_ctrl.opcode_wb_q [31:20];
  assign \u0.csr_writeback_exception_w = \u0.u_issue.u_pipe_ctrl.exception_wb_q ;
  assign \u0.csr_writeback_exception_pc_w = \u0.u_issue.u_pipe_ctrl.pc_wb_q ;
  assign \u0.csr_writeback_exception_addr_w = \u0.u_issue.u_pipe_ctrl.result_wb_q ;
  assign \u0.csr_result_e1_write_w = \u0.u_csr.rd_valid_e1_q ;
  assign \u0.csr_result_e1_wdata_w = \u0.u_csr.csr_wdata_e1_q ;
  assign \u0.csr_result_e1_value_w = \u0.u_csr.rd_result_e1_q ;
  assign \u0.csr_result_e1_exception_w = \u0.u_csr.exception_e1_q ;
  assign \u0.csr_opcode_valid_w = \u0.u_csr.opcode_valid_i ;
  assign \u0.csr_opcode_rd_idx_w = \u0.u_csr.opcode_opcode_i [11:7];
  assign \u0.csr_opcode_rb_operand_w = \u0.u_div.opcode_rb_operand_i ;
  assign \u0.csr_opcode_rb_idx_w = \u0.u_csr.opcode_opcode_i [24:20];
  assign \u0.csr_opcode_ra_operand_w = \u0.u_csr.opcode_ra_operand_i ;
  assign \u0.csr_opcode_ra_idx_w = \u0.u_csr.opcode_opcode_i [19:15];
  assign \u0.csr_opcode_pc_w = \u0.u_exec.opcode_pc_i ;
  assign \u0.csr_opcode_opcode_w = \u0.u_csr.opcode_opcode_i ;
  assign \u0.csr_opcode_invalid_w = \u0.u_csr.opcode_invalid_i ;
  assign \u0.cpu_id_i = cpu_id_i;
  assign \u0.clk_i = clk_i;
  assign \u0.branch_request_w = \u0.u_fetch.branch_request_i ;
  assign \u0.branch_pc_w = \u0.u_fetch.branch_pc_i ;
  assign _0037_[31:4] = 28'b000000000000000000000000000x;
  assign \u0.branch_d_exec_request_w = \u0.u_exec.branch_d_request_o ;
  assign \u0.branch_d_exec_priv_w = 2'h0;
  assign \u0.branch_d_exec_pc_w = \u0.u_exec.branch_target_r ;
  assign \u0.branch_csr_request_w = \u0.u_csr.branch_q ;
  assign \u0.branch_csr_pc_w = \u0.u_csr.branch_target_q ;
  assign \u0.u_mul.clk_i = clk_i;
  assign \u0.u_mul.hold_i = \u0.u_exec.hold_i ;
  assign \u0.u_mul.opcode_invalid_i = 1'h0;
  assign \u0.u_mul.opcode_opcode_i = \u0.u_csr.opcode_opcode_i ;
  assign \u0.u_mul.opcode_pc_i = \u0.u_exec.opcode_pc_i ;
  assign \u0.u_mul.opcode_ra_idx_i = \u0.u_csr.opcode_opcode_i [19:15];
  assign \u0.u_mul.opcode_ra_operand_i = \u0.u_csr.opcode_ra_operand_i ;
  assign \u0.u_mul.opcode_rb_idx_i = \u0.u_csr.opcode_opcode_i [24:20];
  assign \u0.u_mul.opcode_rb_operand_i = \u0.u_div.opcode_rb_operand_i ;
  assign \u0.u_mul.opcode_rd_idx_i = \u0.u_csr.opcode_opcode_i [11:7];
  assign \u0.u_mul.opcode_valid_i = \u0.u_div.opcode_valid_i ;
  assign \u0.u_mul.rst_i = rst_i;
  assign \u0.u_mul.writeback_value_o = \u0.u_mul.result_e2_q ;
  assign \u0.u_mmu.clk_i = clk_i;
  assign \u0.u_mmu.fetch_in_accept_o = mem_i_accept_i;
  assign \u0.u_mmu.fetch_in_error_o = mem_i_error_i;
  assign \u0.u_mmu.fetch_in_fault_o = 1'h0;
  assign \u0.u_mmu.fetch_in_flush_i = \u0.u_csr.ifence_q ;
  assign \u0.u_mmu.fetch_in_inst_o = mem_i_inst_i;
  assign \u0.u_mmu.fetch_in_invalidate_i = 1'h0;
  assign \u0.u_mmu.fetch_in_pc_i = { \u0.u_fetch.pc_f_q [31:2], 2'h0 };
  assign \u0.mul_opcode_rb_idx_w = \u0.u_csr.opcode_opcode_i [24:20];
  assign \u0.u_mmu.fetch_in_rd_i = \fifo_i_pc.wr ;
  assign \u0.u_mmu.fetch_in_valid_o = mem_i_valid_i;
  assign \u0.u_mmu.fetch_out_accept_i = mem_i_accept_i;
  assign \u0.u_mmu.fetch_out_error_i = mem_i_error_i;
  assign \u0.u_mmu.fetch_out_flush_o = \u0.u_csr.ifence_q ;
  assign \u0.u_mmu.fetch_out_inst_i = mem_i_inst_i;
  assign \u0.u_mmu.fetch_out_invalidate_o = 1'h0;
  assign \u0.u_mmu.fetch_out_pc_o = { \u0.u_fetch.pc_f_q [31:2], 2'h0 };
  assign \u0.u_mmu.fetch_out_rd_o = \fifo_i_pc.wr ;
  assign \u0.u_mmu.fetch_out_valid_i = mem_i_valid_i;
  assign \u0.mul_opcode_rb_operand_w = \u0.u_div.opcode_rb_operand_i ;
  assign \u0.u_mmu.lsu_in_accept_o = mem_d_accept_i;
  assign \u0.u_mmu.lsu_in_ack_o = mem_d_ack_i;
  assign \u0.u_mmu.lsu_in_addr_i = { \u0.u_lsu.mem_addr_q [31:2], 2'h0 };
  assign \u0.u_mmu.lsu_in_cacheable_i = \u0.u_lsu.mem_cacheable_q ;
  assign \u0.u_mmu.lsu_in_data_rd_o = mem_d_data_rd_i;
  assign \u0.u_mmu.lsu_in_data_wr_i = \u0.u_lsu.mem_data_wr_q ;
  assign \u0.u_mmu.lsu_in_error_o = mem_d_error_i;
  assign \u0.u_mmu.lsu_in_flush_i = \u0.u_lsu.mem_flush_q ;
  assign \u0.u_mmu.lsu_in_invalidate_i = \u0.u_lsu.mem_invalidate_q ;
  assign \u0.u_mmu.lsu_in_load_fault_o = 1'h0;
  assign \u0.u_mmu.lsu_in_rd_i = \fifo_d_rd.in ;
  assign \u0.u_mmu.lsu_in_req_tag_i = 11'h000;
  assign \u0.u_mmu.lsu_in_resp_tag_o = mem_d_resp_tag_i;
  assign \u0.u_mmu.lsu_in_store_fault_o = 1'h0;
  assign \u0.u_mmu.lsu_in_wr_i = \fifo_d_wr.in ;
  assign \u0.u_mmu.lsu_in_writeback_i = \u0.u_lsu.mem_writeback_q ;
  assign \u0.u_mmu.lsu_out_accept_i = mem_d_accept_i;
  assign \u0.u_mmu.lsu_out_ack_i = mem_d_ack_i;
  assign \u0.u_mmu.lsu_out_addr_o = { \u0.u_lsu.mem_addr_q [31:2], 2'h0 };
  assign \u0.u_mmu.lsu_out_cacheable_o = \u0.u_lsu.mem_cacheable_q ;
  assign \u0.u_mmu.lsu_out_data_rd_i = mem_d_data_rd_i;
  assign \u0.u_mmu.lsu_out_data_wr_o = \u0.u_lsu.mem_data_wr_q ;
  assign \u0.u_mmu.lsu_out_error_i = mem_d_error_i;
  assign \u0.u_mmu.lsu_out_flush_o = \u0.u_lsu.mem_flush_q ;
  assign \u0.u_mmu.lsu_out_invalidate_o = \u0.u_lsu.mem_invalidate_q ;
  assign \u0.u_mmu.lsu_out_rd_o = \fifo_d_rd.in ;
  assign \u0.u_mmu.lsu_out_req_tag_o = 11'h000;
  assign \u0.u_mmu.lsu_out_resp_tag_i = mem_d_resp_tag_i;
  assign \u0.u_mmu.lsu_out_wr_o = \fifo_d_wr.in ;
  assign \u0.u_mmu.lsu_out_writeback_o = \u0.u_lsu.mem_writeback_q ;
  assign \u0.u_mmu.mxr_i = \u0.u_csr.u_csrfile.csr_sr_q [19];
  assign \u0.mul_opcode_rd_idx_w = \u0.u_csr.opcode_opcode_i [11:7];
  assign \u0.u_mmu.rst_i = rst_i;
  assign \u0.u_mmu.satp_i = 32'h00000000;
  assign \u0.u_mmu.sum_i = \u0.u_csr.u_csrfile.csr_sr_q [18];
  assign \u0.u_lsu.u_lsu_request.rst_i = rst_i;
  assign \u0.u_lsu.u_lsu_request.data_in_i = { \u0.u_lsu.mem_addr_q , \u0.u_lsu.mem_ls_q , \u0.u_lsu.mem_xh_q , \u0.u_lsu.mem_xb_q , \u0.u_lsu.mem_load_q };
  assign \u0.u_lsu.u_lsu_request.clk_i = clk_i;
  assign _1278_[34:0] = { _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35], _1278_[35] };
  assign _1247_[34:0] = { _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35], _1247_[35] };
  assign _1244_[34:0] = { _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35], _1244_[35] };
  assign \fifo_d_wr.clk = clk_i;
  assign _1117_[31:16] = 16'h0000;
  assign _1118_[5] = 1'h0;
  assign _1119_[5] = 1'h0;
  assign _1120_[5] = 1'h0;
  assign _1121_[5] = 1'h0;
  assign _1122_[5] = 1'h0;
  assign \fifo_d_wr.out0 = \fifo_d_wr.r0 ;
  assign \u0.u_lsu.addr_lsb_r = \u0.u_lsu.u_lsu_request.data_out_o [5:4];
  assign \u0.u_lsu.clk_i = clk_i;
  assign \u0.u_lsu.load_byte_r = \u0.u_lsu.u_lsu_request.data_out_o [1];
  assign \u0.u_lsu.load_half_r = \u0.u_lsu.u_lsu_request.data_out_o [2];
  assign \u0.u_lsu.load_signed_r = \u0.u_lsu.u_lsu_request.data_out_o [3];
  assign \u0.u_lsu.mem_accept_i = mem_d_accept_i;
  assign \u0.u_lsu.mem_ack_i = mem_d_ack_i;
  assign \u0.u_lsu.mem_addr_o = { \u0.u_lsu.mem_addr_q [31:2], 2'h0 };
  assign \u0.u_lsu.mem_cacheable_o = \u0.u_lsu.mem_cacheable_q ;
  assign \u0.u_lsu.mem_data_rd_i = mem_d_data_rd_i;
  assign \u0.u_lsu.mem_data_wr_o = \u0.u_lsu.mem_data_wr_q ;
  assign \u0.u_lsu.mem_error_i = mem_d_error_i;
  assign \u0.u_lsu.mem_flush_o = \u0.u_lsu.mem_flush_q ;
  assign \u0.u_lsu.mem_invalidate_o = \u0.u_lsu.mem_invalidate_q ;
  assign \u0.u_lsu.mem_load_fault_i = 1'h0;
  assign \u0.u_lsu.mem_rd_o = \fifo_d_rd.in ;
  assign \u0.u_lsu.mem_req_tag_o = 11'h000;
  assign \u0.u_lsu.mem_resp_tag_i = mem_d_resp_tag_i;
  assign \u0.u_lsu.mem_store_fault_i = 1'h0;
  assign \u0.u_lsu.mem_wr_o = \fifo_d_wr.in ;
  assign \u0.u_lsu.mem_writeback_o = \u0.u_lsu.mem_writeback_q ;
  assign \u0.u_lsu.opcode_invalid_i = 1'h0;
  assign \u0.u_lsu.opcode_opcode_i = \u0.u_csr.opcode_opcode_i ;
  assign \u0.u_lsu.opcode_pc_i = \u0.u_exec.opcode_pc_i ;
  assign \u0.u_lsu.opcode_ra_idx_i = \u0.u_csr.opcode_opcode_i [19:15];
  assign \u0.u_lsu.opcode_ra_operand_i = \u0.u_csr.opcode_ra_operand_i ;
  assign \u0.u_lsu.opcode_rb_idx_i = \u0.u_csr.opcode_opcode_i [24:20];
  assign \u0.u_lsu.opcode_rb_operand_i = \u0.u_div.opcode_rb_operand_i ;
  assign \u0.u_lsu.opcode_rd_idx_i = \u0.u_csr.opcode_opcode_i [11:7];
  assign \u0.u_lsu.opcode_valid_i = \u0.u_csr.opcode_valid_i ;
  assign \u0.u_lsu.resp_addr_w = \u0.u_lsu.u_lsu_request.data_out_o [35:4];
  assign \u0.u_lsu.resp_byte_w = \u0.u_lsu.u_lsu_request.data_out_o [1];
  assign \u0.u_lsu.resp_half_w = \u0.u_lsu.u_lsu_request.data_out_o [2];
  assign \u0.u_lsu.resp_load_w = \u0.u_lsu.u_lsu_request.data_out_o [0];
  assign \u0.u_lsu.resp_signed_w = \u0.u_lsu.u_lsu_request.data_out_o [3];
  assign \u0.u_lsu.rst_i = rst_i;
  assign \u0.u_lsu.stall_o = \u0.u_issue.lsu_stall_i ;
  assign \u0.u_lsu.wb_result_r = \u0.u_issue.u_pipe_ctrl.mem_result_e2_i ;
  assign \u0.u_lsu.writeback_exception_o = { 1'h0, \u0.u_issue.u_pipe_ctrl.mem_exception_e2_i [4:0] };
  assign \u0.u_lsu.writeback_valid_o = \u0.u_issue.u_pipe_ctrl.mem_complete_i ;
  assign \u0.u_lsu.writeback_value_o = \u0.u_issue.u_pipe_ctrl.mem_result_e2_i ;
  assign \u0.u_issue.u_pipe_ctrl.take_interrupt_i = \u0.u_csr.take_interrupt_q ;
  assign \u0.u_issue.u_pipe_ctrl.store_e1_o = \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [2];
  assign \u0.u_issue.u_pipe_ctrl.stall_o = \u0.u_exec.hold_i ;
  assign \u0.u_issue.u_pipe_ctrl.squash_wb_i = 1'h0;
  assign \u0.u_issue.u_pipe_ctrl.squash_e1_e2_o = \u0.u_issue.pipe_squash_e1_e2_w ;
  assign \u0.u_issue.u_pipe_ctrl.squash_e1_e2_i = 1'h0;
  assign \u0.u_issue.u_pipe_ctrl.rst_i = rst_i;
  assign \u0.u_issue.u_pipe_ctrl.result_wb_o = \u0.u_issue.u_pipe_ctrl.result_wb_q ;
  assign \u0.u_issue.u_pipe_ctrl.result_e2_r = \u0.u_issue.pipe_result_e2_w ;
  assign \u0.u_issue.u_pipe_ctrl.result_e2_o = \u0.u_issue.pipe_result_e2_w ;
  assign \u0.u_issue.u_pipe_ctrl.rd_wb_o = \u0.u_issue.pipe_rd_wb_w ;
  assign \u0.u_issue.u_pipe_ctrl.rd_e2_o = \u0.u_issue.pipe_rd_e2_w ;
  assign \u0.u_issue.u_pipe_ctrl.rd_e1_o = \u0.u_issue.pipe_rd_e1_w ;
  assign \u0.u_issue.u_pipe_ctrl.pc_wb_o = \u0.u_issue.u_pipe_ctrl.pc_wb_q ;
  assign \u0.u_issue.u_pipe_ctrl.pc_e1_o = \u0.u_issue.u_pipe_ctrl.pc_e1_q ;
  assign \u0.u_issue.u_pipe_ctrl.operand_rb_wb_q = \u0.u_issue.pipe_rb_val_wb_w ;
  assign \u0.u_issue.u_pipe_ctrl.operand_rb_wb_o = \u0.u_issue.pipe_rb_val_wb_w ;
  assign \u0.u_issue.u_pipe_ctrl.operand_rb_e1_q = \u0.u_issue.pipe_operand_rb_e1_w ;
  assign \u0.u_issue.u_pipe_ctrl.operand_rb_e1_o = \u0.u_issue.pipe_operand_rb_e1_w ;
  assign \u0.u_issue.u_pipe_ctrl.operand_ra_wb_q = \u0.u_issue.pipe_ra_val_wb_w ;
  assign \u0.u_issue.u_pipe_ctrl.operand_ra_wb_o = \u0.u_issue.pipe_ra_val_wb_w ;
  assign \u0.u_issue.u_pipe_ctrl.operand_ra_e1_q = \u0.u_issue.pipe_operand_ra_e1_w ;
  assign \u0.u_issue.u_pipe_ctrl.operand_ra_e1_o = \u0.u_issue.pipe_operand_ra_e1_w ;
  assign \u0.u_issue.u_pipe_ctrl.opcode_wb_o = \u0.u_issue.u_pipe_ctrl.opcode_wb_q ;
  assign \u0.u_issue.u_pipe_ctrl.opcode_e1_o = \u0.u_issue.u_pipe_ctrl.opcode_e1_q ;
  assign \u0.u_issue.u_pipe_ctrl.mul_result_e2_i = \u0.u_mul.result_e2_q ;
  assign \u0.u_issue.u_pipe_ctrl.mul_e2_o = \u0.u_issue.u_pipe_ctrl.ctrl_e2_q [5];
  assign \u0.u_issue.u_pipe_ctrl.mul_e1_o = \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [5];
  assign \u0.u_issue.u_pipe_ctrl.mem_exception_e2_i [5] = 1'h0;
  assign \u0.u_issue.u_pipe_ctrl.load_e2_o = \u0.u_issue.u_pipe_ctrl.ctrl_e2_q [1];
  assign \u0.u_issue.u_pipe_ctrl.load_e1_o = \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [1];
  assign \u0.u_issue.u_pipe_ctrl.issue_valid_i = \u0.u_div.opcode_valid_i ;
  assign \u0.u_issue.u_pipe_ctrl.issue_stall_i = \u0.u_exec.hold_i ;
  assign \u0.u_issue.u_pipe_ctrl.issue_rd_valid_i = \u0.u_decode.genblk1.u_dec.rd_valid_o ;
  assign \u0.u_issue.u_pipe_ctrl.issue_rd_i = \u0.u_csr.opcode_opcode_i [11:7];
  assign \u0.u_issue.u_pipe_ctrl.issue_pc_i = \u0.u_exec.opcode_pc_i ;
  assign \u0.u_issue.u_pipe_ctrl.issue_operand_rb_i = \u0.u_div.opcode_rb_operand_i ;
  assign \u0.u_issue.u_pipe_ctrl.issue_operand_ra_i = \u0.u_csr.opcode_ra_operand_i ;
  assign \u0.u_issue.u_pipe_ctrl.issue_opcode_i = \u0.u_csr.opcode_opcode_i ;
  assign \u0.u_issue.u_pipe_ctrl.issue_mul_i = \u0.u_decode.genblk1.u_dec.mul_o ;
  assign \u0.u_issue.u_pipe_ctrl.issue_lsu_i = \u0.u_decode.genblk1.u_dec.lsu_o ;
  assign \u0.u_issue.u_pipe_ctrl.issue_exception_i = { 1'h0, \u0.u_issue.issue_fault_w };
  assign \u0.u_issue.u_pipe_ctrl.issue_div_i = \u0.u_decode.genblk1.u_dec.div_o ;
  assign \u0.u_issue.u_pipe_ctrl.issue_csr_i = \u0.u_decode.genblk1.u_dec.csr_o ;
  assign \u0.u_issue.u_pipe_ctrl.issue_branch_target_i = \u0.u_exec.branch_target_r ;
  assign \u0.u_issue.u_pipe_ctrl.issue_branch_taken_i = \u0.u_exec.branch_d_request_o ;
  assign \u0.u_issue.u_pipe_ctrl.issue_branch_i = \u0.u_decode.genblk1.u_dec.branch_o ;
  assign \u0.u_issue.u_pipe_ctrl.issue_accept_i = \u0.u_div.opcode_valid_i ;
  assign \u0.u_issue.u_pipe_ctrl.exception_wb_o = \u0.u_issue.u_pipe_ctrl.exception_wb_q ;
  assign \u0.u_issue.u_pipe_ctrl.div_result_i = \u0.u_div.wb_result_q ;
  assign \u0.u_issue.u_pipe_ctrl.div_e1_w = \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [4];
  assign \u0.u_issue.u_pipe_ctrl.div_complete_i = \u0.u_div.valid_q ;
  assign \u0.u_issue.u_pipe_ctrl.csr_write_wb_o = \u0.u_issue.u_pipe_ctrl.csr_wr_wb_q ;
  assign \u0.u_issue.u_pipe_ctrl.csr_wdata_wb_o = \u0.u_issue.u_pipe_ctrl.csr_wdata_wb_q ;
  assign \u0.u_issue.u_pipe_ctrl.csr_wb_o = \u0.u_issue.pipe_csr_wb_w ;
  assign \u0.u_issue.u_pipe_ctrl.csr_waddr_wb_o = \u0.u_issue.u_pipe_ctrl.opcode_wb_q [31:20];
  assign \u0.u_issue.u_pipe_ctrl.csr_result_write_e1_i = \u0.u_csr.rd_valid_e1_q ;
  assign \u0.u_issue.u_pipe_ctrl.csr_result_wdata_e1_i = \u0.u_csr.csr_wdata_e1_q ;
  assign \u0.u_issue.u_pipe_ctrl.csr_result_value_e1_i = \u0.u_csr.rd_result_e1_q ;
  assign \u0.u_issue.u_pipe_ctrl.csr_result_exception_e1_i = \u0.u_csr.exception_e1_q ;
  assign \u0.u_issue.u_pipe_ctrl.csr_e1_w = \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [3];
  assign \u0.u_issue.u_pipe_ctrl.clk_i = clk_i;
  assign \u0.u_issue.u_pipe_ctrl.branch_e1_o = \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [6];
  assign \u0.u_issue.u_pipe_ctrl.alu_result_e1_i = \u0.u_exec.result_q ;
  assign \u0.u_issue.u_pipe_ctrl.alu_e1_w = \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [0];
  assign \fifo_d_wr.r1 = \fifo_d_wr.out1 [2:0];
  assign \fifo_d_wr.rst = rst_i;
  assign \fifo_d_wr.wr = \fifo_d_data_wr.wr ;
  assign _0028_[31:1] = 31'b000000000000000000000000000000x;
  assign _0818_[5] = 1'h0;
  assign \fifo_d_rd.clk = clk_i;
  assign \fifo_d_rd.out0 = \fifo_d_rd.r0 ;
  assign \fifo_d_rd.out1 = \fifo_d_rd.r1 ;
  assign \u0.u_issue.u_regfile.rst_i = rst_i;
  assign \u0.u_issue.u_regfile.rd0_value_i = \u0.u_issue.u_pipe_ctrl.result_wb_q ;
  assign \u0.u_issue.u_regfile.rd0_i = \u0.u_issue.pipe_rd_wb_w ;
  assign \u0.u_issue.u_regfile.rb0_value_o = \u0.u_issue.issue_rb_value_w ;
  assign \u0.u_issue.u_regfile.rb0_i = \u0.u_csr.opcode_opcode_i [24:20];
  assign \u0.u_issue.u_regfile.ra0_value_o = \u0.u_issue.issue_ra_value_w ;
  assign \u0.u_issue.u_regfile.ra0_i = \u0.u_csr.opcode_opcode_i [19:15];
  assign \u0.u_issue.u_regfile.clk_i = clk_i;
  assign \u0.u_issue.u_regfile.REGFILE.x9_s1_w = \u0.u_issue.u_regfile.REGFILE.reg_r9_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x8_s0_w = \u0.u_issue.u_regfile.REGFILE.reg_r8_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x7_t2_w = \u0.u_issue.u_regfile.REGFILE.reg_r7_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x6_t1_w = \u0.u_issue.u_regfile.REGFILE.reg_r6_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x5_t0_w = \u0.u_issue.u_regfile.REGFILE.reg_r5_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x4_tp_w = \u0.u_issue.u_regfile.REGFILE.reg_r4_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x3_gp_w = \u0.u_issue.u_regfile.REGFILE.reg_r3_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x31_t6_w = \u0.u_issue.u_regfile.REGFILE.reg_r31_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x30_t5_w = \u0.u_issue.u_regfile.REGFILE.reg_r30_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x2_sp_w = \u0.u_issue.u_regfile.REGFILE.reg_r2_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x29_t4_w = \u0.u_issue.u_regfile.REGFILE.reg_r29_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x28_t3_w = \u0.u_issue.u_regfile.REGFILE.reg_r28_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x27_s11_w = \u0.u_issue.u_regfile.REGFILE.reg_r27_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x26_s10_w = \u0.u_issue.u_regfile.REGFILE.reg_r26_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x25_s9_w = \u0.u_issue.u_regfile.REGFILE.reg_r25_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x24_s8_w = \u0.u_issue.u_regfile.REGFILE.reg_r24_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x23_s7_w = \u0.u_issue.u_regfile.REGFILE.reg_r23_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x22_s6_w = \u0.u_issue.u_regfile.REGFILE.reg_r22_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x21_s5_w = \u0.u_issue.u_regfile.REGFILE.reg_r21_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x20_s4_w = \u0.u_issue.u_regfile.REGFILE.reg_r20_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x1_ra_w = \u0.u_issue.u_regfile.REGFILE.reg_r1_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x19_s3_w = \u0.u_issue.u_regfile.REGFILE.reg_r19_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x18_s2_w = \u0.u_issue.u_regfile.REGFILE.reg_r18_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x17_a7_w = \u0.u_issue.u_regfile.REGFILE.reg_r17_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x16_a6_w = \u0.u_issue.u_regfile.REGFILE.reg_r16_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x15_a5_w = \u0.u_issue.u_regfile.REGFILE.reg_r15_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x14_a4_w = \u0.u_issue.u_regfile.REGFILE.reg_r14_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x13_a3_w = \u0.u_issue.u_regfile.REGFILE.reg_r13_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x12_a2_w = \u0.u_issue.u_regfile.REGFILE.reg_r12_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x11_a1_w = \u0.u_issue.u_regfile.REGFILE.reg_r11_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x10_a0_w = \u0.u_issue.u_regfile.REGFILE.reg_r10_q ;
  assign \u0.u_issue.u_regfile.REGFILE.x0_zero_w = 32'h00000000;
  assign \u0.u_issue.u_regfile.REGFILE.rb0_value_r = \u0.u_issue.issue_rb_value_w ;
  assign \u0.u_issue.u_regfile.REGFILE.ra0_value_r = \u0.u_issue.issue_ra_value_w ;
  assign _0746_[5] = 1'h0;
  assign \u0.u_issue.branch_csr_pc_i = \u0.u_csr.branch_target_q ;
  assign \u0.mul_opcode_valid_w = \u0.u_div.opcode_valid_i ;
  assign \u0.u_issue.branch_csr_request_i = \u0.u_csr.branch_q ;
  assign \u0.u_issue.branch_d_exec_pc_i = \u0.u_exec.branch_target_r ;
  assign \u0.u_issue.branch_d_exec_priv_i = 2'h0;
  assign \u0.u_issue.branch_d_exec_request_i = \u0.u_exec.branch_d_request_o ;
  assign \u0.opcode_invalid_w = 1'h0;
  assign \u0.opcode_opcode_w = \u0.u_csr.opcode_opcode_i ;
  assign \u0.opcode_pc_w = \u0.u_exec.opcode_pc_i ;
  assign \u0.opcode_ra_idx_w = \u0.u_csr.opcode_opcode_i [19:15];
  assign \u0.opcode_ra_operand_w = \u0.u_csr.opcode_ra_operand_i ;
  assign \u0.opcode_rb_idx_w = \u0.u_csr.opcode_opcode_i [24:20];
  assign \u0.opcode_rb_operand_w = \u0.u_div.opcode_rb_operand_i ;
  assign \u0.opcode_rd_idx_w = \u0.u_csr.opcode_opcode_i [11:7];
  assign \u0.u_issue.branch_pc_o = \u0.u_fetch.branch_pc_i ;
  assign \u0.reset_vector_i = reset_vector_i;
  assign \u0.u_issue.branch_request_o = \u0.u_fetch.branch_request_i ;
  assign \u0.u_issue.clk_i = clk_i;
  assign \u0.u_issue.csr_opcode_invalid_o = \u0.u_csr.opcode_invalid_i ;
  assign \u0.u_issue.csr_opcode_opcode_o = \u0.u_csr.opcode_opcode_i ;
  assign \u0.u_issue.csr_opcode_pc_o = \u0.u_exec.opcode_pc_i ;
  assign \u0.u_issue.csr_opcode_ra_idx_o = \u0.u_csr.opcode_opcode_i [19:15];
  assign \u0.u_issue.csr_opcode_ra_operand_o = \u0.u_csr.opcode_ra_operand_i ;
  assign \u0.u_issue.csr_opcode_rb_idx_o = \u0.u_csr.opcode_opcode_i [24:20];
  assign \u0.u_issue.csr_opcode_rb_operand_o = \u0.u_div.opcode_rb_operand_i ;
  assign \u0.u_issue.csr_opcode_rd_idx_o = \u0.u_csr.opcode_opcode_i [11:7];
  assign \u0.u_issue.csr_opcode_valid_o = \u0.u_csr.opcode_valid_i ;
  assign \u0.u_issue.csr_result_e1_exception_i = \u0.u_csr.exception_e1_q ;
  assign \u0.u_issue.csr_result_e1_value_i = \u0.u_csr.rd_result_e1_q ;
  assign \u0.u_issue.csr_result_e1_wdata_i = \u0.u_csr.csr_wdata_e1_q ;
  assign \u0.u_issue.csr_result_e1_write_i = \u0.u_csr.rd_valid_e1_q ;
  assign \u0.u_issue.csr_writeback_exception_addr_o = \u0.u_issue.u_pipe_ctrl.result_wb_q ;
  assign \u0.u_issue.csr_writeback_exception_o = \u0.u_issue.u_pipe_ctrl.exception_wb_q ;
  assign \u0.u_issue.csr_writeback_exception_pc_o = \u0.u_issue.u_pipe_ctrl.pc_wb_q ;
  assign \u0.u_issue.csr_writeback_waddr_o = \u0.u_issue.u_pipe_ctrl.opcode_wb_q [31:20];
  assign \u0.u_issue.csr_writeback_wdata_o = \u0.u_issue.u_pipe_ctrl.csr_wdata_wb_q ;
  assign \u0.u_issue.csr_writeback_write_o = \u0.u_issue.u_pipe_ctrl.csr_wr_wb_q ;
  assign \u0.u_issue.div_opcode_valid_o = \u0.u_div.opcode_valid_i ;
  assign \u0.u_issue.enable_mul_bypass_w = 1'h1;
  assign \u0.u_issue.enable_muldiv_w = 1'h1;
  assign \u0.u_issue.exec_hold_o = \u0.u_exec.hold_i ;
  assign \u0.u_issue.exec_opcode_valid_o = \u0.u_div.opcode_valid_i ;
  assign \u0.u_issue.fetch_accept_o = \u0.u_fetch.fetch_accept_i ;
  assign \u0.u_issue.fetch_fault_fetch_i = \u0.u_decode.fetch_in_fault_fetch_i ;
  assign \u0.u_issue.fetch_fault_page_i = \u0.u_decode.fetch_in_fault_page_i ;
  assign \u0.u_issue.fetch_instr_branch_i = \u0.u_decode.genblk1.u_dec.branch_o ;
  assign \u0.u_issue.fetch_instr_csr_i = \u0.u_decode.genblk1.u_dec.csr_o ;
  assign \u0.u_issue.fetch_instr_div_i = \u0.u_decode.genblk1.u_dec.div_o ;
  assign \u0.u_issue.fetch_instr_exec_i = \u0.u_decode.genblk1.u_dec.exec_o ;
  assign \u0.u_issue.fetch_instr_i = \u0.u_csr.opcode_opcode_i ;
  assign \u0.u_issue.fetch_instr_invalid_i = \u0.u_decode.genblk1.u_dec.invalid_w ;
  assign \u0.u_issue.fetch_instr_lsu_i = \u0.u_decode.genblk1.u_dec.lsu_o ;
  assign \u0.u_issue.fetch_instr_mul_i = \u0.u_decode.genblk1.u_dec.mul_o ;
  assign \u0.u_issue.fetch_instr_rd_valid_i = \u0.u_decode.genblk1.u_dec.rd_valid_o ;
  assign \u0.u_issue.fetch_pc_i = \u0.u_exec.opcode_pc_i ;
  assign \u0.u_issue.fetch_valid_i = \u0.u_decode.genblk1.u_dec.valid_i ;
  assign \u0.u_issue.interrupt_inhibit_o = \u0.u_csr.interrupt_inhibit_i ;
  assign \u0.u_issue.issue_branch_w = \u0.u_decode.genblk1.u_dec.branch_o ;
  assign \u0.u_issue.issue_csr_w = \u0.u_decode.genblk1.u_dec.csr_o ;
  assign \u0.u_issue.issue_div_w = \u0.u_decode.genblk1.u_dec.div_o ;
  assign \u0.u_issue.issue_exec_w = \u0.u_decode.genblk1.u_dec.exec_o ;
  assign \u0.u_issue.issue_invalid_w = \u0.u_decode.genblk1.u_dec.invalid_w ;
  assign \u0.u_issue.issue_lsu_w = \u0.u_decode.genblk1.u_dec.lsu_o ;
  assign \u0.u_issue.issue_mul_w = \u0.u_decode.genblk1.u_dec.mul_o ;
  assign \u0.u_issue.issue_ra_idx_w = \u0.u_csr.opcode_opcode_i [19:15];
  assign \u0.u_issue.issue_ra_value_r = \u0.u_csr.opcode_ra_operand_i ;
  assign \u0.u_issue.issue_rb_idx_w = \u0.u_csr.opcode_opcode_i [24:20];
  assign \u0.u_issue.issue_rb_value_r = \u0.u_div.opcode_rb_operand_i ;
  assign \u0.u_issue.issue_rd_idx_w = \u0.u_csr.opcode_opcode_i [11:7];
  assign \u0.u_issue.issue_sb_alloc_w = \u0.u_decode.genblk1.u_dec.rd_valid_o ;
  assign \u0.u_issue.lsu_opcode_invalid_o = 1'h0;
  assign \u0.u_issue.lsu_opcode_opcode_o = \u0.u_csr.opcode_opcode_i ;
  assign \u0.u_issue.lsu_opcode_pc_o = \u0.u_exec.opcode_pc_i ;
  assign \u0.u_issue.lsu_opcode_ra_idx_o = \u0.u_csr.opcode_opcode_i [19:15];
  assign \u0.u_issue.lsu_opcode_ra_operand_o = \u0.u_csr.opcode_ra_operand_i ;
  assign \u0.u_issue.lsu_opcode_rb_idx_o = \u0.u_csr.opcode_opcode_i [24:20];
  assign \u0.u_issue.lsu_opcode_rb_operand_o = \u0.u_div.opcode_rb_operand_i ;
  assign \u0.u_issue.lsu_opcode_rd_idx_o = \u0.u_csr.opcode_opcode_i [11:7];
  assign \u0.u_issue.lsu_opcode_valid_o = \u0.u_csr.opcode_valid_i ;
  assign \u0.u_issue.mul_hold_o = \u0.u_exec.hold_i ;
  assign \u0.u_issue.mul_opcode_invalid_o = 1'h0;
  assign \u0.u_issue.mul_opcode_opcode_o = \u0.u_csr.opcode_opcode_i ;
  assign \u0.u_issue.mul_opcode_pc_o = \u0.u_exec.opcode_pc_i ;
  assign \u0.u_issue.mul_opcode_ra_idx_o = \u0.u_csr.opcode_opcode_i [19:15];
  assign \u0.u_issue.mul_opcode_ra_operand_o = \u0.u_csr.opcode_ra_operand_i ;
  assign \u0.u_issue.mul_opcode_rb_idx_o = \u0.u_csr.opcode_opcode_i [24:20];
  assign \u0.u_issue.mul_opcode_rb_operand_o = \u0.u_div.opcode_rb_operand_i ;
  assign \u0.u_issue.mul_opcode_rd_idx_o = \u0.u_csr.opcode_opcode_i [11:7];
  assign \u0.u_issue.mul_opcode_valid_o = \u0.u_div.opcode_valid_i ;
  assign \u0.u_issue.opcode_accept_r = \u0.u_div.opcode_valid_i ;
  assign \u0.u_issue.opcode_invalid_o = 1'h0;
  assign \u0.u_issue.opcode_issue_r = \u0.u_div.opcode_valid_i ;
  assign \u0.u_issue.opcode_opcode_o = \u0.u_csr.opcode_opcode_i ;
  assign \u0.u_issue.opcode_pc_o = \u0.u_exec.opcode_pc_i ;
  assign \u0.u_issue.opcode_ra_idx_o = \u0.u_csr.opcode_opcode_i [19:15];
  assign \u0.u_issue.opcode_ra_operand_o = \u0.u_csr.opcode_ra_operand_i ;
  assign \u0.u_issue.opcode_rb_idx_o = \u0.u_csr.opcode_opcode_i [24:20];
  assign \u0.u_issue.opcode_rb_operand_o = \u0.u_div.opcode_rb_operand_i ;
  assign \u0.u_issue.opcode_rd_idx_o = \u0.u_csr.opcode_opcode_i [11:7];
  assign \u0.u_issue.pipe_branch_e1_w = \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [6];
  assign \u0.u_issue.pipe_exception_wb_w = \u0.u_issue.u_pipe_ctrl.exception_wb_q ;
  assign \u0.u_issue.pipe_load_e1_w = \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [1];
  assign \u0.u_issue.pipe_load_e2_w = \u0.u_issue.u_pipe_ctrl.ctrl_e2_q [1];
  assign \u0.u_issue.pipe_mul_e1_w = \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [5];
  assign \u0.u_issue.pipe_mul_e2_w = \u0.u_issue.u_pipe_ctrl.ctrl_e2_q [5];
  assign \u0.u_issue.pipe_opc_wb_w = \u0.u_issue.u_pipe_ctrl.opcode_wb_q ;
  assign \u0.u_issue.pipe_opcode_e1_w = \u0.u_issue.u_pipe_ctrl.opcode_e1_q ;
  assign \u0.u_issue.pipe_pc_e1_w = \u0.u_issue.u_pipe_ctrl.pc_e1_q ;
  assign \u0.u_issue.pipe_pc_wb_w = \u0.u_issue.u_pipe_ctrl.pc_wb_q ;
  assign \u0.u_issue.pipe_result_wb_w = \u0.u_issue.u_pipe_ctrl.result_wb_q ;
  assign \u0.u_issue.pipe_stall_raw_w = \u0.u_exec.hold_i ;
  assign \u0.u_issue.pipe_store_e1_w = \u0.u_issue.u_pipe_ctrl.ctrl_e1_q [2];
  assign \u0.u_issue.pipe_valid_wb_w = \u0.u_issue.u_pipe_ctrl.valid_wb_o ;
  assign \u0.u_issue.rst_i = rst_i;
  assign \u0.u_issue.squash_w = \u0.u_issue.pipe_squash_e1_e2_w ;
  assign \u0.u_issue.stall_w = \u0.u_exec.hold_i ;
  assign \u0.u_issue.take_interrupt_i = \u0.u_csr.take_interrupt_q ;
  assign \u0.u_issue.writeback_div_valid_i = \u0.u_div.valid_q ;
  assign \u0.u_issue.writeback_div_value_i = \u0.u_div.wb_result_q ;
  assign \u0.u_issue.writeback_exec_value_i = \u0.u_exec.result_q ;
  assign \u0.u_issue.writeback_mem_exception_i = { 1'h0, \u0.u_issue.u_pipe_ctrl.mem_exception_e2_i [4:0] };
  assign \u0.u_issue.writeback_mem_valid_i = \u0.u_issue.u_pipe_ctrl.mem_complete_i ;
  assign \u0.u_issue.writeback_mem_value_i = \u0.u_issue.u_pipe_ctrl.mem_result_e2_i ;
  assign \u0.u_issue.writeback_mul_value_i = \u0.u_mul.result_e2_q ;
  assign \fifo_d_rd.rst = rst_i;
  assign \fifo_d_rd.wr = \fifo_d_rd.in ;
  assign \u0.u_fetch.branch_pc_w = \u0.u_fetch.branch_pc_q ;
  assign \u0.rst_i = rst_i;
  assign \u0.squash_decode_w = \u0.u_fetch.branch_request_i ;
  assign \u0.u_fetch.branch_w = \u0.u_fetch.branch_q ;
  assign \u0.u_fetch.clk_i = clk_i;
  assign \u0.u_fetch.fetch_fault_fetch_o = \u0.u_decode.fetch_in_fault_fetch_i ;
  assign \u0.u_fetch.fetch_fault_page_o = \u0.u_decode.fetch_in_fault_page_i ;
  assign \u0.take_interrupt_w = \u0.u_csr.take_interrupt_q ;
  assign \u0.writeback_div_valid_w = \u0.u_div.valid_q ;
  assign \u0.writeback_div_value_w = \u0.u_div.wb_result_q ;
  assign \u0.writeback_exec_value_w = \u0.u_exec.result_q ;
  assign \u0.writeback_mem_exception_w = { 1'h0, \u0.u_issue.u_pipe_ctrl.mem_exception_e2_i [4:0] };
  assign \u0.writeback_mem_valid_w = \u0.u_issue.u_pipe_ctrl.mem_complete_i ;
  assign \u0.writeback_mem_value_w = \u0.u_issue.u_pipe_ctrl.mem_result_e2_i ;
  assign \u0.u_fetch.fetch_instr_o = \u0.u_decode.fetch_in_instr_i ;
  assign \u0.writeback_mul_value_w = \u0.u_mul.result_e2_q ;
  assign \u0.u_fetch.fetch_invalidate_i = \u0.u_csr.ifence_q ;
  assign \u0.u_fetch.fetch_pc_o = \u0.u_exec.opcode_pc_i ;
  assign \u0.u_fetch.fetch_valid_o = \u0.u_decode.genblk1.u_dec.valid_i ;
  assign \u0.u_fetch.icache_accept_i = mem_i_accept_i;
  assign \u0.u_fetch.icache_error_i = mem_i_error_i;
  assign \u0.u_fetch.icache_flush_o = \u0.u_csr.ifence_q ;
  assign \u0.u_fetch.icache_inst_i = mem_i_inst_i;
  assign \u0.u_fetch.icache_invalidate_o = 1'h0;
  assign \u0.u_fetch.icache_invalidate_q = 1'h0;
  assign \u0.u_fetch.icache_page_fault_i = 1'h0;
  assign \u0.u_fetch.icache_pc_o = { \u0.u_fetch.pc_f_q [31:2], 2'h0 };
  assign \u0.u_fetch.icache_pc_w = \u0.u_fetch.pc_f_q ;
  assign \u0.u_fetch.icache_rd_o = \fifo_i_pc.wr ;
  assign \u0.u_fetch.icache_valid_i = mem_i_valid_i;
  assign \u0.u_fetch.rst_i = rst_i;
  assign \u0.u_fetch.squash_decode_o = \u0.u_fetch.branch_request_i ;
  assign \u0.u_exec.u_alu.result_r = \u0.u_exec.alu_p_w ;
  assign \u0.u_exec.u_alu.alu_p_o = \u0.u_exec.alu_p_w ;
  assign \u0.u_exec.u_alu.alu_op_i = \u0.u_exec.alu_func_r ;
  assign \u0.u_exec.u_alu.alu_b_i = \u0.u_exec.alu_input_b_r ;
  assign \u0.u_exec.u_alu.alu_a_i = \u0.u_exec.alu_input_a_r ;
  assign _0695_[31:1] = 31'h00000000;
  assign _0694_[31:1] = 31'h00000000;
  assign _0685_[1] = _0679_;
  assign _0678_[31:1] = 31'h00000000;
  assign \fifo_d_data_wr.clk = clk_i;
  assign \fifo_d_data_wr.in = \u0.u_lsu.mem_data_wr_q ;
  assign \fifo_d_data_wr.out0 = \fifo_d_data_wr.r0 ;
  assign \fifo_d_data_wr.out1 = \fifo_d_data_wr.r1 ;
  assign \fifo_d_data_wr.rst = rst_i;
  assign \fifo_d_addr.clk = clk_i;
  assign \fifo_d_addr.in = { \u0.u_lsu.mem_addr_q [31:2], 2'h0 };
  assign \fifo_d_addr.out0 = \fifo_d_addr.r0 ;
  assign \u0.u_exec.bimm_r = { \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [7], \u0.u_csr.opcode_opcode_i [30:25], \u0.u_csr.opcode_opcode_i [11:8], 1'h0 };
  assign \fifo_d_addr.out1 = \fifo_d_addr.r1 ;
  assign \u0.u_exec.branch_d_pc_o = \u0.u_exec.branch_target_r ;
  assign \u0.u_exec.branch_d_priv_o = 2'h0;
  assign _0061_[31:1] = 31'b000000000000000000000000000000x;
  assign \fifo_i_rd.clk = clk_i;
  assign \fifo_i_rd.in = \fifo_i_pc.wr ;
  assign \fifo_i_rd.out0 = \fifo_i_rd.r0 ;
  assign \fifo_i_rd.out1 = \fifo_i_rd.r1 ;
  assign \u0.u_exec.clk_i = clk_i;
  assign \u0.u_exec.greater_than_signed$func$../../core/riscv/riscv_exec.v:362$760.v = 32'hxxxxxxxx;
  assign \u0.u_exec.greater_than_signed$func$../../core/riscv/riscv_exec.v:362$760.x = 32'hxxxxxxxx;
  assign \u0.u_exec.greater_than_signed$func$../../core/riscv/riscv_exec.v:362$760.y = 32'hxxxxxxxx;
  assign \u0.u_exec.imm12_r = { \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31:20] };
  assign \u0.u_exec.imm20_r = { \u0.u_csr.opcode_opcode_i [31:12], 12'h000 };
  assign \u0.u_exec.jimm20_r = { \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [31], \u0.u_csr.opcode_opcode_i [19:12], \u0.u_csr.opcode_opcode_i [20], \u0.u_csr.opcode_opcode_i [30:21], 1'h0 };
  assign \u0.u_exec.less_than_signed$func$../../core/riscv/riscv_exec.v:357$759.v = 32'hxxxxxxxx;
  assign \u0.u_exec.less_than_signed$func$../../core/riscv/riscv_exec.v:357$759.x = 32'hxxxxxxxx;
  assign \u0.u_exec.less_than_signed$func$../../core/riscv/riscv_exec.v:357$759.y = 32'hxxxxxxxx;
  assign \u0.u_exec.opcode_invalid_i = 1'h0;
  assign \u0.u_exec.opcode_opcode_i = \u0.u_csr.opcode_opcode_i ;
  assign \u0.u_exec.opcode_ra_idx_i = \u0.u_csr.opcode_opcode_i [19:15];
  assign \u0.u_exec.opcode_ra_operand_i = \u0.u_csr.opcode_ra_operand_i ;
  assign \u0.u_exec.opcode_rb_idx_i = \u0.u_csr.opcode_opcode_i [24:20];
  assign \u0.u_exec.opcode_rb_operand_i = \u0.u_div.opcode_rb_operand_i ;
  assign \u0.u_exec.opcode_rd_idx_i = \u0.u_csr.opcode_opcode_i [11:7];
  assign \u0.u_exec.opcode_valid_i = \u0.u_div.opcode_valid_i ;
  assign \fifo_i_rd.rst = rst_i;
  assign \u0.u_exec.rst_i = rst_i;
  assign \u0.u_exec.shamt_r = \u0.u_csr.opcode_opcode_i [24:20];
  assign \u0.u_exec.writeback_value_o = \u0.u_exec.result_q ;
  assign \u0.u_div.clk_i = clk_i;
  assign \u0.u_div.opcode_invalid_i = 1'h0;
  assign \u0.u_div.opcode_opcode_i = \u0.u_csr.opcode_opcode_i ;
  assign \u0.u_div.opcode_pc_i = \u0.u_exec.opcode_pc_i ;
  assign \u0.u_div.opcode_ra_idx_i = \u0.u_csr.opcode_opcode_i [19:15];
  assign \u0.u_div.opcode_ra_operand_i = \u0.u_csr.opcode_ra_operand_i ;
  assign \u0.u_div.opcode_rb_idx_i = \u0.u_csr.opcode_opcode_i [24:20];
  assign \u0.u_div.opcode_rd_idx_i = \u0.u_csr.opcode_opcode_i [11:7];
  assign \u0.u_div.rst_i = rst_i;
  assign \u0.u_div.writeback_valid_o = \u0.u_div.valid_q ;
  assign \u0.u_div.writeback_value_o = \u0.u_div.wb_result_q ;
  assign \u0.u_decode.genblk1.u_dec.opcode_i = \u0.u_csr.opcode_opcode_i ;
  assign \u0.u_decode.genblk1.u_dec.invalid_o = \u0.u_decode.genblk1.u_dec.invalid_w ;
  assign \u0.u_decode.genblk1.u_dec.enable_muldiv_i = 1'h1;
  assign \u0.u_decode.clk_i = clk_i;
  assign \u0.u_decode.enable_muldiv_w = 1'h1;
  assign \u0.u_decode.fetch_in_accept_o = \u0.u_fetch.fetch_accept_i ;
  assign \fifo_i_rd.wr = \fifo_i_pc.wr ;
  assign \u0.u_decode.fetch_in_pc_i = \u0.u_exec.opcode_pc_i ;
  assign \u0.u_decode.fetch_in_valid_i = \u0.u_decode.genblk1.u_dec.valid_i ;
  assign \u0.u_decode.fetch_out_accept_i = \u0.u_fetch.fetch_accept_i ;
  assign \u0.u_decode.fetch_out_fault_fetch_o = \u0.u_decode.fetch_in_fault_fetch_i ;
  assign \u0.u_decode.fetch_out_fault_page_o = \u0.u_decode.fetch_in_fault_page_i ;
  assign \u0.u_decode.fetch_out_instr_branch_o = \u0.u_decode.genblk1.u_dec.branch_o ;
  assign \u0.u_decode.fetch_out_instr_csr_o = \u0.u_decode.genblk1.u_dec.csr_o ;
  assign \u0.u_decode.fetch_out_instr_div_o = \u0.u_decode.genblk1.u_dec.div_o ;
  assign \u0.u_decode.fetch_out_instr_exec_o = \u0.u_decode.genblk1.u_dec.exec_o ;
  assign \u0.u_decode.fetch_out_instr_invalid_o = \u0.u_decode.genblk1.u_dec.invalid_w ;
  assign \u0.u_decode.fetch_out_instr_lsu_o = \u0.u_decode.genblk1.u_dec.lsu_o ;
  assign \u0.u_decode.fetch_out_instr_mul_o = \u0.u_decode.genblk1.u_dec.mul_o ;
  assign \u0.u_decode.fetch_out_instr_o = \u0.u_csr.opcode_opcode_i ;
  assign \u0.u_decode.fetch_out_instr_rd_valid_o = \u0.u_decode.genblk1.u_dec.rd_valid_o ;
  assign \u0.u_decode.fetch_out_pc_o = \u0.u_exec.opcode_pc_i ;
  assign \u0.u_decode.fetch_out_valid_o = \u0.u_decode.genblk1.u_dec.valid_i ;
  assign \u0.u_decode.genblk1.fetch_in_instr_w = \u0.u_csr.opcode_opcode_i ;
  assign \u0.u_decode.rst_i = rst_i;
  assign \u0.u_decode.squash_decode_i = \u0.u_fetch.branch_request_i ;
  assign \u0.u_csr.u_csrfile.timer_intr_i = 1'h0;
  assign \u0.u_csr.u_csrfile.status_o = \u0.u_csr.u_csrfile.csr_sr_q ;
  assign \u0.u_csr.u_csrfile.satp_o = 32'h00000000;
  assign \u0.u_csr.u_csrfile.rst_i = rst_i;
  assign \u0.u_csr.u_csrfile.rdata_r = \u0.u_csr.csr_rdata_w ;
  assign \u0.u_csr.u_csrfile.priv_o = { \u0.u_csr.u_csrfile.csr_mpriv_q [0], \u0.u_csr.u_csrfile.csr_mpriv_q [0] };
  assign \u0.u_csr.u_csrfile.misa_i = 32'h40001100;
  assign \u0.u_csr.u_csrfile.irq_priv_r = 2'h3;
  assign \u0.u_csr.u_csrfile.irq_masked_r = \u0.u_csr.interrupt_w ;
  assign \u0.u_csr.u_csrfile.interrupt_o = \u0.u_csr.interrupt_w ;
  assign \u0.u_csr.u_csrfile.ext_intr_i = intr_i;
  assign \u0.u_csr.u_csrfile.exception_s_w = 1'h0;
  assign \u0.u_csr.u_csrfile.exception_pc_i = \u0.u_issue.u_pipe_ctrl.pc_wb_q ;
  assign \u0.u_csr.u_csrfile.exception_i = \u0.u_issue.u_pipe_ctrl.exception_wb_q ;
  assign \u0.u_csr.u_csrfile.exception_addr_i = \u0.u_issue.u_pipe_ctrl.result_wb_q ;
  assign \u0.u_csr.u_csrfile.csr_wdata_i = \u0.u_issue.u_pipe_ctrl.csr_wdata_wb_q ;
  assign \u0.u_csr.u_csrfile.csr_target_o = \u0.u_csr.csr_target_w ;
  assign \u0.u_csr.u_csrfile.csr_stvec_q = 32'h00000000;
  assign \u0.u_csr.u_csrfile.csr_sepc_q = 32'h00000000;
  assign \u0.u_csr.u_csrfile.csr_satp_q = 32'h00000000;
  assign \u0.u_csr.u_csrfile.csr_ren_i = \u0.u_csr.opcode_valid_i ;
  assign \u0.u_csr.u_csrfile.csr_rdata_o = \u0.u_csr.csr_rdata_w ;
  assign \u0.u_csr.u_csrfile.csr_raddr_i = \u0.u_csr.opcode_opcode_i [31:20];
  assign \u0.u_csr.u_csrfile.csr_mpriv_q [1] = \u0.u_csr.u_csrfile.csr_mpriv_q [0];
  assign \u0.u_csr.u_csrfile.csr_mip_next_r [31:12] = { \u0.u_csr.u_csrfile.csr_mip_next_q [31:12] };
  assign \u0.u_csr.u_csrfile.csr_mip_next_r [10:8] = { \u0.u_csr.u_csrfile.csr_mip_next_q [10:8] };
  assign \u0.u_csr.u_csrfile.csr_mip_next_r [6:0] = { \u0.u_csr.u_csrfile.csr_mip_next_q [6:0] };
  assign \u0.u_csr.u_csrfile.csr_mideleg_q = 32'h00000000;
  assign \u0.u_csr.u_csrfile.csr_branch_o = \u0.u_csr.csr_branch_w ;
  assign \u0.u_csr.u_csrfile.cpu_id_i = cpu_id_i;
  assign \u0.u_csr.u_csrfile.clk_i = clk_i;
  assign \u0.u_csr.u_csrfile.branch_target_r = \u0.u_csr.csr_target_w ;
  assign \u0.u_csr.u_csrfile.branch_r = \u0.u_csr.csr_branch_w ;
  assign \fifo_d_addr.rst = rst_i;
  assign \u0.u_csr.branch_csr_pc_o = \u0.u_csr.branch_target_q ;
  assign \u0.u_csr.branch_csr_request_o = \u0.u_csr.branch_q ;
  assign \u0.u_csr.clk_i = clk_i;
  assign \u0.u_csr.cpu_id_i = cpu_id_i;
  assign \u0.u_csr.csr_fault_r = 1'h0;
  assign \u0.u_csr.csr_priv_r = \u0.u_csr.opcode_opcode_i [29:28];
  assign \u0.u_csr.csr_result_e1_exception_o = \u0.u_csr.exception_e1_q ;
  assign \u0.u_csr.csr_result_e1_value_o = \u0.u_csr.rd_result_e1_q ;
  assign \u0.u_csr.csr_result_e1_wdata_o = \u0.u_csr.csr_wdata_e1_q ;
  assign \u0.u_csr.csr_result_e1_write_o = \u0.u_csr.rd_valid_e1_q ;
  assign \u0.u_csr.csr_writeback_exception_addr_i = \u0.u_issue.u_pipe_ctrl.result_wb_q ;
  assign \u0.u_csr.csr_writeback_exception_i = \u0.u_issue.u_pipe_ctrl.exception_wb_q ;
  assign \u0.u_csr.csr_writeback_exception_pc_i = \u0.u_issue.u_pipe_ctrl.pc_wb_q ;
  assign \u0.u_csr.csr_writeback_waddr_i = \u0.u_issue.u_pipe_ctrl.opcode_wb_q [31:20];
  assign \u0.u_csr.csr_writeback_wdata_i = \u0.u_issue.u_pipe_ctrl.csr_wdata_wb_q ;
  assign \u0.u_csr.csr_writeback_write_i = \u0.u_issue.u_pipe_ctrl.csr_wr_wb_q ;
  assign \u0.u_csr.current_priv_w = { \u0.u_csr.u_csrfile.csr_mpriv_q [0], \u0.u_csr.u_csrfile.csr_mpriv_q [0] };
  assign \u0.u_csr.ifence_o = \u0.u_csr.ifence_q ;
  assign \u0.u_csr.intr_i = intr_i;
  assign \u0.u_csr.misa_w = 32'h40001100;
  assign \u0.u_csr.mmu_mxr_o = \u0.u_csr.u_csrfile.csr_sr_q [19];
  assign \u0.u_csr.mmu_satp_o = 32'h00000000;
  assign \u0.u_csr.mmu_sum_o = \u0.u_csr.u_csrfile.csr_sr_q [18];
  assign \u0.u_csr.opcode_pc_i = \u0.u_exec.opcode_pc_i ;
  assign \u0.u_csr.opcode_ra_idx_i = \u0.u_csr.opcode_opcode_i [19:15];
  assign \u0.u_csr.opcode_rb_idx_i = \u0.u_csr.opcode_opcode_i [24:20];
  assign \u0.u_csr.opcode_rb_operand_i = \u0.u_div.opcode_rb_operand_i ;
  assign \u0.u_csr.opcode_rd_idx_i = \u0.u_csr.opcode_opcode_i [11:7];
  assign \u0.u_csr.reset_vector_i = reset_vector_i;
  assign \u0.u_csr.rst_i = rst_i;
  assign \u0.u_csr.satp_reg_w = 32'h00000000;
  assign \u0.u_csr.status_reg_w = \u0.u_csr.u_csrfile.csr_sr_q ;
  assign \u0.u_csr.take_interrupt_o = \u0.u_csr.take_interrupt_q ;
  assign \u0.u_csr.timer_irq_w = 1'h0;
  assign mem_d_addr_o = { \u0.u_lsu.mem_addr_q [31:2], 2'h0 };
  assign mem_d_addr_o_fifo0 = \fifo_d_addr.r0 ;
  assign mem_d_addr_o_fifo1 = \fifo_d_addr.r1 ;
  assign mem_d_cacheable_o = \u0.u_lsu.mem_cacheable_q ;
  assign mem_d_data_wr_o = \u0.u_lsu.mem_data_wr_q ;
  assign mem_d_data_wr_o_fifo0 = \fifo_d_data_wr.r0 ;
  assign mem_d_data_wr_o_fifo1 = \fifo_d_data_wr.r1 ;
  assign mem_d_flush_o = \u0.u_lsu.mem_flush_q ;
  assign mem_d_invalidate_o = \u0.u_lsu.mem_invalidate_q ;
  assign mem_d_rd_o = \fifo_d_rd.in ;
  assign mem_d_rd_o_fifo0 = \fifo_d_rd.r0 ;
  assign mem_d_rd_o_fifo1 = \fifo_d_rd.r1 ;
  assign mem_d_req_tag_o = 11'h000;
  assign mem_d_wr_o = \fifo_d_wr.in ;
  assign mem_d_wr_o_fifo0 = \fifo_d_wr.r0 ;
  assign mem_d_wr_o_fifo1 = \fifo_d_wr.out1 ;
  assign mem_d_writeback_o = \u0.u_lsu.mem_writeback_q ;
  assign mem_i_flush_o = \u0.u_csr.ifence_q ;
  assign mem_i_invalidate_o = 1'h0;
  assign mem_i_pc_o = { \u0.u_fetch.pc_f_q [31:2], 2'h0 };
  assign mem_i_pc_o_fifo0 = \fifo_i_pc.r0 ;
  assign mem_i_pc_o_fifo1 = \fifo_i_pc.r1 ;
  assign mem_i_rd_o = \fifo_i_pc.wr ;
  assign mem_i_rd_o_fifo0 = \fifo_i_rd.r0 ;
  assign mem_i_rd_o_fifo1 = \fifo_i_rd.r1 ;
  assign wr_d_addr = \fifo_d_addr.wr ;
  assign wr_d_data_wr = \fifo_d_data_wr.wr ;
  assign wr_d_rd = \fifo_d_rd.in ;
  assign wr_i_rd = \fifo_i_pc.wr ;
endmodule
