# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PROM2.srcs/sources_1/new/PROM2.vhd" \
"../../../../PROM2.srcs/sim_1/new/PROM2Sim.vhd" \

# Do not sort compile order
nosort
