<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="sdram_system/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="sdram_system/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="sdram_system/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="sdram_system/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="new_sdram_controller_0_s1_translator" />
 <file
   path="sdram_system/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="bridge_0_avalon_master_translator" />
 <file
   path="sdram_system/simulation/submodules/sdram_system_bridge_0.v"
   type="VERILOG"
   library="bridge_0" />
 <file
   path="sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0_test_component.v"
   type="VERILOG"
   library="new_sdram_controller_0" />
 <file
   path="sdram_system/simulation/submodules/sdram_system_new_sdram_controller_0.v"
   type="VERILOG"
   library="new_sdram_controller_0" />
 <file
   path="sdram_system/simulation/submodules/sdram_system_up_clocks_0.v"
   type="VERILOG"
   library="up_clocks_0" />
 <file path="sdram_system/simulation/sdram_system.v" type="VERILOG" />
 <topLevel name="sdram_system" />
 <deviceFamily name="cycloneii" />
</simPackage>
