Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Wed Oct  5 15:32:46 2016
| Host             : jorge-pc running 64-bit Ubuntu 16.04.1 LTS
| Command          : report_power -file {/home/jorge/Documents/Karatsuba_FPU/Resultados/CORDIC/Reports Jeffrey/Single/power_jeffrey_single.pwr} -name power_1
| Design           : CORDIC_Arch2
| Device           : xc7a100tcsg324-1
| Design State     : synthesized
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.109 |
| Dynamic (W)              | 0.018 |
| Device Static (W)        | 0.091 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.5  |
| Junction Temperature (C) | 25.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.005 |        3 |       --- |             --- |
| Slice Logic    |     0.003 |     1361 |       --- |             --- |
|   LUT as Logic |     0.003 |      509 |     63400 |            0.80 |
|   Register     |    <0.001 |      653 |    126800 |            0.51 |
|   CARRY4       |    <0.001 |       21 |     15850 |            0.13 |
|   Others       |     0.000 |       19 |       --- |             --- |
| Signals        |     0.004 |      999 |       --- |             --- |
| I/O            |     0.006 |       76 |       210 |           36.19 |
| Static Power   |     0.091 |          |           |                 |
| Total          |     0.109 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.027 |       0.012 |      0.015 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.007 |       0.003 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                                  | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| CORDIC_Arch2                     |     0.018 |
|   add_subt_module                |     0.006 |
|     Add_Subt_Sgf_module          |     0.001 |
|       Add_Subt_Result            |     0.001 |
|       Add_overflow_Result        |    <0.001 |
|       Sgf_AS                     |    <0.001 |
|     Barrel_Shifter_module        |    <0.001 |
|       Mux_Array                  |    <0.001 |
|         Mid_Reg                  |    <0.001 |
|       Output_Reg                 |    <0.001 |
|     Exp_Operation_Module         |    <0.001 |
|       Overflow                   |    <0.001 |
|       Underflow                  |    <0.001 |
|       exp_add_subt               |    <0.001 |
|       exp_result                 |    <0.001 |
|     FS_Module                    |     0.001 |
|     Leading_Zero_Detector_Module |    <0.001 |
|       Output_Reg                 |    <0.001 |
|     Oper_Start_in_module         |     0.002 |
|       ASRegister                 |    <0.001 |
|       YRegister                  |    <0.001 |
|       Magnitude_Comparator       |    <0.001 |
|       SignRegister               |    <0.001 |
|       XRegister                  |    <0.001 |
|       MRegister                  |    <0.001 |
|       mRegister                  |    <0.001 |
|     Sel_B                        |    <0.001 |
|     Sel_C                        |    <0.001 |
|     Sel_D                        |    <0.001 |
|     final_result_ieee_Module     |    <0.001 |
|       Final_Result_IEEE          |    <0.001 |
|   cont_iter                      |    <0.001 |
|   cont_var                       |    <0.001 |
|   cordic_FSM                     |     0.001 |
|   d_ff4_Xn                       |    <0.001 |
|   d_ff4_Yn                       |    <0.001 |
|   d_ff4_Zn                       |    <0.001 |
|   d_ff5                          |    <0.001 |
|   d_ff5_data_out                 |    <0.001 |
|   mux1_x0                        |    <0.001 |
|   mux1_z0                        |    <0.001 |
|   mux_2x1_sal                    |    <0.001 |
|   reg_LUT                        |    <0.001 |
|   reg_Z0                         |    <0.001 |
|   reg_ch_mux_1                   |    <0.001 |
|   reg_ch_mux_2                   |    <0.001 |
|   reg_ch_mux_3                   |    <0.001 |
|   reg_operation                  |    <0.001 |
|   reg_region_flag                |    <0.001 |
|   reg_shift_x                    |    <0.001 |
|   reg_shift_y                    |    <0.001 |
|   reg_sign                       |    <0.001 |
|   reg_val_muxX_2stage            |    <0.001 |
|   reg_val_muxY_2stage            |    <0.001 |
|   reg_val_muxZ_2stage            |    <0.001 |
|   shift_x                        |    <0.001 |
|   shift_y                        |    <0.001 |
+----------------------------------+-----------+


