// Seed: 3203099725
`undef pp_1
`celldefine `timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  assign id_2 = id_6;
  type_8(
      id_3, 1, 1
  );
  assign id_5 = id_4;
  logic id_7;
endmodule
