{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658405397772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658405397794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 21 21:09:57 2022 " "Processing started: Thu Jul 21 21:09:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658405397794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658405397794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658405397794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658405399174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658405399174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658405419511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658405419511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658405419528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658405419528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 1 1 " "Found 1 design units, including 1 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part3.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658405419543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658405419543 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1658405419561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658405419561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658405419561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 1 1 " "Found 1 design units, including 1 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.v" "" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658405419580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658405419580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 3 3 " "Found 3 design units, including 3 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.v" "" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658405419593 ""} { "Info" "ISGN_ENTITY_NAME" "2 char_7seg " "Found entity 2: char_7seg" {  } { { "part5.v" "" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part5.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658405419593 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_2bit_4to1 " "Found entity 3: mux_2bit_4to1" {  } { { "part5.v" "" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part5.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658405419593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658405419593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.v 3 3 " "Found 3 design units, including 3 entities, in source file part6.v" { { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Found entity 1: part6" {  } { { "part6.v" "" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658405419610 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_3bit_6to1 " "Found entity 2: mux_3bit_6to1" {  } { { "part6.v" "" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658405419610 ""} { "Info" "ISGN_ENTITY_NAME" "3 three_bit_decoder " "Found entity 3: three_bit_decoder" {  } { { "part6.v" "" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658405419610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658405419610 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(33) " "Verilog HDL Instantiation warning at part6.v(33): instance has no name" {  } { { "part6.v" "" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1658405419612 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(38) " "Verilog HDL Instantiation warning at part6.v(38): instance has no name" {  } { { "part6.v" "" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1658405419612 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(43) " "Verilog HDL Instantiation warning at part6.v(43): instance has no name" {  } { { "part6.v" "" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1658405419612 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(48) " "Verilog HDL Instantiation warning at part6.v(48): instance has no name" {  } { { "part6.v" "" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1658405419612 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(53) " "Verilog HDL Instantiation warning at part6.v(53): instance has no name" {  } { { "part6.v" "" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1658405419612 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part6.v(58) " "Verilog HDL Instantiation warning at part6.v(58): instance has no name" {  } { { "part6.v" "" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1658405419612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part6 " "Elaborating entity \"part6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658405419698 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR part6.v(3) " "Output port \"LEDR\" at part6.v(3) has no driver" {  } { { "part6.v" "" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1658405419703 "|part6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3bit_6to1 mux_3bit_6to1:mux0 " "Elaborating entity \"mux_3bit_6to1\" for hierarchy \"mux_3bit_6to1:mux0\"" {  } { { "part6.v" "mux0" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658405419727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux_3bit_6to1:mux0\|mux:U0_0 " "Elaborating entity \"mux\" for hierarchy \"mux_3bit_6to1:mux0\|mux:U0_0\"" {  } { { "part6.v" "U0_0" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658405419748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_bit_decoder three_bit_decoder:comb_21 " "Elaborating entity \"three_bit_decoder\" for hierarchy \"three_bit_decoder:comb_21\"" {  } { { "part6.v" "comb_21" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658405419773 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HOUT\[2\] three_bit_decoder:comb_26\|C\[2\] " "Net \"HOUT\[2\]\", which fans out to \"three_bit_decoder:comb_26\|C\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_3bit_6to1:mux0\|M\[2\] " "Net is fed by \"mux_3bit_6to1:mux0\|M\[2\]\"" {  } { { "part6.v" "M\[2\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 66 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1658405419996 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_3bit_6to1:mux1\|M\[2\] " "Net is fed by \"mux_3bit_6to1:mux1\|M\[2\]\"" {  } { { "part6.v" "M\[2\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 66 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1658405419996 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_3bit_6to1:mux2\|M\[2\] " "Net is fed by \"mux_3bit_6to1:mux2\|M\[2\]\"" {  } { { "part6.v" "M\[2\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 66 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1658405419996 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_3bit_6to1:mux3\|M\[2\] " "Net is fed by \"mux_3bit_6to1:mux3\|M\[2\]\"" {  } { { "part6.v" "M\[2\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 66 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1658405419996 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_3bit_6to1:mux4\|M\[2\] " "Net is fed by \"mux_3bit_6to1:mux4\|M\[2\]\"" {  } { { "part6.v" "M\[2\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 66 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1658405419996 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_3bit_6to1:mux5\|M\[2\] " "Net is fed by \"mux_3bit_6to1:mux5\|M\[2\]\"" {  } { { "part6.v" "M\[2\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 66 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1658405419996 ""}  } { { "part6.v" "HOUT\[2\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 5 -1 0 } } { "part6.v" "C\[2\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 93 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1658405419996 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HOUT\[1\] three_bit_decoder:comb_26\|C\[1\] " "Net \"HOUT\[1\]\", which fans out to \"three_bit_decoder:comb_26\|C\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_3bit_6to1:mux0\|M\[1\] " "Net is fed by \"mux_3bit_6to1:mux0\|M\[1\]\"" {  } { { "part6.v" "M\[1\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 66 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1658405419996 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_3bit_6to1:mux1\|M\[1\] " "Net is fed by \"mux_3bit_6to1:mux1\|M\[1\]\"" {  } { { "part6.v" "M\[1\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 66 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1658405419996 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_3bit_6to1:mux2\|M\[1\] " "Net is fed by \"mux_3bit_6to1:mux2\|M\[1\]\"" {  } { { "part6.v" "M\[1\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 66 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1658405419996 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_3bit_6to1:mux3\|M\[1\] " "Net is fed by \"mux_3bit_6to1:mux3\|M\[1\]\"" {  } { { "part6.v" "M\[1\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 66 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1658405419996 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_3bit_6to1:mux4\|M\[1\] " "Net is fed by \"mux_3bit_6to1:mux4\|M\[1\]\"" {  } { { "part6.v" "M\[1\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 66 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1658405419996 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_3bit_6to1:mux5\|M\[1\] " "Net is fed by \"mux_3bit_6to1:mux5\|M\[1\]\"" {  } { { "part6.v" "M\[1\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 66 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1658405419996 ""}  } { { "part6.v" "HOUT\[1\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 5 -1 0 } } { "part6.v" "C\[1\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 93 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1658405419996 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HOUT\[0\] three_bit_decoder:comb_26\|C\[0\] " "Net \"HOUT\[0\]\", which fans out to \"three_bit_decoder:comb_26\|C\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_3bit_6to1:mux0\|M\[0\] " "Net is fed by \"mux_3bit_6to1:mux0\|M\[0\]\"" {  } { { "part6.v" "M\[0\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 66 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1658405419997 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_3bit_6to1:mux1\|M\[0\] " "Net is fed by \"mux_3bit_6to1:mux1\|M\[0\]\"" {  } { { "part6.v" "M\[0\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 66 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1658405419997 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_3bit_6to1:mux2\|M\[0\] " "Net is fed by \"mux_3bit_6to1:mux2\|M\[0\]\"" {  } { { "part6.v" "M\[0\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 66 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1658405419997 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_3bit_6to1:mux3\|M\[0\] " "Net is fed by \"mux_3bit_6to1:mux3\|M\[0\]\"" {  } { { "part6.v" "M\[0\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 66 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1658405419997 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_3bit_6to1:mux4\|M\[0\] " "Net is fed by \"mux_3bit_6to1:mux4\|M\[0\]\"" {  } { { "part6.v" "M\[0\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 66 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1658405419997 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_3bit_6to1:mux5\|M\[0\] " "Net is fed by \"mux_3bit_6to1:mux5\|M\[0\]\"" {  } { { "part6.v" "M\[0\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 66 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1658405419997 ""}  } { { "part6.v" "HOUT\[0\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 5 -1 0 } } { "part6.v" "C\[0\]" { Text "C:/Users/yoonj/Desktop/wonjongbot/git/Intel-FPGA-Academy/lab1/part6.v" 93 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1658405419997 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 21 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 21 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658405420214 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 21 21:10:20 2022 " "Processing ended: Thu Jul 21 21:10:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658405420214 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658405420214 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658405420214 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658405420214 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 23 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 23 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658405421013 ""}
