<stg><name>update_knn.1</name>


<trans_list>

<trans id="264" from="1" to="2">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch8:0  %min_distances_V_offs = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %min_distances_V_offset)

]]></Node>
<StgValue><ssdm name="min_distances_V_offs"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch8:1  %min_distances_V28_re = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %min_distances_V28_read)

]]></Node>
<StgValue><ssdm name="min_distances_V28_re"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch8:2  %min_distances_V27_re = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %min_distances_V27_read)

]]></Node>
<StgValue><ssdm name="min_distances_V27_re"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch8:3  %min_distances_V26_re = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %min_distances_V26_read)

]]></Node>
<StgValue><ssdm name="min_distances_V26_re"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch8:4  %min_distances_V15_re = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %min_distances_V15_read)

]]></Node>
<StgValue><ssdm name="min_distances_V15_re"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch8:5  %min_distances_V14_re = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %min_distances_V14_read)

]]></Node>
<StgValue><ssdm name="min_distances_V14_re"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch8:6  %min_distances_V13_re = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %min_distances_V13_read)

]]></Node>
<StgValue><ssdm name="min_distances_V13_re"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch8:7  %min_distances_V2_rea = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %min_distances_V2_read)

]]></Node>
<StgValue><ssdm name="min_distances_V2_rea"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch8:8  %min_distances_V12_re = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %min_distances_V12_read)

]]></Node>
<StgValue><ssdm name="min_distances_V12_re"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch8:9  %min_distances_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %min_distances_V_read)

]]></Node>
<StgValue><ssdm name="min_distances_V_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
branch8:10  %train_inst_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %train_inst_V)

]]></Node>
<StgValue><ssdm name="train_inst_V_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
branch8:11  %test_inst_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %test_inst_V)

]]></Node>
<StgValue><ssdm name="test_inst_V_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="49" op_0_bw="48">
<![CDATA[
branch8:12  %train_inst_V_cast = zext i48 %train_inst_V_read to i49

]]></Node>
<StgValue><ssdm name="train_inst_V_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="4">
<![CDATA[
branch8:13  %tmp_2 = trunc i4 %min_distances_V_offs to i2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:14  %tmp_1 = icmp ne i2 %tmp_2, -1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
branch8:17  %r_V = xor i49 %train_inst_V_cast, %test_inst_V_read

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="49">
<![CDATA[
branch8:18  %tmp_7 = trunc i49 %r_V to i1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="1">
<![CDATA[
branch8:19  %tmp_1_cast = zext i1 %tmp_7 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:20  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="1">
<![CDATA[
branch8:21  %tmp_1_1_cast = zext i1 %tmp_8 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_1_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:22  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="1">
<![CDATA[
branch8:23  %tmp_1_2_cast = zext i1 %tmp_9 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_2_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:24  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="1">
<![CDATA[
branch8:25  %tmp_1_3_cast = zext i1 %tmp_10 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_3_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:26  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="1">
<![CDATA[
branch8:27  %tmp_1_4_cast = zext i1 %tmp_11 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_4_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:28  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="1">
<![CDATA[
branch8:29  %tmp_1_5_cast = zext i1 %tmp_12 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_5_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:30  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="1">
<![CDATA[
branch8:31  %tmp_1_6_cast = zext i1 %tmp_13 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_6_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:32  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="1">
<![CDATA[
branch8:33  %tmp_1_7_cast = zext i1 %tmp_14 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_7_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:34  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="1">
<![CDATA[
branch8:35  %tmp_1_8_cast = zext i1 %tmp_15 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_8_cast"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:36  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="1">
<![CDATA[
branch8:37  %tmp_1_9_cast = zext i1 %tmp_16 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_9_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:38  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="1">
<![CDATA[
branch8:39  %tmp_1_cast_4 = zext i1 %tmp_17 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_cast_4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:40  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="1">
<![CDATA[
branch8:41  %tmp_1_10_cast = zext i1 %tmp_18 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_10_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:42  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="1">
<![CDATA[
branch8:43  %tmp_1_11_cast = zext i1 %tmp_19 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_11_cast"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:44  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="1">
<![CDATA[
branch8:45  %tmp_1_12_cast = zext i1 %tmp_20 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_12_cast"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:46  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="1">
<![CDATA[
branch8:47  %tmp_1_13_cast = zext i1 %tmp_21 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_13_cast"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:48  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="1">
<![CDATA[
branch8:49  %tmp_1_14_cast = zext i1 %tmp_22 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_14_cast"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:50  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="1">
<![CDATA[
branch8:51  %tmp_1_15_cast = zext i1 %tmp_23 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_15_cast"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:52  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="1">
<![CDATA[
branch8:53  %tmp_1_16_cast = zext i1 %tmp_24 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_16_cast"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:54  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="1">
<![CDATA[
branch8:55  %tmp_1_17_cast = zext i1 %tmp_25 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_17_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:56  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="1">
<![CDATA[
branch8:57  %tmp_1_18_cast = zext i1 %tmp_26 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_18_cast"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:58  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="1">
<![CDATA[
branch8:59  %tmp_1_19_cast = zext i1 %tmp_27 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_19_cast"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:60  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="1">
<![CDATA[
branch8:61  %tmp_1_20_cast = zext i1 %tmp_28 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_20_cast"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:62  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="1">
<![CDATA[
branch8:63  %tmp_1_21_cast = zext i1 %tmp_29 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_21_cast"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:64  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="1">
<![CDATA[
branch8:65  %tmp_1_22_cast = zext i1 %tmp_30 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_22_cast"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:66  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="1">
<![CDATA[
branch8:67  %tmp_1_23_cast = zext i1 %tmp_31 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_23_cast"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:68  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="1">
<![CDATA[
branch8:69  %tmp_1_24_cast = zext i1 %tmp_32 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_24_cast"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:70  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="1">
<![CDATA[
branch8:71  %tmp_1_25_cast = zext i1 %tmp_33 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_25_cast"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:72  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="1">
<![CDATA[
branch8:73  %tmp_1_26_cast = zext i1 %tmp_34 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_26_cast"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:74  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="1">
<![CDATA[
branch8:75  %tmp_1_27_cast = zext i1 %tmp_35 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_27_cast"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:76  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="1">
<![CDATA[
branch8:77  %tmp_1_28_cast = zext i1 %tmp_36 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_28_cast"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:78  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="1">
<![CDATA[
branch8:79  %tmp_1_29_cast = zext i1 %tmp_37 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_29_cast"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:80  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="1">
<![CDATA[
branch8:81  %tmp_1_30_cast = zext i1 %tmp_38 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_30_cast"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:82  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="1">
<![CDATA[
branch8:83  %tmp_1_31_cast = zext i1 %tmp_39 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_31_cast"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:84  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="1">
<![CDATA[
branch8:85  %tmp_1_32_cast = zext i1 %tmp_40 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_32_cast"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:86  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="1">
<![CDATA[
branch8:87  %tmp_1_33_cast = zext i1 %tmp_41 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_33_cast"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:88  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="1">
<![CDATA[
branch8:89  %tmp_1_34_cast = zext i1 %tmp_42 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_34_cast"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:90  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 36)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="1">
<![CDATA[
branch8:91  %tmp_1_35_cast = zext i1 %tmp_43 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_35_cast"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:92  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="1">
<![CDATA[
branch8:93  %tmp_1_36_cast = zext i1 %tmp_44 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_36_cast"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:94  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 38)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="1">
<![CDATA[
branch8:95  %tmp_1_37_cast = zext i1 %tmp_45 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_37_cast"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:96  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="1">
<![CDATA[
branch8:97  %tmp_1_38_cast = zext i1 %tmp_46 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_38_cast"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:98  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="1">
<![CDATA[
branch8:99  %tmp_1_39_cast = zext i1 %tmp_47 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_39_cast"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:100  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="1">
<![CDATA[
branch8:101  %tmp_1_40_cast = zext i1 %tmp_48 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_40_cast"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:102  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="1">
<![CDATA[
branch8:103  %tmp_1_41_cast = zext i1 %tmp_49 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_41_cast"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:104  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="1">
<![CDATA[
branch8:105  %tmp_1_42_cast = zext i1 %tmp_50 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_42_cast"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:106  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="2" op_0_bw="1">
<![CDATA[
branch8:107  %tmp_1_43_cast = zext i1 %tmp_51 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_43_cast"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:108  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="1">
<![CDATA[
branch8:109  %tmp_1_44_cast = zext i1 %tmp_52 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_44_cast"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:110  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="1">
<![CDATA[
branch8:111  %tmp_1_45_cast = zext i1 %tmp_53 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_45_cast"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:112  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="1">
<![CDATA[
branch8:113  %tmp_1_46_cast = zext i1 %tmp_54 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_46_cast"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
branch8:114  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 48)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="1">
<![CDATA[
branch8:115  %tmp_1_47_cast = zext i1 %tmp_55 to i2

]]></Node>
<StgValue><ssdm name="tmp_1_47_cast"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:116  %tmp2 = add i2 %tmp_1_46_cast, %tmp_1_44_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:117  %tmp3 = add i2 %tmp2, %tmp_1_45_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="2">
<![CDATA[
branch8:118  %tmp53_cast = zext i2 %tmp3 to i3

]]></Node>
<StgValue><ssdm name="tmp53_cast"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:119  %tmp4 = add i2 %tmp_1_43_cast, %tmp_1_42_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:120  %tmp5 = add i2 %tmp4, %tmp_1_41_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="2">
<![CDATA[
branch8:121  %tmp55_cast = zext i2 %tmp5 to i3

]]></Node>
<StgValue><ssdm name="tmp55_cast"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch8:122  %tmp6 = add i3 %tmp55_cast, %tmp53_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="3">
<![CDATA[
branch8:123  %tmp52_cast = zext i3 %tmp6 to i4

]]></Node>
<StgValue><ssdm name="tmp52_cast"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:124  %tmp7 = add i2 %tmp_1_37_cast, %tmp_1_36_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:125  %tmp8 = add i2 %tmp7, %tmp_1_35_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="2">
<![CDATA[
branch8:126  %tmp58_cast = zext i2 %tmp8 to i3

]]></Node>
<StgValue><ssdm name="tmp58_cast"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:127  %tmp9 = add i2 %tmp_1_40_cast, %tmp_1_39_cast

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:128  %tmp1 = add i2 %tmp9, %tmp_1_38_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="2">
<![CDATA[
branch8:129  %tmp60_cast = zext i2 %tmp1 to i3

]]></Node>
<StgValue><ssdm name="tmp60_cast"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch8:130  %tmp10 = add i3 %tmp60_cast, %tmp58_cast

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="3">
<![CDATA[
branch8:131  %tmp57_cast = zext i3 %tmp10 to i4

]]></Node>
<StgValue><ssdm name="tmp57_cast"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch8:132  %tmp11 = add i4 %tmp57_cast, %tmp52_cast

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="4">
<![CDATA[
branch8:133  %tmp51_cast = zext i4 %tmp11 to i5

]]></Node>
<StgValue><ssdm name="tmp51_cast"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:134  %tmp12 = add i2 %tmp_1_25_cast, %tmp_1_24_cast

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:135  %tmp13 = add i2 %tmp12, %tmp_1_23_cast

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="2">
<![CDATA[
branch8:136  %tmp64_cast = zext i2 %tmp13 to i3

]]></Node>
<StgValue><ssdm name="tmp64_cast"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:137  %tmp14 = add i2 %tmp_1_28_cast, %tmp_1_27_cast

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:138  %tmp15 = add i2 %tmp14, %tmp_1_26_cast

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="2">
<![CDATA[
branch8:139  %tmp66_cast = zext i2 %tmp15 to i3

]]></Node>
<StgValue><ssdm name="tmp66_cast"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch8:140  %tmp16 = add i3 %tmp66_cast, %tmp64_cast

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="3">
<![CDATA[
branch8:141  %tmp63_cast = zext i3 %tmp16 to i4

]]></Node>
<StgValue><ssdm name="tmp63_cast"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:142  %tmp17 = add i2 %tmp_1_31_cast, %tmp_1_30_cast

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:143  %tmp18 = add i2 %tmp17, %tmp_1_29_cast

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="2">
<![CDATA[
branch8:144  %tmp69_cast = zext i2 %tmp18 to i3

]]></Node>
<StgValue><ssdm name="tmp69_cast"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:145  %tmp19 = add i2 %tmp_1_34_cast, %tmp_1_33_cast

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:146  %tmp20 = add i2 %tmp19, %tmp_1_32_cast

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="2">
<![CDATA[
branch8:147  %tmp71_cast = zext i2 %tmp20 to i3

]]></Node>
<StgValue><ssdm name="tmp71_cast"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch8:148  %tmp21 = add i3 %tmp71_cast, %tmp69_cast

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="3">
<![CDATA[
branch8:149  %tmp68_cast = zext i3 %tmp21 to i4

]]></Node>
<StgValue><ssdm name="tmp68_cast"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch8:150  %tmp22 = add i4 %tmp68_cast, %tmp63_cast

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="4">
<![CDATA[
branch8:151  %tmp62_cast = zext i4 %tmp22 to i5

]]></Node>
<StgValue><ssdm name="tmp62_cast"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch8:152  %tmp23 = add i5 %tmp62_cast, %tmp51_cast

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:154  %tmp24 = add i2 %tmp_1_2_cast, %tmp_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:155  %tmp25 = add i2 %tmp24, %tmp_1_cast

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="2">
<![CDATA[
branch8:156  %tmp76_cast = zext i2 %tmp25 to i3

]]></Node>
<StgValue><ssdm name="tmp76_cast"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:157  %tmp26 = add i2 %tmp_1_5_cast, %tmp_1_4_cast

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:158  %tmp27 = add i2 %tmp26, %tmp_1_3_cast

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="2">
<![CDATA[
branch8:159  %tmp78_cast = zext i2 %tmp27 to i3

]]></Node>
<StgValue><ssdm name="tmp78_cast"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch8:160  %tmp28 = add i3 %tmp78_cast, %tmp76_cast

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="3">
<![CDATA[
branch8:161  %tmp75_cast = zext i3 %tmp28 to i4

]]></Node>
<StgValue><ssdm name="tmp75_cast"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:162  %tmp29 = add i2 %tmp_1_8_cast, %tmp_1_7_cast

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:163  %tmp30 = add i2 %tmp29, %tmp_1_6_cast

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="2">
<![CDATA[
branch8:164  %tmp81_cast = zext i2 %tmp30 to i3

]]></Node>
<StgValue><ssdm name="tmp81_cast"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:165  %tmp31 = add i2 %tmp_1_10_cast, %tmp_1_cast_4

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:166  %tmp32 = add i2 %tmp31, %tmp_1_9_cast

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="2">
<![CDATA[
branch8:167  %tmp83_cast = zext i2 %tmp32 to i3

]]></Node>
<StgValue><ssdm name="tmp83_cast"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch8:168  %tmp33 = add i3 %tmp83_cast, %tmp81_cast

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="3">
<![CDATA[
branch8:169  %tmp80_cast = zext i3 %tmp33 to i4

]]></Node>
<StgValue><ssdm name="tmp80_cast"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch8:170  %tmp34 = add i4 %tmp80_cast, %tmp75_cast

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:172  %tmp35 = add i2 %tmp_1_13_cast, %tmp_1_12_cast

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:173  %tmp36 = add i2 %tmp35, %tmp_1_11_cast

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="2">
<![CDATA[
branch8:174  %tmp87_cast = zext i2 %tmp36 to i3

]]></Node>
<StgValue><ssdm name="tmp87_cast"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:175  %tmp37 = add i2 %tmp_1_16_cast, %tmp_1_15_cast

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:176  %tmp38 = add i2 %tmp37, %tmp_1_14_cast

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="2">
<![CDATA[
branch8:177  %tmp89_cast = zext i2 %tmp38 to i3

]]></Node>
<StgValue><ssdm name="tmp89_cast"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch8:178  %tmp39 = add i3 %tmp89_cast, %tmp87_cast

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="3">
<![CDATA[
branch8:179  %tmp86_cast = zext i3 %tmp39 to i4

]]></Node>
<StgValue><ssdm name="tmp86_cast"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:180  %tmp40 = add i2 %tmp_1_19_cast, %tmp_1_18_cast

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:181  %tmp41 = add i2 %tmp40, %tmp_1_17_cast

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="2">
<![CDATA[
branch8:182  %tmp92_cast = zext i2 %tmp41 to i3

]]></Node>
<StgValue><ssdm name="tmp92_cast"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:183  %tmp42 = add i2 %tmp_1_20_cast, %tmp_1_22_cast

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="2">
<![CDATA[
branch8:184  %tmp95_cast = zext i2 %tmp42 to i3

]]></Node>
<StgValue><ssdm name="tmp95_cast"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:185  %tmp43 = add i2 %tmp_1_21_cast, %tmp_1_47_cast

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="2">
<![CDATA[
branch8:186  %tmp96_cast = zext i2 %tmp43 to i3

]]></Node>
<StgValue><ssdm name="tmp96_cast"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch8:187  %tmp44 = add i3 %tmp96_cast, %tmp95_cast

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch8:188  %tmp45 = add i3 %tmp44, %tmp92_cast

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="3">
<![CDATA[
branch8:189  %tmp91_cast = zext i3 %tmp45 to i4

]]></Node>
<StgValue><ssdm name="tmp91_cast"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch8:190  %tmp46 = add i4 %tmp91_cast, %tmp86_cast

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="190" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
branch8:15  %newIndex_cast = select i1 %tmp_1, i2 0, i2 1

]]></Node>
<StgValue><ssdm name="newIndex_cast"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch8:16  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="5">
<![CDATA[
branch8:153  %tmp50_cast = zext i5 %tmp23 to i6

]]></Node>
<StgValue><ssdm name="tmp50_cast"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="4">
<![CDATA[
branch8:171  %tmp74_cast = zext i4 %tmp34 to i5

]]></Node>
<StgValue><ssdm name="tmp74_cast"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="4">
<![CDATA[
branch8:191  %tmp85_cast = zext i4 %tmp46 to i5

]]></Node>
<StgValue><ssdm name="tmp85_cast"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch8:192  %tmp47 = add i5 %tmp85_cast, %tmp74_cast

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="5">
<![CDATA[
branch8:193  %tmp73_cast = zext i5 %tmp47 to i6

]]></Node>
<StgValue><ssdm name="tmp73_cast"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch8:194  %min_distances_V = add i6 %tmp73_cast, %tmp50_cast

]]></Node>
<StgValue><ssdm name="min_distances_V"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
branch8:195  %tmp_2_cast = select i1 %tmp_1, i4 0, i4 1

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="4">
<![CDATA[
branch8:196  %tmp_s = call i6 @_ssdm_op_Mux.ap_auto.9i6.i4(i6 %min_distances_V_read_1, i6 %min_distances_V12_re, i6 %min_distances_V2_rea, i6 %min_distances_V13_re, i6 %min_distances_V14_re, i6 %min_distances_V15_re, i6 %min_distances_V26_re, i6 %min_distances_V27_re, i6 %min_distances_V28_re, i4 %tmp_2_cast)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch8:197  %tmp = icmp ult i6 %min_distances_V, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
branch8:198  %tmp_7_cast_cast = select i1 %tmp_1, i4 3, i4 0

]]></Node>
<StgValue><ssdm name="tmp_7_cast_cast"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="4">
<![CDATA[
branch8:199  %tmp_3 = call i6 @_ssdm_op_Mux.ap_auto.9i6.i4(i6 %min_distances_V_read_1, i6 %min_distances_V12_re, i6 %min_distances_V2_rea, i6 %min_distances_V13_re, i6 %min_distances_V14_re, i6 %min_distances_V15_re, i6 %min_distances_V26_re, i6 %min_distances_V27_re, i6 %min_distances_V28_re, i4 %tmp_7_cast_cast)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch8:200  br i1 %tmp, label %branch3, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %tmp_5 = icmp ult i6 %min_distances_V, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_5, label %branch2, label %branch1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
branch1:0  %tmp_10_cast_cast = select i1 %tmp_1, i4 6, i4 7

]]></Node>
<StgValue><ssdm name="tmp_10_cast_cast"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="4">
<![CDATA[
branch1:1  %tmp_4 = call i6 @_ssdm_op_Mux.ap_auto.9i6.i4(i6 %min_distances_V_read_1, i6 %min_distances_V12_re, i6 %min_distances_V2_rea, i6 %min_distances_V13_re, i6 %min_distances_V14_re, i6 %min_distances_V15_re, i6 %min_distances_V26_re, i6 %min_distances_V27_re, i6 %min_distances_V28_re, i4 %tmp_10_cast_cast)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch1:2  %tmp_6 = icmp ult i6 %min_distances_V, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch1:3  br i1 %tmp_6, label %branch28, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch28:0  %write_flag27_5 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 false, i1 true, i1 true, i2 %newIndex_cast)

]]></Node>
<StgValue><ssdm name="write_flag27_5"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch28:1  %write_flag24_5 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 true, i1 false, i1 false, i2 %newIndex_cast)

]]></Node>
<StgValue><ssdm name="write_flag24_5"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch28:2  %write_flag21_5 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 false, i1 false, i1 false, i2 %newIndex_cast)

]]></Node>
<StgValue><ssdm name="write_flag21_5"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
branch28:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch2:0  %write_flag27_1 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 false, i1 true, i1 true, i2 %newIndex_cast)

]]></Node>
<StgValue><ssdm name="write_flag27_1"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch2:1  %write_flag24_1 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 true, i1 false, i1 false, i2 %newIndex_cast)

]]></Node>
<StgValue><ssdm name="write_flag24_1"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch2:2  %write_flag21_1 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 false, i1 false, i1 false, i2 %newIndex_cast)

]]></Node>
<StgValue><ssdm name="write_flag21_1"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch2:3  %write_flag18_1 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 false, i1 true, i1 true, i2 %newIndex_cast)

]]></Node>
<StgValue><ssdm name="write_flag18_1"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch2:4  %write_flag15_1 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 true, i1 false, i1 false, i2 %newIndex_cast)

]]></Node>
<StgValue><ssdm name="write_flag15_1"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch2:5  %write_flag12_1 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 false, i1 false, i1 false, i2 %newIndex_cast)

]]></Node>
<StgValue><ssdm name="write_flag12_1"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch2:6  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch3:0  %write_flag1 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 false, i1 true, i1 true, i2 %newIndex_cast)

]]></Node>
<StgValue><ssdm name="write_flag1"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch3:1  %write_flag2 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 true, i1 false, i1 false, i2 %newIndex_cast)

]]></Node>
<StgValue><ssdm name="write_flag2"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch3:2  %write_flag3 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 false, i1 false, i1 false, i2 %newIndex_cast)

]]></Node>
<StgValue><ssdm name="write_flag3"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch3:3  %write_flag5 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 false, i1 true, i1 true, i2 %newIndex_cast)

]]></Node>
<StgValue><ssdm name="write_flag5"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch3:4  %write_flag6 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 true, i1 false, i1 false, i2 %newIndex_cast)

]]></Node>
<StgValue><ssdm name="write_flag6"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch3:5  %write_flag7 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 false, i1 false, i1 false, i2 %newIndex_cast)

]]></Node>
<StgValue><ssdm name="write_flag7"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch3:6  %write_flag = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 false, i1 false, i1 false, i2 %newIndex_cast)

]]></Node>
<StgValue><ssdm name="write_flag"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch3:7  %write_flag4 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 true, i1 false, i1 false, i2 %newIndex_cast)

]]></Node>
<StgValue><ssdm name="write_flag4"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch3:8  %write_flag8 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 false, i1 false, i1 true, i1 true, i2 %newIndex_cast)

]]></Node>
<StgValue><ssdm name="write_flag8"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch3:9  %phitmp = select i1 %write_flag, i6 %min_distances_V, i6 %min_distances_V_read_1

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch3:10  %phitmp5 = select i1 %write_flag4, i6 %min_distances_V, i6 %min_distances_V12_re

]]></Node>
<StgValue><ssdm name="phitmp5"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch3:11  %phitmp6 = select i1 %write_flag8, i6 %min_distances_V, i6 %min_distances_V2_rea

]]></Node>
<StgValue><ssdm name="phitmp6"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
branch3:12  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge:0  %write_flag12_3 = phi i1 [ %write_flag7, %branch3 ], [ %write_flag12_1, %branch2 ], [ false, %branch28 ], [ false, %branch1 ]

]]></Node>
<StgValue><ssdm name="write_flag12_3"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
._crit_edge:1  %min_distances_V13_3 = phi i6 [ %tmp_s, %branch3 ], [ %min_distances_V, %branch2 ], [ %min_distances_V, %branch28 ], [ %min_distances_V, %branch1 ]

]]></Node>
<StgValue><ssdm name="min_distances_V13_3"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge:2  %write_flag15_3 = phi i1 [ %write_flag6, %branch3 ], [ %write_flag15_1, %branch2 ], [ false, %branch28 ], [ false, %branch1 ]

]]></Node>
<StgValue><ssdm name="write_flag15_3"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
._crit_edge:3  %write_flag8_1 = phi i6 [ %phitmp6, %branch3 ], [ %min_distances_V2_rea, %branch2 ], [ %min_distances_V2_rea, %branch28 ], [ %min_distances_V2_rea, %branch1 ]

]]></Node>
<StgValue><ssdm name="write_flag8_1"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge:4  %write_flag18_3 = phi i1 [ %write_flag5, %branch3 ], [ %write_flag18_1, %branch2 ], [ false, %branch28 ], [ false, %branch1 ]

]]></Node>
<StgValue><ssdm name="write_flag18_3"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge:5  %write_flag21_4 = phi i1 [ %write_flag3, %branch3 ], [ %write_flag21_1, %branch2 ], [ %write_flag21_5, %branch28 ], [ false, %branch1 ]

]]></Node>
<StgValue><ssdm name="write_flag21_4"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
._crit_edge:6  %write_flag4_1 = phi i6 [ %phitmp5, %branch3 ], [ %min_distances_V12_re, %branch2 ], [ %min_distances_V12_re, %branch28 ], [ %min_distances_V12_re, %branch1 ]

]]></Node>
<StgValue><ssdm name="write_flag4_1"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
._crit_edge:7  %min_distances_V26_4 = phi i6 [ %tmp_3, %branch3 ], [ %tmp_3, %branch2 ], [ %min_distances_V, %branch28 ], [ %min_distances_V, %branch1 ]

]]></Node>
<StgValue><ssdm name="min_distances_V26_4"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge:8  %write_flag24_4 = phi i1 [ %write_flag2, %branch3 ], [ %write_flag24_1, %branch2 ], [ %write_flag24_5, %branch28 ], [ false, %branch1 ]

]]></Node>
<StgValue><ssdm name="write_flag24_4"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge:9  %write_flag27_4 = phi i1 [ %write_flag1, %branch3 ], [ %write_flag27_1, %branch2 ], [ %write_flag27_5, %branch28 ], [ false, %branch1 ]

]]></Node>
<StgValue><ssdm name="write_flag27_4"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
._crit_edge:10  %write_flag_1 = phi i6 [ %phitmp, %branch3 ], [ %min_distances_V_read_1, %branch2 ], [ %min_distances_V_read_1, %branch28 ], [ %min_distances_V_read_1, %branch1 ]

]]></Node>
<StgValue><ssdm name="write_flag_1"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge:11  %mrv_sel = select i1 %write_flag12_3, i6 %min_distances_V13_3, i6 %min_distances_V13_re

]]></Node>
<StgValue><ssdm name="mrv_sel"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge:12  %mrv_sel1 = select i1 %write_flag15_3, i6 %min_distances_V13_3, i6 %min_distances_V14_re

]]></Node>
<StgValue><ssdm name="mrv_sel1"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge:13  %mrv_sel2 = select i1 %write_flag18_3, i6 %min_distances_V13_3, i6 %min_distances_V15_re

]]></Node>
<StgValue><ssdm name="mrv_sel2"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge:14  %mrv_sel3 = select i1 %write_flag21_4, i6 %min_distances_V26_4, i6 %min_distances_V26_re

]]></Node>
<StgValue><ssdm name="mrv_sel3"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge:15  %mrv_sel4 = select i1 %write_flag24_4, i6 %min_distances_V26_4, i6 %min_distances_V27_re

]]></Node>
<StgValue><ssdm name="mrv_sel4"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge:16  %mrv_sel5 = select i1 %write_flag27_4, i6 %min_distances_V26_4, i6 %min_distances_V28_re

]]></Node>
<StgValue><ssdm name="mrv_sel5"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="54" op_0_bw="54" op_1_bw="6">
<![CDATA[
._crit_edge:17  %mrv = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } undef, i6 %write_flag_1, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="54" op_0_bw="54" op_1_bw="6">
<![CDATA[
._crit_edge:18  %mrv_1 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %mrv, i6 %write_flag4_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="54" op_0_bw="54" op_1_bw="6">
<![CDATA[
._crit_edge:19  %mrv_2 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_1, i6 %write_flag8_1, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="54" op_0_bw="54" op_1_bw="6">
<![CDATA[
._crit_edge:20  %mrv_3 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_2, i6 %mrv_sel, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="54" op_0_bw="54" op_1_bw="6">
<![CDATA[
._crit_edge:21  %mrv_4 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_3, i6 %mrv_sel1, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="54" op_0_bw="54" op_1_bw="6">
<![CDATA[
._crit_edge:22  %mrv_5 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_4, i6 %mrv_sel2, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="54" op_0_bw="54" op_1_bw="6">
<![CDATA[
._crit_edge:23  %mrv_6 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_5, i6 %mrv_sel3, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="54" op_0_bw="54" op_1_bw="6">
<![CDATA[
._crit_edge:24  %mrv_7 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_6, i6 %mrv_sel4, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="54" op_0_bw="54" op_1_bw="6">
<![CDATA[
._crit_edge:25  %mrv_8 = insertvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_7, i6 %mrv_sel5, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="54">
<![CDATA[
._crit_edge:26  ret { i6, i6, i6, i6, i6, i6, i6, i6, i6 } %mrv_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
