{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 18:30:29 2019 " "Info: Processing started: Thu Mar 07 18:30:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32IM -c RV32IM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RV32IM -c RV32IM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_f.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i_f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I_F-STRUCTURAL " "Info: Found design unit 1: I_F-STRUCTURAL" {  } { { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 I_F " "Info: Found entity 1: I_F" {  } { { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_f_ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i_f_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_f_ram-SYN " "Info: Found design unit 1: i_f_ram-SYN" {  } { { "I_F_RAM.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F_RAM.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 I_F_RAM " "Info: Found entity 1: I_F_RAM" {  } { { "I_F_RAM.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F_RAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_f_memtest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file i_f_memtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 I_F_MEMTEST " "Info: Found entity 1: I_F_MEMTEST" {  } { { "I_F_MEMTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F_MEMTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toolbox.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file toolbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOOLBOX " "Info: Found design unit 1: TOOLBOX" {  } { { "TOOLBOX.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/TOOLBOX.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2X1-RTL " "Info: Found design unit 1: MUX2X1-RTL" {  } { { "MUX2X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX2X1 " "Info: Found entity 1: MUX2X1" {  } { { "MUX2X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2x1test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2X1TEST " "Info: Found entity 1: MUX2X1TEST" {  } { { "MUX2X1TEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8X1-RTL " "Info: Found design unit 1: MUX8X1-RTL" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX8X1 " "Info: Found entity 1: MUX8X1" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8x1test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8X1TEST " "Info: Found entity 1: MUX8X1TEST" {  } { { "MUX8X1TEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux32x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX32X1-RTL " "Info: Found design unit 1: MUX32X1-RTL" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX32X1 " "Info: Found entity 1: MUX32X1" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32x1test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux32x1test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32X1TEST " "Info: Found entity 1: MUX32X1TEST" {  } { { "MUX32X1TEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_flipper.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_flipper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_FLIPPER-RTL " "Info: Found design unit 1: REG_FLIPPER-RTL" {  } { { "REG_FLIPPER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_FLIPPER.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG_FLIPPER " "Info: Found entity 1: REG_FLIPPER" {  } { { "REG_FLIPPER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_FLIPPER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_flippertest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_flippertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_FLIPPERTEST " "Info: Found entity 1: REG_FLIPPERTEST" {  } { { "REG_FLIPPERTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_FLIPPERTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file id_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_DECODER-STRUCTURAL " "Info: Found design unit 1: ID_DECODER-STRUCTURAL" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ID_DECODER " "Info: Found entity 1: ID_DECODER" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_decodertest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file id_decodertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ID_DECODERTEST " "Info: Found entity 1: ID_DECODERTEST" {  } { { "ID_DECODERTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODERTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_imm_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file id_imm_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_IMM_GENERATOR-RTL " "Info: Found design unit 1: ID_IMM_GENERATOR-RTL" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ID_IMM_GENERATOR " "Info: Found entity 1: ID_IMM_GENERATOR" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_imm_generatortest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file id_imm_generatortest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ID_IMM_GENERATORTEST " "Info: Found entity 1: ID_IMM_GENERATORTEST" {  } { { "ID_IMM_GENERATORTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATORTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32b_casual.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_32b_casual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32B_CASUAL-RTL " "Info: Found design unit 1: REG_32B_CASUAL-RTL" {  } { { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG_32B_CASUAL " "Info: Found entity 1: REG_32B_CASUAL" {  } { { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32b_casualtest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_32b_casualtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_32B_CASUALTEST " "Info: Found entity 1: REG_32B_CASUALTEST" {  } { { "REG_32B_CASUALTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUALTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32b_zero.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_32b_zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32B_ZERO-RTL " "Info: Found design unit 1: REG_32B_ZERO-RTL" {  } { { "REG_32B_ZERO.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_ZERO.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG_32B_ZERO " "Info: Found entity 1: REG_32B_ZERO" {  } { { "REG_32B_ZERO.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_ZERO.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32b_zerotest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_32b_zerotest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_32B_ZEROTEST " "Info: Found entity 1: REG_32B_ZEROTEST" {  } { { "REG_32B_ZEROTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_ZEROTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER_FILE-STRUCTURAL " "Info: Found design unit 1: REGISTER_FILE-STRUCTURAL" {  } { { "REGISTER_FILE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILE " "Info: Found entity 1: REGISTER_FILE" {  } { { "REGISTER_FILE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_filetest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register_filetest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILETEST " "Info: Found entity 1: REGISTER_FILETEST" {  } { { "REGISTER_FILETEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILETEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_cell.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file barrel_cell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BARREL_CELL-STRUCTURAL " "Info: Found design unit 1: BARREL_CELL-STRUCTURAL" {  } { { "BARREL_CELL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/BARREL_CELL.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BARREL_CELL " "Info: Found entity 1: BARREL_CELL" {  } { { "BARREL_CELL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/BARREL_CELL.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_celltest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file barrel_celltest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BARREL_CELLTEST " "Info: Found entity 1: BARREL_CELLTEST" {  } { { "BARREL_CELLTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/BARREL_CELLTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2x1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2X1_BIT-BEHAVIORAL " "Info: Found design unit 1: MUX2X1_BIT-BEHAVIORAL" {  } { { "MUX2X1_BIT.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1_BIT.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX2X1_BIT " "Info: Found entity 1: MUX2X1_BIT" {  } { { "MUX2X1_BIT.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1_BIT.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_bittest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2x1_bittest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2X1_BITTEST " "Info: Found entity 1: MUX2X1_BITTEST" {  } { { "MUX2X1_BITTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1_BITTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BARREL_SHIFTER-STRUCTURAL " "Info: Found design unit 1: BARREL_SHIFTER-STRUCTURAL" {  } { { "BARREL_SHIFTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/BARREL_SHIFTER.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BARREL_SHIFTER " "Info: Found entity 1: BARREL_SHIFTER" {  } { { "BARREL_SHIFTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/BARREL_SHIFTER.vhd" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shiftertest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file barrel_shiftertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BARREL_SHIFTERTEST " "Info: Found entity 1: BARREL_SHIFTERTEST" {  } { { "BARREL_SHIFTERTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/BARREL_SHIFTERTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_2b.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder_2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER_2B-RTL " "Info: Found design unit 1: ADDER_2B-RTL" {  } { { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADDER_2B " "Info: Found entity 1: ADDER_2B" {  } { { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_2btest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder_2btest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_2BTEST " "Info: Found entity 1: ADDER_2BTEST" {  } { { "ADDER_2BTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2BTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file id_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_ADDER-STRUCTURAL " "Info: Found design unit 1: ID_ADDER-STRUCTURAL" {  } { { "ID_ADDER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_ADDER.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ID_ADDER " "Info: Found entity 1: ID_ADDER" {  } { { "ID_ADDER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_ADDER.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_addertest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file id_addertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ID_ADDERTEST " "Info: Found entity 1: ID_ADDERTEST" {  } { { "ID_ADDERTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_ADDERTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_d.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I_D-STRUCTURAL " "Info: Found design unit 1: I_D-STRUCTURAL" {  } { { "I_D.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 I_D " "Info: Found entity 1: I_D" {  } { { "I_D.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_dtest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file i_dtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 I_DTEST " "Info: Found entity 1: I_DTEST" {  } { { "I_DTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_DTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "I_D " "Info: Elaborating entity \"I_D\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_DECODER ID_DECODER:DEC " "Info: Elaborating entity \"ID_DECODER\" for hierarchy \"ID_DECODER:DEC\"" {  } { { "I_D.vhd" "DEC" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L_LB ID_DECODER.vhd(68) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(68): used explicit default value for signal \"L_LB\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L_LH ID_DECODER.vhd(69) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(69): used explicit default value for signal \"L_LH\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L_LW ID_DECODER.vhd(70) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(70): used explicit default value for signal \"L_LW\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L_LBU ID_DECODER.vhd(71) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(71): used explicit default value for signal \"L_LBU\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 71 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L_LHU ID_DECODER.vhd(72) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(72): used explicit default value for signal \"L_LHU\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "I_ADDI ID_DECODER.vhd(74) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(74): used explicit default value for signal \"I_ADDI\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "I_SLLI ID_DECODER.vhd(75) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(75): used explicit default value for signal \"I_SLLI\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "I_SLTI ID_DECODER.vhd(76) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(76): used explicit default value for signal \"I_SLTI\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "I_SLTIU ID_DECODER.vhd(77) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(77): used explicit default value for signal \"I_SLTIU\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "I_XORI ID_DECODER.vhd(78) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(78): used explicit default value for signal \"I_XORI\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "I_SRLI ID_DECODER.vhd(79) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(79): used explicit default value for signal \"I_SRLI\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "I_SRAI ID_DECODER.vhd(80) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(80): used explicit default value for signal \"I_SRAI\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 80 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "I_ORI ID_DECODER.vhd(81) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(81): used explicit default value for signal \"I_ORI\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 81 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "I_ANDI ID_DECODER.vhd(82) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(82): used explicit default value for signal \"I_ANDI\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "S_SB ID_DECODER.vhd(84) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(84): used explicit default value for signal \"S_SB\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "S_SH ID_DECODER.vhd(85) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(85): used explicit default value for signal \"S_SH\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 85 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "S_SW ID_DECODER.vhd(86) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(86): used explicit default value for signal \"S_SW\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 86 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_ADD ID_DECODER.vhd(88) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(88): used explicit default value for signal \"R_ADD\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 88 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_SUB ID_DECODER.vhd(89) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(89): used explicit default value for signal \"R_SUB\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 89 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_SLL ID_DECODER.vhd(90) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(90): used explicit default value for signal \"R_SLL\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_SLT ID_DECODER.vhd(91) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(91): used explicit default value for signal \"R_SLT\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_SLTU ID_DECODER.vhd(92) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(92): used explicit default value for signal \"R_SLTU\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 92 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_XOR ID_DECODER.vhd(93) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(93): used explicit default value for signal \"R_XOR\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 93 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_SRL ID_DECODER.vhd(94) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(94): used explicit default value for signal \"R_SRL\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 94 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_SRA ID_DECODER.vhd(95) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(95): used explicit default value for signal \"R_SRA\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_OR ID_DECODER.vhd(96) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(96): used explicit default value for signal \"R_OR\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 96 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_AND ID_DECODER.vhd(97) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(97): used explicit default value for signal \"R_AND\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 97 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B_BEQ ID_DECODER.vhd(99) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(99): used explicit default value for signal \"B_BEQ\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 99 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B_BNE ID_DECODER.vhd(100) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(100): used explicit default value for signal \"B_BNE\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 100 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B_BLT ID_DECODER.vhd(101) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(101): used explicit default value for signal \"B_BLT\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 101 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B_BGE ID_DECODER.vhd(102) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(102): used explicit default value for signal \"B_BGE\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 102 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B_BLTU ID_DECODER.vhd(103) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(103): used explicit default value for signal \"B_BLTU\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 103 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B_BGEU ID_DECODER.vhd(104) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(104): used explicit default value for signal \"B_BGEU\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 104 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "AUIPC ID_DECODER.vhd(106) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(106): used explicit default value for signal \"AUIPC\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 106 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LUI ID_DECODER.vhd(107) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(107): used explicit default value for signal \"LUI\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 107 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "JALR ID_DECODER.vhd(108) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(108): used explicit default value for signal \"JALR\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 108 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "JAL ID_DECODER.vhd(109) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(109): used explicit default value for signal \"JAL\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 109 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2X1 ID_DECODER:DEC\|MUX2X1:MUX_2X1_A " "Info: Elaborating entity \"MUX2X1\" for hierarchy \"ID_DECODER:DEC\|MUX2X1:MUX_2X1_A\"" {  } { { "ID_DECODER.vhd" "MUX_2X1_A" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8X1 ID_DECODER:DEC\|MUX8X1:MUX_8X1_A " "Info: Elaborating entity \"MUX8X1\" for hierarchy \"ID_DECODER:DEC\|MUX8X1:MUX_8X1_A\"" {  } { { "ID_DECODER.vhd" "MUX_8X1_A" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 148 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D0 MUX8X1.vhd(33) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(33): signal \"D0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 MUX8X1.vhd(34) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(34): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 MUX8X1.vhd(35) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(35): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 MUX8X1.vhd(36) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(36): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D4 MUX8X1.vhd(37) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(37): signal \"D4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D5 MUX8X1.vhd(38) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(38): signal \"D5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D6 MUX8X1.vhd(39) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(39): signal \"D6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D7 MUX8X1.vhd(40) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(40): signal \"D7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32X1 ID_DECODER:DEC\|MUX32X1:MUX_32X1 " "Info: Elaborating entity \"MUX32X1\" for hierarchy \"ID_DECODER:DEC\|MUX32X1:MUX_32X1\"" {  } { { "ID_DECODER.vhd" "MUX_32X1" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 209 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D0 MUX32X1.vhd(61) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(61): signal \"D0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 MUX32X1.vhd(62) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(62): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 MUX32X1.vhd(63) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(63): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 MUX32X1.vhd(64) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(64): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D4 MUX32X1.vhd(65) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(65): signal \"D4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D5 MUX32X1.vhd(66) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(66): signal \"D5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D6 MUX32X1.vhd(67) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(67): signal \"D6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D7 MUX32X1.vhd(68) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(68): signal \"D7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D8 MUX32X1.vhd(69) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(69): signal \"D8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D9 MUX32X1.vhd(70) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(70): signal \"D9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D10 MUX32X1.vhd(71) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(71): signal \"D10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D11 MUX32X1.vhd(72) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(72): signal \"D11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D12 MUX32X1.vhd(73) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(73): signal \"D12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D13 MUX32X1.vhd(74) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(74): signal \"D13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D14 MUX32X1.vhd(75) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(75): signal \"D14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D15 MUX32X1.vhd(76) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(76): signal \"D15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D16 MUX32X1.vhd(77) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(77): signal \"D16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D17 MUX32X1.vhd(78) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(78): signal \"D17\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D18 MUX32X1.vhd(79) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(79): signal \"D18\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D19 MUX32X1.vhd(80) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(80): signal \"D19\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D20 MUX32X1.vhd(81) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(81): signal \"D20\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D21 MUX32X1.vhd(82) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(82): signal \"D21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D22 MUX32X1.vhd(83) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(83): signal \"D22\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D23 MUX32X1.vhd(84) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(84): signal \"D23\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D24 MUX32X1.vhd(85) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(85): signal \"D24\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D25 MUX32X1.vhd(86) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(86): signal \"D25\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D26 MUX32X1.vhd(87) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(87): signal \"D26\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D27 MUX32X1.vhd(88) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(88): signal \"D27\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D28 MUX32X1.vhd(89) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(89): signal \"D28\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D29 MUX32X1.vhd(90) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(90): signal \"D29\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D30 MUX32X1.vhd(91) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(91): signal \"D30\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D31 MUX32X1.vhd(92) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(92): signal \"D31\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_IMM_GENERATOR ID_IMM_GENERATOR:IMG " "Info: Elaborating entity \"ID_IMM_GENERATOR\" for hierarchy \"ID_IMM_GENERATOR:IMG\"" {  } { { "I_D.vhd" "IMG" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(59) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(59): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(60) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(60): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(61) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(61): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(62) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(62): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(64) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(64): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(65) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(65): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(66) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(66): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(67) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(67): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(69) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(69): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(70) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(70): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(71) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(71): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(72) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(72): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(75) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(75): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(76) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(76): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(77) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(77): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(80) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(80): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(81) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(81): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(82) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(82): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(83) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(83): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(84) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(84): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_FILE REGISTER_FILE:REG " "Info: Elaborating entity \"REGISTER_FILE\" for hierarchy \"REGISTER_FILE:REG\"" {  } { { "I_D.vhd" "REG" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_32B_ZERO REGISTER_FILE:REG\|REG_32B_ZERO:\\GEN:0:CASE0:ZERO_REG " "Info: Elaborating entity \"REG_32B_ZERO\" for hierarchy \"REGISTER_FILE:REG\|REG_32B_ZERO:\\GEN:0:CASE0:ZERO_REG\"" {  } { { "REGISTER_FILE.vhd" "\\GEN:0:CASE0:ZERO_REG" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_32B_CASUAL REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:1:CASE1:CASUALS " "Info: Elaborating entity \"REG_32B_CASUAL\" for hierarchy \"REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:1:CASE1:CASUALS\"" {  } { { "REGISTER_FILE.vhd" "\\GEN:1:CASE1:CASUALS" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD REG_32B_CASUAL.vhd(29) " "Warning (10492): VHDL Process Statement warning at REG_32B_CASUAL.vhd(29): signal \"LOAD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32X1 REGISTER_FILE:REG\|MUX32X1:RS1_MUX " "Info: Elaborating entity \"MUX32X1\" for hierarchy \"REGISTER_FILE:REG\|MUX32X1:RS1_MUX\"" {  } { { "REGISTER_FILE.vhd" "RS1_MUX" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D0 MUX32X1.vhd(61) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(61): signal \"D0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 MUX32X1.vhd(62) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(62): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 MUX32X1.vhd(63) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(63): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 MUX32X1.vhd(64) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(64): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D4 MUX32X1.vhd(65) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(65): signal \"D4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D5 MUX32X1.vhd(66) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(66): signal \"D5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D6 MUX32X1.vhd(67) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(67): signal \"D6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D7 MUX32X1.vhd(68) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(68): signal \"D7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D8 MUX32X1.vhd(69) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(69): signal \"D8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D9 MUX32X1.vhd(70) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(70): signal \"D9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D10 MUX32X1.vhd(71) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(71): signal \"D10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D11 MUX32X1.vhd(72) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(72): signal \"D11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D12 MUX32X1.vhd(73) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(73): signal \"D12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D13 MUX32X1.vhd(74) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(74): signal \"D13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D14 MUX32X1.vhd(75) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(75): signal \"D14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D15 MUX32X1.vhd(76) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(76): signal \"D15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D16 MUX32X1.vhd(77) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(77): signal \"D16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D17 MUX32X1.vhd(78) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(78): signal \"D17\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D18 MUX32X1.vhd(79) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(79): signal \"D18\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D19 MUX32X1.vhd(80) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(80): signal \"D19\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D20 MUX32X1.vhd(81) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(81): signal \"D20\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D21 MUX32X1.vhd(82) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(82): signal \"D21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D22 MUX32X1.vhd(83) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(83): signal \"D22\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D23 MUX32X1.vhd(84) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(84): signal \"D23\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D24 MUX32X1.vhd(85) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(85): signal \"D24\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D25 MUX32X1.vhd(86) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(86): signal \"D25\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D26 MUX32X1.vhd(87) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(87): signal \"D26\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D27 MUX32X1.vhd(88) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(88): signal \"D27\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D28 MUX32X1.vhd(89) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(89): signal \"D28\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D29 MUX32X1.vhd(90) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(90): signal \"D29\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D30 MUX32X1.vhd(91) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(91): signal \"D30\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D31 MUX32X1.vhd(92) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(92): signal \"D31\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_ADDER ID_ADDER:ADD " "Info: Elaborating entity \"ID_ADDER\" for hierarchy \"ID_ADDER:ADD\"" {  } { { "I_D.vhd" "ADD" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CO_DUMP ID_ADDER.vhd(37) " "Warning (10036): Verilog HDL or VHDL warning at ID_ADDER.vhd(37): object \"CO_DUMP\" assigned a value but never read" {  } { { "ID_ADDER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_ADDER.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER_2B ID_ADDER:ADD\|ADDER_2B:\\ADDERS:0:OTHER:ADDERS " "Info: Elaborating entity \"ADDER_2B\" for hierarchy \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:0:OTHER:ADDERS\"" {  } { { "ID_ADDER.vhd" "\\ADDERS:0:OTHER:ADDERS" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_ADDER.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2X1 MUX2X1:MXA " "Info: Elaborating entity \"MUX2X1\" for hierarchy \"MUX2X1:MXA\"" {  } { { "I_D.vhd" "MXA" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[0\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:0:OTHER:ADDERS\|PARTIAL_SUM " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[0\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:0:OTHER:ADDERS\|PARTIAL_SUM\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[1\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:1:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[1\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:1:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[2\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:2:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[2\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:2:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[3\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:3:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[3\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:3:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[4\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:4:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[4\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:4:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[5\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:5:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[5\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:5:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[6\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:6:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[6\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:6:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[7\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:7:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[7\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:7:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[8\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:8:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[8\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:8:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[9\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:9:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[9\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:9:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[10\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:10:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[10\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:10:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[11\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:11:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[11\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:11:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[12\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:12:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[12\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:12:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[13\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:13:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[13\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:13:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[14\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:14:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[14\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:14:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[15\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:15:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[15\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:15:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[16\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:16:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[16\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:16:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[17\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:17:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[17\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:17:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[18\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:18:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[18\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:18:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[19\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:19:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[19\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:19:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[20\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:20:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[20\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:20:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[21\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:21:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[21\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:21:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[22\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:22:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[22\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:22:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[23\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:23:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[23\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:23:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[24\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:24:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[24\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:24:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[25\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:25:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[25\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:25:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[26\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:26:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[26\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:26:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[27\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:27:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[27\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:27:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[28\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:28:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[28\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:28:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[29\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:29:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[29\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:29:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[30\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:30:OTHER:ADDERS\|CO " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[30\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:30:OTHER:ADDERS\|CO\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ID_IMM_GENERATOR:IMG\|IMMEDIATE\[31\] ID_ADDER:ADD\|ADDER_2B:\\ADDERS:31:MSB:ADDER\|S " "Warning: Converted the fan-out from the tri-state buffer \"ID_IMM_GENERATOR:IMG\|IMMEDIATE\[31\]\" to the node \"ID_ADDER:ADD\|ADDER_2B:\\ADDERS:31:MSB:ADDER\|S\" into an OR gate" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RV32IM " "Warning: Ignored assignments for entity \"RV32IM\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity RV32IM -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity RV32IM -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RV32IM -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RV32IM -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WB_RD_LOAD\[0\] " "Warning (15610): No output dependent on input pin \"WB_RD_LOAD\[0\]\"" {  } { { "I_D.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_WORD\[0\] " "Warning (15610): No output dependent on input pin \"IF_WORD\[0\]\"" {  } { { "I_D.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_WORD\[1\] " "Warning (15610): No output dependent on input pin \"IF_WORD\[1\]\"" {  } { { "I_D.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2901 " "Info: Implemented 2901 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "130 " "Info: Implemented 130 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "243 " "Info: Implemented 243 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2528 " "Info: Implemented 2528 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 171 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 171 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 18:30:36 2019 " "Info: Processing ended: Thu Mar 07 18:30:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
