<dec f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsABIFlagsSection.h' l='38' type='Mips::AFL_REG'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsABIFlagsSection.h' l='137' u='w' c='_ZN4llvm19MipsABIFlagsSection25setCPR1SizeFromPredicatesERKT_'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsABIFlagsSection.h' l='139' u='w' c='_ZN4llvm19MipsABIFlagsSection25setCPR1SizeFromPredicatesERKT_'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsABIFlagsSection.h' l='141' u='w' c='_ZN4llvm19MipsABIFlagsSection25setCPR1SizeFromPredicatesERKT_'/>
<offset>64</offset>
<doc f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsABIFlagsSection.h' l='37'>// The size of co-processor 1 registers.</doc>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsABIFlagsSection.cpp' l='53' u='r' c='_ZN4llvm19MipsABIFlagsSection16getCPR1SizeValueEv'/>
