============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Fri Mar 10 14:00:24 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(78)
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../Src/top.v(58)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(70)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(91)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(98)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(115)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(125)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(129)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(177)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 9 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 9 trigger nets, 9 data nets.
KIT-1004 : Chipwatcher code = 1100110100011011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=48) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=48) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=48)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=48)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000},BUS_CTRL_POS='{32'sb0,32'sb010100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1730/10 useful/useless nets, 1004/5 useful/useless insts
SYN-1016 : Merged 16 instances.
SYN-1032 : 1567/18 useful/useless nets, 1254/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 202 better
SYN-1014 : Optimize round 2
SYN-1032 : 1436/15 useful/useless nets, 1123/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1440/40 useful/useless nets, 1130/13 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2571 : Optimize after map_dsp, round 1, 55 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1748/4 useful/useless nets, 1438/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 126 (3.96), #lev = 5 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 148 (3.79), #lev = 4 (1.99)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 315 instances into 148 LUTs, name keeping = 79%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 199 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 89 adder to BLE ...
SYN-4008 : Packed 89 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[7] will be merged to another kept net fifo_list/wrusedw[7]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net pll_list/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (116 clock/control pins, 0 other pins).
SYN-4027 : Net fifo_list/fifo_list/ram_inst/clkb is clkc2 of pll pll_list/pll_inst.
SYN-4019 : Net clk_in_dup_3 is refclk of pll pll_list/pll_inst.
SYN-4020 : Net clk_in_dup_3 is fbclk of pll pll_list/pll_inst.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net fifo_list/fifo_list/ram_inst/clkb as clock net
SYN-4025 : Tag rtl::Net pll_list/clk0_out as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1030 instances
RUN-0007 : 428 luts, 416 seqs, 97 mslices, 56 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1351 nets
RUN-1001 : 821 nets have 2 pins
RUN-1001 : 400 nets have [3 - 5] pins
RUN-1001 : 91 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     243     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     165     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1028 instances, 428 luts, 416 seqs, 153 slices, 23 macros(153 instances: 97 mslices 56 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 303687
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1028.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 183937, overlap = 27
PHY-3002 : Step(2): len = 131211, overlap = 27
PHY-3002 : Step(3): len = 92090.2, overlap = 22.5
PHY-3002 : Step(4): len = 77627, overlap = 24.75
PHY-3002 : Step(5): len = 63430.2, overlap = 27
PHY-3002 : Step(6): len = 60592, overlap = 27
PHY-3002 : Step(7): len = 53031.8, overlap = 27
PHY-3002 : Step(8): len = 51439, overlap = 27
PHY-3002 : Step(9): len = 47950, overlap = 27
PHY-3002 : Step(10): len = 46849.8, overlap = 27
PHY-3002 : Step(11): len = 42915.4, overlap = 27
PHY-3002 : Step(12): len = 38210.1, overlap = 27
PHY-3002 : Step(13): len = 37438, overlap = 27
PHY-3002 : Step(14): len = 35688.6, overlap = 27
PHY-3002 : Step(15): len = 34293.2, overlap = 27
PHY-3002 : Step(16): len = 32799.6, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.83958e-06
PHY-3002 : Step(17): len = 34657.4, overlap = 27
PHY-3002 : Step(18): len = 35043.6, overlap = 27.0625
PHY-3002 : Step(19): len = 35403.4, overlap = 27.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.56792e-05
PHY-3002 : Step(20): len = 36521.8, overlap = 27.125
PHY-3002 : Step(21): len = 36906.2, overlap = 27.125
PHY-3002 : Step(22): len = 37861.7, overlap = 27
PHY-3002 : Step(23): len = 36031.7, overlap = 27
PHY-3002 : Step(24): len = 36060, overlap = 27
PHY-3002 : Step(25): len = 36253, overlap = 27
PHY-3002 : Step(26): len = 36276.4, overlap = 27
PHY-3002 : Step(27): len = 36285.9, overlap = 27
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.13583e-05
PHY-3002 : Step(28): len = 37203.8, overlap = 27
PHY-3002 : Step(29): len = 37590.5, overlap = 22.5
PHY-3002 : Step(30): len = 37620.7, overlap = 22.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.27166e-05
PHY-3002 : Step(31): len = 39796.7, overlap = 22.5
PHY-3002 : Step(32): len = 39888.9, overlap = 22.5
PHY-3002 : Step(33): len = 39126.3, overlap = 22.5
PHY-3002 : Step(34): len = 38998.3, overlap = 22.5
PHY-3002 : Step(35): len = 38918.6, overlap = 22.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000125433
PHY-3002 : Step(36): len = 39678, overlap = 22.5
PHY-3002 : Step(37): len = 39793.7, overlap = 22.5
PHY-3002 : Step(38): len = 39824.5, overlap = 22.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000250866
PHY-3002 : Step(39): len = 40099.1, overlap = 22.5
PHY-3002 : Step(40): len = 40123.9, overlap = 22.5
PHY-3002 : Step(41): len = 40355.9, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012244s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(42): len = 52831.6, overlap = 5.65625
PHY-3002 : Step(43): len = 52788.4, overlap = 5.59375
PHY-3002 : Step(44): len = 51129.4, overlap = 8.09375
PHY-3002 : Step(45): len = 51192.3, overlap = 6.875
PHY-3002 : Step(46): len = 50139.5, overlap = 8
PHY-3002 : Step(47): len = 50175, overlap = 10.25
PHY-3002 : Step(48): len = 49122.4, overlap = 13.1875
PHY-3002 : Step(49): len = 48480, overlap = 15.3438
PHY-3002 : Step(50): len = 47464.1, overlap = 14.7812
PHY-3002 : Step(51): len = 47590.5, overlap = 16.4062
PHY-3002 : Step(52): len = 46874, overlap = 26.6875
PHY-3002 : Step(53): len = 47140.5, overlap = 24.5312
PHY-3002 : Step(54): len = 46732, overlap = 25.4375
PHY-3002 : Step(55): len = 46625.5, overlap = 25.4062
PHY-3002 : Step(56): len = 45997.6, overlap = 25
PHY-3002 : Step(57): len = 46057, overlap = 24.625
PHY-3002 : Step(58): len = 46170, overlap = 23.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000247857
PHY-3002 : Step(59): len = 46477.4, overlap = 18.4375
PHY-3002 : Step(60): len = 46661.6, overlap = 18
PHY-3002 : Step(61): len = 46900.8, overlap = 9.78125
PHY-3002 : Step(62): len = 46923.3, overlap = 9.21875
PHY-3002 : Step(63): len = 46058.8, overlap = 10.8438
PHY-3002 : Step(64): len = 46058.8, overlap = 10.8438
PHY-3002 : Step(65): len = 45921.7, overlap = 10.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000495714
PHY-3002 : Step(66): len = 45931.8, overlap = 8.59375
PHY-3002 : Step(67): len = 45931.8, overlap = 8.59375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.13385e-05
PHY-3002 : Step(68): len = 46984.1, overlap = 38.6875
PHY-3002 : Step(69): len = 47126.4, overlap = 38.4375
PHY-3002 : Step(70): len = 46993, overlap = 33.4688
PHY-3002 : Step(71): len = 47202.9, overlap = 31.3438
PHY-3002 : Step(72): len = 47395.6, overlap = 28.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.2677e-05
PHY-3002 : Step(73): len = 47219.4, overlap = 27.5312
PHY-3002 : Step(74): len = 47219.4, overlap = 27.5312
PHY-3002 : Step(75): len = 46739.3, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.5354e-05
PHY-3002 : Step(76): len = 47345.7, overlap = 25.5938
PHY-3002 : Step(77): len = 47345.7, overlap = 25.5938
PHY-3002 : Step(78): len = 46890.5, overlap = 26.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000170708
PHY-3002 : Step(79): len = 47276.3, overlap = 26.3125
PHY-3002 : Step(80): len = 47518.1, overlap = 25.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000341416
PHY-3002 : Step(81): len = 47394, overlap = 25.7188
PHY-3002 : Step(82): len = 47390.1, overlap = 26.0312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000682832
PHY-3002 : Step(83): len = 47599.5, overlap = 25.25
PHY-3002 : Step(84): len = 47634.9, overlap = 25.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00136566
PHY-3002 : Step(85): len = 47742.4, overlap = 25.0625
PHY-3002 : Step(86): len = 47801.2, overlap = 25.0625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00273133
PHY-3002 : Step(87): len = 47824.7, overlap = 25.9688
PHY-3002 : Step(88): len = 47821.2, overlap = 26.1562
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00546265
PHY-3002 : Step(89): len = 47794.5, overlap = 25.8438
PHY-3002 : Step(90): len = 47794.5, overlap = 25.8438
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0109253
PHY-3002 : Step(91): len = 47822.5, overlap = 26.5
PHY-3002 : Step(92): len = 47822.5, overlap = 26.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0210101
PHY-3002 : Step(93): len = 47819.5, overlap = 26.5625
PHY-3002 : Step(94): len = 47826.3, overlap = 26.4062
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0392862
PHY-3002 : Step(95): len = 47844, overlap = 26.5625
PHY-3002 : Step(96): len = 47844, overlap = 26.5625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 70.56 peak overflow 3.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1351.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 54848, over cnt = 121(0%), over = 530, worst = 24
PHY-1001 : End global iterations;  0.096202s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (81.2%)

PHY-1001 : Congestion index: top1 = 32.80, top5 = 17.35, top10 = 11.36, top15 = 8.33.
PHY-1001 : End incremental global routing;  0.160257s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (48.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5152, tnet num: 1349, tinst num: 1028, tnode num: 6723, tedge num: 8587.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.166954s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (74.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.348864s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (62.7%)

OPT-1001 : Current memory(MB): used = 195, reserve = 161, peak = 195.
OPT-1001 : End physical optimization;  0.363232s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (60.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 428 LUT to BLE ...
SYN-4008 : Packed 428 LUT and 214 SEQ to BLE.
SYN-4003 : Packing 202 remaining SEQ's ...
SYN-4005 : Packed 117 SEQ with LUT/SLICE
SYN-4006 : 114 single LUT's are left
SYN-4006 : 85 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 513/833 primitive instances ...
PHY-3001 : End packing;  0.041643s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 477 instances
RUN-1001 : 222 mslices, 222 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1142 nets
RUN-1001 : 602 nets have 2 pins
RUN-1001 : 409 nets have [3 - 5] pins
RUN-1001 : 91 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 475 instances, 444 slices, 23 macros(153 instances: 97 mslices 56 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 48038.4, Over = 34
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.43901e-05
PHY-3002 : Step(97): len = 47483.7, overlap = 35.75
PHY-3002 : Step(98): len = 47523.5, overlap = 37
PHY-3002 : Step(99): len = 47098.9, overlap = 38
PHY-3002 : Step(100): len = 47136.6, overlap = 37
PHY-3002 : Step(101): len = 47155.3, overlap = 37.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.87802e-05
PHY-3002 : Step(102): len = 46993, overlap = 37.75
PHY-3002 : Step(103): len = 46993, overlap = 37.75
PHY-3002 : Step(104): len = 46733.1, overlap = 37.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.75605e-05
PHY-3002 : Step(105): len = 47367, overlap = 34
PHY-3002 : Step(106): len = 47474.6, overlap = 33.25
PHY-3002 : Step(107): len = 47660.5, overlap = 33.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.181844s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (34.4%)

PHY-3001 : Trial Legalized: Len = 59469.1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00204139
PHY-3002 : Step(108): len = 55481.7, overlap = 3.25
PHY-3002 : Step(109): len = 54037.7, overlap = 7
PHY-3002 : Step(110): len = 50428.3, overlap = 10.75
PHY-3002 : Step(111): len = 50248.7, overlap = 10.75
PHY-3002 : Step(112): len = 50049.9, overlap = 11.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00408278
PHY-3002 : Step(113): len = 49256.2, overlap = 12.25
PHY-3002 : Step(114): len = 49086.8, overlap = 12.25
PHY-3002 : Step(115): len = 49044.8, overlap = 12.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00816556
PHY-3002 : Step(116): len = 48982.4, overlap = 12.75
PHY-3002 : Step(117): len = 48962.3, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005093s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 54776.7, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004691s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 5 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 54872.7, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 81/1142.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 64480, over cnt = 133(0%), over = 222, worst = 8
PHY-1002 : len = 65488, over cnt = 50(0%), over = 67, worst = 4
PHY-1002 : len = 66216, over cnt = 7(0%), over = 14, worst = 4
PHY-1002 : len = 66376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.163159s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (28.7%)

PHY-1001 : Congestion index: top1 = 27.33, top5 = 18.50, top10 = 13.41, top15 = 10.25.
PHY-1001 : End incremental global routing;  0.227350s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (34.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4393, tnet num: 1140, tinst num: 475, tnode num: 5564, tedge num: 7668.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.196685s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (87.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.445418s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (63.1%)

OPT-1001 : Current memory(MB): used = 198, reserve = 164, peak = 198.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001780s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 988/1142.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 66376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007714s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.33, top5 = 18.50, top10 = 13.41, top15 = 10.25.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001841s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (848.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.896552
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.527875s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (65.1%)

RUN-1003 : finish command "place" in  5.580530s wall, 1.359375s user + 0.937500s system = 2.296875s CPU (41.2%)

RUN-1004 : used memory is 179 MB, reserved memory is 145 MB, peak memory is 199 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 477 instances
RUN-1001 : 222 mslices, 222 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1142 nets
RUN-1001 : 602 nets have 2 pins
RUN-1001 : 409 nets have [3 - 5] pins
RUN-1001 : 91 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4393, tnet num: 1140, tinst num: 475, tnode num: 5564, tedge num: 7668.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 222 mslices, 222 lslices, 18 pads, 8 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1140 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 584 clock pins, and constraint 1171 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 63624, over cnt = 128(0%), over = 225, worst = 5
PHY-1002 : len = 64360, over cnt = 73(0%), over = 118, worst = 5
PHY-1002 : len = 65608, over cnt = 9(0%), over = 14, worst = 3
PHY-1002 : len = 65744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.175320s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (44.6%)

PHY-1001 : Congestion index: top1 = 26.70, top5 = 18.41, top10 = 13.30, top15 = 10.17.
PHY-1001 : End global routing;  0.236696s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (52.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 227, reserve = 194, peak = 240.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_in_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : net fifo_list/fifo_list/ram_inst/clkb will be routed on clock mesh
PHY-1001 : clock net pll_list/clk0_out will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 494, reserve = 465, peak = 494.
PHY-1001 : End build detailed router design. 4.047322s wall, 3.687500s user + 0.093750s system = 3.781250s CPU (93.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 16880, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.608596s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (95.2%)

PHY-1001 : Current memory(MB): used = 526, reserve = 498, peak = 526.
PHY-1001 : End phase 1; 1.620329s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (94.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 157280, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 526, reserve = 498, peak = 526.
PHY-1001 : End initial routed; 10.915290s wall, 9.156250s user + 0.031250s system = 9.187500s CPU (84.2%)

PHY-1001 : Current memory(MB): used = 526, reserve = 498, peak = 526.
PHY-1001 : End phase 2; 10.915353s wall, 9.156250s user + 0.031250s system = 9.187500s CPU (84.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 157344, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.038061s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 157272, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.027102s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : End commit to database; 0.156745s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 539, reserve = 510, peak = 539.
PHY-1001 : End phase 3; 0.362582s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (94.8%)

PHY-1003 : Routed, final wirelength = 157272
PHY-1001 : Current memory(MB): used = 539, reserve = 510, peak = 539.
PHY-1001 : End export database. 0.015159s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.1%)

PHY-1001 : End detail routing;  17.214873s wall, 14.875000s user + 0.156250s system = 15.031250s CPU (87.3%)

RUN-1003 : finish command "route" in  17.759825s wall, 15.265625s user + 0.156250s system = 15.421875s CPU (86.8%)

RUN-1004 : used memory is 482 MB, reserved memory is 454 MB, peak memory is 539 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      750   out of  19600    3.83%
#reg                      435   out of  19600    2.22%
#le                       835
  #lut only               400   out of    835   47.90%
  #reg only                85   out of    835   10.18%
  #lut&reg                350   out of    835   41.92%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       18   out of     66   27.27%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                             Type               DriverType         Driver                      Fanout
#1        fifo_list/fifo_list/ram_inst/clkb    GCLK               pll                pll_list/pll_inst.clkc2     216
#2        config_inst_syn_9                    GCLK               config             config_inst.jtck            68
#3        adc/clk_adc                          GCLK               mslice             adc/clk_adc_reg_syn_5.q0    8
#4        clk_in_dup_3                         GeneralRouting     io                 clk_in_syn_4.di             1
#5        pll_list/clk0_buf                    GCLK               pll                pll_list/pll_inst.clkc0     0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    clk_in        INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      IREG    
   reset_n        INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |835    |597     |153     |450     |8       |0       |
|  adc                               |adc_ctrl       |32     |26      |6       |14      |0       |0       |
|  anjian_list                       |anjian         |42     |34      |6       |23      |0       |0       |
|  fifo_list                         |fifo_ctrl      |141    |84      |44      |61      |4       |0       |
|    fifo_list                       |fifo           |111    |62      |36      |48      |4       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  pll_list                          |pll            |0      |0       |0       |0       |0       |0       |
|  rx                                |uart_rx        |52     |45      |6       |35      |0       |0       |
|  tx                                |uart_tx        |83     |70      |8       |38      |0       |0       |
|  type                              |type_choice    |114    |106     |8       |63      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |369    |230     |75      |199     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |369    |230     |75      |199     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |119    |63      |0       |112     |0       |0       |
|        reg_inst                    |register       |116    |60      |0       |109     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |250    |167     |75      |87      |0       |0       |
|        bus_inst                    |bus_top        |29     |19      |10      |9       |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |27     |17      |10      |7       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |140    |107     |33      |51      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       582   
    #2         2       300   
    #3         3        75   
    #4         4        34   
    #5        5-10      98   
    #6       11-50      26   
    #7       51-100     2    
  Average     2.63           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 0a6d111314be3ca8af23add0377e8baeb83aa96264ba6287835d42facf507c7b -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 475
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1142, pip num: 10683
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1302 valid insts, and 29441 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000001011100110100011011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.389588s wall, 10.906250s user + 0.140625s system = 11.046875s CPU (462.3%)

RUN-1004 : used memory is 473 MB, reserved memory is 445 MB, peak memory is 677 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230310_140024.log"
