<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Aurora_FPGA.twx Aurora_FPGA.ncd -o Aurora_FPGA.twr
Aurora_FPGA.pcf

</twCmdLine><twDesign>Aurora_FPGA.ncd</twDesign><twDesignPath>Aurora_FPGA.ncd</twDesignPath><twPCF>Aurora_FPGA.pcf</twPCF><twPcfPath>Aurora_FPGA.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx45t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.19 2011-06-20</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PATHDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.868</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X37Y92.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathFromToDelay"><twSlack>11.132</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twTotPathDel>3.833</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X55Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y106.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;131&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.097</twLogDel><twRouteDel>2.736</twRouteDel><twTotDel>3.833</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control3&lt;0&gt;</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X37Y92.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathFromToDelay"><twSlack>11.150</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twTotPathDel>3.815</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X55Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y106.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;131&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.079</twLogDel><twRouteDel>2.736</twRouteDel><twTotDel>3.815</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control3&lt;0&gt;</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X37Y92.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathFromToDelay"><twSlack>11.158</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twTotPathDel>3.807</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X55Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y106.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;131&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.071</twLogDel><twRouteDel>2.736</twRouteDel><twTotDel>3.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control3&lt;0&gt;</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X47Y103.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="12"><twSlack>1.107</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X55Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y106.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y103.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.139</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.201</twLogDel><twRouteDel>0.941</twRouteDel><twTotDel>1.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control3&lt;0&gt;</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X47Y103.SR), 1 path
</twPathRptBanner><twRacePath anchorID="13"><twSlack>1.108</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X55Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y106.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y103.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.138</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.941</twRouteDel><twTotDel>1.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control3&lt;0&gt;</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X47Y103.SR), 1 path
</twPathRptBanner><twRacePath anchorID="14"><twSlack>1.114</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X55Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y106.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y106.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y103.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.132</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.208</twLogDel><twRouteDel>0.941</twRouteDel><twTotDel>1.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control3&lt;0&gt;</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="15" twConstType="PATHDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.990</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X55Y106.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathFromToDelay"><twSlack>14.010</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.955</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X55Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y106.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.152</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.803</twLogDel><twRouteDel>0.152</twRouteDel><twTotDel>0.955</twTotDel><twDestClk twEdge ="twRising">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT</twDestClk><twPctLog>84.1</twPctLog><twPctRoute>15.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X55Y106.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="18"><twSlack>0.436</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X55Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y106.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.436</twTotDel><twDestClk twEdge ="twRising">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT</twDestClk><twPctLog>94.7</twPctLog><twPctRoute>5.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>14621</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1567</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2 (SLICE_X46Y33.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="20"><twUnconstPath anchorID="21" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.452</twTotDel><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>11.091</twDel><twSUTime>0.326</twSUTime><twTotPathDel>11.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.583</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">3.056</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">5.482</twDelInfo><twComp>control3&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y33.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;3&gt;</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>1.296</twLogDel><twRouteDel>10.121</twRouteDel><twTotDel>11.417</twTotDel><twDestClk twEdge ="twRising">user_clk_1</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.150</twTotDel><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>9.789</twDel><twSUTime>0.326</twSUTime><twTotPathDel>10.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.413</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.970</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">5.482</twDelInfo><twComp>control3&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y33.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;3&gt;</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>1.250</twLogDel><twRouteDel>8.865</twRouteDel><twTotDel>10.115</twTotDel><twDestClk twEdge ="twRising">user_clk_1</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.150</twTotDel><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="FF">u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>9.789</twDel><twSUTime>0.326</twSUTime><twTotPathDel>10.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.245</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">5.482</twDelInfo><twComp>control3&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y33.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;3&gt;</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>1.250</twLogDel><twRouteDel>8.865</twRouteDel><twTotDel>10.115</twTotDel><twDestClk twEdge ="twRising">user_clk_1</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2 (SLICE_X46Y33.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.424</twTotDel><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>11.091</twDel><twSUTime>0.298</twSUTime><twTotPathDel>11.389</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.583</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">3.056</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">5.482</twDelInfo><twComp>control3&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y33.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;3&gt;</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>1.268</twLogDel><twRouteDel>10.121</twRouteDel><twTotDel>11.389</twTotDel><twDestClk twEdge ="twRising">user_clk_1</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.122</twTotDel><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>9.789</twDel><twSUTime>0.298</twSUTime><twTotPathDel>10.087</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.413</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.970</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">5.482</twDelInfo><twComp>control3&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y33.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;3&gt;</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>1.222</twLogDel><twRouteDel>8.865</twRouteDel><twTotDel>10.087</twTotDel><twDestClk twEdge ="twRising">user_clk_1</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.122</twTotDel><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="FF">u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2</twDest><twDel>9.789</twDel><twSUTime>0.298</twSUTime><twTotPathDel>10.087</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.245</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">5.482</twDelInfo><twComp>control3&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y33.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;3&gt;</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>1.222</twLogDel><twRouteDel>8.865</twRouteDel><twTotDel>10.087</twTotDel><twDestClk twEdge ="twRising">user_clk_1</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X46Y33.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstPath anchorID="33" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.420</twTotDel><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>11.091</twDel><twSUTime>0.294</twSUTime><twTotPathDel>11.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.583</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">3.056</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">5.482</twDelInfo><twComp>control3&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y33.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;3&gt;</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.264</twLogDel><twRouteDel>10.121</twRouteDel><twTotDel>11.385</twTotDel><twDestClk twEdge ="twRising">user_clk_1</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="34"><twUnconstPath anchorID="35" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.118</twTotDel><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>9.789</twDel><twSUTime>0.294</twSUTime><twTotPathDel>10.083</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.413</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.970</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID_SEL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">5.482</twDelInfo><twComp>control3&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y33.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;3&gt;</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.218</twLogDel><twRouteDel>8.865</twRouteDel><twTotDel>10.083</twTotDel><twDestClk twEdge ="twRising">user_clk_1</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="36"><twUnconstPath anchorID="37" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.118</twTotDel><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="FF">u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>9.789</twDel><twSUTime>0.294</twSUTime><twTotPathDel>10.083</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.245</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">5.482</twDelInfo><twComp>control3&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y33.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1&lt;3&gt;</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.218</twLogDel><twRouteDel>8.865</twRouteDel><twTotDel>10.083</twTotDel><twDestClk twEdge ="twRising">user_clk_1</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (SLICE_X57Y107.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstPath anchorID="39" twDataPathType="twDataPathMinDelay" ><twTotDel>0.546</twTotDel><twSrc BELType="FF">u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType="FF">u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR</twDest><twDel>0.366</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.581</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType='FF'>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X59Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y107.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR_MUX</twBEL><twBEL>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.168</twRouteDel><twTotDel>0.581</twTotDel><twDestClk twEdge ="twRising">user_clk_2</twDestClk><twPctLog>71.1</twPctLog><twPctRoute>28.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X6Y84.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twUnconstPath anchorID="41" twDataPathType="twDataPathMinDelay" ><twTotDel>0.548</twTotDel><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twDel>0.386</twDel><twSUTime>-0.197</twSUTime><twTotPathDel>0.583</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X4Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y84.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.397</twLogDel><twRouteDel>0.186</twRouteDel><twTotDel>0.583</twTotDel><twDestClk twEdge ="twRising">u_Aurora_FPGA_BUS/wb_clk_2x</twDestClk><twPctLog>68.1</twPctLog><twPctRoute>31.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X21Y86.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twUnconstPath anchorID="43" twDataPathType="twDataPathMinDelay" ><twTotDel>0.413</twTotDel><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twDel>0.389</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.448</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X21Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y86.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y86.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.191</twRouteDel><twTotDel>0.448</twTotDel><twDestClk twEdge ="twRising">u_Aurora_FPGA_BUS/wb_clk_2x</twDestClk><twPctLog>57.4</twPctLog><twPctRoute>42.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="44" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>17013</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4053</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="786" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg (SLICE_X42Y91.B4), 786 paths
</twPathRptBanner><twPathRpt anchorID="45"><twUnconstPath anchorID="46" twDataPathType="twDataPathMaxDelay" ><twTotDel>13.398</twTotDel><twSrc BELType="RAM">u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twDel>13.014</twDel><twSUTime>0.349</twSUTime><twTotPathDel>13.363</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y58.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB16_X0Y58.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18</twComp><twBEL>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y108.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.706</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_145</twComp><twBEL>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_145</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_145</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_pe_control_r&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y107.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y107.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r&lt;15&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41</twBEL><twBEL>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y104.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_Aurora_FPGA_BUS/control1&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.762</twDelInfo><twComp>u_Aurora_FPGA_BUS/control1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.649</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>3.863</twLogDel><twRouteDel>9.500</twRouteDel><twTotDel>13.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control3&lt;0&gt;</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="47"><twUnconstPath anchorID="48" twDataPathType="twDataPathMaxDelay" ><twTotDel>13.390</twTotDel><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twDel>13.006</twDel><twSUTime>0.349</twSUTime><twTotPathDel>13.355</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X46Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.583</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y104.C1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">5.289</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_Aurora_FPGA_BUS/control1&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y104.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/control1&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_Aurora_FPGA_BUS/control1&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.762</twDelInfo><twComp>u_Aurora_FPGA_BUS/control1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.649</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>1.813</twLogDel><twRouteDel>11.542</twRouteDel><twTotDel>13.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control3&lt;0&gt;</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMaxDelay" ><twTotDel>13.189</twTotDel><twSrc BELType="RAM">u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twDel>12.805</twDel><twSUTime>0.349</twSUTime><twTotPathDel>13.154</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X3Y60.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB16_X3Y60.DOA15</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18</twComp><twBEL>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y108.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.426</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;160&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y108.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y106.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iCAP_DONE</twComp><twBEL>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y106.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y106.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iCAP_DONE</twComp><twBEL>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;7_F</twBEL><twBEL>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y104.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iCAPTURE</twComp><twBEL>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.510</twDelInfo><twComp>control4&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.649</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>4.014</twLogDel><twRouteDel>9.140</twRouteDel><twTotDel>13.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control3&lt;0&gt;</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="595" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg (SLICE_X42Y91.B6), 595 paths
</twPathRptBanner><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.874</twTotDel><twSrc BELType="RAM">u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twDel>12.490</twDel><twSUTime>0.349</twSUTime><twTotPathDel>12.839</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X3Y20.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB16_X3Y20.DOA13</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y33.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_11_f81</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_151</twBEL><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_13_f7_0</twBEL><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_11_f8_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y48.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_11_f81</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;3</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y48.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y48.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;3</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;7_F</twBEL><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y59.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.411</twDelInfo><twComp>control3&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>4.049</twLogDel><twRouteDel>8.790</twRouteDel><twTotDel>12.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control3&lt;0&gt;</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.735</twTotDel><twSrc BELType="RAM">u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twDel>12.351</twDel><twSUTime>0.349</twSUTime><twTotPathDel>12.700</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X2Y20.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB16_X2Y20.DOA13</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y40.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10_f8</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12</twBEL><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_11_f7</twBEL><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y48.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10_f8</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;3</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y48.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y48.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;3</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;7_F</twBEL><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y59.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.411</twDelInfo><twComp>control3&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>4.057</twLogDel><twRouteDel>8.643</twRouteDel><twTotDel>12.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control3&lt;0&gt;</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.653</twTotDel><twSrc BELType="RAM">u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twDel>12.269</twDel><twSUTime>0.349</twSUTime><twTotPathDel>12.618</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X3Y20.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB16_X3Y20.DOA15</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y33.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_11_f81</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_151</twBEL><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_13_f7_0</twBEL><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_11_f8_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y48.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_11_f81</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;3</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y48.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y48.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;3</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;7_F</twBEL><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;7&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y59.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.411</twDelInfo><twComp>control3&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>4.049</twLogDel><twRouteDel>8.569</twRouteDel><twTotDel>12.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control3&lt;0&gt;</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (SLICE_X26Y107.DI), 12 paths
</twPathRptBanner><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.530</twTotDel><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twDel>12.439</twDel><twSUTime>0.056</twSUTime><twTotPathDel>12.495</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X46Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iSYNC</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.583</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.C2</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">4.904</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;9&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>u_Aurora_FPGA_BUS/control1&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;9&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y107.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.127</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y107.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.056</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twBEL></twPathDel><twLogDel>1.372</twLogDel><twRouteDel>11.123</twRouteDel><twTotDel>12.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control3&lt;0&gt;</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.267</twTotDel><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twDel>12.176</twDel><twSUTime>0.056</twSUTime><twTotPathDel>12.232</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.141</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/control2&lt;8&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">4.129</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;9&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>u_Aurora_FPGA_BUS/control1&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;9&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y107.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.127</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y107.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.056</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twBEL></twPathDel><twLogDel>1.326</twLogDel><twRouteDel>10.906</twRouteDel><twTotDel>12.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control3&lt;0&gt;</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="61"><twUnconstPath anchorID="62" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.149</twTotDel><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twDel>12.058</twDel><twSUTime>0.056</twSUTime><twTotPathDel>12.114</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y92.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.023</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/control2&lt;8&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">4.129</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/iCOMMAND_SEL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;9&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>u_Aurora_FPGA_BUS/control1&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr&lt;9&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y107.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.127</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y107.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.056</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twBEL></twPathDel><twLogDel>1.326</twLogDel><twRouteDel>10.788</twRouteDel><twTotDel>12.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control3&lt;0&gt;</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D_TO_J_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X6Y86.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twUnconstPath anchorID="64" twDataPathType="twDataPathMinDelay" ><twTotDel>0.249</twTotDel><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twDest><twDel>0.216</twDel><twSUTime>-0.033</twSUTime><twTotPathDel>0.249</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X7Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y86.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.018</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y86.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;0&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.018</twRouteDel><twTotDel>0.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control3&lt;0&gt;</twDestClk><twPctLog>92.8</twPctLog><twPctRoute>7.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X59Y57.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twUnconstPath anchorID="66" twDataPathType="twDataPathMinDelay" ><twTotDel>0.438</twTotDel><twSrc BELType="FF">u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twSrc><twDest BELType="FF">u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.223</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twSrc><twDest BELType='FF'>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X59Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.025</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control3&lt;0&gt;</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_FDRE (SLICE_X32Y95.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twUnconstPath anchorID="68" twDataPathType="twDataPathMinDelay" ><twTotDel>0.461</twTotDel><twSrc BELType="FF">XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_FDRE</twSrc><twDest BELType="FF">XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_FDRE</twDest><twDel>0.224</twDel><twSUTime>-0.237</twSUTime><twTotPathDel>0.461</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_FDRE</twSrc><twDest BELType='FF'>XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_FDRE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">control3&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/iSTAT_CNT&lt;7&gt;</twComp><twBEL>XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y95.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.024</twDelInfo><twComp>XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/iSTAT_CNT&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/iSTAT_CNT&lt;7&gt;</twComp><twBEL>XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/iSTAT_CNT&lt;7&gt;_rt</twBEL><twBEL>XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_XORCY</twBEL><twBEL>XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_FDRE</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.024</twRouteDel><twTotDel>0.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control3&lt;0&gt;</twDestClk><twPctLog>94.8</twPctLog><twPctRoute>5.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="69" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="70"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKA" logResource="u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X3Y54.CLKA" clockNet="control3&lt;0&gt;"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKA" logResource="u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X2Y24.CLKA" clockNet="control3&lt;0&gt;"/><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA" logResource="u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA" locationPin="RAMB16_X2Y50.CLKA" clockNet="control3&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="74" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_TOCLK = MAXDELAY FROM TIMEGRP &quot;TCLOCK_PAD&quot; 3.5 ns;</twConstName><twItemCnt>3879</twItemCnt><twErrCntSetup>8</twErrCntSetup><twErrCntEndPt>8</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3879</twEndPtCnt><twPathErrCnt>8</twPathErrCnt><twMaxDel>4.115</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4 (SLICE_X0Y64.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathFromToDelay"><twSlack>-0.615</twSlack><twSrc BELType="PAD">WB_CLK_2x_PAD</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4</twDest><twTotPathDel>4.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>WB_CLK_2x_PAD</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>P3.PAD</twSrcSite><twPathDel><twSite>P3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>WB_CLK_2x_PAD</twComp><twBEL>WB_CLK_2x_PAD</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkin1_buf</twBEL><twBEL>ProtoComp354.IMUX.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.CLK</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.558</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twComp></twPathDel><twLogDel>1.557</twLogDel><twRouteDel>2.558</twRouteDel><twTotDel>4.115</twTotDel><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_5 (SLICE_X0Y64.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathFromToDelay"><twSlack>-0.615</twSlack><twSrc BELType="PAD">WB_CLK_2x_PAD</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_5</twDest><twTotPathDel>4.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>WB_CLK_2x_PAD</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>P3.PAD</twSrcSite><twPathDel><twSite>P3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>WB_CLK_2x_PAD</twComp><twBEL>WB_CLK_2x_PAD</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkin1_buf</twBEL><twBEL>ProtoComp354.IMUX.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.CLK</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.558</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twComp></twPathDel><twLogDel>1.557</twLogDel><twRouteDel>2.558</twRouteDel><twTotDel>4.115</twTotDel><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6 (SLICE_X0Y64.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathFromToDelay"><twSlack>-0.615</twSlack><twSrc BELType="PAD">WB_CLK_2x_PAD</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6</twDest><twTotPathDel>4.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>WB_CLK_2x_PAD</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>P3.PAD</twSrcSite><twPathDel><twSite>P3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>WB_CLK_2x_PAD</twComp><twBEL>WB_CLK_2x_PAD</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkin1_buf</twBEL><twBEL>ProtoComp354.IMUX.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.CLK</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.558</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twComp></twPathDel><twLogDel>1.557</twLogDel><twRouteDel>2.558</twRouteDel><twTotDel>4.115</twTotDel><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TOCLK = MAXDELAY FROM TIMEGRP &quot;TCLOCK_PAD&quot; 3.5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[88].U_TQ (SLICE_X51Y87.CLK), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="81"><twSlack>-0.752</twSlack><twSrc BELType="PAD">WB_CLK_2x_PAD</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[88].U_TQ</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>WB_CLK_2x_PAD</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[88].U_TQ</twDest><twLogLvls>4</twLogLvls><twSrcSite>P3.PAD</twSrcSite><twPathDel><twSite>P3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>WB_CLK_2x_PAD</twComp><twBEL>WB_CLK_2x_PAD</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkin1_buf</twBEL><twBEL>ProtoComp354.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X1Y14.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twComp></twPathDel><twPathDel><twSite>BUFIO2_X1Y14.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.351</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkout1_buf</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>789</twFanCnt><twDelInfo twEdge="twFalling">1.361</twDelInfo><twComp>u_Aurora_FPGA_BUS/wb_clk_2x</twComp></twPathDel><twLogDel>-4.631</twLogDel><twRouteDel>3.879</twRouteDel><twTotDel>-0.752</twTotDel></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[89].U_TQ (SLICE_X51Y87.CLK), 1 path
</twPathRptBanner><twRacePath anchorID="82"><twSlack>-0.752</twSlack><twSrc BELType="PAD">WB_CLK_2x_PAD</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[89].U_TQ</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>WB_CLK_2x_PAD</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[89].U_TQ</twDest><twLogLvls>4</twLogLvls><twSrcSite>P3.PAD</twSrcSite><twPathDel><twSite>P3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>WB_CLK_2x_PAD</twComp><twBEL>WB_CLK_2x_PAD</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkin1_buf</twBEL><twBEL>ProtoComp354.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X1Y14.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twComp></twPathDel><twPathDel><twSite>BUFIO2_X1Y14.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.351</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkout1_buf</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>789</twFanCnt><twDelInfo twEdge="twFalling">1.361</twDelInfo><twComp>u_Aurora_FPGA_BUS/wb_clk_2x</twComp></twPathDel><twLogDel>-4.631</twLogDel><twRouteDel>3.879</twRouteDel><twTotDel>-0.752</twTotDel></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[90].U_TQ (SLICE_X51Y87.CLK), 1 path
</twPathRptBanner><twRacePath anchorID="83"><twSlack>-0.752</twSlack><twSrc BELType="PAD">WB_CLK_2x_PAD</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[90].U_TQ</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>WB_CLK_2x_PAD</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[90].U_TQ</twDest><twLogLvls>4</twLogLvls><twSrcSite>P3.PAD</twSrcSite><twPathDel><twSite>P3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>WB_CLK_2x_PAD</twComp><twBEL>WB_CLK_2x_PAD</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkin1_buf</twBEL><twBEL>ProtoComp354.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X1Y14.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twComp></twPathDel><twPathDel><twSite>BUFIO2_X1Y14.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.351</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkout1_buf</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>789</twFanCnt><twDelInfo twEdge="twFalling">1.361</twDelInfo><twComp>u_Aurora_FPGA_BUS/wb_clk_2x</twComp></twPathDel><twLogDel>-4.631</twLogDel><twRouteDel>3.879</twRouteDel><twTotDel>-0.752</twTotDel></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="84" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_OFFSET_IN = MAXDELAY FROM TIMEGRP &quot;TBUS&quot; 3.5 ns DATAPATHONLY;</twConstName><twItemCnt>39</twItemCnt><twErrCntSetup>39</twErrCntSetup><twErrCntEndPt>39</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>39</twEndPtCnt><twPathErrCnt>39</twPathErrCnt><twMaxDel>3.679</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRR1_FF (ILOGIC_X0Y71.D), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathFromToDelay"><twSlack>-0.179</twSlack><twSrc BELType="PAD">BUS_REQ_R_1_PAD</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRR1_FF</twDest><twTotPathDel>3.679</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>BUS_REQ_R_1_PAD</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRR1_FF</twDest><twLogLvls>2</twLogLvls><twSrcSite>J3.PAD</twSrcSite><twPathDel><twSite>J3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>BUS_REQ_R_1_PAD</twComp><twBEL>BUS_REQ_R_1_PAD</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/req_r_buf_1</twBEL><twBEL>ProtoComp354.IMUX.2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y71.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/req_r_in_1_latch</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y71.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twRising">1.723</twDelInfo><twComp>u_Aurora_FPGA_BUS/BUS_REQ_R_1</twComp><twBEL>ProtoComp366.D2OFFBYP_SRC</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRR1_FF</twBEL></twPathDel><twLogDel>3.280</twLogDel><twRouteDel>0.399</twRouteDel><twTotDel>3.679</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="7.500">u_Aurora_FPGA_BUS/wb_clk_2x</twDestClk><twPctLog>89.2</twPctLog><twPctRoute>10.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ACK_FF (ILOGIC_X0Y65.D), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathFromToDelay"><twSlack>-0.179</twSlack><twSrc BELType="PAD">BUS_ACK_PAD</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ACK_FF</twDest><twTotPathDel>3.679</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>BUS_ACK_PAD</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ACK_FF</twDest><twLogLvls>2</twLogLvls><twSrcSite>M6.PAD</twSrcSite><twPathDel><twSite>M6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>BUS_ACK_PAD</twComp><twBEL>BUS_ACK_PAD</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ack_buf</twBEL><twBEL>ProtoComp354.IMUX.4</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y65.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ack_in_latch</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y65.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twRising">1.723</twDelInfo><twComp>u_Aurora_FPGA_BUS/BUS_ACK</twComp><twBEL>ProtoComp366.D2OFFBYP_SRC.2</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ACK_FF</twBEL></twPathDel><twLogDel>3.280</twLogDel><twRouteDel>0.399</twRouteDel><twTotDel>3.679</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="7.500">u_Aurora_FPGA_BUS/wb_clk_2x</twDestClk><twPctLog>89.2</twPctLog><twPctRoute>10.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRW_FF_1 (ILOGIC_X0Y73.D), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathFromToDelay"><twSlack>-0.179</twSlack><twSrc BELType="PAD">BUS_REQ_W_1_PAD</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRW_FF_1</twDest><twTotPathDel>3.679</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.500</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>BUS_REQ_W_1_PAD</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRW_FF_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>K6.PAD</twSrcSite><twPathDel><twSite>K6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>BUS_REQ_W_1_PAD</twComp><twBEL>BUS_REQ_W_1_PAD</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/req_w_1_buf</twBEL><twBEL>ProtoComp354.IMUX.5</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y73.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/bus_req_w_1_latch</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y73.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twRising">1.723</twDelInfo><twComp>u_Aurora_FPGA_BUS/BUS_REQ_W_1</twComp><twBEL>ProtoComp366.D2OFFBYP_SRC.3</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRW_FF_1</twBEL></twPathDel><twLogDel>3.280</twLogDel><twRouteDel>0.399</twRouteDel><twTotDel>3.679</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="7.500">u_Aurora_FPGA_BUS/wb_clk_2x</twDestClk><twPctLog>89.2</twPctLog><twPctRoute>10.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_OFFSET_IN = MAXDELAY FROM TIMEGRP &quot;TBUS&quot; 3.5 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRR2_FF (ILOGIC_X0Y70.D), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="91"><twSlack>1.545</twSlack><twSrc BELType="PAD">BUS_REQ_R_2_PAD</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRR2_FF</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>BUS_REQ_R_2_PAD</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRR2_FF</twDest><twLogLvls>2</twLogLvls><twSrcSite>J1.PAD</twSrcSite><twPathDel><twSite>J1.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>BUS_REQ_R_2_PAD</twComp><twBEL>BUS_REQ_R_2_PAD</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/req_r_buf_2</twBEL><twBEL>ProtoComp354.IMUX.3</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y70.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.152</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/req_r_in_2_latch</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y70.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>u_Aurora_FPGA_BUS/BUS_REQ_R_2</twComp><twBEL>ProtoComp366.D2OFFBYP_SRC.1</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRR2_FF</twBEL></twPathDel><twLogDel>1.393</twLogDel><twRouteDel>0.152</twRouteDel><twTotDel>1.545</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="7.500">u_Aurora_FPGA_BUS/wb_clk_2x</twDestClk><twPctLog>90.2</twPctLog><twPctRoute>9.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRW_FF_2 (ILOGIC_X0Y72.D), 1 path
</twPathRptBanner><twRacePath anchorID="92"><twSlack>1.545</twSlack><twSrc BELType="PAD">BUS_REQ_W_2_PAD</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRW_FF_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>BUS_REQ_W_2_PAD</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRW_FF_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>K5.PAD</twSrcSite><twPathDel><twSite>K5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>BUS_REQ_W_2_PAD</twComp><twBEL>BUS_REQ_W_2_PAD</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/req_w_2_buf</twBEL><twBEL>ProtoComp354.IMUX.6</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y72.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.152</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/bus_req_w_2_latch</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y72.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>u_Aurora_FPGA_BUS/BUS_REQ_W_2</twComp><twBEL>ProtoComp366.D2OFFBYP_SRC.4</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRW_FF_2</twBEL></twPathDel><twLogDel>1.393</twLogDel><twRouteDel>0.152</twRouteDel><twTotDel>1.545</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="7.500">u_Aurora_FPGA_BUS/wb_clk_2x</twDestClk><twPctLog>90.2</twPctLog><twPctRoute>9.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_IN_LATCH_FF (ILOGIC_X0Y4.D), 1 path
</twPathRptBanner><twRacePath anchorID="93"><twSlack>1.545</twSlack><twSrc BELType="PAD">BUS_AD_PAD&lt;1&gt;</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_IN_LATCH_FF</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>BUS_AD_PAD&lt;1&gt;</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_IN_LATCH_FF</twDest><twLogLvls>2</twLogLvls><twSrcSite>P8.PAD</twSrcSite><twPathDel><twSite>P8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>BUS_AD_PAD&lt;1&gt;</twComp><twBEL>BUS_AD_PAD&lt;1&gt;</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_IN_BUF</twBEL><twBEL>ProtoComp357.IMUX.1</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y4.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.152</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/adi_in_latch&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y4.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>u_Aurora_FPGA_BUS/BUS_DAT_I&lt;1&gt;</twComp><twBEL>ProtoComp366.D2OFFBYP_SRC.6</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_IN_LATCH_FF</twBEL></twPathDel><twLogDel>1.393</twLogDel><twRouteDel>0.152</twRouteDel><twTotDel>1.545</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="7.500">u_Aurora_FPGA_BUS/wb_clk_2x</twDestClk><twPctLog>90.2</twPctLog><twPctRoute>9.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="94" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_OFFSET_OUT = MAXDELAY TO TIMEGRP &quot;TBUS&quot; 3.5 ns DATAPATHONLY;</twConstName><twItemCnt>67</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>35</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.372</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_AD_PAD&lt;0&gt; (R7.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathFromToDelay"><twSlack>0.128</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_LATCH_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD&lt;0&gt;</twDest><twTotPathDel>3.372</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.500</twDelConst><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_LATCH_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y5.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_Aurora_FPGA_BUS/wb_clk_2x</twSrcClk><twPathDel><twSite>OLOGIC_X0Y5.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch&lt;0&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_LATCH_FF</twBEL></twPathDel><twPathDel><twSite>R7.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>R7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>BUS_AD_PAD&lt;0&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD&lt;0&gt;</twBEL></twPathDel><twLogDel>3.062</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>3.372</twTotDel><twPctLog>90.8</twPctLog><twPctRoute>9.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathFromToDelay"><twSlack>0.509</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_EN_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD&lt;0&gt;</twDest><twTotPathDel>2.991</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.500</twDelConst><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_EN_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y5.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_Aurora_FPGA_BUS/wb_clk_2x</twSrcClk><twPathDel><twSite>OLOGIC_X0Y5.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch&lt;0&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_EN_FF</twBEL></twPathDel><twPathDel><twSite>R7.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ad_enable_in_latch&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>R7.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>BUS_AD_PAD&lt;0&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD&lt;0&gt;</twBEL></twPathDel><twLogDel>2.681</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>2.991</twTotDel><twPctLog>89.6</twPctLog><twPctRoute>10.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_AD_PAD&lt;1&gt; (P8.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathFromToDelay"><twSlack>0.128</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_LATCH_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD&lt;1&gt;</twDest><twTotPathDel>3.372</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.500</twDelConst><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_LATCH_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y4.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_Aurora_FPGA_BUS/wb_clk_2x</twSrcClk><twPathDel><twSite>OLOGIC_X0Y4.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch&lt;1&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_LATCH_FF</twBEL></twPathDel><twPathDel><twSite>P8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>P8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>BUS_AD_PAD&lt;1&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD&lt;1&gt;</twBEL></twPathDel><twLogDel>3.062</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>3.372</twTotDel><twPctLog>90.8</twPctLog><twPctRoute>9.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathFromToDelay"><twSlack>0.509</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_EN_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD&lt;1&gt;</twDest><twTotPathDel>2.991</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.500</twDelConst><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_EN_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y4.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_Aurora_FPGA_BUS/wb_clk_2x</twSrcClk><twPathDel><twSite>OLOGIC_X0Y4.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch&lt;1&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_EN_FF</twBEL></twPathDel><twPathDel><twSite>P8.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ad_enable_in_latch&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>P8.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>BUS_AD_PAD&lt;1&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD&lt;1&gt;</twBEL></twPathDel><twLogDel>2.681</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>2.991</twTotDel><twPctLog>89.6</twPctLog><twPctRoute>10.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_AD_PAD&lt;2&gt; (W4.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathFromToDelay"><twSlack>0.128</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_LATCH_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD&lt;2&gt;</twDest><twTotPathDel>3.372</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.500</twDelConst><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_LATCH_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y7.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_Aurora_FPGA_BUS/wb_clk_2x</twSrcClk><twPathDel><twSite>OLOGIC_X0Y7.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch&lt;2&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_LATCH_FF</twBEL></twPathDel><twPathDel><twSite>W4.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>W4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>BUS_AD_PAD&lt;2&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD&lt;2&gt;</twBEL></twPathDel><twLogDel>3.062</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>3.372</twTotDel><twPctLog>90.8</twPctLog><twPctRoute>9.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathFromToDelay"><twSlack>0.509</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_EN_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD&lt;2&gt;</twDest><twTotPathDel>2.991</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.500</twDelConst><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_EN_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y7.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_Aurora_FPGA_BUS/wb_clk_2x</twSrcClk><twPathDel><twSite>OLOGIC_X0Y7.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch&lt;2&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_EN_FF</twBEL></twPathDel><twPathDel><twSite>W4.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ad_enable_in_latch&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>W4.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>BUS_AD_PAD&lt;2&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD&lt;2&gt;</twBEL></twPathDel><twLogDel>2.681</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>2.991</twTotDel><twPctLog>89.6</twPctLog><twPctRoute>10.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_OFFSET_OUT = MAXDELAY TO TIMEGRP &quot;TBUS&quot; 3.5 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_AD_PAD&lt;0&gt; (R7.PAD), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="107"><twSlack>1.118</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_EN_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD&lt;0&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_EN_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y5.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_Aurora_FPGA_BUS/wb_clk_2x</twSrcClk><twPathDel><twSite>OLOGIC_X0Y5.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch&lt;0&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_EN_FF</twBEL></twPathDel><twPathDel><twSite>R7.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ad_enable_in_latch&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>R7.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>BUS_AD_PAD&lt;0&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD&lt;0&gt;</twBEL></twPathDel><twLogDel>0.927</twLogDel><twRouteDel>0.191</twRouteDel><twTotDel>1.118</twTotDel><twPctLog>82.9</twPctLog><twPctRoute>17.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="108"><twSlack>1.226</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_LATCH_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD&lt;0&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_LATCH_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y5.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_Aurora_FPGA_BUS/wb_clk_2x</twSrcClk><twPathDel><twSite>OLOGIC_X0Y5.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch&lt;0&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_LATCH_FF</twBEL></twPathDel><twPathDel><twSite>R7.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>R7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>BUS_AD_PAD&lt;0&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD&lt;0&gt;</twBEL></twPathDel><twLogDel>1.035</twLogDel><twRouteDel>0.191</twRouteDel><twTotDel>1.226</twTotDel><twPctLog>84.4</twPctLog><twPctRoute>15.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_AD_PAD&lt;1&gt; (P8.PAD), 2 paths
</twPathRptBanner><twRacePath anchorID="109"><twSlack>1.118</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_EN_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD&lt;1&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_EN_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y4.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_Aurora_FPGA_BUS/wb_clk_2x</twSrcClk><twPathDel><twSite>OLOGIC_X0Y4.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch&lt;1&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_EN_FF</twBEL></twPathDel><twPathDel><twSite>P8.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ad_enable_in_latch&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>P8.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>BUS_AD_PAD&lt;1&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD&lt;1&gt;</twBEL></twPathDel><twLogDel>0.927</twLogDel><twRouteDel>0.191</twRouteDel><twTotDel>1.118</twTotDel><twPctLog>82.9</twPctLog><twPctRoute>17.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="110"><twSlack>1.226</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_LATCH_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD&lt;1&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_LATCH_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y4.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_Aurora_FPGA_BUS/wb_clk_2x</twSrcClk><twPathDel><twSite>OLOGIC_X0Y4.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch&lt;1&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_LATCH_FF</twBEL></twPathDel><twPathDel><twSite>P8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>P8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>BUS_AD_PAD&lt;1&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD&lt;1&gt;</twBEL></twPathDel><twLogDel>1.035</twLogDel><twRouteDel>0.191</twRouteDel><twTotDel>1.226</twTotDel><twPctLog>84.4</twPctLog><twPctRoute>15.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_AD_PAD&lt;2&gt; (W4.PAD), 2 paths
</twPathRptBanner><twRacePath anchorID="111"><twSlack>1.118</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_EN_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD&lt;2&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_EN_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y7.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_Aurora_FPGA_BUS/wb_clk_2x</twSrcClk><twPathDel><twSite>OLOGIC_X0Y7.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch&lt;2&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_EN_FF</twBEL></twPathDel><twPathDel><twSite>W4.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ad_enable_in_latch&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>W4.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>BUS_AD_PAD&lt;2&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD&lt;2&gt;</twBEL></twPathDel><twLogDel>0.927</twLogDel><twRouteDel>0.191</twRouteDel><twTotDel>1.118</twTotDel><twPctLog>82.9</twPctLog><twPctRoute>17.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="112"><twSlack>1.226</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_LATCH_FF</twSrc><twDest BELType="PAD">BUS_AD_PAD&lt;2&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_LATCH_FF</twSrc><twDest BELType='PAD'>BUS_AD_PAD&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y7.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_Aurora_FPGA_BUS/wb_clk_2x</twSrcClk><twPathDel><twSite>OLOGIC_X0Y7.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch&lt;2&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_LATCH_FF</twBEL></twPathDel><twPathDel><twSite>W4.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ado_in_latch&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>W4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">0.699</twDelInfo><twComp>BUS_AD_PAD&lt;2&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_BUF</twBEL><twBEL>BUS_AD_PAD&lt;2&gt;</twBEL></twPathDel><twLogDel>1.035</twLogDel><twRouteDel>0.191</twRouteDel><twTotDel>1.226</twTotDel><twPctLog>84.4</twPctLog><twPctRoute>15.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="113" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_WB_CLK_2x_PAD = PERIOD TIMEGRP &quot;WB_CLK_2x_PAD&quot; 15 ns HIGH 50%;</twConstName><twItemCnt>44</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_0 (SLICE_X0Y63.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.549</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_0</twDest><twTotPathDel>1.950</twTotPathDel><twClkSkew dest = "0.316" src = "0.782">0.466</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twSrcClk><twPathDel><twSite>SLICE_X0Y64.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;_inv</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y63.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_0</twBEL></twPathDel><twLogDel>1.049</twLogDel><twRouteDel>0.901</twRouteDel><twTotDel>1.950</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3 (SLICE_X0Y63.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.572</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3</twDest><twTotPathDel>1.927</twTotPathDel><twClkSkew dest = "0.316" src = "0.782">0.466</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twSrcClk><twPathDel><twSite>SLICE_X0Y64.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;_inv</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y63.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>0.901</twRouteDel><twTotDel>1.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2 (SLICE_X0Y63.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.574</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2</twDest><twTotPathDel>1.925</twTotPathDel><twClkSkew dest = "0.316" src = "0.782">0.466</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twSrcClk><twPathDel><twSite>SLICE_X0Y64.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;_inv</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y63.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2</twBEL></twPathDel><twLogDel>1.024</twLogDel><twRouteDel>0.901</twRouteDel><twTotDel>1.925</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_WB_CLK_2x_PAD = PERIOD TIMEGRP &quot;WB_CLK_2x_PAD&quot; 15 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4 (SLICE_X0Y64.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.410</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4</twDest><twTotPathDel>0.710</twTotPathDel><twClkSkew dest = "0.412" src = "0.112">-0.300</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twSrcClk><twPathDel><twSite>SLICE_X0Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y63.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y63.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twFalling">0.195</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;2&gt;_rt</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.133</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y64.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4</twBEL></twPathDel><twLogDel>0.516</twLogDel><twRouteDel>0.194</twRouteDel><twTotDel>0.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twDestClk><twPctLog>72.7</twPctLog><twPctRoute>27.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.484</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_1</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4</twDest><twTotPathDel>0.784</twTotPathDel><twClkSkew dest = "0.412" src = "0.112">-0.300</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_1</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twSrcClk><twPathDel><twSite>SLICE_X0Y63.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.071</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y63.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;1&gt;_rt</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.133</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y64.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>0.204</twRouteDel><twTotDel>0.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twDestClk><twPctLog>74.0</twPctLog><twPctRoute>26.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.527</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4</twDest><twTotPathDel>0.827</twTotPathDel><twClkSkew dest = "0.412" src = "0.112">-0.300</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twSrcClk><twPathDel><twSite>SLICE_X0Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;_rt</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.133</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y64.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4</twBEL></twPathDel><twLogDel>0.502</twLogDel><twRouteDel>0.325</twRouteDel><twTotDel>0.827</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6 (SLICE_X0Y64.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.432</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6</twDest><twTotPathDel>0.732</twTotPathDel><twClkSkew dest = "0.412" src = "0.112">-0.300</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twSrcClk><twPathDel><twSite>SLICE_X0Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y63.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y63.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twFalling">0.195</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;2&gt;_rt</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.133</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y64.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>0.194</twRouteDel><twTotDel>0.732</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twDestClk><twPctLog>73.5</twPctLog><twPctRoute>26.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.506</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_1</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6</twDest><twTotPathDel>0.806</twTotPathDel><twClkSkew dest = "0.412" src = "0.112">-0.300</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_1</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twSrcClk><twPathDel><twSite>SLICE_X0Y63.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.071</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y63.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;1&gt;_rt</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.133</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y64.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6</twBEL></twPathDel><twLogDel>0.602</twLogDel><twRouteDel>0.204</twRouteDel><twTotDel>0.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twDestClk><twPctLog>74.7</twPctLog><twPctRoute>25.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.549</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6</twDest><twTotPathDel>0.849</twTotPathDel><twClkSkew dest = "0.412" src = "0.112">-0.300</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twSrcClk><twPathDel><twSite>SLICE_X0Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;_rt</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.133</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y64.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6</twBEL></twPathDel><twLogDel>0.524</twLogDel><twRouteDel>0.325</twRouteDel><twTotDel>0.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7 (SLICE_X0Y64.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.437</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7</twDest><twTotPathDel>0.737</twTotPathDel><twClkSkew dest = "0.412" src = "0.112">-0.300</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twSrcClk><twPathDel><twSite>SLICE_X0Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y63.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y63.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twFalling">0.195</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;2&gt;_rt</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.133</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y64.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>0.194</twRouteDel><twTotDel>0.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twDestClk><twPctLog>73.7</twPctLog><twPctRoute>26.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.511</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_1</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7</twDest><twTotPathDel>0.811</twTotPathDel><twClkSkew dest = "0.412" src = "0.112">-0.300</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_1</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twSrcClk><twPathDel><twSite>SLICE_X0Y63.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.071</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y63.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;1&gt;_rt</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.133</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y64.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7</twBEL></twPathDel><twLogDel>0.607</twLogDel><twRouteDel>0.204</twRouteDel><twTotDel>0.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twDestClk><twPctLog>74.8</twPctLog><twPctRoute>25.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.554</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7</twDest><twTotPathDel>0.854</twTotPathDel><twClkSkew dest = "0.412" src = "0.112">-0.300</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twSrcClk><twPathDel><twSite>SLICE_X0Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y63.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;3&gt;_rt</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.133</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y64.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt&lt;7&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/Mcount_dcm_rst_cnt_xor&lt;7&gt;</twBEL><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7</twBEL></twPathDel><twLogDel>0.529</twLogDel><twRouteDel>0.325</twRouteDel><twTotDel>0.854</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/WB_CLK_MASTER</twDestClk><twPctLog>61.9</twPctLog><twPctRoute>38.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="138"><twPinLimitBanner>Component Switching Limit Checks: TS_WB_CLK_2x_PAD = PERIOD TIMEGRP &quot;WB_CLK_2x_PAD&quot; 15 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="139" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="15.000" constraintValue="7.500" deviceLimit="4.000" physResource="u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst/CLKIN" logResource="u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="140" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="15.000" constraintValue="7.500" deviceLimit="4.000" physResource="u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst/CLKIN" logResource="u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="141" type="MINPERIOD" name="Tdcmper_CLKIN" slack="11.000" period="15.000" constraintValue="15.000" deviceLimit="4.000" freqLimit="250.000" physResource="u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst/CLKIN" logResource="u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="142" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_GTPD1_LEFT_I = PERIOD TIMEGRP &quot;GT1_REFCLK&quot; 156.25 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.703</twMinPer></twConstHead><twPinLimitRpt anchorID="143"><twPinLimitBanner>Component Switching Limit Checks: TS_GTPD1_LEFT_I = PERIOD TIMEGRP &quot;GT1_REFCLK&quot; 156.25 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="144" type="MINPERIOD" name="Tgtpcper_CLK" slack="2.697" period="6.400" constraintValue="6.400" deviceLimit="3.703" freqLimit="270.051" physResource="u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/CLK00" logResource="u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/CLK00" locationPin="GTPA1_DUAL_X1Y0.CLK00" clockNet="u_Aurora_unit_1/GTPD1_left_i"/><twPinLimit anchorID="145" type="MINPERIOD" name="Tgtpcper_CLK" slack="2.697" period="6.400" constraintValue="6.400" deviceLimit="3.703" freqLimit="270.051" physResource="u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/CLK01" logResource="u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/CLK01" locationPin="GTPA1_DUAL_X1Y0.CLK01" clockNet="u_Aurora_unit_1/GTPD1_left_i"/></twPinLimitRpt></twConst><twConst anchorID="146" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_USER_CLK_I_1 = PERIOD TIMEGRP &quot;USER_CLK_1&quot; 78.125 MHz HIGH 50%;</twConstName><twItemCnt>20648</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10884</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y2.DIPA0), 3 paths
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.009</twSlack><twSrc BELType="RAM">u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="RAM">u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>7.696</twTotPathDel><twClkSkew dest = "0.636" src = "0.638">0.002</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.172" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='RAM'>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X1Y18.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk_1</twSrcClk><twPathDel><twSite>RAMB16_X1Y18.DOPB0</twSite><twDelType>Trcko_DOPB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y36.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.654</twDelInfo><twComp>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.ram_doutb&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y36.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_fifo_pool_1/fifo_rd_data_in&lt;21&gt;</twComp><twBEL>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux151</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.DIPA0</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.305</twDelInfo><twComp>u_fifo_pool_1/fifo_rd_data_in&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y2.CLKA</twSite><twDelType>Trdck_DIPA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.737</twLogDel><twRouteDel>4.959</twRouteDel><twTotDel>7.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">user_clk_1</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.315</twSlack><twSrc BELType="RAM">u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="RAM">u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>7.393</twTotPathDel><twClkSkew dest = "0.636" src = "0.635">-0.001</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.172" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='RAM'>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X1Y20.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk_1</twSrcClk><twPathDel><twSite>RAMB16_X1Y20.DOPB0</twSite><twDelType>Trcko_DOPB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y36.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.ram_doutb&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y36.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_fifo_pool_1/fifo_rd_data_in&lt;21&gt;</twComp><twBEL>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux151</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.DIPA0</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.305</twDelInfo><twComp>u_fifo_pool_1/fifo_rd_data_in&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y2.CLKA</twSite><twDelType>Trdck_DIPA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.737</twLogDel><twRouteDel>4.656</twRouteDel><twTotDel>7.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">user_clk_1</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.794</twSlack><twSrc BELType="FF">u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0</twSrc><twDest BELType="RAM">u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>5.921</twTotPathDel><twClkSkew dest = "0.636" src = "0.628">-0.008</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.172" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0</twSrc><twDest BELType='RAM'>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk_1</twSrcClk><twPathDel><twSite>SLICE_X31Y33.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en</twComp><twBEL>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y36.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.461</twDelInfo><twComp>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y36.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_fifo_pool_1/fifo_rd_data_in&lt;21&gt;</twComp><twBEL>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux151</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.DIPA0</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.305</twDelInfo><twComp>u_fifo_pool_1/fifo_rd_data_in&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y2.CLKA</twSite><twDelType>Trdck_DIPA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.155</twLogDel><twRouteDel>4.766</twRouteDel><twTotDel>5.921</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">user_clk_1</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y12.DIA7), 3 paths
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.156</twSlack><twSrc BELType="RAM">u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="RAM">u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>7.490</twTotPathDel><twClkSkew dest = "0.585" src = "0.646">0.061</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.172" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='RAM'>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y16.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk_1</twSrcClk><twPathDel><twSite>RAMB16_X0Y16.DOB7</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.ram_doutb&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_fifo_pool_1/fifo_rd_data_in&lt;30&gt;</twComp><twBEL>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux241</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y12.DIA7</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.410</twDelInfo><twComp>u_fifo_pool_1/fifo_rd_data_in&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y12.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.635</twLogDel><twRouteDel>4.855</twRouteDel><twTotDel>7.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">user_clk_1</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.341</twSlack><twSrc BELType="RAM">u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="RAM">u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>7.303</twTotPathDel><twClkSkew dest = "0.585" src = "0.648">0.063</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.172" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='RAM'>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X0Y14.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk_1</twSrcClk><twPathDel><twSite>RAMB16_X0Y14.DOB7</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.ram_doutb&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_fifo_pool_1/fifo_rd_data_in&lt;30&gt;</twComp><twBEL>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux241</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y12.DIA7</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.410</twDelInfo><twComp>u_fifo_pool_1/fifo_rd_data_in&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y12.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.635</twLogDel><twRouteDel>4.668</twRouteDel><twTotDel>7.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">user_clk_1</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.916</twSlack><twSrc BELType="FF">u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0</twSrc><twDest BELType="RAM">u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>6.748</twTotPathDel><twClkSkew dest = "0.585" src = "0.628">0.043</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.172" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0</twSrc><twDest BELType='RAM'>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk_1</twSrcClk><twPathDel><twSite>SLICE_X31Y33.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en</twComp><twBEL>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.285</twDelInfo><twComp>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_fifo_pool_1/fifo_rd_data_in&lt;30&gt;</twComp><twBEL>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux241</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y12.DIA7</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.410</twDelInfo><twComp>u_fifo_pool_1/fifo_rd_data_in&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y12.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>5.695</twRouteDel><twTotDel>6.748</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">user_clk_1</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y2.DIA4), 3 paths
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.168</twSlack><twSrc BELType="RAM">u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="RAM">u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>7.540</twTotPathDel><twClkSkew dest = "0.636" src = "0.635">-0.001</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.172" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='RAM'>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X1Y20.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk_1</twSrcClk><twPathDel><twSite>RAMB16_X1Y20.DOB4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y32.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.ram_doutb&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>wr_fifo_wr_dat_1&lt;27&gt;</twComp><twBEL>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux101</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.DIA4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.172</twDelInfo><twComp>u_fifo_pool_1/fifo_rd_data_in&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y2.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.654</twLogDel><twRouteDel>4.886</twRouteDel><twTotDel>7.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">user_clk_1</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.613</twSlack><twSrc BELType="RAM">u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="RAM">u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>7.092</twTotPathDel><twClkSkew dest = "0.636" src = "0.638">0.002</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.172" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='RAM'>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X1Y18.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk_1</twSrcClk><twPathDel><twSite>RAMB16_X1Y18.DOB4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.ram_doutb&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>wr_fifo_wr_dat_1&lt;27&gt;</twComp><twBEL>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux101</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.DIA4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.172</twDelInfo><twComp>u_fifo_pool_1/fifo_rd_data_in&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y2.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.654</twLogDel><twRouteDel>4.438</twRouteDel><twTotDel>7.092</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">user_clk_1</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.815</twSlack><twSrc BELType="FF">u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0</twSrc><twDest BELType="RAM">u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>5.900</twTotPathDel><twClkSkew dest = "0.636" src = "0.628">-0.008</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.172" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0</twSrc><twDest BELType='RAM'>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk_1</twSrcClk><twPathDel><twSite>SLICE_X31Y33.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en</twComp><twBEL>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.656</twDelInfo><twComp>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>wr_fifo_wr_dat_1&lt;27&gt;</twComp><twBEL>u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux101</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.DIA4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.172</twDelInfo><twComp>u_fifo_pool_1/fifo_rd_data_in&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y2.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.072</twLogDel><twRouteDel>4.828</twRouteDel><twTotDel>5.900</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">user_clk_1</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_USER_CLK_I_1 = PERIOD TIMEGRP &quot;USER_CLK_1&quot; 78.125 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (SLICE_X59Y67.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.181</twSlack><twSrc BELType="FF">u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twSrc><twDest BELType="FF">u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT</twDest><twTotPathDel>0.185</twTotPathDel><twClkSkew dest = "0.041" src = "0.037">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twSrc><twDest BELType='FF'>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">user_clk_1</twSrcClk><twPathDel><twSite>SLICE_X59Y68.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y67.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.118</twRouteDel><twTotDel>0.185</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">user_clk_1</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[140].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X38Y50.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.252</twSlack><twSrc BELType="FF">u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[140].U_TQ</twSrc><twDest BELType="FF">u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[140].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.254</twTotPathDel><twClkSkew dest = "0.045" src = "0.043">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[140].U_TQ</twSrc><twDest BELType='FF'>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[140].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">user_clk_1</twSrcClk><twPathDel><twSite>SLICE_X39Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/iTRIG_IN&lt;143&gt;</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[140].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y50.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/iTRIG_IN&lt;140&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y50.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iDATA&lt;137&gt;</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[140].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">user_clk_1</twDestClk><twPctLog>89.8</twPctLog><twPctRoute>10.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X52Y43.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.255</twSlack><twSrc BELType="FF">u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[75].U_TQ</twSrc><twDest BELType="FF">u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.257</twTotPathDel><twClkSkew dest = "0.040" src = "0.038">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[75].U_TQ</twSrc><twDest BELType='FF'>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">user_clk_1</twSrcClk><twPathDel><twSite>SLICE_X53Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/iTRIG_IN&lt;75&gt;</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[75].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y43.DI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/iTRIG_IN&lt;75&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y43.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.033</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/iDATA&lt;75&gt;</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">user_clk_1</twDestClk><twPctLog>89.9</twPctLog><twPctRoute>10.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="171"><twPinLimitBanner>Component Switching Limit Checks: TS_USER_CLK_I_1 = PERIOD TIMEGRP &quot;USER_CLK_1&quot; 78.125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="172" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="4.800" period="12.800" constraintValue="12.800" deviceLimit="8.000" freqLimit="125.000" physResource="u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20" logResource="u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20" locationPin="GTPA1_DUAL_X1Y0.RXUSRCLK20" clockNet="user_clk_1"/><twPinLimit anchorID="173" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="4.800" period="12.800" constraintValue="12.800" deviceLimit="8.000" freqLimit="125.000" physResource="u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20" logResource="u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20" locationPin="GTPA1_DUAL_X1Y0.TXUSRCLK20" clockNet="user_clk_1"/><twPinLimit anchorID="174" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.230" period="12.800" constraintValue="12.800" deviceLimit="3.570" freqLimit="280.112" physResource="u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y18.CLKAWRCLK" clockNet="user_clk_1"/></twPinLimitRpt></twConst><twConst anchorID="175" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_SYNC_CLK_I_1 = PERIOD TIMEGRP &quot;SYNC_CLK_1&quot; 312.5 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>2</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.703</twMinPer></twConstHead><twPinLimitRpt anchorID="176"><twPinLimitBanner>Component Switching Limit Checks: TS_SYNC_CLK_I_1 = PERIOD TIMEGRP &quot;SYNC_CLK_1&quot; 312.5 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="177" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="-0.503" period="3.200" constraintValue="3.200" deviceLimit="3.703" freqLimit="270.051" physResource="u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0" logResource="u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0" locationPin="GTPA1_DUAL_X1Y0.RXUSRCLK0" clockNet="u_Aurora_unit_1/sync_clk_i"/><twPinLimit anchorID="178" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="-0.503" period="3.200" constraintValue="3.200" deviceLimit="3.703" freqLimit="270.051" physResource="u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0" logResource="u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0" locationPin="GTPA1_DUAL_X1Y0.TXUSRCLK0" clockNet="u_Aurora_unit_1/sync_clk_i"/></twPinLimitRpt></twConst><twConst anchorID="179" twConstType="PATHBLOCK" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG1_path&quot; TIG;</twConstName><twItemCnt>40</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>25</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X28Y38.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twUnconstPath anchorID="181" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.578</twTotDel><twSrc BELType="FF">u_Aurora_unit_1/u_transceiver_reset/aurora_rst</twSrc><twDest BELType="FF">u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twDel>3.870</twDel><twSUTime>0.144</twSUTime><twTotPathDel>4.014</twTotPathDel><twClkSkew dest = "2.007" src = "0.131">-1.876</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.472" fPhaseErr="0.201" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.440</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_unit_1/u_transceiver_reset/aurora_rst</twSrc><twDest BELType='FF'>u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising">wb_clk_divide</twSrcClk><twPathDel><twSite>SLICE_X35Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>u_Aurora_unit_1/aurora_rst</twComp><twBEL>u_Aurora_unit_1/u_transceiver_reset/aurora_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>u_Aurora_unit_1/aurora_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>rst_fifo_1</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl/rst_in1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.840</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl/rst_in</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>0.520</twLogDel><twRouteDel>3.494</twRouteDel><twTotDel>4.014</twTotDel><twDestClk twEdge ="twRising">user_clk_1</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (SLICE_X27Y39.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="182"><twUnconstPath anchorID="183" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.570</twTotDel><twSrc BELType="FF">u_Aurora_unit_1/u_transceiver_reset/aurora_rst</twSrc><twDest BELType="FF">u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twDest><twDel>3.794</twDel><twSUTime>0.210</twSUTime><twTotPathDel>4.004</twTotPathDel><twClkSkew dest = "2.005" src = "0.131">-1.874</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.472" fPhaseErr="0.201" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.440</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_unit_1/u_transceiver_reset/aurora_rst</twSrc><twDest BELType='FF'>u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising">wb_clk_divide</twSrcClk><twPathDel><twSite>SLICE_X35Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>u_Aurora_unit_1/aurora_rst</twComp><twBEL>u_Aurora_unit_1/u_transceiver_reset/aurora_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>u_Aurora_unit_1/aurora_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>rst_fifo_1</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl/rst_in1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.764</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl/rst_in</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y39.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twBEL></twPathDel><twLogDel>0.586</twLogDel><twRouteDel>3.418</twRouteDel><twTotDel>4.004</twTotDel><twDestClk twEdge ="twRising">user_clk_1</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (SLICE_X27Y39.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twUnconstPath anchorID="185" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.562</twTotDel><twSrc BELType="FF">u_Aurora_unit_1/u_transceiver_reset/aurora_rst</twSrc><twDest BELType="FF">u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twDel>3.794</twDel><twSUTime>0.202</twSUTime><twTotPathDel>3.996</twTotPathDel><twClkSkew dest = "2.005" src = "0.131">-1.874</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.472" fPhaseErr="0.201" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.440</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_unit_1/u_transceiver_reset/aurora_rst</twSrc><twDest BELType='FF'>u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising">wb_clk_divide</twSrcClk><twPathDel><twSite>SLICE_X35Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>u_Aurora_unit_1/aurora_rst</twComp><twBEL>u_Aurora_unit_1/u_transceiver_reset/aurora_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>u_Aurora_unit_1/aurora_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>rst_fifo_1</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl/rst_in1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.764</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl/rst_in</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y39.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twBEL></twPathDel><twLogDel>0.578</twLogDel><twRouteDel>3.418</twRouteDel><twTotDel>3.996</twTotDel><twDestClk twEdge ="twRising">user_clk_1</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG1_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_1/debug_bus_p1_0 (SLICE_X31Y63.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="186"><twUnconstPath anchorID="187" twDataPathType="twDataPathMinDelay" ><twTotDel>-5.619</twTotDel><twSrc BELType="FF">u_Aurora_unit_1/init_cnt_6</twSrc><twDest BELType="FF">u_Aurora_unit_1/debug_bus_p1_0</twDest><twDel>0.984</twDel><twSUTime>-0.290</twSUTime><twTotPathDel>1.274</twTotPathDel><twClkSkew dest = "5.742" src = "-0.711">-6.453</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.472" fPhaseErr="0.201" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.440</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_unit_1/init_cnt_6</twSrc><twDest BELType='FF'>u_Aurora_unit_1/debug_bus_p1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">wb_clk_divide</twSrcClk><twPathDel><twSite>SLICE_X32Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>u_Aurora_unit_1/init_cnt&lt;7&gt;</twComp><twBEL>u_Aurora_unit_1/init_cnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u_Aurora_unit_1/init_cnt&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y63.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>u_Aurora_unit_1/debug_bus_p1&lt;0&gt;</twComp><twBEL>u_Aurora_unit_1/GTP_RESET1</twBEL><twBEL>u_Aurora_unit_1/debug_bus_p1_0</twBEL></twPathDel><twLogDel>0.739</twLogDel><twRouteDel>0.535</twRouteDel><twTotDel>1.274</twTotDel><twDestClk twEdge ="twRising">user_clk_1</twDestClk><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_1/debug_bus_p1_0 (SLICE_X31Y63.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="188"><twUnconstPath anchorID="189" twDataPathType="twDataPathMinDelay" ><twTotDel>-5.453</twTotDel><twSrc BELType="FF">u_Aurora_unit_1/init_cnt_7</twSrc><twDest BELType="FF">u_Aurora_unit_1/debug_bus_p1_0</twDest><twDel>1.150</twDel><twSUTime>-0.290</twSUTime><twTotPathDel>1.440</twTotPathDel><twClkSkew dest = "5.742" src = "-0.711">-6.453</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.472" fPhaseErr="0.201" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.440</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_unit_1/init_cnt_7</twSrc><twDest BELType='FF'>u_Aurora_unit_1/debug_bus_p1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">wb_clk_divide</twSrcClk><twPathDel><twSite>SLICE_X32Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>u_Aurora_unit_1/init_cnt&lt;7&gt;</twComp><twBEL>u_Aurora_unit_1/init_cnt_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>u_Aurora_unit_1/init_cnt&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y63.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>u_Aurora_unit_1/debug_bus_p1&lt;0&gt;</twComp><twBEL>u_Aurora_unit_1/GTP_RESET1</twBEL><twBEL>u_Aurora_unit_1/debug_bus_p1_0</twBEL></twPathDel><twLogDel>0.739</twLogDel><twRouteDel>0.701</twRouteDel><twTotDel>1.440</twTotDel><twDestClk twEdge ="twRising">user_clk_1</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_1/reset_logic_i/reset_debounce_r_0 (SLICE_X35Y81.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="190"><twUnconstPath anchorID="191" twDataPathType="twDataPathMinDelay" ><twTotDel>-5.309</twTotDel><twSrc BELType="FF">u_Aurora_unit_1/u_transceiver_reset/aurora_rst</twSrc><twDest BELType="FF">u_Aurora_unit_1/reset_logic_i/reset_debounce_r_0</twDest><twDel>1.518</twDel><twSUTime>-0.046</twSUTime><twTotPathDel>1.564</twTotPathDel><twClkSkew dest = "5.715" src = "-0.718">-6.433</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.472" fPhaseErr="0.201" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.440</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_unit_1/u_transceiver_reset/aurora_rst</twSrc><twDest BELType='FF'>u_Aurora_unit_1/reset_logic_i/reset_debounce_r_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising">wb_clk_divide</twSrcClk><twPathDel><twSite>SLICE_X35Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>u_Aurora_unit_1/aurora_rst</twComp><twBEL>u_Aurora_unit_1/u_transceiver_reset/aurora_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y81.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>u_Aurora_unit_1/aurora_rst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y81.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>u_Aurora_unit_1/reset_logic_i/reset_debounce_r&lt;3&gt;</twComp><twBEL>u_Aurora_unit_1/reset_logic_i/reset_debounce_r_0</twBEL></twPathDel><twLogDel>0.451</twLogDel><twRouteDel>1.113</twRouteDel><twTotDel>1.564</twTotDel><twDestClk twEdge ="twRising">user_clk_1</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="192" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_GTPD0_LEFT_I = PERIOD TIMEGRP &quot;GT2_REFCLK&quot; 156.25 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.703</twMinPer></twConstHead><twPinLimitRpt anchorID="193"><twPinLimitBanner>Component Switching Limit Checks: TS_GTPD0_LEFT_I = PERIOD TIMEGRP &quot;GT2_REFCLK&quot; 156.25 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="194" type="MINPERIOD" name="Tgtpcper_CLK" slack="2.697" period="6.400" constraintValue="6.400" deviceLimit="3.703" freqLimit="270.051" physResource="u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/CLK00" logResource="u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/CLK00" locationPin="GTPA1_DUAL_X0Y0.CLK00" clockNet="u_Aurora_unit_2/GTPD0_left_i"/><twPinLimit anchorID="195" type="MINPERIOD" name="Tgtpcper_CLK" slack="2.697" period="6.400" constraintValue="6.400" deviceLimit="3.703" freqLimit="270.051" physResource="u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/CLK01" logResource="u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/CLK01" locationPin="GTPA1_DUAL_X0Y0.CLK01" clockNet="u_Aurora_unit_2/GTPD0_left_i"/></twPinLimitRpt></twConst><twConst anchorID="196" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_USER_CLK_I_2 = PERIOD TIMEGRP &quot;USER_CLK_2&quot; 78.125 MHz HIGH 50%;</twConstName><twItemCnt>20692</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10900</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.285</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y24.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.515</twSlack><twSrc BELType="RAM">u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="RAM">u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>9.203</twTotPathDel><twClkSkew dest = "0.731" src = "0.720">-0.011</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.172" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='RAM'>u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB16_X3Y40.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk_2</twSrcClk><twPathDel><twSite>RAMB16_X3Y40.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y24.DIA1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">6.803</twDelInfo><twComp>u_fifo_pool_2/fifo_rd_data_in&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y24.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.400</twLogDel><twRouteDel>6.803</twRouteDel><twTotDel>9.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">user_clk_2</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y26.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.168</twSlack><twSrc BELType="RAM">u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="RAM">u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.543</twTotPathDel><twClkSkew dest = "0.724" src = "0.720">-0.004</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.172" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='RAM'>u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB16_X3Y40.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk_2</twSrcClk><twPathDel><twSite>RAMB16_X3Y40.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y26.DIA1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">6.143</twDelInfo><twComp>u_fifo_pool_2/fifo_rd_data_in&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y26.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.400</twLogDel><twRouteDel>6.143</twRouteDel><twTotDel>8.543</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">user_clk_2</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y24.DIA7), 1 path
</twPathRptBanner><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.326</twSlack><twSrc BELType="RAM">u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="RAM">u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.399</twTotPathDel><twClkSkew dest = "0.731" src = "0.713">-0.018</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.172" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='RAM'>u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB16_X3Y42.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk_2</twSrcClk><twPathDel><twSite>RAMB16_X3Y42.DOB2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y24.DIA7</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">5.999</twDelInfo><twComp>u_fifo_pool_2/fifo_rd_data_in&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y24.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.400</twLogDel><twRouteDel>5.999</twRouteDel><twTotDel>8.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">user_clk_2</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_USER_CLK_I_2 = PERIOD TIMEGRP &quot;USER_CLK_2&quot; 78.125 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (SLICE_X59Y97.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.192</twSlack><twSrc BELType="FF">u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twSrc><twDest BELType="FF">u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twDest><twTotPathDel>0.196</twTotPathDel><twClkSkew dest = "0.078" src = "0.074">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twSrc><twDest BELType='FF'>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">user_clk_2</twSrcClk><twPathDel><twSite>SLICE_X57Y97.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y97.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT</twComp><twBEL>u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">user_clk_2</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y30.ADDRB13), 1 path
</twPathRptBanner><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.292</twSlack><twSrc BELType="FF">u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10</twSrc><twDest BELType="RAM">u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.293</twTotPathDel><twClkSkew dest = "0.076" src = "0.075">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10</twSrc><twDest BELType='RAM'>u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">user_clk_2</twSrcClk><twPathDel><twSite>SLICE_X16Y63.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2&lt;12&gt;</twComp><twBEL>u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y30.ADDRB13</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twFalling">0.159</twDelInfo><twComp>u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y30.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.159</twRouteDel><twTotDel>0.293</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">user_clk_2</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y38.DIA2), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.307</twSlack><twSrc BELType="FF">u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_4</twSrc><twDest BELType="RAM">u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.311</twTotPathDel><twClkSkew dest = "0.077" src = "0.073">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_4</twSrc><twDest BELType='RAM'>u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">user_clk_2</twSrcClk><twPathDel><twSite>SLICE_X39Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>wr_fifo_wr_dat_2&lt;7&gt;</twComp><twBEL>u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y38.DIA2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.166</twDelInfo><twComp>wr_fifo_wr_dat_2&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y38.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.166</twRouteDel><twTotDel>0.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">user_clk_2</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="209"><twPinLimitBanner>Component Switching Limit Checks: TS_USER_CLK_I_2 = PERIOD TIMEGRP &quot;USER_CLK_2&quot; 78.125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="210" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="4.800" period="12.800" constraintValue="12.800" deviceLimit="8.000" freqLimit="125.000" physResource="u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20" logResource="u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20" locationPin="GTPA1_DUAL_X0Y0.RXUSRCLK20" clockNet="user_clk_2"/><twPinLimit anchorID="211" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="4.800" period="12.800" constraintValue="12.800" deviceLimit="8.000" freqLimit="125.000" physResource="u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20" logResource="u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20" locationPin="GTPA1_DUAL_X0Y0.TXUSRCLK20" clockNet="user_clk_2"/><twPinLimit anchorID="212" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.230" period="12.800" constraintValue="12.800" deviceLimit="3.570" freqLimit="280.112" physResource="u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y44.CLKAWRCLK" clockNet="user_clk_2"/></twPinLimitRpt></twConst><twConst anchorID="213" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_SYNC_CLK_I_2 = PERIOD TIMEGRP &quot;SYNC_CLK_2&quot; 312.5 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>2</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.703</twMinPer></twConstHead><twPinLimitRpt anchorID="214"><twPinLimitBanner>Component Switching Limit Checks: TS_SYNC_CLK_I_2 = PERIOD TIMEGRP &quot;SYNC_CLK_2&quot; 312.5 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="215" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="-0.503" period="3.200" constraintValue="3.200" deviceLimit="3.703" freqLimit="270.051" physResource="u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0" logResource="u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0" locationPin="GTPA1_DUAL_X0Y0.RXUSRCLK0" clockNet="u_Aurora_unit_2/sync_clk_i"/><twPinLimit anchorID="216" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="-0.503" period="3.200" constraintValue="3.200" deviceLimit="3.703" freqLimit="270.051" physResource="u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0" logResource="u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0" locationPin="GTPA1_DUAL_X0Y0.TXUSRCLK0" clockNet="u_Aurora_unit_2/sync_clk_i"/></twPinLimitRpt></twConst><twConst anchorID="217" twConstType="PATHBLOCK" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG2_path&quot; TIG;</twConstName><twItemCnt>40</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>25</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_2/Mshreg_debug_bus_p2_1 (SLICE_X38Y107.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="218"><twUnconstPath anchorID="219" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.826</twTotDel><twSrc BELType="FF">u_Aurora_unit_2/init_cnt_7</twSrc><twDest BELType="FF">u_Aurora_unit_2/Mshreg_debug_bus_p2_1</twDest><twDel>4.058</twDel><twSUTime>0.041</twSUTime><twTotPathDel>4.099</twTotPathDel><twClkSkew dest = "1.860" src = "0.147">-1.713</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.472" fPhaseErr="0.201" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.440</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_unit_2/init_cnt_7</twSrc><twDest BELType='FF'>u_Aurora_unit_2/Mshreg_debug_bus_p2_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">wb_clk_divide</twSrcClk><twPathDel><twSite>SLICE_X20Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>u_Aurora_unit_2/init_cnt&lt;7&gt;</twComp><twBEL>u_Aurora_unit_2/init_cnt_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>u_Aurora_unit_2/init_cnt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y74.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>u_Aurora_unit_2/debug_bus_p1&lt;0&gt;</twComp><twBEL>u_Aurora_unit_2/RESET1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y107.AI</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.067</twDelInfo><twComp>u_Aurora_unit_2/RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y107.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>u_Aurora_unit_2/debug_bus_p2&lt;145&gt;</twComp><twBEL>u_Aurora_unit_2/Mshreg_debug_bus_p2_1</twBEL></twPathDel><twLogDel>0.469</twLogDel><twRouteDel>3.630</twRouteDel><twTotDel>4.099</twTotDel><twDestClk twEdge ="twRising">user_clk_2</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (SLICE_X36Y81.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twUnconstPath anchorID="221" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.085</twTotDel><twSrc BELType="FF">u_Aurora_unit_2/u_transceiver_reset/aurora_rst</twSrc><twDest BELType="FF">u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twDel>3.183</twDel><twSUTime>0.192</twSUTime><twTotPathDel>3.375</twTotPathDel><twClkSkew dest = "1.861" src = "0.131">-1.730</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.472" fPhaseErr="0.201" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.440</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_unit_2/u_transceiver_reset/aurora_rst</twSrc><twDest BELType='FF'>u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising">wb_clk_divide</twSrcClk><twPathDel><twSite>SLICE_X28Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>u_Aurora_unit_2/aurora_rst</twComp><twBEL>u_Aurora_unit_2/u_transceiver_reset/aurora_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>u_Aurora_unit_2/aurora_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>rst_fifo_2</twComp><twBEL>u_Aurora_unit_2/u_Aurora_ctrl/rst_in1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl/rst_in</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y81.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>2.805</twRouteDel><twTotDel>3.375</twTotDel><twDestClk twEdge ="twRising">user_clk_2</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X35Y78.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="222"><twUnconstPath anchorID="223" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.083</twTotDel><twSrc BELType="FF">u_Aurora_unit_2/u_transceiver_reset/aurora_rst</twSrc><twDest BELType="FF">u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twDel>3.200</twDel><twSUTime>0.199</twSUTime><twTotPathDel>3.399</twTotPathDel><twClkSkew dest = "1.887" src = "0.131">-1.756</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.472" fPhaseErr="0.201" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.440</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_unit_2/u_transceiver_reset/aurora_rst</twSrc><twDest BELType='FF'>u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising">wb_clk_divide</twSrcClk><twPathDel><twSite>SLICE_X28Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>u_Aurora_unit_2/aurora_rst</twComp><twBEL>u_Aurora_unit_2/u_transceiver_reset/aurora_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>u_Aurora_unit_2/aurora_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>rst_fifo_2</twComp><twBEL>u_Aurora_unit_2/u_Aurora_ctrl/rst_in1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y78.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.959</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl/rst_in</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y78.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>0.577</twLogDel><twRouteDel>2.822</twRouteDel><twTotDel>3.399</twTotDel><twDestClk twEdge ="twRising">user_clk_2</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_2/debug_bus_p1_0 (SLICE_X23Y74.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="224"><twUnconstPath anchorID="225" twDataPathType="twDataPathMinDelay" ><twTotDel>-5.060</twTotDel><twSrc BELType="FF">u_Aurora_unit_2/init_cnt_6</twSrc><twDest BELType="FF">u_Aurora_unit_2/debug_bus_p1_0</twDest><twDel>1.236</twDel><twSUTime>-0.290</twSUTime><twTotPathDel>1.526</twTotPathDel><twClkSkew dest = "5.444" src = "-0.702">-6.146</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.472" fPhaseErr="0.201" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.440</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_unit_2/init_cnt_6</twSrc><twDest BELType='FF'>u_Aurora_unit_2/debug_bus_p1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">wb_clk_divide</twSrcClk><twPathDel><twSite>SLICE_X20Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>u_Aurora_unit_2/init_cnt&lt;7&gt;</twComp><twBEL>u_Aurora_unit_2/init_cnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y74.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>u_Aurora_unit_2/init_cnt&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y74.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>u_Aurora_unit_2/debug_bus_p1&lt;0&gt;</twComp><twBEL>u_Aurora_unit_2/GTP_RESET1</twBEL><twBEL>u_Aurora_unit_2/debug_bus_p1_0</twBEL></twPathDel><twLogDel>0.739</twLogDel><twRouteDel>0.787</twRouteDel><twTotDel>1.526</twTotDel><twDestClk twEdge ="twRising">user_clk_2</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_2/Mshreg_debug_bus_p2_148 (SLICE_X38Y107.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twUnconstPath anchorID="227" twDataPathType="twDataPathMinDelay" ><twTotDel>-5.428</twTotDel><twSrc BELType="FF">u_Aurora_unit_2/init_clk_cnt_toggle</twSrc><twDest BELType="FF">u_Aurora_unit_2/Mshreg_debug_bus_p2_148</twDest><twDel>1.269</twDel><twSUTime>0.110</twSUTime><twTotPathDel>1.159</twTotPathDel><twClkSkew dest = "5.404" src = "-0.743">-6.147</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.472" fPhaseErr="0.201" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.440</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_unit_2/init_clk_cnt_toggle</twSrc><twDest BELType='FF'>u_Aurora_unit_2/Mshreg_debug_bus_p2_148</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">wb_clk_divide</twSrcClk><twPathDel><twSite>SLICE_X41Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>u_Aurora_unit_2/init_clk_cnt_toggle</twComp><twBEL>u_Aurora_unit_2/init_clk_cnt_toggle</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y107.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>u_Aurora_unit_2/init_clk_cnt_toggle</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y107.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twRising">-0.110</twDelInfo><twComp>u_Aurora_unit_2/debug_bus_p2&lt;145&gt;</twComp><twBEL>u_Aurora_unit_2/Mshreg_debug_bus_p2_148</twBEL></twPathDel><twLogDel>0.295</twLogDel><twRouteDel>0.864</twRouteDel><twTotDel>1.159</twTotDel><twDestClk twEdge ="twRising">user_clk_2</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_2/debug_bus_p1_0 (SLICE_X23Y74.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="228"><twUnconstPath anchorID="229" twDataPathType="twDataPathMinDelay" ><twTotDel>-4.894</twTotDel><twSrc BELType="FF">u_Aurora_unit_2/init_cnt_7</twSrc><twDest BELType="FF">u_Aurora_unit_2/debug_bus_p1_0</twDest><twDel>1.402</twDel><twSUTime>-0.290</twSUTime><twTotPathDel>1.692</twTotPathDel><twClkSkew dest = "5.444" src = "-0.702">-6.146</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.472" fPhaseErr="0.201" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.440</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_unit_2/init_cnt_7</twSrc><twDest BELType='FF'>u_Aurora_unit_2/debug_bus_p1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">wb_clk_divide</twSrcClk><twPathDel><twSite>SLICE_X20Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>u_Aurora_unit_2/init_cnt&lt;7&gt;</twComp><twBEL>u_Aurora_unit_2/init_cnt_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>u_Aurora_unit_2/init_cnt&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y74.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>u_Aurora_unit_2/debug_bus_p1&lt;0&gt;</twComp><twBEL>u_Aurora_unit_2/GTP_RESET1</twBEL><twBEL>u_Aurora_unit_2/debug_bus_p1_0</twBEL></twPathDel><twLogDel>0.739</twLogDel><twRouteDel>0.953</twRouteDel><twTotDel>1.692</twTotDel><twDestClk twEdge ="twRising">user_clk_2</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="230" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clk0 =         PERIOD TIMEGRP         &quot;u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clk0&quot;         TS_WB_CLK_2x_PAD HIGH 50%;</twConstName><twItemCnt>15077</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8869</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.882</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_4 (SLICE_X0Y38.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.559</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/S_RDY_FF</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_4</twDest><twTotPathDel>6.188</twTotPathDel><twClkSkew dest = "0.695" src = "1.313">0.618</twClkSkew><twDelConst>7.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/S_RDY_FF</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y75.CLK0</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="7.500">u_Aurora_FPGA_BUS/wb_clk_2x</twSrcClk><twPathDel><twSite>ILOGIC_X0Y75.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>u_Aurora_FPGA_BUS/s_rdy</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/S_RDY_FF</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y38.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.296</twDelInfo><twComp>u_Aurora_FPGA_BUS/s_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y38.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg&lt;8&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_4</twBEL></twPathDel><twLogDel>1.892</twLogDel><twRouteDel>4.296</twRouteDel><twTotDel>6.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/wb_clk_2x</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_2 (SLICE_X9Y38.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.230</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_IN_LATCH_FF</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_2</twDest><twTotPathDel>5.480</twTotPathDel><twClkSkew dest = "0.602" src = "1.257">0.655</twClkSkew><twDelConst>7.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_IN_LATCH_FF</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y7.CLK0</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="7.500">u_Aurora_FPGA_BUS/wb_clk_2x</twSrcClk><twPathDel><twSite>ILOGIC_X0Y7.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>u_Aurora_FPGA_BUS/BUS_DAT_I&lt;2&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_IN_LATCH_FF</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y38.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.588</twDelInfo><twComp>u_Aurora_FPGA_BUS/BUS_DAT_I&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y38.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_Aurora_FPGA_BUS/BUS_DAT_I_PIPE&lt;3&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_2</twBEL></twPathDel><twLogDel>1.892</twLogDel><twRouteDel>3.588</twRouteDel><twTotDel>5.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/wb_clk_2x</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_5 (SLICE_X9Y40.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.244</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[5].BUS_AD_IN_LATCH_FF</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_5</twDest><twTotPathDel>5.469</twTotPathDel><twClkSkew dest = "0.600" src = "1.252">0.652</twClkSkew><twDelConst>7.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[5].BUS_AD_IN_LATCH_FF</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y8.CLK0</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="7.500">u_Aurora_FPGA_BUS/wb_clk_2x</twSrcClk><twPathDel><twSite>ILOGIC_X0Y8.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>u_Aurora_FPGA_BUS/BUS_DAT_I&lt;5&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[5].BUS_AD_IN_LATCH_FF</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y40.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.577</twDelInfo><twComp>u_Aurora_FPGA_BUS/BUS_DAT_I&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y40.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_Aurora_FPGA_BUS/BUS_DAT_I_PIPE&lt;7&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_5</twBEL></twPathDel><twLogDel>1.892</twLogDel><twRouteDel>3.577</twRouteDel><twTotDel>5.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/wb_clk_2x</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clk0 =
        PERIOD TIMEGRP
        &quot;u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clk0&quot;
        TS_WB_CLK_2x_PAD HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT (SLICE_X27Y81.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.182</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT</twDest><twTotPathDel>0.185</twTotPathDel><twClkSkew dest = "0.044" src = "0.041">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/wb_clk_2x</twSrcClk><twPathDel><twSite>SLICE_X27Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y81.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1</twComp><twBEL>u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.118</twRouteDel><twTotDel>0.185</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/wb_clk_2x</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (SLICE_X11Y96.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.194</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT</twDest><twTotPathDel>0.198</twTotPathDel><twClkSkew dest = "0.077" src = "0.073">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/wb_clk_2x</twSrcClk><twPathDel><twSite>SLICE_X12Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y96.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT</twComp><twBEL>u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT</twBEL></twPathDel><twLogDel>0.069</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.198</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/wb_clk_2x</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (SLICE_X53Y86.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.195</twSlack><twSrc BELType="FF">u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twSrc><twDest BELType="FF">u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT</twDest><twTotPathDel>0.198</twTotPathDel><twClkSkew dest = "0.066" src = "0.063">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twSrc><twDest BELType='FF'>u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/wb_clk_2x</twSrcClk><twPathDel><twSite>SLICE_X54Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y86.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT</twComp><twBEL>u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT</twBEL></twPathDel><twLogDel>0.069</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.198</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">u_Aurora_FPGA_BUS/wb_clk_2x</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="243"><twPinLimitBanner>Component Switching Limit Checks: TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clk0 =
        PERIOD TIMEGRP
        &quot;u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clk0&quot;
        TS_WB_CLK_2x_PAD HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="244" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="11.430" period="15.000" constraintValue="15.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" logResource="u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X0Y46.CLKB" clockNet="u_Aurora_FPGA_BUS/wb_clk_2x"/><twPinLimit anchorID="245" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="11.430" period="15.000" constraintValue="15.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" logResource="u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X3Y44.CLKB" clockNet="u_Aurora_FPGA_BUS/wb_clk_2x"/><twPinLimit anchorID="246" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="11.430" period="15.000" constraintValue="15.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" logResource="u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X0Y58.CLKB" clockNet="u_Aurora_FPGA_BUS/wb_clk_2x"/></twPinLimitRpt></twConst><twConst anchorID="247" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clkdv =         PERIOD TIMEGRP         &quot;u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clkdv&quot;         TS_WB_CLK_2x_PAD * 2 HIGH 50%;</twConstName><twItemCnt>3892</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1365</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.532</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_2/u_transceiver_reset/dis_100ms_21 (SLICE_X24Y89.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="248"><twConstPath anchorID="249" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.468</twSlack><twSrc BELType="FF">u_Aurora_unit_2/init_cnt_7</twSrc><twDest BELType="FF">u_Aurora_unit_2/u_transceiver_reset/dis_100ms_21</twDest><twTotPathDel>5.290</twTotPathDel><twClkSkew dest = "0.604" src = "0.661">0.057</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_unit_2/init_cnt_7</twSrc><twDest BELType='FF'>u_Aurora_unit_2/u_transceiver_reset/dis_100ms_21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wb_clk_divide</twSrcClk><twPathDel><twSite>SLICE_X20Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_Aurora_unit_2/init_cnt&lt;7&gt;</twComp><twBEL>u_Aurora_unit_2/init_cnt_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>u_Aurora_unit_2/init_cnt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y74.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_Aurora_unit_2/debug_bus_p1&lt;0&gt;</twComp><twBEL>u_Aurora_unit_2/RESET1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.040</twDelInfo><twComp>u_Aurora_unit_2/RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>u_Aurora_unit_2/u_transceiver_reset/dis_100ms&lt;22&gt;</twComp><twBEL>u_Aurora_unit_2/u_transceiver_reset/dis_100ms_21</twBEL></twPathDel><twLogDel>1.242</twLogDel><twRouteDel>4.048</twRouteDel><twTotDel>5.290</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">wb_clk_divide</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_50/blink_valid_cnt_11 (SLICE_X3Y96.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.475</twSlack><twSrc BELType="FF">XLXI_50/wr_en_pipe_2</twSrc><twDest BELType="FF">XLXI_50/blink_valid_cnt_11</twDest><twTotPathDel>5.300</twTotPathDel><twClkSkew dest = "0.600" src = "0.640">0.040</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_50/wr_en_pipe_2</twSrc><twDest BELType='FF'>XLXI_50/blink_valid_cnt_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wb_clk_divide</twSrcClk><twPathDel><twSite>SLICE_X22Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>XLXI_47/rd_en_pipe_2</twComp><twBEL>XLXI_50/wr_en_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y99.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.597</twDelInfo><twComp>XLXI_50/wr_en_pipe_2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_50/blink_valid_cnt&lt;23&gt;</twComp><twBEL>XLXI_50/_n00511</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.451</twDelInfo><twComp>XLXI_50/_n0051</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>XLXI_50/blink_valid_cnt&lt;11&gt;</twComp><twBEL>XLXI_50/blink_valid_cnt_11</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>4.048</twRouteDel><twTotDel>5.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">wb_clk_divide</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.576</twSlack><twSrc BELType="FF">XLXI_50/rd_en_pipe_2</twSrc><twDest BELType="FF">XLXI_50/blink_valid_cnt_11</twDest><twTotPathDel>5.199</twTotPathDel><twClkSkew dest = "0.600" src = "0.640">0.040</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_50/rd_en_pipe_2</twSrc><twDest BELType='FF'>XLXI_50/blink_valid_cnt_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wb_clk_divide</twSrcClk><twPathDel><twSite>SLICE_X22Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>XLXI_47/rd_en_pipe_2</twComp><twBEL>XLXI_50/rd_en_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y99.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.496</twDelInfo><twComp>XLXI_50/rd_en_pipe_2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_50/blink_valid_cnt&lt;23&gt;</twComp><twBEL>XLXI_50/_n00511</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.451</twDelInfo><twComp>XLXI_50/_n0051</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>XLXI_50/blink_valid_cnt&lt;11&gt;</twComp><twBEL>XLXI_50/blink_valid_cnt_11</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>3.947</twRouteDel><twTotDel>5.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">wb_clk_divide</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_2/u_transceiver_reset/dis_100ms_20 (SLICE_X24Y89.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.479</twSlack><twSrc BELType="FF">u_Aurora_unit_2/init_cnt_7</twSrc><twDest BELType="FF">u_Aurora_unit_2/u_transceiver_reset/dis_100ms_20</twDest><twTotPathDel>5.279</twTotPathDel><twClkSkew dest = "0.604" src = "0.661">0.057</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_Aurora_unit_2/init_cnt_7</twSrc><twDest BELType='FF'>u_Aurora_unit_2/u_transceiver_reset/dis_100ms_20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">wb_clk_divide</twSrcClk><twPathDel><twSite>SLICE_X20Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_Aurora_unit_2/init_cnt&lt;7&gt;</twComp><twBEL>u_Aurora_unit_2/init_cnt_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>u_Aurora_unit_2/init_cnt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y74.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_Aurora_unit_2/debug_bus_p1&lt;0&gt;</twComp><twBEL>u_Aurora_unit_2/RESET1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.040</twDelInfo><twComp>u_Aurora_unit_2/RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>u_Aurora_unit_2/u_transceiver_reset/dis_100ms&lt;22&gt;</twComp><twBEL>u_Aurora_unit_2/u_transceiver_reset/dis_100ms_20</twBEL></twPathDel><twLogDel>1.231</twLogDel><twRouteDel>4.048</twRouteDel><twTotDel>5.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">wb_clk_divide</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clkdv =
        PERIOD TIMEGRP
        &quot;u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clkdv&quot;
        TS_WB_CLK_2x_PAD * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_1/u_transceiver_reset/dis_300ms_11 (SLICE_X34Y74.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.266</twSlack><twSrc BELType="FF">u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3</twSrc><twDest BELType="FF">u_Aurora_unit_1/u_transceiver_reset/dis_300ms_11</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.072" src = "0.070">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3</twSrc><twDest BELType='FF'>u_Aurora_unit_1/u_transceiver_reset/dis_300ms_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">wb_clk_divide</twSrcClk><twPathDel><twSite>SLICE_X33Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3</twComp><twBEL>u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y74.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y74.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>u_Aurora_unit_1/u_transceiver_reset/dis_300ms&lt;11&gt;</twComp><twBEL>u_Aurora_unit_1/u_transceiver_reset/dis_300ms_11</twBEL></twPathDel><twLogDel>0.090</twLogDel><twRouteDel>0.178</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">wb_clk_divide</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_1/u_transceiver_reset/dis_300ms_10 (SLICE_X34Y74.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.270</twSlack><twSrc BELType="FF">u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3</twSrc><twDest BELType="FF">u_Aurora_unit_1/u_transceiver_reset/dis_300ms_10</twDest><twTotPathDel>0.272</twTotPathDel><twClkSkew dest = "0.072" src = "0.070">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3</twSrc><twDest BELType='FF'>u_Aurora_unit_1/u_transceiver_reset/dis_300ms_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">wb_clk_divide</twSrcClk><twPathDel><twSite>SLICE_X33Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3</twComp><twBEL>u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y74.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y74.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>u_Aurora_unit_1/u_transceiver_reset/dis_300ms&lt;11&gt;</twComp><twBEL>u_Aurora_unit_1/u_transceiver_reset/dis_300ms_10</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.178</twRouteDel><twTotDel>0.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">wb_clk_divide</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Aurora_unit_1/u_transceiver_reset/dis_300ms_9 (SLICE_X34Y74.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.272</twSlack><twSrc BELType="FF">u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3</twSrc><twDest BELType="FF">u_Aurora_unit_1/u_transceiver_reset/dis_300ms_9</twDest><twTotPathDel>0.274</twTotPathDel><twClkSkew dest = "0.072" src = "0.070">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3</twSrc><twDest BELType='FF'>u_Aurora_unit_1/u_transceiver_reset/dis_300ms_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">wb_clk_divide</twSrcClk><twPathDel><twSite>SLICE_X33Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3</twComp><twBEL>u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y74.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y74.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>u_Aurora_unit_1/u_transceiver_reset/dis_300ms&lt;11&gt;</twComp><twBEL>u_Aurora_unit_1/u_transceiver_reset/dis_300ms_9</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.178</twRouteDel><twTotDel>0.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">wb_clk_divide</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="262"><twPinLimitBanner>Component Switching Limit Checks: TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clkdv =
        PERIOD TIMEGRP
        &quot;u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clkdv&quot;
        TS_WB_CLK_2x_PAD * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="263" type="MINPERIOD" name="Tbcper_I" slack="27.334" period="30.000" constraintValue="30.000" deviceLimit="2.666" freqLimit="375.094" physResource="u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkout2_buf/I0" logResource="u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkout2_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkdv"/><twPinLimit anchorID="264" type="MINPERIOD" name="Tcp" slack="28.601" period="30.000" constraintValue="30.000" deviceLimit="1.399" freqLimit="714.796" physResource="XLXI_47/rd_en_pipe_2/CLK" logResource="XLXI_50/Mshreg_wr_en_pipe_2/CLK" locationPin="SLICE_X22Y85.CLK" clockNet="wb_clk_divide"/><twPinLimit anchorID="265" type="MINPERIOD" name="Tcp" slack="28.601" period="30.000" constraintValue="30.000" deviceLimit="1.399" freqLimit="714.796" physResource="XLXI_47/rd_en_pipe_2/CLK" logResource="XLXI_50/Mshreg_rd_en_pipe_2/CLK" locationPin="SLICE_X22Y85.CLK" clockNet="wb_clk_divide"/></twPinLimitRpt></twConst><twConstRollupTable uID="9" anchorID="266"><twConstRollup name="TS_WB_CLK_2x_PAD" fullName="TS_WB_CLK_2x_PAD = PERIOD TIMEGRP &quot;WB_CLK_2x_PAD&quot; 15 ns HIGH 50%;" type="origin" depth="0" requirement="15.000" prefType="period" actual="8.000" actualRollup="13.882" errors="0" errorRollup="0" items="44" itemsRollup="18969"/><twConstRollup name="TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clk0" fullName="TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clk0 =         PERIOD TIMEGRP         &quot;u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clk0&quot;         TS_WB_CLK_2x_PAD HIGH 50%;" type="child" depth="1" requirement="15.000" prefType="period" actual="13.882" actualRollup="N/A" errors="0" errorRollup="0" items="15077" itemsRollup="0"/><twConstRollup name="TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clkdv" fullName="TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clkdv =         PERIOD TIMEGRP         &quot;u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clkdv&quot;         TS_WB_CLK_2x_PAD * 2 HIGH 50%;" type="child" depth="1" requirement="30.000" prefType="period" actual="5.532" actualRollup="N/A" errors="0" errorRollup="0" items="3892" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="267">4</twUnmetConstCnt><twDataSheet anchorID="268" twNameLen="15"><twSUH2ClkList anchorID="269" twDestWidth="15" twPhaseWidth="27"><twDest>WB_CLK_2x_PAD</twDest><twSUH2Clk ><twSrc>BUS_ABORT</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.619</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.261</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_ACK_PAD</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.624</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.266</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;0&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.640</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.282</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;1&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.810</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.311</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;2&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.636</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.278</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;3&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.806</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.307</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;4&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.631</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.273</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;5&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.801</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.302</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;6&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.633</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.275</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;7&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.803</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.304</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;8&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.639</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.281</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;9&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.809</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.310</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;10&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.643</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.285</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;11&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.813</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.314</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;12&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.613</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.255</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;13&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.783</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.284</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;14&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.615</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.257</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;15&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.785</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.286</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;16&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.613</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.255</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;17&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.783</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.284</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;18&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.611</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.253</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;19&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.781</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.282</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;20&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.609</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.251</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;21&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.779</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.280</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;22&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.606</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.248</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;23&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.776</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.277</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;24&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.600</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.242</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;25&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.770</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.271</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;26&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.608</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.250</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;27&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.778</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.279</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;28&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.613</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.255</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;29&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.783</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.284</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;30&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.638</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.280</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_AD_PAD&lt;31&gt;</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.808</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.309</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_REQ_R_1_PAD</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.617</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.259</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_REQ_R_2_PAD</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.787</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.288</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_REQ_W_1_PAD</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.598</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.240</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_REQ_W_2_PAD</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.768</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.269</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_S_RDY</twSrc><twSUHTime twClkPhase="7.500" twInternalClk ="u_Aurora_FPGA_BUS/wb_clk_2x"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">-3.595</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">6.237</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="270" twDestWidth="14" twPhaseWidth="27"><twSrc>WB_CLK_2x_PAD</twSrc><twClk2Out  twOutPad = "BUS_AD_PAD&lt;0&gt;" twMinTime = "1.445" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.431" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;1&gt;" twMinTime = "1.445" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.431" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;2&gt;" twMinTime = "1.440" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.426" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;3&gt;" twMinTime = "1.440" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.426" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;4&gt;" twMinTime = "1.435" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.421" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;5&gt;" twMinTime = "1.435" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.421" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;6&gt;" twMinTime = "1.438" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.424" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;7&gt;" twMinTime = "1.438" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.424" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;8&gt;" twMinTime = "1.443" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.429" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;9&gt;" twMinTime = "1.443" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.429" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;10&gt;" twMinTime = "1.448" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.434" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;11&gt;" twMinTime = "1.448" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.434" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;12&gt;" twMinTime = "1.418" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.404" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;13&gt;" twMinTime = "1.418" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.404" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;14&gt;" twMinTime = "1.420" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.406" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;15&gt;" twMinTime = "1.420" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.406" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;16&gt;" twMinTime = "1.418" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.404" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;17&gt;" twMinTime = "1.418" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.404" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;18&gt;" twMinTime = "1.416" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.402" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;19&gt;" twMinTime = "1.416" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.402" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;20&gt;" twMinTime = "1.414" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.400" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;21&gt;" twMinTime = "1.414" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.400" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;22&gt;" twMinTime = "1.410" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.396" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;23&gt;" twMinTime = "1.410" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.396" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;24&gt;" twMinTime = "1.405" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.391" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;25&gt;" twMinTime = "1.405" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.391" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;26&gt;" twMinTime = "1.412" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.398" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;27&gt;" twMinTime = "1.412" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.398" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;28&gt;" twMinTime = "1.417" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.403" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;29&gt;" twMinTime = "1.417" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.403" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;30&gt;" twMinTime = "1.442" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.428" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_AD_PAD&lt;31&gt;" twMinTime = "1.442" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.428" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_M_RDY" twMinTime = "1.531" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.409" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_STB_PAD" twMinTime = "1.534" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.412" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_WE_PAD" twMinTime = "1.537" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "3.415" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="u_Aurora_FPGA_BUS/wb_clk_2x" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="271" twDestWidth="13"><twDest>WB_CLK_2x_PAD</twDest><twClk2SU><twSrc>WB_CLK_2x_PAD</twSrc><twRiseRise>10.882</twRiseRise><twFallRise>6.941</twFallRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="272"><twErrCnt>51</twErrCnt><twScore>9061</twScore><twSetupScore>7049</twSetupScore><twHoldScore>0</twHoldScore><twPinLimitScore>2012</twPinLimitScore><twConstCov><twPathCnt>96071</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>37901</twConnCnt></twConstCov><twStats anchorID="273"><twMinPer>13.882</twMinPer><twFootnote number="1" /><twMaxFreq>72.036</twMaxFreq><twMaxFromToDel>4.115</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Feb 09 09:35:20 2012 </twTimestamp></twFoot><twClientInfo anchorID="274"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 281 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
