// Seed: 1668239228
module module_0;
  wire id_1;
endmodule : id_2
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output tri id_2,
    input wand id_3,
    input tri0 id_4,
    input tri1 id_5,
    input wand id_6,
    output uwire id_7,
    output logic id_8,
    input uwire id_9,
    input supply1 id_10,
    output tri0 id_11
);
  module_0();
  wire id_13, id_14;
  logic [7:0][1] id_15 = 1;
  nor (id_11, id_3, id_4, id_5, id_6, id_9);
  always id_8 <= {1};
endmodule
module module_2 (
    input wire id_0,
    input supply0 id_1,
    input wire id_2
);
  assign id_4 = (id_0);
  module_0();
  assign id_4 = 1;
endmodule
