0.7
2020.2
Oct 14 2022
05:20:55
C:/Projects/FPGA_SSD1331_OLED_Interface/src/Nbit_MOSI_SPI.v,1687118735,verilog,,C:/Projects/FPGA_SSD1331_OLED_Interface/src/Nbit_MOSI_SPI_Buffer.v,,Nbit_MOSI_SPI,,,../../../../../src,,,,,
C:/Projects/FPGA_SSD1331_OLED_Interface/src/Nbit_MOSI_SPI_Buffer.v,1687139489,verilog,,C:/Projects/FPGA_SSD1331_OLED_Interface/src/Nbit_MOSI_SPI_Buffer_Combined.v,,Nbit_MOSI_SPI_Buffer,,,../../../../../src,,,,,
C:/Projects/FPGA_SSD1331_OLED_Interface/src/Nbit_MOSI_SPI_Buffer_Combined.v,1687021530,verilog,,C:/Projects/FPGA_SSD1331_OLED_Interface/src/OLED_interface.v,,Nbit_MOSI_SPI_Buffer_Combined,,,../../../../../src,,,,,
C:/Projects/FPGA_SSD1331_OLED_Interface/src/OLED_interface.v,1688523663,verilog,,C:/Projects/FPGA_SSD1331_OLED_Interface/src/clock_divider.v,C:/Projects/FPGA_SSD1331_OLED_Interface/src/SSD1331_defines.v,OLED_interface,,,../../../../../src,,,,,
C:/Projects/FPGA_SSD1331_OLED_Interface/src/SSD1331_defines.v,1686537747,verilog,,,,SSD1331_defines,,,,,,,,
C:/Projects/FPGA_SSD1331_OLED_Interface/src/button_tick_latch.v,1687137232,verilog,,C:/Projects/FPGA_SSD1331_OLED_Interface/src/test/button_tick_latch_tb.v,,button_tick_latch,,,../../../../../src,,,,,
C:/Projects/FPGA_SSD1331_OLED_Interface/src/clock_divider.v,1686434152,verilog,,C:/Projects/FPGA_SSD1331_OLED_Interface/src/test/OLED_interface_tb.v,,clock_divider,,,../../../../../src,,,,,
C:/Projects/FPGA_SSD1331_OLED_Interface/src/test/Nbit_MOSI_SPI_Buffer_Combined_tb.v,1687132000,verilog,,,,Nbit_MOSI_SPI_Buffer_Combined_tb,,,../../../../../src,,,,,
C:/Projects/FPGA_SSD1331_OLED_Interface/src/test/Nbit_MOSI_SPI_Buffer_tb.v,1686426553,verilog,,,,Nbit_MOSI_SPI_Buffer_tb,,,../../../../../src,,,,,
C:/Projects/FPGA_SSD1331_OLED_Interface/src/test/Nbit_MOSI_SPI_tb.v,1685839476,verilog,,,,Nbit_MOSI_SPI_tb,,,../../../../../src,,,,,
C:/Projects/FPGA_SSD1331_OLED_Interface/src/test/OLED_interface_tb.v,1688521159,verilog,,,,OLED_interface_tb,,,../../../../../src,,,,,
C:/Projects/FPGA_SSD1331_OLED_Interface/src/test/button_tick_latch_tb.v,1687137101,verilog,,,,button_tick_latch_tb,,,../../../../../src,,,,,
C:/Projects/FPGA_SSD1331_OLED_Interface/src/test/clock_divider_tb.v,1686434208,verilog,,,,clock_divider_tb,,,,,,,,
C:/Projects/FPGA_SSD1331_OLED_Interface/vivado/vivado.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
