// Seed: 2871937873
module module_0 ();
  wire id_1;
  wire id_3;
  wire id_4;
  wire id_5;
  supply0 id_6 = 1;
  supply0 id_7 = 1;
  assign module_1.id_13 = 0;
  supply1 id_8, id_9 = 1;
endmodule
module module_0 (
    input wire id_0,
    output tri1 id_1,
    input supply0 module_1,
    input tri0 id_3,
    input supply0 id_4,
    input uwire id_5,
    output tri1 id_6,
    input wire id_7,
    input wire id_8,
    input wand id_9,
    input tri1 id_10,
    input wor id_11,
    input tri id_12,
    input supply1 id_13,
    input tri1 id_14,
    output wire id_15,
    output tri1 id_16,
    input uwire id_17,
    input tri1 id_18,
    input wand id_19,
    input tri id_20,
    output wand id_21,
    output supply0 id_22,
    output uwire id_23,
    input uwire id_24
);
  assign id_1  = 1'h0;
  assign id_22 = id_11 == id_18;
  module_0 modCall_1 ();
endmodule
