{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 15:04:47 2024 " "Info: Processing started: Sat May 25 15:04:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR8 " "Info: Assuming node \"uIR8\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR8" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR13 " "Info: Assuming node \"uIR13\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR13" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR12 " "Info: Assuming node \"uIR12\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR12" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR14 " "Info: Assuming node \"uIR14\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR14" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst48 " "Info: Detected gated clock \"inst48\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 2128 2176 -400 "inst48" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst13 " "Info: Detected gated clock \"register-group:inst16\|inst13\" as buffer" {  } { { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst12 " "Info: Detected gated clock \"register-group:inst16\|inst12\" as buffer" {  } { { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst14 " "Info: Detected gated clock \"register-group:inst16\|inst14\" as buffer" {  } { { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 720 168 232 768 "inst14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst49 " "Info: Detected gated clock \"inst49\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 2384 2432 -400 "inst49" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst52 " "Info: Detected gated clock \"inst52\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1648 1696 -400 "inst52" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst46 " "Info: Detected gated clock \"inst46\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst21~22 " "Info: Detected gated clock \"register-group:inst16\|inst21~22\" as buffer" {  } { { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst21~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst21 " "Info: Detected gated clock \"register-group:inst16\|inst21\" as buffer" {  } { { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MAR-8:IR\|inst7 " "Info: Detected ripple clock \"MAR-8:IR\|inst7\" as buffer" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAR-8:IR\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MAR-8:IR\|inst6 " "Info: Detected ripple clock \"MAR-8:IR\|inst6\" as buffer" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAR-8:IR\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst51 " "Info: Detected gated clock \"inst51\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "halt:inst\|inst3 " "Info: Detected ripple clock \"halt:inst\|inst3\" as buffer" {  } { { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "halt:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "halt:inst\|inst5 " "Info: Detected gated clock \"halt:inst\|inst5\" as buffer" {  } { { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "halt:inst\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst3 " "Info: Detected ripple clock \"inst3\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register register-group:inst16\|MAR-8:inst\|inst5 register register-group:inst16\|MAR-8:inst2\|inst7 63.0 MHz 15.874 ns Internal " "Info: Clock \"CP\" has Internal fmax of 63.0 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst5\" and destination register \"register-group:inst16\|MAR-8:inst2\|inst7\" (period= 15.874 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.065 ns + Longest register register " "Info: + Longest register to register delay is 9.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst5 1 REG LCFF_X23_Y15_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.616 ns) 2.187 ns select-2:B\|inst18~129 2 COMB LCCOMB_X23_Y10_N8 1 " "Info: 2: + IC(1.571 ns) + CELL(0.616 ns) = 2.187 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 1; COMB Node = 'select-2:B\|inst18~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.206 ns) 3.811 ns select-2:B\|inst18~130 3 COMB LCCOMB_X26_Y12_N26 3 " "Info: 3: + IC(1.418 ns) + CELL(0.206 ns) = 3.811 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 3; COMB Node = 'select-2:B\|inst18~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { select-2:B|inst18~129 select-2:B|inst18~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.390 ns ALU:inst40\|74181:inst1\|47~251 4 COMB LCCOMB_X26_Y12_N6 3 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 4.390 ns; Loc. = LCCOMB_X26_Y12_N6; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|47~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.624 ns) 6.129 ns ALU:inst40\|74181:inst1\|78~87 5 COMB LCCOMB_X25_Y14_N0 1 " "Info: 5: + IC(1.115 ns) + CELL(0.624 ns) = 6.129 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 6.698 ns ALU:inst40\|74181:inst1\|78~88 6 COMB LCCOMB_X25_Y14_N18 2 " "Info: 6: + IC(0.363 ns) + CELL(0.206 ns) = 6.698 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|78~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 7.295 ns ALU:inst40\|74181:inst1\|77 7 COMB LCCOMB_X25_Y14_N10 8 " "Info: 7: + IC(0.391 ns) + CELL(0.206 ns) = 7.295 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.206 ns) 8.957 ns register-group:inst16\|MAR-8:inst2\|inst7~feeder 8 COMB LCCOMB_X23_Y13_N0 1 " "Info: 8: + IC(1.456 ns) + CELL(0.206 ns) = 8.957 ns; Loc. = LCCOMB_X23_Y13_N0; Fanout = 1; COMB Node = 'register-group:inst16\|MAR-8:inst2\|inst7~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.065 ns register-group:inst16\|MAR-8:inst2\|inst7 9 REG LCFF_X23_Y13_N1 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 9.065 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.378 ns ( 26.23 % ) " "Info: Total cell delay = 2.378 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.687 ns ( 73.77 % ) " "Info: Total interconnect delay = 6.687 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.545 ns - Smallest " "Info: - Smallest clock skew is -6.545 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 9.301 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 9.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.206 ns) 2.386 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y7_N18 1 " "Info: 2: + IC(1.030 ns) + CELL(0.206 ns) = 2.386 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 3.673 ns inst3 3 REG LCFF_X33_Y7_N17 10 " "Info: 3: + IC(0.317 ns) + CELL(0.970 ns) = 3.673 ns; Loc. = LCFF_X33_Y7_N17; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.370 ns) 4.512 ns inst46 4 COMB LCCOMB_X33_Y7_N0 4 " "Info: 4: + IC(0.469 ns) + CELL(0.370 ns) = 4.512 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 4; COMB Node = 'inst46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { inst3 inst46 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.651 ns) 5.875 ns register-group:inst16\|inst13 5 COMB LCCOMB_X33_Y7_N20 1 " "Info: 5: + IC(0.712 ns) + CELL(0.651 ns) = 5.875 ns; Loc. = LCCOMB_X33_Y7_N20; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { inst46 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(0.000 ns) 7.731 ns register-group:inst16\|inst13~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(1.856 ns) + CELL(0.000 ns) = 7.731 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 9.301 ns register-group:inst16\|MAR-8:inst2\|inst7 7 REG LCFF_X23_Y13_N1 1 " "Info: 7: + IC(0.904 ns) + CELL(0.666 ns) = 9.301 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.013 ns ( 43.15 % ) " "Info: Total cell delay = 4.013 ns ( 43.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.288 ns ( 56.85 % ) " "Info: Total interconnect delay = 5.288 ns ( 56.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.301 ns" { CP halt:inst|inst5 inst3 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.301 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.030ns 0.317ns 0.469ns 0.712ns 1.856ns 0.904ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.370ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 15.846 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 15.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.206 ns) 2.386 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y7_N18 1 " "Info: 2: + IC(1.030 ns) + CELL(0.206 ns) = 2.386 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 3.673 ns inst3 3 REG LCFF_X33_Y7_N17 10 " "Info: 3: + IC(0.317 ns) + CELL(0.970 ns) = 3.673 ns; Loc. = LCFF_X33_Y7_N17; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.499 ns) 4.661 ns inst51 4 COMB LCCOMB_X33_Y7_N14 8 " "Info: 4: + IC(0.489 ns) + CELL(0.499 ns) = 4.661 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.970 ns) 8.235 ns MAR-8:IR\|inst7 5 REG LCFF_X22_Y14_N19 22 " "Info: 5: + IC(2.604 ns) + CELL(0.970 ns) = 8.235 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.758 ns) + CELL(0.370 ns) 11.363 ns register-group:inst16\|inst21 6 COMB LCCOMB_X33_Y7_N4 1 " "Info: 6: + IC(2.758 ns) + CELL(0.370 ns) = 11.363 ns; Loc. = LCCOMB_X33_Y7_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { MAR-8:IR|inst7 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.903 ns) + CELL(0.000 ns) 14.266 ns register-group:inst16\|inst21~clkctrl 7 COMB CLKCTRL_G1 8 " "Info: 7: + IC(2.903 ns) + CELL(0.000 ns) = 14.266 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 15.846 ns register-group:inst16\|MAR-8:inst\|inst5 8 REG LCFF_X23_Y15_N25 3 " "Info: 8: + IC(0.914 ns) + CELL(0.666 ns) = 15.846 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.831 ns ( 30.49 % ) " "Info: Total cell delay = 4.831 ns ( 30.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.015 ns ( 69.51 % ) " "Info: Total interconnect delay = 11.015 ns ( 69.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.846 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.846 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.030ns 0.317ns 0.489ns 2.604ns 2.758ns 2.903ns 0.914ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.499ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.301 ns" { CP halt:inst|inst5 inst3 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.301 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.030ns 0.317ns 0.469ns 0.712ns 1.856ns 0.904ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.370ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.846 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.846 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.030ns 0.317ns 0.489ns 2.604ns 2.758ns 2.903ns 0.914ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.499ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.301 ns" { CP halt:inst|inst5 inst3 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.301 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.030ns 0.317ns 0.469ns 0.712ns 1.856ns 0.904ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.370ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.846 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.846 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.030ns 0.317ns 0.489ns 2.604ns 2.758ns 2.903ns 0.914ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.499ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START register register-group:inst16\|MAR-8:inst\|inst5 register register-group:inst16\|MAR-8:inst2\|inst7 63.0 MHz 15.874 ns Internal " "Info: Clock \"START\" has Internal fmax of 63.0 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst5\" and destination register \"register-group:inst16\|MAR-8:inst2\|inst7\" (period= 15.874 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.065 ns + Longest register register " "Info: + Longest register to register delay is 9.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst5 1 REG LCFF_X23_Y15_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.616 ns) 2.187 ns select-2:B\|inst18~129 2 COMB LCCOMB_X23_Y10_N8 1 " "Info: 2: + IC(1.571 ns) + CELL(0.616 ns) = 2.187 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 1; COMB Node = 'select-2:B\|inst18~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.206 ns) 3.811 ns select-2:B\|inst18~130 3 COMB LCCOMB_X26_Y12_N26 3 " "Info: 3: + IC(1.418 ns) + CELL(0.206 ns) = 3.811 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 3; COMB Node = 'select-2:B\|inst18~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { select-2:B|inst18~129 select-2:B|inst18~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.390 ns ALU:inst40\|74181:inst1\|47~251 4 COMB LCCOMB_X26_Y12_N6 3 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 4.390 ns; Loc. = LCCOMB_X26_Y12_N6; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|47~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.624 ns) 6.129 ns ALU:inst40\|74181:inst1\|78~87 5 COMB LCCOMB_X25_Y14_N0 1 " "Info: 5: + IC(1.115 ns) + CELL(0.624 ns) = 6.129 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 6.698 ns ALU:inst40\|74181:inst1\|78~88 6 COMB LCCOMB_X25_Y14_N18 2 " "Info: 6: + IC(0.363 ns) + CELL(0.206 ns) = 6.698 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|78~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 7.295 ns ALU:inst40\|74181:inst1\|77 7 COMB LCCOMB_X25_Y14_N10 8 " "Info: 7: + IC(0.391 ns) + CELL(0.206 ns) = 7.295 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.206 ns) 8.957 ns register-group:inst16\|MAR-8:inst2\|inst7~feeder 8 COMB LCCOMB_X23_Y13_N0 1 " "Info: 8: + IC(1.456 ns) + CELL(0.206 ns) = 8.957 ns; Loc. = LCCOMB_X23_Y13_N0; Fanout = 1; COMB Node = 'register-group:inst16\|MAR-8:inst2\|inst7~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.065 ns register-group:inst16\|MAR-8:inst2\|inst7 9 REG LCFF_X23_Y13_N1 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 9.065 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.378 ns ( 26.23 % ) " "Info: Total cell delay = 2.378 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.687 ns ( 73.77 % ) " "Info: Total interconnect delay = 6.687 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.545 ns - Smallest " "Info: - Smallest clock skew is -6.545 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 12.070 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 12.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.383 ns) + CELL(0.970 ns) 4.337 ns halt:inst\|inst3 2 REG LCFF_X33_Y7_N25 1 " "Info: 2: + IC(2.383 ns) + CELL(0.970 ns) = 4.337 ns; Loc. = LCFF_X33_Y7_N25; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 5.155 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y7_N18 1 " "Info: 3: + IC(0.448 ns) + CELL(0.370 ns) = 5.155 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 6.442 ns inst3 4 REG LCFF_X33_Y7_N17 10 " "Info: 4: + IC(0.317 ns) + CELL(0.970 ns) = 6.442 ns; Loc. = LCFF_X33_Y7_N17; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.370 ns) 7.281 ns inst46 5 COMB LCCOMB_X33_Y7_N0 4 " "Info: 5: + IC(0.469 ns) + CELL(0.370 ns) = 7.281 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 4; COMB Node = 'inst46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { inst3 inst46 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.651 ns) 8.644 ns register-group:inst16\|inst13 6 COMB LCCOMB_X33_Y7_N20 1 " "Info: 6: + IC(0.712 ns) + CELL(0.651 ns) = 8.644 ns; Loc. = LCCOMB_X33_Y7_N20; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { inst46 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(0.000 ns) 10.500 ns register-group:inst16\|inst13~clkctrl 7 COMB CLKCTRL_G7 8 " "Info: 7: + IC(1.856 ns) + CELL(0.000 ns) = 10.500 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 12.070 ns register-group:inst16\|MAR-8:inst2\|inst7 8 REG LCFF_X23_Y13_N1 1 " "Info: 8: + IC(0.904 ns) + CELL(0.666 ns) = 12.070 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.981 ns ( 41.27 % ) " "Info: Total cell delay = 4.981 ns ( 41.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.089 ns ( 58.73 % ) " "Info: Total interconnect delay = 7.089 ns ( 58.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.070 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.070 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 2.383ns 0.448ns 0.317ns 0.469ns 0.712ns 1.856ns 0.904ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.370ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 18.615 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 18.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.383 ns) + CELL(0.970 ns) 4.337 ns halt:inst\|inst3 2 REG LCFF_X33_Y7_N25 1 " "Info: 2: + IC(2.383 ns) + CELL(0.970 ns) = 4.337 ns; Loc. = LCFF_X33_Y7_N25; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 5.155 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y7_N18 1 " "Info: 3: + IC(0.448 ns) + CELL(0.370 ns) = 5.155 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 6.442 ns inst3 4 REG LCFF_X33_Y7_N17 10 " "Info: 4: + IC(0.317 ns) + CELL(0.970 ns) = 6.442 ns; Loc. = LCFF_X33_Y7_N17; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.499 ns) 7.430 ns inst51 5 COMB LCCOMB_X33_Y7_N14 8 " "Info: 5: + IC(0.489 ns) + CELL(0.499 ns) = 7.430 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.970 ns) 11.004 ns MAR-8:IR\|inst7 6 REG LCFF_X22_Y14_N19 22 " "Info: 6: + IC(2.604 ns) + CELL(0.970 ns) = 11.004 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.758 ns) + CELL(0.370 ns) 14.132 ns register-group:inst16\|inst21 7 COMB LCCOMB_X33_Y7_N4 1 " "Info: 7: + IC(2.758 ns) + CELL(0.370 ns) = 14.132 ns; Loc. = LCCOMB_X33_Y7_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { MAR-8:IR|inst7 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.903 ns) + CELL(0.000 ns) 17.035 ns register-group:inst16\|inst21~clkctrl 8 COMB CLKCTRL_G1 8 " "Info: 8: + IC(2.903 ns) + CELL(0.000 ns) = 17.035 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 18.615 ns register-group:inst16\|MAR-8:inst\|inst5 9 REG LCFF_X23_Y15_N25 3 " "Info: 9: + IC(0.914 ns) + CELL(0.666 ns) = 18.615 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.799 ns ( 31.15 % ) " "Info: Total cell delay = 5.799 ns ( 31.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.816 ns ( 68.85 % ) " "Info: Total interconnect delay = 12.816 ns ( 68.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.615 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.615 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 2.383ns 0.448ns 0.317ns 0.489ns 2.604ns 2.758ns 2.903ns 0.914ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.499ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.070 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.070 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 2.383ns 0.448ns 0.317ns 0.469ns 0.712ns 1.856ns 0.904ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.370ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.615 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.615 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 2.383ns 0.448ns 0.317ns 0.489ns 2.604ns 2.758ns 2.903ns 0.914ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.499ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.070 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.070 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 2.383ns 0.448ns 0.317ns 0.469ns 0.712ns 1.856ns 0.904ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.370ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.615 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.615 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 2.383ns 0.448ns 0.317ns 0.489ns 2.604ns 2.758ns 2.903ns 0.914ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.499ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR8 register register-group:inst16\|MAR-8:inst\|inst5 register register-group:inst16\|MAR-8:inst2\|inst7 63.0 MHz 15.874 ns Internal " "Info: Clock \"uIR8\" has Internal fmax of 63.0 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst5\" and destination register \"register-group:inst16\|MAR-8:inst2\|inst7\" (period= 15.874 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.065 ns + Longest register register " "Info: + Longest register to register delay is 9.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst5 1 REG LCFF_X23_Y15_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.616 ns) 2.187 ns select-2:B\|inst18~129 2 COMB LCCOMB_X23_Y10_N8 1 " "Info: 2: + IC(1.571 ns) + CELL(0.616 ns) = 2.187 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 1; COMB Node = 'select-2:B\|inst18~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.206 ns) 3.811 ns select-2:B\|inst18~130 3 COMB LCCOMB_X26_Y12_N26 3 " "Info: 3: + IC(1.418 ns) + CELL(0.206 ns) = 3.811 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 3; COMB Node = 'select-2:B\|inst18~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { select-2:B|inst18~129 select-2:B|inst18~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.390 ns ALU:inst40\|74181:inst1\|47~251 4 COMB LCCOMB_X26_Y12_N6 3 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 4.390 ns; Loc. = LCCOMB_X26_Y12_N6; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|47~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.624 ns) 6.129 ns ALU:inst40\|74181:inst1\|78~87 5 COMB LCCOMB_X25_Y14_N0 1 " "Info: 5: + IC(1.115 ns) + CELL(0.624 ns) = 6.129 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 6.698 ns ALU:inst40\|74181:inst1\|78~88 6 COMB LCCOMB_X25_Y14_N18 2 " "Info: 6: + IC(0.363 ns) + CELL(0.206 ns) = 6.698 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|78~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 7.295 ns ALU:inst40\|74181:inst1\|77 7 COMB LCCOMB_X25_Y14_N10 8 " "Info: 7: + IC(0.391 ns) + CELL(0.206 ns) = 7.295 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.206 ns) 8.957 ns register-group:inst16\|MAR-8:inst2\|inst7~feeder 8 COMB LCCOMB_X23_Y13_N0 1 " "Info: 8: + IC(1.456 ns) + CELL(0.206 ns) = 8.957 ns; Loc. = LCCOMB_X23_Y13_N0; Fanout = 1; COMB Node = 'register-group:inst16\|MAR-8:inst2\|inst7~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.065 ns register-group:inst16\|MAR-8:inst2\|inst7 9 REG LCFF_X23_Y13_N1 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 9.065 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.378 ns ( 26.23 % ) " "Info: Total cell delay = 2.378 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.687 ns ( 73.77 % ) " "Info: Total interconnect delay = 6.687 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.545 ns - Smallest " "Info: - Smallest clock skew is -6.545 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 destination 10.398 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR8\" to destination register is 10.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.848 ns) + CELL(0.651 ns) 3.483 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y7_N18 1 " "Info: 2: + IC(1.848 ns) + CELL(0.651 ns) = 3.483 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 4.770 ns inst3 3 REG LCFF_X33_Y7_N17 10 " "Info: 3: + IC(0.317 ns) + CELL(0.970 ns) = 4.770 ns; Loc. = LCFF_X33_Y7_N17; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.370 ns) 5.609 ns inst46 4 COMB LCCOMB_X33_Y7_N0 4 " "Info: 4: + IC(0.469 ns) + CELL(0.370 ns) = 5.609 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 4; COMB Node = 'inst46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { inst3 inst46 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.651 ns) 6.972 ns register-group:inst16\|inst13 5 COMB LCCOMB_X33_Y7_N20 1 " "Info: 5: + IC(0.712 ns) + CELL(0.651 ns) = 6.972 ns; Loc. = LCCOMB_X33_Y7_N20; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { inst46 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(0.000 ns) 8.828 ns register-group:inst16\|inst13~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(1.856 ns) + CELL(0.000 ns) = 8.828 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 10.398 ns register-group:inst16\|MAR-8:inst2\|inst7 7 REG LCFF_X23_Y13_N1 1 " "Info: 7: + IC(0.904 ns) + CELL(0.666 ns) = 10.398 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.292 ns ( 41.28 % ) " "Info: Total cell delay = 4.292 ns ( 41.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.106 ns ( 58.72 % ) " "Info: Total interconnect delay = 6.106 ns ( 58.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.398 ns" { uIR8 halt:inst|inst5 inst3 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.398 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.848ns 0.317ns 0.469ns 0.712ns 1.856ns 0.904ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.370ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 source 16.943 ns - Longest register " "Info: - Longest clock path from clock \"uIR8\" to source register is 16.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.848 ns) + CELL(0.651 ns) 3.483 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y7_N18 1 " "Info: 2: + IC(1.848 ns) + CELL(0.651 ns) = 3.483 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 4.770 ns inst3 3 REG LCFF_X33_Y7_N17 10 " "Info: 3: + IC(0.317 ns) + CELL(0.970 ns) = 4.770 ns; Loc. = LCFF_X33_Y7_N17; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.499 ns) 5.758 ns inst51 4 COMB LCCOMB_X33_Y7_N14 8 " "Info: 4: + IC(0.489 ns) + CELL(0.499 ns) = 5.758 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.970 ns) 9.332 ns MAR-8:IR\|inst7 5 REG LCFF_X22_Y14_N19 22 " "Info: 5: + IC(2.604 ns) + CELL(0.970 ns) = 9.332 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.758 ns) + CELL(0.370 ns) 12.460 ns register-group:inst16\|inst21 6 COMB LCCOMB_X33_Y7_N4 1 " "Info: 6: + IC(2.758 ns) + CELL(0.370 ns) = 12.460 ns; Loc. = LCCOMB_X33_Y7_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { MAR-8:IR|inst7 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.903 ns) + CELL(0.000 ns) 15.363 ns register-group:inst16\|inst21~clkctrl 7 COMB CLKCTRL_G1 8 " "Info: 7: + IC(2.903 ns) + CELL(0.000 ns) = 15.363 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 16.943 ns register-group:inst16\|MAR-8:inst\|inst5 8 REG LCFF_X23_Y15_N25 3 " "Info: 8: + IC(0.914 ns) + CELL(0.666 ns) = 16.943 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.110 ns ( 30.16 % ) " "Info: Total cell delay = 5.110 ns ( 30.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.833 ns ( 69.84 % ) " "Info: Total interconnect delay = 11.833 ns ( 69.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.943 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.943 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.848ns 0.317ns 0.489ns 2.604ns 2.758ns 2.903ns 0.914ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.499ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.398 ns" { uIR8 halt:inst|inst5 inst3 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.398 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.848ns 0.317ns 0.469ns 0.712ns 1.856ns 0.904ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.370ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.943 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.943 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.848ns 0.317ns 0.489ns 2.604ns 2.758ns 2.903ns 0.914ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.499ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.398 ns" { uIR8 halt:inst|inst5 inst3 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.398 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.848ns 0.317ns 0.469ns 0.712ns 1.856ns 0.904ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.370ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.943 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.943 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.848ns 0.317ns 0.489ns 2.604ns 2.758ns 2.903ns 0.914ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.499ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR13 register register-group:inst16\|MAR-8:inst\|inst5 register register-group:inst16\|MAR-8:inst2\|inst7 64.94 MHz 15.4 ns Internal " "Info: Clock \"uIR13\" has Internal fmax of 64.94 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst5\" and destination register \"register-group:inst16\|MAR-8:inst2\|inst7\" (period= 15.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.065 ns + Longest register register " "Info: + Longest register to register delay is 9.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst5 1 REG LCFF_X23_Y15_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.616 ns) 2.187 ns select-2:B\|inst18~129 2 COMB LCCOMB_X23_Y10_N8 1 " "Info: 2: + IC(1.571 ns) + CELL(0.616 ns) = 2.187 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 1; COMB Node = 'select-2:B\|inst18~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.206 ns) 3.811 ns select-2:B\|inst18~130 3 COMB LCCOMB_X26_Y12_N26 3 " "Info: 3: + IC(1.418 ns) + CELL(0.206 ns) = 3.811 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 3; COMB Node = 'select-2:B\|inst18~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { select-2:B|inst18~129 select-2:B|inst18~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.390 ns ALU:inst40\|74181:inst1\|47~251 4 COMB LCCOMB_X26_Y12_N6 3 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 4.390 ns; Loc. = LCCOMB_X26_Y12_N6; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|47~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.624 ns) 6.129 ns ALU:inst40\|74181:inst1\|78~87 5 COMB LCCOMB_X25_Y14_N0 1 " "Info: 5: + IC(1.115 ns) + CELL(0.624 ns) = 6.129 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 6.698 ns ALU:inst40\|74181:inst1\|78~88 6 COMB LCCOMB_X25_Y14_N18 2 " "Info: 6: + IC(0.363 ns) + CELL(0.206 ns) = 6.698 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|78~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 7.295 ns ALU:inst40\|74181:inst1\|77 7 COMB LCCOMB_X25_Y14_N10 8 " "Info: 7: + IC(0.391 ns) + CELL(0.206 ns) = 7.295 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.206 ns) 8.957 ns register-group:inst16\|MAR-8:inst2\|inst7~feeder 8 COMB LCCOMB_X23_Y13_N0 1 " "Info: 8: + IC(1.456 ns) + CELL(0.206 ns) = 8.957 ns; Loc. = LCCOMB_X23_Y13_N0; Fanout = 1; COMB Node = 'register-group:inst16\|MAR-8:inst2\|inst7~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.065 ns register-group:inst16\|MAR-8:inst2\|inst7 9 REG LCFF_X23_Y13_N1 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 9.065 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.378 ns ( 26.23 % ) " "Info: Total cell delay = 2.378 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.687 ns ( 73.77 % ) " "Info: Total interconnect delay = 6.687 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.071 ns - Smallest " "Info: - Smallest clock skew is -6.071 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 destination 8.221 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR13\" to destination register is 8.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.918 ns) + CELL(0.499 ns) 3.432 ns inst46 2 COMB LCCOMB_X33_Y7_N0 4 " "Info: 2: + IC(1.918 ns) + CELL(0.499 ns) = 3.432 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 4; COMB Node = 'inst46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.417 ns" { uIR13 inst46 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.651 ns) 4.795 ns register-group:inst16\|inst13 3 COMB LCCOMB_X33_Y7_N20 1 " "Info: 3: + IC(0.712 ns) + CELL(0.651 ns) = 4.795 ns; Loc. = LCCOMB_X33_Y7_N20; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { inst46 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(0.000 ns) 6.651 ns register-group:inst16\|inst13~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(1.856 ns) + CELL(0.000 ns) = 6.651 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 8.221 ns register-group:inst16\|MAR-8:inst2\|inst7 5 REG LCFF_X23_Y13_N1 1 " "Info: 5: + IC(0.904 ns) + CELL(0.666 ns) = 8.221 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.831 ns ( 34.44 % ) " "Info: Total cell delay = 2.831 ns ( 34.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.390 ns ( 65.56 % ) " "Info: Total interconnect delay = 5.390 ns ( 65.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.221 ns" { uIR13 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.221 ns" { uIR13 {} uIR13~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.918ns 0.712ns 1.856ns 0.904ns } { 0.000ns 1.015ns 0.499ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 source 14.292 ns - Longest register " "Info: - Longest clock path from clock \"uIR13\" to source register is 14.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.206 ns) 3.107 ns inst51 2 COMB LCCOMB_X33_Y7_N14 8 " "Info: 2: + IC(1.886 ns) + CELL(0.206 ns) = 3.107 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.970 ns) 6.681 ns MAR-8:IR\|inst7 3 REG LCFF_X22_Y14_N19 22 " "Info: 3: + IC(2.604 ns) + CELL(0.970 ns) = 6.681 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.758 ns) + CELL(0.370 ns) 9.809 ns register-group:inst16\|inst21 4 COMB LCCOMB_X33_Y7_N4 1 " "Info: 4: + IC(2.758 ns) + CELL(0.370 ns) = 9.809 ns; Loc. = LCCOMB_X33_Y7_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { MAR-8:IR|inst7 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.903 ns) + CELL(0.000 ns) 12.712 ns register-group:inst16\|inst21~clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(2.903 ns) + CELL(0.000 ns) = 12.712 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 14.292 ns register-group:inst16\|MAR-8:inst\|inst5 6 REG LCFF_X23_Y15_N25 3 " "Info: 6: + IC(0.914 ns) + CELL(0.666 ns) = 14.292 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.227 ns ( 22.58 % ) " "Info: Total cell delay = 3.227 ns ( 22.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.065 ns ( 77.42 % ) " "Info: Total interconnect delay = 11.065 ns ( 77.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.292 ns" { uIR13 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.292 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.886ns 2.604ns 2.758ns 2.903ns 0.914ns } { 0.000ns 1.015ns 0.206ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.221 ns" { uIR13 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.221 ns" { uIR13 {} uIR13~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.918ns 0.712ns 1.856ns 0.904ns } { 0.000ns 1.015ns 0.499ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.292 ns" { uIR13 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.292 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.886ns 2.604ns 2.758ns 2.903ns 0.914ns } { 0.000ns 1.015ns 0.206ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.221 ns" { uIR13 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.221 ns" { uIR13 {} uIR13~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.918ns 0.712ns 1.856ns 0.904ns } { 0.000ns 1.015ns 0.499ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.292 ns" { uIR13 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.292 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.886ns 2.604ns 2.758ns 2.903ns 0.914ns } { 0.000ns 1.015ns 0.206ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR12 register register-group:inst16\|MAR-8:inst\|inst5 register register-group:inst16\|MAR-8:inst2\|inst7 64.39 MHz 15.53 ns Internal " "Info: Clock \"uIR12\" has Internal fmax of 64.39 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst5\" and destination register \"register-group:inst16\|MAR-8:inst2\|inst7\" (period= 15.53 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.065 ns + Longest register register " "Info: + Longest register to register delay is 9.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst5 1 REG LCFF_X23_Y15_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.616 ns) 2.187 ns select-2:B\|inst18~129 2 COMB LCCOMB_X23_Y10_N8 1 " "Info: 2: + IC(1.571 ns) + CELL(0.616 ns) = 2.187 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 1; COMB Node = 'select-2:B\|inst18~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.206 ns) 3.811 ns select-2:B\|inst18~130 3 COMB LCCOMB_X26_Y12_N26 3 " "Info: 3: + IC(1.418 ns) + CELL(0.206 ns) = 3.811 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 3; COMB Node = 'select-2:B\|inst18~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { select-2:B|inst18~129 select-2:B|inst18~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.390 ns ALU:inst40\|74181:inst1\|47~251 4 COMB LCCOMB_X26_Y12_N6 3 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 4.390 ns; Loc. = LCCOMB_X26_Y12_N6; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|47~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.624 ns) 6.129 ns ALU:inst40\|74181:inst1\|78~87 5 COMB LCCOMB_X25_Y14_N0 1 " "Info: 5: + IC(1.115 ns) + CELL(0.624 ns) = 6.129 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 6.698 ns ALU:inst40\|74181:inst1\|78~88 6 COMB LCCOMB_X25_Y14_N18 2 " "Info: 6: + IC(0.363 ns) + CELL(0.206 ns) = 6.698 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|78~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 7.295 ns ALU:inst40\|74181:inst1\|77 7 COMB LCCOMB_X25_Y14_N10 8 " "Info: 7: + IC(0.391 ns) + CELL(0.206 ns) = 7.295 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.206 ns) 8.957 ns register-group:inst16\|MAR-8:inst2\|inst7~feeder 8 COMB LCCOMB_X23_Y13_N0 1 " "Info: 8: + IC(1.456 ns) + CELL(0.206 ns) = 8.957 ns; Loc. = LCCOMB_X23_Y13_N0; Fanout = 1; COMB Node = 'register-group:inst16\|MAR-8:inst2\|inst7~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.065 ns register-group:inst16\|MAR-8:inst2\|inst7 9 REG LCFF_X23_Y13_N1 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 9.065 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.378 ns ( 26.23 % ) " "Info: Total cell delay = 2.378 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.687 ns ( 73.77 % ) " "Info: Total interconnect delay = 6.687 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.201 ns - Smallest " "Info: - Smallest clock skew is -6.201 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 destination 8.251 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR12\" to destination register is 8.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.571 ns) 3.462 ns inst46 2 COMB LCCOMB_X33_Y7_N0 4 " "Info: 2: + IC(1.886 ns) + CELL(0.571 ns) = 3.462 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 4; COMB Node = 'inst46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { uIR12 inst46 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.651 ns) 4.825 ns register-group:inst16\|inst13 3 COMB LCCOMB_X33_Y7_N20 1 " "Info: 3: + IC(0.712 ns) + CELL(0.651 ns) = 4.825 ns; Loc. = LCCOMB_X33_Y7_N20; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { inst46 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(0.000 ns) 6.681 ns register-group:inst16\|inst13~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(1.856 ns) + CELL(0.000 ns) = 6.681 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 8.251 ns register-group:inst16\|MAR-8:inst2\|inst7 5 REG LCFF_X23_Y13_N1 1 " "Info: 5: + IC(0.904 ns) + CELL(0.666 ns) = 8.251 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.893 ns ( 35.06 % ) " "Info: Total cell delay = 2.893 ns ( 35.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.358 ns ( 64.94 % ) " "Info: Total interconnect delay = 5.358 ns ( 64.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.251 ns" { uIR12 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.251 ns" { uIR12 {} uIR12~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.886ns 0.712ns 1.856ns 0.904ns } { 0.000ns 1.005ns 0.571ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 source 14.452 ns - Longest register " "Info: - Longest clock path from clock \"uIR12\" to source register is 14.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(0.370 ns) 3.267 ns inst51 2 COMB LCCOMB_X33_Y7_N14 8 " "Info: 2: + IC(1.892 ns) + CELL(0.370 ns) = 3.267 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { uIR12 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.970 ns) 6.841 ns MAR-8:IR\|inst7 3 REG LCFF_X22_Y14_N19 22 " "Info: 3: + IC(2.604 ns) + CELL(0.970 ns) = 6.841 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.758 ns) + CELL(0.370 ns) 9.969 ns register-group:inst16\|inst21 4 COMB LCCOMB_X33_Y7_N4 1 " "Info: 4: + IC(2.758 ns) + CELL(0.370 ns) = 9.969 ns; Loc. = LCCOMB_X33_Y7_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { MAR-8:IR|inst7 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.903 ns) + CELL(0.000 ns) 12.872 ns register-group:inst16\|inst21~clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(2.903 ns) + CELL(0.000 ns) = 12.872 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 14.452 ns register-group:inst16\|MAR-8:inst\|inst5 6 REG LCFF_X23_Y15_N25 3 " "Info: 6: + IC(0.914 ns) + CELL(0.666 ns) = 14.452 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.381 ns ( 23.39 % ) " "Info: Total cell delay = 3.381 ns ( 23.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.071 ns ( 76.61 % ) " "Info: Total interconnect delay = 11.071 ns ( 76.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.452 ns" { uIR12 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.452 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.892ns 2.604ns 2.758ns 2.903ns 0.914ns } { 0.000ns 1.005ns 0.370ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.251 ns" { uIR12 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.251 ns" { uIR12 {} uIR12~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.886ns 0.712ns 1.856ns 0.904ns } { 0.000ns 1.005ns 0.571ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.452 ns" { uIR12 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.452 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.892ns 2.604ns 2.758ns 2.903ns 0.914ns } { 0.000ns 1.005ns 0.370ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.251 ns" { uIR12 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.251 ns" { uIR12 {} uIR12~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.886ns 0.712ns 1.856ns 0.904ns } { 0.000ns 1.005ns 0.571ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.452 ns" { uIR12 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.452 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.892ns 2.604ns 2.758ns 2.903ns 0.914ns } { 0.000ns 1.005ns 0.370ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR14 register register-group:inst16\|MAR-8:inst\|inst5 register register-group:inst16\|MAR-8:inst2\|inst7 62.43 MHz 16.018 ns Internal " "Info: Clock \"uIR14\" has Internal fmax of 62.43 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst5\" and destination register \"register-group:inst16\|MAR-8:inst2\|inst7\" (period= 16.018 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.065 ns + Longest register register " "Info: + Longest register to register delay is 9.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst5 1 REG LCFF_X23_Y15_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.616 ns) 2.187 ns select-2:B\|inst18~129 2 COMB LCCOMB_X23_Y10_N8 1 " "Info: 2: + IC(1.571 ns) + CELL(0.616 ns) = 2.187 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 1; COMB Node = 'select-2:B\|inst18~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.206 ns) 3.811 ns select-2:B\|inst18~130 3 COMB LCCOMB_X26_Y12_N26 3 " "Info: 3: + IC(1.418 ns) + CELL(0.206 ns) = 3.811 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 3; COMB Node = 'select-2:B\|inst18~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { select-2:B|inst18~129 select-2:B|inst18~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.390 ns ALU:inst40\|74181:inst1\|47~251 4 COMB LCCOMB_X26_Y12_N6 3 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 4.390 ns; Loc. = LCCOMB_X26_Y12_N6; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|47~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.624 ns) 6.129 ns ALU:inst40\|74181:inst1\|78~87 5 COMB LCCOMB_X25_Y14_N0 1 " "Info: 5: + IC(1.115 ns) + CELL(0.624 ns) = 6.129 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 6.698 ns ALU:inst40\|74181:inst1\|78~88 6 COMB LCCOMB_X25_Y14_N18 2 " "Info: 6: + IC(0.363 ns) + CELL(0.206 ns) = 6.698 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|78~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 7.295 ns ALU:inst40\|74181:inst1\|77 7 COMB LCCOMB_X25_Y14_N10 8 " "Info: 7: + IC(0.391 ns) + CELL(0.206 ns) = 7.295 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.206 ns) 8.957 ns register-group:inst16\|MAR-8:inst2\|inst7~feeder 8 COMB LCCOMB_X23_Y13_N0 1 " "Info: 8: + IC(1.456 ns) + CELL(0.206 ns) = 8.957 ns; Loc. = LCCOMB_X23_Y13_N0; Fanout = 1; COMB Node = 'register-group:inst16\|MAR-8:inst2\|inst7~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.065 ns register-group:inst16\|MAR-8:inst2\|inst7 9 REG LCFF_X23_Y13_N1 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 9.065 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.378 ns ( 26.23 % ) " "Info: Total cell delay = 2.378 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.687 ns ( 73.77 % ) " "Info: Total interconnect delay = 6.687 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.689 ns - Smallest " "Info: - Smallest clock skew is -6.689 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 destination 7.865 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR14\" to destination register is 7.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.865 ns) + CELL(0.206 ns) 3.076 ns inst46 2 COMB LCCOMB_X33_Y7_N0 4 " "Info: 2: + IC(1.865 ns) + CELL(0.206 ns) = 3.076 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 4; COMB Node = 'inst46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { uIR14 inst46 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.651 ns) 4.439 ns register-group:inst16\|inst13 3 COMB LCCOMB_X33_Y7_N20 1 " "Info: 3: + IC(0.712 ns) + CELL(0.651 ns) = 4.439 ns; Loc. = LCCOMB_X33_Y7_N20; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { inst46 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(0.000 ns) 6.295 ns register-group:inst16\|inst13~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(1.856 ns) + CELL(0.000 ns) = 6.295 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 7.865 ns register-group:inst16\|MAR-8:inst2\|inst7 5 REG LCFF_X23_Y13_N1 1 " "Info: 5: + IC(0.904 ns) + CELL(0.666 ns) = 7.865 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.528 ns ( 32.14 % ) " "Info: Total cell delay = 2.528 ns ( 32.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.337 ns ( 67.86 % ) " "Info: Total interconnect delay = 5.337 ns ( 67.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.865 ns" { uIR14 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.865 ns" { uIR14 {} uIR14~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.865ns 0.712ns 1.856ns 0.904ns } { 0.000ns 1.005ns 0.206ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 source 14.554 ns - Longest register " "Info: - Longest clock path from clock \"uIR14\" to source register is 14.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.494 ns) 3.369 ns inst51 2 COMB LCCOMB_X33_Y7_N14 8 " "Info: 2: + IC(1.870 ns) + CELL(0.494 ns) = 3.369 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.970 ns) 6.943 ns MAR-8:IR\|inst7 3 REG LCFF_X22_Y14_N19 22 " "Info: 3: + IC(2.604 ns) + CELL(0.970 ns) = 6.943 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.758 ns) + CELL(0.370 ns) 10.071 ns register-group:inst16\|inst21 4 COMB LCCOMB_X33_Y7_N4 1 " "Info: 4: + IC(2.758 ns) + CELL(0.370 ns) = 10.071 ns; Loc. = LCCOMB_X33_Y7_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { MAR-8:IR|inst7 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.903 ns) + CELL(0.000 ns) 12.974 ns register-group:inst16\|inst21~clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(2.903 ns) + CELL(0.000 ns) = 12.974 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 14.554 ns register-group:inst16\|MAR-8:inst\|inst5 6 REG LCFF_X23_Y15_N25 3 " "Info: 6: + IC(0.914 ns) + CELL(0.666 ns) = 14.554 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.505 ns ( 24.08 % ) " "Info: Total cell delay = 3.505 ns ( 24.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.049 ns ( 75.92 % ) " "Info: Total interconnect delay = 11.049 ns ( 75.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.554 ns" { uIR14 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.554 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.870ns 2.604ns 2.758ns 2.903ns 0.914ns } { 0.000ns 1.005ns 0.494ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.865 ns" { uIR14 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.865 ns" { uIR14 {} uIR14~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.865ns 0.712ns 1.856ns 0.904ns } { 0.000ns 1.005ns 0.206ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.554 ns" { uIR14 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.554 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.870ns 2.604ns 2.758ns 2.903ns 0.914ns } { 0.000ns 1.005ns 0.494ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.865 ns" { uIR14 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.865 ns" { uIR14 {} uIR14~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.865ns 0.712ns 1.856ns 0.904ns } { 0.000ns 1.005ns 0.206ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.554 ns" { uIR14 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.554 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.870ns 2.604ns 2.758ns 2.903ns 0.914ns } { 0.000ns 1.005ns 0.494ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CP 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst5 UPC:inst1\|74161:inst1\|f74161:sub\|110 CP 3.632 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst5\" and destination pin or register \"UPC:inst1\|74161:inst1\|f74161:sub\|110\" for clock \"CP\" (Hold time is 3.632 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.343 ns + Largest " "Info: + Largest clock skew is 6.343 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 14.274 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 14.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.206 ns) 2.386 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y7_N18 1 " "Info: 2: + IC(1.030 ns) + CELL(0.206 ns) = 2.386 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 3.673 ns inst3 3 REG LCFF_X33_Y7_N17 10 " "Info: 3: + IC(0.317 ns) + CELL(0.970 ns) = 3.673 ns; Loc. = LCFF_X33_Y7_N17; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.066 ns) + CELL(0.000 ns) 12.739 ns inst3~clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(9.066 ns) + CELL(0.000 ns) = 12.739 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.066 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 14.274 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 5 REG LCFF_X23_Y10_N7 4 " "Info: 5: + IC(0.869 ns) + CELL(0.666 ns) = 14.274 ns; Loc. = LCFF_X23_Y10_N7; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.992 ns ( 20.96 % ) " "Info: Total cell delay = 2.992 ns ( 20.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.282 ns ( 79.04 % ) " "Info: Total interconnect delay = 11.282 ns ( 79.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.274 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.274 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.030ns 0.317ns 9.066ns 0.869ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 7.931 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to source register is 7.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.206 ns) 2.386 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y7_N18 1 " "Info: 2: + IC(1.030 ns) + CELL(0.206 ns) = 2.386 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 3.673 ns inst3 3 REG LCFF_X33_Y7_N17 10 " "Info: 3: + IC(0.317 ns) + CELL(0.970 ns) = 3.673 ns; Loc. = LCFF_X33_Y7_N17; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.499 ns) 4.661 ns inst51 4 COMB LCCOMB_X33_Y7_N14 8 " "Info: 4: + IC(0.489 ns) + CELL(0.499 ns) = 4.661 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.666 ns) 7.931 ns MAR-8:IR\|inst5 5 REG LCFF_X22_Y14_N13 3 " "Info: 5: + IC(2.604 ns) + CELL(0.666 ns) = 7.931 ns; Loc. = LCFF_X22_Y14_N13; Fanout = 3; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.491 ns ( 44.02 % ) " "Info: Total cell delay = 3.491 ns ( 44.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.440 ns ( 55.98 % ) " "Info: Total interconnect delay = 4.440 ns ( 55.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.931 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.931 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 1.030ns 0.317ns 0.489ns 2.604ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.499ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.274 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.274 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.030ns 0.317ns 9.066ns 0.869ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.931 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.931 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 1.030ns 0.317ns 0.489ns 2.604ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.499ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.713 ns - Shortest register register " "Info: - Shortest register to register delay is 2.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst5 1 REG LCFF_X22_Y14_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N13; Fanout = 3; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.650 ns) 2.605 ns UPC:inst1\|74161:inst1\|f74161:sub\|109~45 2 COMB LCCOMB_X23_Y10_N6 1 " "Info: 2: + IC(1.955 ns) + CELL(0.650 ns) = 2.605 ns; Loc. = LCCOMB_X23_Y10_N6; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|109~45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~45 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.713 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 3 REG LCFF_X23_Y10_N7 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.713 ns; Loc. = LCFF_X23_Y10_N7; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst1|f74161:sub|109~45 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.758 ns ( 27.94 % ) " "Info: Total cell delay = 0.758 ns ( 27.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.955 ns ( 72.06 % ) " "Info: Total interconnect delay = 1.955 ns ( 72.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~45 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~45 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.955ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.274 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.274 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.030ns 0.317ns 9.066ns 0.869ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.931 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.931 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 1.030ns 0.317ns 0.489ns 2.604ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.499ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~45 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~45 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.955ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"START\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst5 UPC:inst1\|74161:inst1\|f74161:sub\|110 START 3.632 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst5\" and destination pin or register \"UPC:inst1\|74161:inst1\|f74161:sub\|110\" for clock \"START\" (Hold time is 3.632 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.343 ns + Largest " "Info: + Largest clock skew is 6.343 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 17.043 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 17.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.383 ns) + CELL(0.970 ns) 4.337 ns halt:inst\|inst3 2 REG LCFF_X33_Y7_N25 1 " "Info: 2: + IC(2.383 ns) + CELL(0.970 ns) = 4.337 ns; Loc. = LCFF_X33_Y7_N25; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 5.155 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y7_N18 1 " "Info: 3: + IC(0.448 ns) + CELL(0.370 ns) = 5.155 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 6.442 ns inst3 4 REG LCFF_X33_Y7_N17 10 " "Info: 4: + IC(0.317 ns) + CELL(0.970 ns) = 6.442 ns; Loc. = LCFF_X33_Y7_N17; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.066 ns) + CELL(0.000 ns) 15.508 ns inst3~clkctrl 5 COMB CLKCTRL_G4 8 " "Info: 5: + IC(9.066 ns) + CELL(0.000 ns) = 15.508 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.066 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 17.043 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 6 REG LCFF_X23_Y10_N7 4 " "Info: 6: + IC(0.869 ns) + CELL(0.666 ns) = 17.043 ns; Loc. = LCFF_X23_Y10_N7; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.960 ns ( 23.24 % ) " "Info: Total cell delay = 3.960 ns ( 23.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.083 ns ( 76.76 % ) " "Info: Total interconnect delay = 13.083 ns ( 76.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.043 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.043 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 2.383ns 0.448ns 0.317ns 9.066ns 0.869ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 10.700 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to source register is 10.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.383 ns) + CELL(0.970 ns) 4.337 ns halt:inst\|inst3 2 REG LCFF_X33_Y7_N25 1 " "Info: 2: + IC(2.383 ns) + CELL(0.970 ns) = 4.337 ns; Loc. = LCFF_X33_Y7_N25; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 5.155 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y7_N18 1 " "Info: 3: + IC(0.448 ns) + CELL(0.370 ns) = 5.155 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 6.442 ns inst3 4 REG LCFF_X33_Y7_N17 10 " "Info: 4: + IC(0.317 ns) + CELL(0.970 ns) = 6.442 ns; Loc. = LCFF_X33_Y7_N17; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.499 ns) 7.430 ns inst51 5 COMB LCCOMB_X33_Y7_N14 8 " "Info: 5: + IC(0.489 ns) + CELL(0.499 ns) = 7.430 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.666 ns) 10.700 ns MAR-8:IR\|inst5 6 REG LCFF_X22_Y14_N13 3 " "Info: 6: + IC(2.604 ns) + CELL(0.666 ns) = 10.700 ns; Loc. = LCFF_X22_Y14_N13; Fanout = 3; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.459 ns ( 41.67 % ) " "Info: Total cell delay = 4.459 ns ( 41.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.241 ns ( 58.33 % ) " "Info: Total interconnect delay = 6.241 ns ( 58.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 2.383ns 0.448ns 0.317ns 0.489ns 2.604ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.499ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.043 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.043 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 2.383ns 0.448ns 0.317ns 9.066ns 0.869ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 2.383ns 0.448ns 0.317ns 0.489ns 2.604ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.499ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.713 ns - Shortest register register " "Info: - Shortest register to register delay is 2.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst5 1 REG LCFF_X22_Y14_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N13; Fanout = 3; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.650 ns) 2.605 ns UPC:inst1\|74161:inst1\|f74161:sub\|109~45 2 COMB LCCOMB_X23_Y10_N6 1 " "Info: 2: + IC(1.955 ns) + CELL(0.650 ns) = 2.605 ns; Loc. = LCCOMB_X23_Y10_N6; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|109~45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~45 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.713 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 3 REG LCFF_X23_Y10_N7 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.713 ns; Loc. = LCFF_X23_Y10_N7; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst1|f74161:sub|109~45 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.758 ns ( 27.94 % ) " "Info: Total cell delay = 0.758 ns ( 27.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.955 ns ( 72.06 % ) " "Info: Total interconnect delay = 1.955 ns ( 72.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~45 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~45 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.955ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.043 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.043 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 2.383ns 0.448ns 0.317ns 9.066ns 0.869ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 2.383ns 0.448ns 0.317ns 0.489ns 2.604ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.499ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~45 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~45 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.955ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR8 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"uIR8\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst5 UPC:inst1\|74161:inst1\|f74161:sub\|110 uIR8 3.632 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst5\" and destination pin or register \"UPC:inst1\|74161:inst1\|f74161:sub\|110\" for clock \"uIR8\" (Hold time is 3.632 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.343 ns + Largest " "Info: + Largest clock skew is 6.343 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 destination 15.371 ns + Longest register " "Info: + Longest clock path from clock \"uIR8\" to destination register is 15.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.848 ns) + CELL(0.651 ns) 3.483 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y7_N18 1 " "Info: 2: + IC(1.848 ns) + CELL(0.651 ns) = 3.483 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 4.770 ns inst3 3 REG LCFF_X33_Y7_N17 10 " "Info: 3: + IC(0.317 ns) + CELL(0.970 ns) = 4.770 ns; Loc. = LCFF_X33_Y7_N17; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.066 ns) + CELL(0.000 ns) 13.836 ns inst3~clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(9.066 ns) + CELL(0.000 ns) = 13.836 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.066 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 15.371 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 5 REG LCFF_X23_Y10_N7 4 " "Info: 5: + IC(0.869 ns) + CELL(0.666 ns) = 15.371 ns; Loc. = LCFF_X23_Y10_N7; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.271 ns ( 21.28 % ) " "Info: Total cell delay = 3.271 ns ( 21.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.100 ns ( 78.72 % ) " "Info: Total interconnect delay = 12.100 ns ( 78.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.371 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.371 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.848ns 0.317ns 9.066ns 0.869ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 source 9.028 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR8\" to source register is 9.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.848 ns) + CELL(0.651 ns) 3.483 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y7_N18 1 " "Info: 2: + IC(1.848 ns) + CELL(0.651 ns) = 3.483 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 4.770 ns inst3 3 REG LCFF_X33_Y7_N17 10 " "Info: 3: + IC(0.317 ns) + CELL(0.970 ns) = 4.770 ns; Loc. = LCFF_X33_Y7_N17; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.499 ns) 5.758 ns inst51 4 COMB LCCOMB_X33_Y7_N14 8 " "Info: 4: + IC(0.489 ns) + CELL(0.499 ns) = 5.758 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.666 ns) 9.028 ns MAR-8:IR\|inst5 5 REG LCFF_X22_Y14_N13 3 " "Info: 5: + IC(2.604 ns) + CELL(0.666 ns) = 9.028 ns; Loc. = LCFF_X22_Y14_N13; Fanout = 3; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.770 ns ( 41.76 % ) " "Info: Total cell delay = 3.770 ns ( 41.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.258 ns ( 58.24 % ) " "Info: Total interconnect delay = 5.258 ns ( 58.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.028 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.028 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 1.848ns 0.317ns 0.489ns 2.604ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.499ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.371 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.371 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.848ns 0.317ns 9.066ns 0.869ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.028 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.028 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 1.848ns 0.317ns 0.489ns 2.604ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.499ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.713 ns - Shortest register register " "Info: - Shortest register to register delay is 2.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst5 1 REG LCFF_X22_Y14_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N13; Fanout = 3; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.650 ns) 2.605 ns UPC:inst1\|74161:inst1\|f74161:sub\|109~45 2 COMB LCCOMB_X23_Y10_N6 1 " "Info: 2: + IC(1.955 ns) + CELL(0.650 ns) = 2.605 ns; Loc. = LCCOMB_X23_Y10_N6; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|109~45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~45 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.713 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 3 REG LCFF_X23_Y10_N7 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.713 ns; Loc. = LCFF_X23_Y10_N7; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst1|f74161:sub|109~45 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.758 ns ( 27.94 % ) " "Info: Total cell delay = 0.758 ns ( 27.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.955 ns ( 72.06 % ) " "Info: Total interconnect delay = 1.955 ns ( 72.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~45 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~45 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.955ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.371 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.371 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.848ns 0.317ns 9.066ns 0.869ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.028 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.028 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 1.848ns 0.317ns 0.489ns 2.604ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.499ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~45 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~45 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.955ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR13 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"uIR13\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst7 MAR-8:IR\|inst1 uIR13 3.163 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst7\" and destination pin or register \"MAR-8:IR\|inst1\" for clock \"uIR13\" (Hold time is 3.163 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.904 ns + Largest " "Info: + Largest clock skew is 6.904 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 destination 13.281 ns + Longest register " "Info: + Longest clock path from clock \"uIR13\" to destination register is 13.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.206 ns) 3.107 ns inst51 2 COMB LCCOMB_X33_Y7_N14 8 " "Info: 2: + IC(1.886 ns) + CELL(0.206 ns) = 3.107 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.508 ns) + CELL(0.666 ns) 13.281 ns MAR-8:IR\|inst1 3 REG LCFF_X25_Y14_N25 2 " "Info: 3: + IC(9.508 ns) + CELL(0.666 ns) = 13.281 ns; Loc. = LCFF_X25_Y14_N25; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.174 ns" { inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.887 ns ( 14.21 % ) " "Info: Total cell delay = 1.887 ns ( 14.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.394 ns ( 85.79 % ) " "Info: Total interconnect delay = 11.394 ns ( 85.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.281 ns" { uIR13 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.281 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.886ns 9.508ns } { 0.000ns 1.015ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 source 6.377 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR13\" to source register is 6.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.206 ns) 3.107 ns inst51 2 COMB LCCOMB_X33_Y7_N14 8 " "Info: 2: + IC(1.886 ns) + CELL(0.206 ns) = 3.107 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.666 ns) 6.377 ns MAR-8:IR\|inst7 3 REG LCFF_X22_Y14_N19 22 " "Info: 3: + IC(2.604 ns) + CELL(0.666 ns) = 6.377 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.887 ns ( 29.59 % ) " "Info: Total cell delay = 1.887 ns ( 29.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.490 ns ( 70.41 % ) " "Info: Total interconnect delay = 4.490 ns ( 70.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.377 ns" { uIR13 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.377 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.886ns 2.604ns } { 0.000ns 1.015ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.281 ns" { uIR13 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.281 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.886ns 9.508ns } { 0.000ns 1.015ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.377 ns" { uIR13 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.377 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.886ns 2.604ns } { 0.000ns 1.015ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.743 ns - Shortest register register " "Info: - Shortest register to register delay is 3.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst7 1 REG LCFF_X22_Y14_N19 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.580 ns) 1.073 ns select-2:B\|inst17~129 2 COMB LCCOMB_X22_Y14_N0 1 " "Info: 2: + IC(0.493 ns) + CELL(0.580 ns) = 1.073 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 1; COMB Node = 'select-2:B\|inst17~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { MAR-8:IR|inst7 select-2:B|inst17~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 1.641 ns select-2:B\|inst17~131 3 COMB LCCOMB_X22_Y14_N26 3 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 1.641 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 3; COMB Node = 'select-2:B\|inst17~131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { select-2:B|inst17~129 select-2:B|inst17~131 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 2.209 ns ALU:inst40\|74181:inst1\|48~247 4 COMB LCCOMB_X22_Y14_N8 2 " "Info: 4: + IC(0.362 ns) + CELL(0.206 ns) = 2.209 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|48~247'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { select-2:B|inst17~131 ALU:inst40|74181:inst1|48~247 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.370 ns) 3.635 ns ALU:inst40\|74181:inst1\|82 5 COMB LCCOMB_X25_Y14_N24 8 " "Info: 5: + IC(1.056 ns) + CELL(0.370 ns) = 3.635 ns; Loc. = LCCOMB_X25_Y14_N24; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { ALU:inst40|74181:inst1|48~247 ALU:inst40|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.743 ns MAR-8:IR\|inst1 6 REG LCFF_X25_Y14_N25 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.743 ns; Loc. = LCFF_X25_Y14_N25; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|82 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 39.27 % ) " "Info: Total cell delay = 1.470 ns ( 39.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.273 ns ( 60.73 % ) " "Info: Total interconnect delay = 2.273 ns ( 60.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.743 ns" { MAR-8:IR|inst7 select-2:B|inst17~129 select-2:B|inst17~131 ALU:inst40|74181:inst1|48~247 ALU:inst40|74181:inst1|82 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.743 ns" { MAR-8:IR|inst7 {} select-2:B|inst17~129 {} select-2:B|inst17~131 {} ALU:inst40|74181:inst1|48~247 {} ALU:inst40|74181:inst1|82 {} MAR-8:IR|inst1 {} } { 0.000ns 0.493ns 0.362ns 0.362ns 1.056ns 0.000ns } { 0.000ns 0.580ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.281 ns" { uIR13 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.281 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.886ns 9.508ns } { 0.000ns 1.015ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.377 ns" { uIR13 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.377 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.886ns 2.604ns } { 0.000ns 1.015ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.743 ns" { MAR-8:IR|inst7 select-2:B|inst17~129 select-2:B|inst17~131 ALU:inst40|74181:inst1|48~247 ALU:inst40|74181:inst1|82 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.743 ns" { MAR-8:IR|inst7 {} select-2:B|inst17~129 {} select-2:B|inst17~131 {} ALU:inst40|74181:inst1|48~247 {} ALU:inst40|74181:inst1|82 {} MAR-8:IR|inst1 {} } { 0.000ns 0.493ns 0.362ns 0.362ns 1.056ns 0.000ns } { 0.000ns 0.580ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR12 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"uIR12\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst7 MAR-8:IR\|inst1 uIR12 3.163 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst7\" and destination pin or register \"MAR-8:IR\|inst1\" for clock \"uIR12\" (Hold time is 3.163 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.904 ns + Largest " "Info: + Largest clock skew is 6.904 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 destination 13.441 ns + Longest register " "Info: + Longest clock path from clock \"uIR12\" to destination register is 13.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(0.370 ns) 3.267 ns inst51 2 COMB LCCOMB_X33_Y7_N14 8 " "Info: 2: + IC(1.892 ns) + CELL(0.370 ns) = 3.267 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { uIR12 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.508 ns) + CELL(0.666 ns) 13.441 ns MAR-8:IR\|inst1 3 REG LCFF_X25_Y14_N25 2 " "Info: 3: + IC(9.508 ns) + CELL(0.666 ns) = 13.441 ns; Loc. = LCFF_X25_Y14_N25; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.174 ns" { inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.041 ns ( 15.18 % ) " "Info: Total cell delay = 2.041 ns ( 15.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.400 ns ( 84.82 % ) " "Info: Total interconnect delay = 11.400 ns ( 84.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.441 ns" { uIR12 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.441 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.892ns 9.508ns } { 0.000ns 1.005ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 source 6.537 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR12\" to source register is 6.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(0.370 ns) 3.267 ns inst51 2 COMB LCCOMB_X33_Y7_N14 8 " "Info: 2: + IC(1.892 ns) + CELL(0.370 ns) = 3.267 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { uIR12 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.666 ns) 6.537 ns MAR-8:IR\|inst7 3 REG LCFF_X22_Y14_N19 22 " "Info: 3: + IC(2.604 ns) + CELL(0.666 ns) = 6.537 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.041 ns ( 31.22 % ) " "Info: Total cell delay = 2.041 ns ( 31.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.496 ns ( 68.78 % ) " "Info: Total interconnect delay = 4.496 ns ( 68.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.537 ns" { uIR12 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.537 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.892ns 2.604ns } { 0.000ns 1.005ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.441 ns" { uIR12 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.441 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.892ns 9.508ns } { 0.000ns 1.005ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.537 ns" { uIR12 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.537 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.892ns 2.604ns } { 0.000ns 1.005ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.743 ns - Shortest register register " "Info: - Shortest register to register delay is 3.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst7 1 REG LCFF_X22_Y14_N19 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.580 ns) 1.073 ns select-2:B\|inst17~129 2 COMB LCCOMB_X22_Y14_N0 1 " "Info: 2: + IC(0.493 ns) + CELL(0.580 ns) = 1.073 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 1; COMB Node = 'select-2:B\|inst17~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { MAR-8:IR|inst7 select-2:B|inst17~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 1.641 ns select-2:B\|inst17~131 3 COMB LCCOMB_X22_Y14_N26 3 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 1.641 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 3; COMB Node = 'select-2:B\|inst17~131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { select-2:B|inst17~129 select-2:B|inst17~131 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 2.209 ns ALU:inst40\|74181:inst1\|48~247 4 COMB LCCOMB_X22_Y14_N8 2 " "Info: 4: + IC(0.362 ns) + CELL(0.206 ns) = 2.209 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|48~247'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { select-2:B|inst17~131 ALU:inst40|74181:inst1|48~247 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.370 ns) 3.635 ns ALU:inst40\|74181:inst1\|82 5 COMB LCCOMB_X25_Y14_N24 8 " "Info: 5: + IC(1.056 ns) + CELL(0.370 ns) = 3.635 ns; Loc. = LCCOMB_X25_Y14_N24; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { ALU:inst40|74181:inst1|48~247 ALU:inst40|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.743 ns MAR-8:IR\|inst1 6 REG LCFF_X25_Y14_N25 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.743 ns; Loc. = LCFF_X25_Y14_N25; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|82 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 39.27 % ) " "Info: Total cell delay = 1.470 ns ( 39.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.273 ns ( 60.73 % ) " "Info: Total interconnect delay = 2.273 ns ( 60.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.743 ns" { MAR-8:IR|inst7 select-2:B|inst17~129 select-2:B|inst17~131 ALU:inst40|74181:inst1|48~247 ALU:inst40|74181:inst1|82 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.743 ns" { MAR-8:IR|inst7 {} select-2:B|inst17~129 {} select-2:B|inst17~131 {} ALU:inst40|74181:inst1|48~247 {} ALU:inst40|74181:inst1|82 {} MAR-8:IR|inst1 {} } { 0.000ns 0.493ns 0.362ns 0.362ns 1.056ns 0.000ns } { 0.000ns 0.580ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.441 ns" { uIR12 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.441 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.892ns 9.508ns } { 0.000ns 1.005ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.537 ns" { uIR12 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.537 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.892ns 2.604ns } { 0.000ns 1.005ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.743 ns" { MAR-8:IR|inst7 select-2:B|inst17~129 select-2:B|inst17~131 ALU:inst40|74181:inst1|48~247 ALU:inst40|74181:inst1|82 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.743 ns" { MAR-8:IR|inst7 {} select-2:B|inst17~129 {} select-2:B|inst17~131 {} ALU:inst40|74181:inst1|48~247 {} ALU:inst40|74181:inst1|82 {} MAR-8:IR|inst1 {} } { 0.000ns 0.493ns 0.362ns 0.362ns 1.056ns 0.000ns } { 0.000ns 0.580ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR14 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"uIR14\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst7 MAR-8:IR\|inst1 uIR14 3.163 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst7\" and destination pin or register \"MAR-8:IR\|inst1\" for clock \"uIR14\" (Hold time is 3.163 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.904 ns + Largest " "Info: + Largest clock skew is 6.904 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 destination 13.543 ns + Longest register " "Info: + Longest clock path from clock \"uIR14\" to destination register is 13.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.494 ns) 3.369 ns inst51 2 COMB LCCOMB_X33_Y7_N14 8 " "Info: 2: + IC(1.870 ns) + CELL(0.494 ns) = 3.369 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.508 ns) + CELL(0.666 ns) 13.543 ns MAR-8:IR\|inst1 3 REG LCFF_X25_Y14_N25 2 " "Info: 3: + IC(9.508 ns) + CELL(0.666 ns) = 13.543 ns; Loc. = LCFF_X25_Y14_N25; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.174 ns" { inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.165 ns ( 15.99 % ) " "Info: Total cell delay = 2.165 ns ( 15.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.378 ns ( 84.01 % ) " "Info: Total interconnect delay = 11.378 ns ( 84.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.543 ns" { uIR14 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.543 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.870ns 9.508ns } { 0.000ns 1.005ns 0.494ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 source 6.639 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR14\" to source register is 6.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.494 ns) 3.369 ns inst51 2 COMB LCCOMB_X33_Y7_N14 8 " "Info: 2: + IC(1.870 ns) + CELL(0.494 ns) = 3.369 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.666 ns) 6.639 ns MAR-8:IR\|inst7 3 REG LCFF_X22_Y14_N19 22 " "Info: 3: + IC(2.604 ns) + CELL(0.666 ns) = 6.639 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.165 ns ( 32.61 % ) " "Info: Total cell delay = 2.165 ns ( 32.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.474 ns ( 67.39 % ) " "Info: Total interconnect delay = 4.474 ns ( 67.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { uIR14 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.870ns 2.604ns } { 0.000ns 1.005ns 0.494ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.543 ns" { uIR14 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.543 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.870ns 9.508ns } { 0.000ns 1.005ns 0.494ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { uIR14 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.870ns 2.604ns } { 0.000ns 1.005ns 0.494ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.743 ns - Shortest register register " "Info: - Shortest register to register delay is 3.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst7 1 REG LCFF_X22_Y14_N19 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.580 ns) 1.073 ns select-2:B\|inst17~129 2 COMB LCCOMB_X22_Y14_N0 1 " "Info: 2: + IC(0.493 ns) + CELL(0.580 ns) = 1.073 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 1; COMB Node = 'select-2:B\|inst17~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { MAR-8:IR|inst7 select-2:B|inst17~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 1.641 ns select-2:B\|inst17~131 3 COMB LCCOMB_X22_Y14_N26 3 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 1.641 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 3; COMB Node = 'select-2:B\|inst17~131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { select-2:B|inst17~129 select-2:B|inst17~131 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 2.209 ns ALU:inst40\|74181:inst1\|48~247 4 COMB LCCOMB_X22_Y14_N8 2 " "Info: 4: + IC(0.362 ns) + CELL(0.206 ns) = 2.209 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|48~247'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { select-2:B|inst17~131 ALU:inst40|74181:inst1|48~247 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.370 ns) 3.635 ns ALU:inst40\|74181:inst1\|82 5 COMB LCCOMB_X25_Y14_N24 8 " "Info: 5: + IC(1.056 ns) + CELL(0.370 ns) = 3.635 ns; Loc. = LCCOMB_X25_Y14_N24; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { ALU:inst40|74181:inst1|48~247 ALU:inst40|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.743 ns MAR-8:IR\|inst1 6 REG LCFF_X25_Y14_N25 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.743 ns; Loc. = LCFF_X25_Y14_N25; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|82 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 39.27 % ) " "Info: Total cell delay = 1.470 ns ( 39.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.273 ns ( 60.73 % ) " "Info: Total interconnect delay = 2.273 ns ( 60.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.743 ns" { MAR-8:IR|inst7 select-2:B|inst17~129 select-2:B|inst17~131 ALU:inst40|74181:inst1|48~247 ALU:inst40|74181:inst1|82 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.743 ns" { MAR-8:IR|inst7 {} select-2:B|inst17~129 {} select-2:B|inst17~131 {} ALU:inst40|74181:inst1|48~247 {} ALU:inst40|74181:inst1|82 {} MAR-8:IR|inst1 {} } { 0.000ns 0.493ns 0.362ns 0.362ns 1.056ns 0.000ns } { 0.000ns 0.580ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.543 ns" { uIR14 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.543 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.870ns 9.508ns } { 0.000ns 1.005ns 0.494ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { uIR14 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.870ns 2.604ns } { 0.000ns 1.005ns 0.494ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.743 ns" { MAR-8:IR|inst7 select-2:B|inst17~129 select-2:B|inst17~131 ALU:inst40|74181:inst1|48~247 ALU:inst40|74181:inst1|82 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.743 ns" { MAR-8:IR|inst7 {} select-2:B|inst17~129 {} select-2:B|inst17~131 {} ALU:inst40|74181:inst1|48~247 {} ALU:inst40|74181:inst1|82 {} MAR-8:IR|inst1 {} } { 0.000ns 0.493ns 0.362ns 0.362ns 1.056ns 0.000ns } { 0.000ns 0.580ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-group:inst16\|MAR-8:inst2\|inst7 uIR21 uIR14 10.263 ns register " "Info: tsu for register \"register-group:inst16\|MAR-8:inst2\|inst7\" (data pin = \"uIR21\", clock pin = \"uIR14\") is 10.263 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.168 ns + Longest pin register " "Info: + Longest pin to register delay is 18.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR21 1 PIN PIN_117 10 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 10; PIN Node = 'uIR21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR21 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { 800 -264 -96 816 "uIR21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.380 ns) + CELL(0.370 ns) 8.745 ns select-2:B\|inst14 2 COMB LCCOMB_X33_Y7_N26 1 " "Info: 2: + IC(7.380 ns) + CELL(0.370 ns) = 8.745 ns; Loc. = LCCOMB_X33_Y7_N26; Fanout = 1; COMB Node = 'select-2:B\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.750 ns" { uIR21 select-2:B|inst14 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 544 392 456 592 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(0.651 ns) 11.696 ns select-2:B\|inst23~153 3 COMB LCCOMB_X25_Y14_N2 3 " "Info: 3: + IC(2.300 ns) + CELL(0.651 ns) = 11.696 ns; Loc. = LCCOMB_X25_Y14_N2; Fanout = 3; COMB Node = 'select-2:B\|inst23~153'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.951 ns" { select-2:B|inst14 select-2:B|inst23~153 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.206 ns) 12.295 ns ALU:inst40\|74181:inst\|46~42 4 COMB LCCOMB_X25_Y14_N14 2 " "Info: 4: + IC(0.393 ns) + CELL(0.206 ns) = 12.295 ns; Loc. = LCCOMB_X25_Y14_N14; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst\|46~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { select-2:B|inst23~153 ALU:inst40|74181:inst|46~42 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 13.043 ns ALU:inst40\|74182:inst2\|31~162 5 COMB LCCOMB_X25_Y14_N8 3 " "Info: 5: + IC(0.382 ns) + CELL(0.366 ns) = 13.043 ns; Loc. = LCCOMB_X25_Y14_N8; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { ALU:inst40|74181:inst|46~42 ALU:inst40|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.624 ns) 14.047 ns ALU:inst40\|74182:inst2\|31~163 6 COMB LCCOMB_X25_Y14_N26 3 " "Info: 6: + IC(0.380 ns) + CELL(0.624 ns) = 14.047 ns; Loc. = LCCOMB_X25_Y14_N26; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~163'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { ALU:inst40|74182:inst2|31~162 ALU:inst40|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 14.634 ns ALU:inst40\|74181:inst1\|69~5 7 COMB LCCOMB_X25_Y14_N22 3 " "Info: 7: + IC(0.381 ns) + CELL(0.206 ns) = 14.634 ns; Loc. = LCCOMB_X25_Y14_N22; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|69~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { ALU:inst40|74182:inst2|31~163 ALU:inst40|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.206 ns) 15.232 ns ALU:inst40\|74181:inst1\|78~87 8 COMB LCCOMB_X25_Y14_N0 1 " "Info: 8: + IC(0.392 ns) + CELL(0.206 ns) = 15.232 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|78~87 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 15.801 ns ALU:inst40\|74181:inst1\|78~88 9 COMB LCCOMB_X25_Y14_N18 2 " "Info: 9: + IC(0.363 ns) + CELL(0.206 ns) = 15.801 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|78~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 16.398 ns ALU:inst40\|74181:inst1\|77 10 COMB LCCOMB_X25_Y14_N10 8 " "Info: 10: + IC(0.391 ns) + CELL(0.206 ns) = 16.398 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.206 ns) 18.060 ns register-group:inst16\|MAR-8:inst2\|inst7~feeder 11 COMB LCCOMB_X23_Y13_N0 1 " "Info: 11: + IC(1.456 ns) + CELL(0.206 ns) = 18.060 ns; Loc. = LCCOMB_X23_Y13_N0; Fanout = 1; COMB Node = 'register-group:inst16\|MAR-8:inst2\|inst7~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 18.168 ns register-group:inst16\|MAR-8:inst2\|inst7 12 REG LCFF_X23_Y13_N1 1 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 18.168 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.350 ns ( 23.94 % ) " "Info: Total cell delay = 4.350 ns ( 23.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.818 ns ( 76.06 % ) " "Info: Total interconnect delay = 13.818 ns ( 76.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.168 ns" { uIR21 select-2:B|inst14 select-2:B|inst23~153 ALU:inst40|74181:inst|46~42 ALU:inst40|74182:inst2|31~162 ALU:inst40|74182:inst2|31~163 ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.168 ns" { uIR21 {} uIR21~combout {} select-2:B|inst14 {} select-2:B|inst23~153 {} ALU:inst40|74181:inst|46~42 {} ALU:inst40|74182:inst2|31~162 {} ALU:inst40|74182:inst2|31~163 {} ALU:inst40|74181:inst1|69~5 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 7.380ns 2.300ns 0.393ns 0.382ns 0.380ns 0.381ns 0.392ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.995ns 0.370ns 0.651ns 0.206ns 0.366ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 destination 7.865 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR14\" to destination register is 7.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.865 ns) + CELL(0.206 ns) 3.076 ns inst46 2 COMB LCCOMB_X33_Y7_N0 4 " "Info: 2: + IC(1.865 ns) + CELL(0.206 ns) = 3.076 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 4; COMB Node = 'inst46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { uIR14 inst46 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.651 ns) 4.439 ns register-group:inst16\|inst13 3 COMB LCCOMB_X33_Y7_N20 1 " "Info: 3: + IC(0.712 ns) + CELL(0.651 ns) = 4.439 ns; Loc. = LCCOMB_X33_Y7_N20; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { inst46 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(0.000 ns) 6.295 ns register-group:inst16\|inst13~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(1.856 ns) + CELL(0.000 ns) = 6.295 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 7.865 ns register-group:inst16\|MAR-8:inst2\|inst7 5 REG LCFF_X23_Y13_N1 1 " "Info: 5: + IC(0.904 ns) + CELL(0.666 ns) = 7.865 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.528 ns ( 32.14 % ) " "Info: Total cell delay = 2.528 ns ( 32.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.337 ns ( 67.86 % ) " "Info: Total interconnect delay = 5.337 ns ( 67.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.865 ns" { uIR14 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.865 ns" { uIR14 {} uIR14~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.865ns 0.712ns 1.856ns 0.904ns } { 0.000ns 1.005ns 0.206ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.168 ns" { uIR21 select-2:B|inst14 select-2:B|inst23~153 ALU:inst40|74181:inst|46~42 ALU:inst40|74182:inst2|31~162 ALU:inst40|74182:inst2|31~163 ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.168 ns" { uIR21 {} uIR21~combout {} select-2:B|inst14 {} select-2:B|inst23~153 {} ALU:inst40|74181:inst|46~42 {} ALU:inst40|74182:inst2|31~162 {} ALU:inst40|74182:inst2|31~163 {} ALU:inst40|74181:inst1|69~5 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 7.380ns 2.300ns 0.393ns 0.382ns 0.380ns 0.381ns 0.392ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.995ns 0.370ns 0.651ns 0.206ns 0.366ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.865 ns" { uIR14 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.865 ns" { uIR14 {} uIR14~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.865ns 0.712ns 1.856ns 0.904ns } { 0.000ns 1.005ns 0.206ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "START TE10 register-group:inst16\|MAR-8:inst\|inst5 33.596 ns register " "Info: tco from clock \"START\" to destination pin \"TE10\" through register \"register-group:inst16\|MAR-8:inst\|inst5\" is 33.596 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 18.615 ns + Longest register " "Info: + Longest clock path from clock \"START\" to source register is 18.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.383 ns) + CELL(0.970 ns) 4.337 ns halt:inst\|inst3 2 REG LCFF_X33_Y7_N25 1 " "Info: 2: + IC(2.383 ns) + CELL(0.970 ns) = 4.337 ns; Loc. = LCFF_X33_Y7_N25; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 5.155 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y7_N18 1 " "Info: 3: + IC(0.448 ns) + CELL(0.370 ns) = 5.155 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 6.442 ns inst3 4 REG LCFF_X33_Y7_N17 10 " "Info: 4: + IC(0.317 ns) + CELL(0.970 ns) = 6.442 ns; Loc. = LCFF_X33_Y7_N17; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.499 ns) 7.430 ns inst51 5 COMB LCCOMB_X33_Y7_N14 8 " "Info: 5: + IC(0.489 ns) + CELL(0.499 ns) = 7.430 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.970 ns) 11.004 ns MAR-8:IR\|inst7 6 REG LCFF_X22_Y14_N19 22 " "Info: 6: + IC(2.604 ns) + CELL(0.970 ns) = 11.004 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.758 ns) + CELL(0.370 ns) 14.132 ns register-group:inst16\|inst21 7 COMB LCCOMB_X33_Y7_N4 1 " "Info: 7: + IC(2.758 ns) + CELL(0.370 ns) = 14.132 ns; Loc. = LCCOMB_X33_Y7_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { MAR-8:IR|inst7 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.903 ns) + CELL(0.000 ns) 17.035 ns register-group:inst16\|inst21~clkctrl 8 COMB CLKCTRL_G1 8 " "Info: 8: + IC(2.903 ns) + CELL(0.000 ns) = 17.035 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 18.615 ns register-group:inst16\|MAR-8:inst\|inst5 9 REG LCFF_X23_Y15_N25 3 " "Info: 9: + IC(0.914 ns) + CELL(0.666 ns) = 18.615 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.799 ns ( 31.15 % ) " "Info: Total cell delay = 5.799 ns ( 31.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.816 ns ( 68.85 % ) " "Info: Total interconnect delay = 12.816 ns ( 68.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.615 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.615 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 2.383ns 0.448ns 0.317ns 0.489ns 2.604ns 2.758ns 2.903ns 0.914ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.499ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.677 ns + Longest register pin " "Info: + Longest register to pin delay is 14.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst5 1 REG LCFF_X23_Y15_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.616 ns) 2.187 ns select-2:B\|inst18~129 2 COMB LCCOMB_X23_Y10_N8 1 " "Info: 2: + IC(1.571 ns) + CELL(0.616 ns) = 2.187 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 1; COMB Node = 'select-2:B\|inst18~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.206 ns) 3.811 ns select-2:B\|inst18~130 3 COMB LCCOMB_X26_Y12_N26 3 " "Info: 3: + IC(1.418 ns) + CELL(0.206 ns) = 3.811 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 3; COMB Node = 'select-2:B\|inst18~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { select-2:B|inst18~129 select-2:B|inst18~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.390 ns ALU:inst40\|74181:inst1\|47~251 4 COMB LCCOMB_X26_Y12_N6 3 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 4.390 ns; Loc. = LCCOMB_X26_Y12_N6; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|47~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.624 ns) 6.129 ns ALU:inst40\|74181:inst1\|78~87 5 COMB LCCOMB_X25_Y14_N0 1 " "Info: 5: + IC(1.115 ns) + CELL(0.624 ns) = 6.129 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 6.698 ns ALU:inst40\|74181:inst1\|78~88 6 COMB LCCOMB_X25_Y14_N18 2 " "Info: 6: + IC(0.363 ns) + CELL(0.206 ns) = 6.698 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|78~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.370 ns) 8.114 ns ALU:inst40\|74181:inst1\|78~89 7 COMB LCCOMB_X24_Y14_N6 1 " "Info: 7: + IC(1.046 ns) + CELL(0.370 ns) = 8.114 ns; Loc. = LCCOMB_X24_Y14_N6; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~89'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|78~89 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.447 ns) + CELL(3.116 ns) 14.677 ns TE10 8 PIN PIN_5 0 " "Info: 8: + IC(3.447 ns) + CELL(3.116 ns) = 14.677 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'TE10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.563 ns" { ALU:inst40|74181:inst1|78~89 TE10 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { 1432 2032 2208 1448 "TE10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.344 ns ( 36.41 % ) " "Info: Total cell delay = 5.344 ns ( 36.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.333 ns ( 63.59 % ) " "Info: Total interconnect delay = 9.333 ns ( 63.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.677 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|78~89 TE10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.677 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|78~89 {} TE10 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 1.046ns 3.447ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.370ns 3.116ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.615 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.615 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 2.383ns 0.448ns 0.317ns 0.489ns 2.604ns 2.758ns 2.903ns 0.914ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.499ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.677 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|78~89 TE10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.677 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|78~89 {} TE10 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 1.046ns 3.447ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.370ns 3.116ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "uIR21 TE10 23.780 ns Longest " "Info: Longest tpd from source pin \"uIR21\" to destination pin \"TE10\" is 23.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR21 1 PIN PIN_117 10 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 10; PIN Node = 'uIR21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR21 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { 800 -264 -96 816 "uIR21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.380 ns) + CELL(0.370 ns) 8.745 ns select-2:B\|inst14 2 COMB LCCOMB_X33_Y7_N26 1 " "Info: 2: + IC(7.380 ns) + CELL(0.370 ns) = 8.745 ns; Loc. = LCCOMB_X33_Y7_N26; Fanout = 1; COMB Node = 'select-2:B\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.750 ns" { uIR21 select-2:B|inst14 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 544 392 456 592 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(0.651 ns) 11.696 ns select-2:B\|inst23~153 3 COMB LCCOMB_X25_Y14_N2 3 " "Info: 3: + IC(2.300 ns) + CELL(0.651 ns) = 11.696 ns; Loc. = LCCOMB_X25_Y14_N2; Fanout = 3; COMB Node = 'select-2:B\|inst23~153'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.951 ns" { select-2:B|inst14 select-2:B|inst23~153 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.206 ns) 12.295 ns ALU:inst40\|74181:inst\|46~42 4 COMB LCCOMB_X25_Y14_N14 2 " "Info: 4: + IC(0.393 ns) + CELL(0.206 ns) = 12.295 ns; Loc. = LCCOMB_X25_Y14_N14; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst\|46~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { select-2:B|inst23~153 ALU:inst40|74181:inst|46~42 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 13.043 ns ALU:inst40\|74182:inst2\|31~162 5 COMB LCCOMB_X25_Y14_N8 3 " "Info: 5: + IC(0.382 ns) + CELL(0.366 ns) = 13.043 ns; Loc. = LCCOMB_X25_Y14_N8; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { ALU:inst40|74181:inst|46~42 ALU:inst40|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.624 ns) 14.047 ns ALU:inst40\|74182:inst2\|31~163 6 COMB LCCOMB_X25_Y14_N26 3 " "Info: 6: + IC(0.380 ns) + CELL(0.624 ns) = 14.047 ns; Loc. = LCCOMB_X25_Y14_N26; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~163'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { ALU:inst40|74182:inst2|31~162 ALU:inst40|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 14.634 ns ALU:inst40\|74181:inst1\|69~5 7 COMB LCCOMB_X25_Y14_N22 3 " "Info: 7: + IC(0.381 ns) + CELL(0.206 ns) = 14.634 ns; Loc. = LCCOMB_X25_Y14_N22; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|69~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { ALU:inst40|74182:inst2|31~163 ALU:inst40|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.206 ns) 15.232 ns ALU:inst40\|74181:inst1\|78~87 8 COMB LCCOMB_X25_Y14_N0 1 " "Info: 8: + IC(0.392 ns) + CELL(0.206 ns) = 15.232 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|78~87 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 15.801 ns ALU:inst40\|74181:inst1\|78~88 9 COMB LCCOMB_X25_Y14_N18 2 " "Info: 9: + IC(0.363 ns) + CELL(0.206 ns) = 15.801 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|78~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.370 ns) 17.217 ns ALU:inst40\|74181:inst1\|78~89 10 COMB LCCOMB_X24_Y14_N6 1 " "Info: 10: + IC(1.046 ns) + CELL(0.370 ns) = 17.217 ns; Loc. = LCCOMB_X24_Y14_N6; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~89'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|78~89 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.447 ns) + CELL(3.116 ns) 23.780 ns TE10 11 PIN PIN_5 0 " "Info: 11: + IC(3.447 ns) + CELL(3.116 ns) = 23.780 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'TE10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.563 ns" { ALU:inst40|74181:inst1|78~89 TE10 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { 1432 2032 2208 1448 "TE10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.316 ns ( 30.77 % ) " "Info: Total cell delay = 7.316 ns ( 30.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.464 ns ( 69.23 % ) " "Info: Total interconnect delay = 16.464 ns ( 69.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "23.780 ns" { uIR21 select-2:B|inst14 select-2:B|inst23~153 ALU:inst40|74181:inst|46~42 ALU:inst40|74182:inst2|31~162 ALU:inst40|74182:inst2|31~163 ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|78~89 TE10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "23.780 ns" { uIR21 {} uIR21~combout {} select-2:B|inst14 {} select-2:B|inst23~153 {} ALU:inst40|74181:inst|46~42 {} ALU:inst40|74182:inst2|31~162 {} ALU:inst40|74182:inst2|31~163 {} ALU:inst40|74181:inst1|69~5 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|78~89 {} TE10 {} } { 0.000ns 0.000ns 7.380ns 2.300ns 0.393ns 0.382ns 0.380ns 0.381ns 0.392ns 0.363ns 1.046ns 3.447ns } { 0.000ns 0.995ns 0.370ns 0.651ns 0.206ns 0.366ns 0.624ns 0.206ns 0.206ns 0.206ns 0.370ns 3.116ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-group:inst16\|MAR-8:inst1\|inst uIR15 START 8.777 ns register " "Info: th for register \"register-group:inst16\|MAR-8:inst1\|inst\" (data pin = \"uIR15\", clock pin = \"START\") is 8.777 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 18.059 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 18.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.383 ns) + CELL(0.970 ns) 4.337 ns halt:inst\|inst3 2 REG LCFF_X33_Y7_N25 1 " "Info: 2: + IC(2.383 ns) + CELL(0.970 ns) = 4.337 ns; Loc. = LCFF_X33_Y7_N25; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 5.155 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y7_N18 1 " "Info: 3: + IC(0.448 ns) + CELL(0.370 ns) = 5.155 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 6.442 ns inst3 4 REG LCFF_X33_Y7_N17 10 " "Info: 4: + IC(0.317 ns) + CELL(0.970 ns) = 6.442 ns; Loc. = LCFF_X33_Y7_N17; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.499 ns) 7.430 ns inst51 5 COMB LCCOMB_X33_Y7_N14 8 " "Info: 5: + IC(0.489 ns) + CELL(0.499 ns) = 7.430 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.970 ns) 11.004 ns MAR-8:IR\|inst6 6 REG LCFF_X22_Y14_N21 18 " "Info: 6: + IC(2.604 ns) + CELL(0.970 ns) = 11.004 ns; Loc. = LCFF_X22_Y14_N21; Fanout = 18; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.809 ns) + CELL(0.650 ns) 14.463 ns register-group:inst16\|inst12 7 COMB LCCOMB_X33_Y7_N2 1 " "Info: 7: + IC(2.809 ns) + CELL(0.650 ns) = 14.463 ns; Loc. = LCCOMB_X33_Y7_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.459 ns" { MAR-8:IR|inst6 register-group:inst16|inst12 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(0.000 ns) 16.485 ns register-group:inst16\|inst12~clkctrl 8 COMB CLKCTRL_G6 8 " "Info: 8: + IC(2.022 ns) + CELL(0.000 ns) = 16.485 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register-group:inst16\|inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.022 ns" { register-group:inst16|inst12 register-group:inst16|inst12~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 18.059 ns register-group:inst16\|MAR-8:inst1\|inst 9 REG LCFF_X22_Y14_N25 1 " "Info: 9: + IC(0.908 ns) + CELL(0.666 ns) = 18.059 ns; Loc. = LCFF_X22_Y14_N25; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.079 ns ( 33.66 % ) " "Info: Total cell delay = 6.079 ns ( 33.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.980 ns ( 66.34 % ) " "Info: Total interconnect delay = 11.980 ns ( 66.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.059 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.059 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst {} } { 0.000ns 0.000ns 2.383ns 0.448ns 0.317ns 0.489ns 2.604ns 2.809ns 2.022ns 0.908ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.499ns 0.970ns 0.650ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.588 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR15 1 PIN PIN_110 2 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 2; PIN Node = 'uIR15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR15 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { 96 -264 -96 112 "uIR15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.238 ns) + CELL(0.651 ns) 8.874 ns ALU:inst40\|74181:inst\|80 2 COMB LCCOMB_X22_Y14_N2 8 " "Info: 2: + IC(7.238 ns) + CELL(0.651 ns) = 8.874 ns; Loc. = LCCOMB_X22_Y14_N2; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.889 ns" { uIR15 ALU:inst40|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.206 ns) 9.480 ns register-group:inst16\|MAR-8:inst1\|inst~feeder 3 COMB LCCOMB_X22_Y14_N24 1 " "Info: 3: + IC(0.400 ns) + CELL(0.206 ns) = 9.480 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 1; COMB Node = 'register-group:inst16\|MAR-8:inst1\|inst~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { ALU:inst40|74181:inst|80 register-group:inst16|MAR-8:inst1|inst~feeder } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.588 ns register-group:inst16\|MAR-8:inst1\|inst 4 REG LCFF_X22_Y14_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.588 ns; Loc. = LCFF_X22_Y14_N25; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-group:inst16|MAR-8:inst1|inst~feeder register-group:inst16|MAR-8:inst1|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.950 ns ( 20.34 % ) " "Info: Total cell delay = 1.950 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.638 ns ( 79.66 % ) " "Info: Total interconnect delay = 7.638 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.588 ns" { uIR15 ALU:inst40|74181:inst|80 register-group:inst16|MAR-8:inst1|inst~feeder register-group:inst16|MAR-8:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.588 ns" { uIR15 {} uIR15~combout {} ALU:inst40|74181:inst|80 {} register-group:inst16|MAR-8:inst1|inst~feeder {} register-group:inst16|MAR-8:inst1|inst {} } { 0.000ns 0.000ns 7.238ns 0.400ns 0.000ns } { 0.000ns 0.985ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.059 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.059 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst {} } { 0.000ns 0.000ns 2.383ns 0.448ns 0.317ns 0.489ns 2.604ns 2.809ns 2.022ns 0.908ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.499ns 0.970ns 0.650ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.588 ns" { uIR15 ALU:inst40|74181:inst|80 register-group:inst16|MAR-8:inst1|inst~feeder register-group:inst16|MAR-8:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.588 ns" { uIR15 {} uIR15~combout {} ALU:inst40|74181:inst|80 {} register-group:inst16|MAR-8:inst1|inst~feeder {} register-group:inst16|MAR-8:inst1|inst {} } { 0.000ns 0.000ns 7.238ns 0.400ns 0.000ns } { 0.000ns 0.985ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 15:04:49 2024 " "Info: Processing ended: Sat May 25 15:04:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
