$comment
	File created using the following command:
		vcd file integer_divider.msim.vcd -direction
$end
$date
	Mon Apr 21 00:06:23 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module is_zero_vlg_vec_tst $end
$var reg 4 ! D [3:0] $end
$var wire 1 " ISZERO $end
$var wire 1 # sampler $end
$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * ISZERO~output_o $end
$var wire 1 + D[0]~input_o $end
$var wire 1 , D[1]~input_o $end
$var wire 1 - D[2]~input_o $end
$var wire 1 . D[3]~input_o $end
$var wire 1 / WideOr0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1"
x#
0$
1%
x&
1'
1(
1)
1*
0+
0,
0-
0.
0/
$end
#10000
b1 !
1+
0#
1/
0*
0"
#20000
b11 !
b10 !
0+
1,
1#
#30000
b11 !
1+
0#
#40000
b111 !
b101 !
b100 !
0+
0,
1-
1#
#50000
b101 !
1+
0#
#60000
b111 !
b110 !
0+
1,
1#
#70000
b111 !
1+
0#
#80000
b1111 !
b1011 !
b1001 !
b1000 !
0+
0,
0-
1.
1#
#90000
b1001 !
1+
0#
#100000
b1011 !
b1010 !
0+
1,
1#
#110000
b1011 !
1+
0#
#120000
b1111 !
b1101 !
b1100 !
0+
0,
1-
1#
#130000
b1101 !
1+
0#
#140000
b1111 !
b1110 !
0+
1,
1#
#150000
b1111 !
1+
0#
#160000
