#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Oct 29 16:29:52 2022
# Process ID: 14713
# Current directory: /home/btech/cs1210093/project_3/project_3.runs/synth_1
# Command line: vivado -log stopwatch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source stopwatch.tcl
# Log file: /home/btech/cs1210093/project_3/project_3.runs/synth_1/stopwatch.vds
# Journal file: /home/btech/cs1210093/project_3/project_3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source stopwatch.tcl -notrace
Command: synth_design -top stopwatch -part xc7a35tcpg236-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14727 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1083.547 ; gain = 161.098 ; free physical = 2102 ; free virtual = 3831
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'stopwatch' [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/stopwatch.vhd:54]
INFO: [Synth 8-3491] module 'switch' declared at '/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/switch.vhd:34' bound to instance 'lab0' of component 'switch' [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/stopwatch.vhd:168]
INFO: [Synth 8-638] synthesizing module 'switch' [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/switch.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'switch' (1#1) [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/switch.vhd:45]
INFO: [Synth 8-3491] module 'timing_circuit' declared at '/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/timing_circuit.vhd:34' bound to instance 'lab1' of component 'timing_circuit' [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/stopwatch.vhd:169]
INFO: [Synth 8-638] synthesizing module 'timing_circuit' [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/timing_circuit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'timing_circuit' (2#1) [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/timing_circuit.vhd:40]
INFO: [Synth 8-3491] module 'num_new' declared at '/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/num_new.vhd:34' bound to instance 'lab3' of component 'num_new' [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/stopwatch.vhd:171]
INFO: [Synth 8-638] synthesizing module 'num_new' [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/num_new.vhd:43]
WARNING: [Synth 8-614] signal 'reset_watch' is read in the process but is not in the sensitivity list [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/num_new.vhd:49]
WARNING: [Synth 8-614] signal 'count1' is read in the process but is not in the sensitivity list [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/num_new.vhd:49]
WARNING: [Synth 8-614] signal 'temp1' is read in the process but is not in the sensitivity list [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/num_new.vhd:49]
WARNING: [Synth 8-614] signal 'reset_watch' is read in the process but is not in the sensitivity list [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/num_new.vhd:66]
WARNING: [Synth 8-614] signal 'count2' is read in the process but is not in the sensitivity list [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/num_new.vhd:66]
WARNING: [Synth 8-614] signal 'temp2' is read in the process but is not in the sensitivity list [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/num_new.vhd:66]
WARNING: [Synth 8-614] signal 'reset_watch' is read in the process but is not in the sensitivity list [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/num_new.vhd:84]
WARNING: [Synth 8-614] signal 'count3' is read in the process but is not in the sensitivity list [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/num_new.vhd:84]
WARNING: [Synth 8-614] signal 'temp3' is read in the process but is not in the sensitivity list [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/num_new.vhd:84]
WARNING: [Synth 8-614] signal 'reset_watch' is read in the process but is not in the sensitivity list [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/num_new.vhd:101]
WARNING: [Synth 8-614] signal 'count4' is read in the process but is not in the sensitivity list [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/num_new.vhd:101]
WARNING: [Synth 8-614] signal 'temp4' is read in the process but is not in the sensitivity list [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/num_new.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'num_new' (3#1) [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/num_new.vhd:43]
INFO: [Synth 8-3491] module 'int_to_binary' declared at '/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/int_to_binary.vhd:34' bound to instance 'lab5' of component 'int_to_binary' [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/stopwatch.vhd:174]
INFO: [Synth 8-638] synthesizing module 'int_to_binary' [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/int_to_binary.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'int_to_binary' (4#1) [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/int_to_binary.vhd:40]
INFO: [Synth 8-3491] module 'int_to_binary' declared at '/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/int_to_binary.vhd:34' bound to instance 'lab6' of component 'int_to_binary' [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/stopwatch.vhd:175]
INFO: [Synth 8-3491] module 'int_to_binary' declared at '/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/int_to_binary.vhd:34' bound to instance 'lab7' of component 'int_to_binary' [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/stopwatch.vhd:176]
INFO: [Synth 8-3491] module 'int_to_binary' declared at '/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/int_to_binary.vhd:34' bound to instance 'lab8' of component 'int_to_binary' [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/stopwatch.vhd:177]
INFO: [Synth 8-3491] module 'main_fun' declared at '/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/main_fun.vhd:62' bound to instance 'lab9' of component 'main_fun' [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/stopwatch.vhd:178]
INFO: [Synth 8-638] synthesizing module 'main_fun' [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/main_fun.vhd:130]
INFO: [Synth 8-3491] module 'clock' declared at '/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/clock.vhd:62' bound to instance 'lab1' of component 'clock' [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/main_fun.vhd:182]
INFO: [Synth 8-638] synthesizing module 'clock' [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/clock.vhd:83]
WARNING: [Synth 8-614] signal 'tmp1' is read in the process but is not in the sensitivity list [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/clock.vhd:95]
WARNING: [Synth 8-614] signal 'tmp2' is read in the process but is not in the sensitivity list [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/clock.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'clock' (5#1) [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/clock.vhd:83]
INFO: [Synth 8-3491] module 'seven_segment' declared at '/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/seven_segment.vhd:62' bound to instance 'lab2' of component 'seven_segment' [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/main_fun.vhd:192]
INFO: [Synth 8-638] synthesizing module 'seven_segment' [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/seven_segment.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'seven_segment' (6#1) [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/seven_segment.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'main_fun' (7#1) [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/main_fun.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'stopwatch' (8#1) [/home/btech/cs1210093/project_3/project_3.srcs/sources_1/new/stopwatch.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1125.016 ; gain = 202.566 ; free physical = 2061 ; free virtual = 3790
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1125.016 ; gain = 202.566 ; free physical = 2061 ; free virtual = 3791
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/btech/cs1210093/Desktop/basys3.xdc]
Finished Parsing XDC File [/home/btech/cs1210093/Desktop/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/btech/cs1210093/Desktop/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stopwatch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stopwatch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1489.297 ; gain = 0.000 ; free physical = 1896 ; free virtual = 3625
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1489.297 ; gain = 566.848 ; free physical = 1896 ; free virtual = 3625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1489.297 ; gain = 566.848 ; free physical = 1896 ; free virtual = 3625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1489.297 ; gain = 566.848 ; free physical = 1896 ; free virtual = 3625
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1489.297 ; gain = 566.848 ; free physical = 1881 ; free virtual = 3610
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
+---Registers : 
	               32 Bit    Registers := 7     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   7 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module switch 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 19    
Module timing_circuit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module num_new 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 4     
Module int_to_binary 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O20" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O30" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O40" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O50" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (temp4_reg) is unused and will be removed from module num_new.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1489.297 ; gain = 566.848 ; free physical = 1865 ; free virtual = 3593
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1489.297 ; gain = 566.848 ; free physical = 1832 ; free virtual = 3561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1489.297 ; gain = 566.848 ; free physical = 1822 ; free virtual = 3551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1489.297 ; gain = 566.848 ; free physical = 1814 ; free virtual = 3542
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1489.297 ; gain = 566.848 ; free physical = 1813 ; free virtual = 3542
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1489.297 ; gain = 566.848 ; free physical = 1813 ; free virtual = 3542
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1489.297 ; gain = 566.848 ; free physical = 1813 ; free virtual = 3542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    56|
|3     |LUT1   |   220|
|4     |LUT2   |     7|
|5     |LUT3   |     6|
|6     |LUT4   |    72|
|7     |LUT5   |    74|
|8     |LUT6   |   119|
|9     |FDCE   |   128|
|10    |FDPE   |     3|
|11    |FDRE   |   107|
|12    |IBUF   |     5|
|13    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |   812|
|2     |  lab0   |switch           |    23|
|3     |  lab1   |timing_circuit   |    84|
|4     |  lab3   |num_new          |   459|
|5     |  lab5   |int_to_binary__1 |    12|
|6     |  lab6   |int_to_binary__2 |    12|
|7     |  lab7   |int_to_binary__3 |    12|
|8     |  lab8   |int_to_binary    |    12|
|9     |  lab9   |main_fun         |   181|
|10    |    lab1 |clock            |   170|
|11    |    lab2 |seven_segment    |     7|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1489.297 ; gain = 566.848 ; free physical = 1813 ; free virtual = 3542
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1489.297 ; gain = 111.469 ; free physical = 1813 ; free virtual = 3542
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1489.297 ; gain = 566.848 ; free physical = 1813 ; free virtual = 3542
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1489.297 ; gain = 491.332 ; free physical = 1814 ; free virtual = 3543
INFO: [Common 17-1381] The checkpoint '/home/btech/cs1210093/project_3/project_3.runs/synth_1/stopwatch.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1513.309 ; gain = 0.000 ; free physical = 1813 ; free virtual = 3542
INFO: [Common 17-206] Exiting Vivado at Sat Oct 29 16:30:34 2022...
