# Microsemi Physical design constraints file

# Version: 2022.1 2022.1.0.10

# Design Name: Top 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Fri Sep  1 13:23:17 2023 


#
# I/O constraints
#

set_io -port_name ADC_FD -DIRECTION INPUT -pin_name K1 -fixed false
set_io -port_name ADC_GPIO_0 -DIRECTION INPUT -pin_name M6 -fixed false
set_io -port_name ADC_GPIO_1 -DIRECTION INPUT -pin_name J4 -fixed false
set_io -port_name ADC_GPIO_2 -DIRECTION INPUT -pin_name K2 -fixed false
set_io -port_name ADC_GPIO_3 -DIRECTION INPUT -pin_name H2 -fixed false
set_io -port_name ADC_GPIO_4 -DIRECTION INPUT -pin_name J1 -fixed false
set_io -port_name ADC_LDO_PWR_GOOD -DIRECTION INPUT -pin_name L8 -fixed false
set_io -port_name ADC_PWDN -DIRECTION OUTPUT -pin_name G15 -fixed false
set_io -port_name ADC_PWR_RUN -DIRECTION OUTPUT -pin_name K5 -fixed false
set_io -port_name ADC_sclk -DIRECTION OUTPUT -pin_name D4 -fixed false
set_io -port_name ADC_sdio -DIRECTION INOUT -pin_name K15 -fixed false
set_io -port_name ADC_ss_n -DIRECTION OUTPUT -pin_name E5 -fixed false
set_io -port_name BOARD_PWR_RUN -DIRECTION OUTPUT -pin_name H1 -fixed false
set_io -port_name BTN_1 -DIRECTION INPUT -pin_name T4 -fixed false
set_io -port_name CLK_OUT_N -DIRECTION OUTPUT -pin_name U1 -fixed false
set_io -port_name CLK_OUT_P -DIRECTION OUTPUT -pin_name U2 -fixed false
set_io -port_name DBGport_0 -DIRECTION OUTPUT -pin_name AA3 -fixed false
set_io -port_name DBGport_1 -DIRECTION OUTPUT -pin_name AB5 -fixed false
set_io -port_name DBGport_2 -DIRECTION OUTPUT -pin_name AA5 -fixed false
set_io -port_name DBGport_3 -DIRECTION OUTPUT -pin_name W4 -fixed false
set_io -port_name DBGport_4 -DIRECTION OUTPUT -pin_name AA4 -fixed false
set_io -port_name DBGport_5 -DIRECTION OUTPUT -pin_name AB6 -fixed false
set_io -port_name DBGport_6 -DIRECTION OUTPUT -pin_name V3 -fixed false
set_io -port_name DBGport_7 -DIRECTION OUTPUT -pin_name V4 -fixed false
set_io -port_name DBGport_8 -DIRECTION OUTPUT -pin_name AL25 -fixed false
set_io -port_name DBGport_9 -DIRECTION OUTPUT -pin_name AH22 -fixed false
set_io -port_name EXT_ADC_Reset_N -DIRECTION OUTPUT -pin_name G14 -fixed false
set_io -port_name EXT_HMC_Reset_N -DIRECTION OUTPUT -pin_name H4 -fixed false
set_io -port_name EXT_LMX1_Reset_N -DIRECTION OUTPUT -pin_name G1 -fixed false
set_io -port_name EXT_LMX2_Reset_N -DIRECTION OUTPUT -pin_name F14 -fixed false
set_io -port_name FTDI_BE\[0\] -DIRECTION OUTPUT -pin_name A8 -fixed false
set_io -port_name FTDI_BE\[1\] -DIRECTION OUTPUT -pin_name A7 -fixed false
set_io -port_name FTDI_BE\[2\] -DIRECTION OUTPUT -pin_name G11 -fixed false
set_io -port_name FTDI_BE\[3\] -DIRECTION OUTPUT -pin_name G12 -fixed false
set_io -port_name FTDI_CLK -DIRECTION INPUT -pin_name G4 -fixed false
set_io -port_name FTDI_DATA\[0\] -DIRECTION INOUT -pin_name B1 -fixed false
set_io -port_name FTDI_DATA\[1\] -DIRECTION INOUT -pin_name F5 -fixed false
set_io -port_name FTDI_DATA\[2\] -DIRECTION INOUT -pin_name C1 -fixed false
set_io -port_name FTDI_DATA\[3\] -DIRECTION INOUT -pin_name G5 -fixed false
set_io -port_name FTDI_DATA\[4\] -DIRECTION INOUT -pin_name B2 -fixed false
set_io -port_name FTDI_DATA\[5\] -DIRECTION INOUT -pin_name E8 -fixed false
set_io -port_name FTDI_DATA\[6\] -DIRECTION INOUT -pin_name C2 -fixed false
set_io -port_name FTDI_DATA\[7\] -DIRECTION INOUT -pin_name E7 -fixed false
set_io -port_name FTDI_DATA\[8\] -DIRECTION INOUT -pin_name D6 -fixed false
set_io -port_name FTDI_DATA\[9\] -DIRECTION INOUT -pin_name C8 -fixed false
set_io -port_name FTDI_DATA\[10\] -DIRECTION INOUT -pin_name E6 -fixed false
set_io -port_name FTDI_DATA\[11\] -DIRECTION INOUT -pin_name D8 -fixed false
set_io -port_name FTDI_DATA\[12\] -DIRECTION INOUT -pin_name H8 -fixed false
set_io -port_name FTDI_DATA\[13\] -DIRECTION INOUT -pin_name C4 -fixed false
set_io -port_name FTDI_DATA\[14\] -DIRECTION INOUT -pin_name H9 -fixed false
set_io -port_name FTDI_DATA\[15\] -DIRECTION INOUT -pin_name C3 -fixed false
set_io -port_name FTDI_DATA\[16\] -DIRECTION INOUT -pin_name H11 -fixed false
set_io -port_name FTDI_DATA\[17\] -DIRECTION INOUT -pin_name G7 -fixed false
set_io -port_name FTDI_DATA\[18\] -DIRECTION INOUT -pin_name J11 -fixed false
set_io -port_name FTDI_DATA\[19\] -DIRECTION INOUT -pin_name H7 -fixed false
set_io -port_name FTDI_DATA\[20\] -DIRECTION INOUT -pin_name A3 -fixed false
set_io -port_name FTDI_DATA\[21\] -DIRECTION INOUT -pin_name A4 -fixed false
set_io -port_name FTDI_DATA\[22\] -DIRECTION INOUT -pin_name A2 -fixed false
set_io -port_name FTDI_DATA\[23\] -DIRECTION INOUT -pin_name B4 -fixed false
set_io -port_name FTDI_DATA\[24\] -DIRECTION INOUT -pin_name A5 -fixed false
set_io -port_name FTDI_DATA\[25\] -DIRECTION INOUT -pin_name B5 -fixed false
set_io -port_name FTDI_DATA\[26\] -DIRECTION INOUT -pin_name B6 -fixed false
set_io -port_name FTDI_DATA\[27\] -DIRECTION INOUT -pin_name C6 -fixed false
set_io -port_name FTDI_DATA\[28\] -DIRECTION INOUT -pin_name B7 -fixed false
set_io -port_name FTDI_DATA\[29\] -DIRECTION INOUT -pin_name C7 -fixed false
set_io -port_name FTDI_DATA\[30\] -DIRECTION INOUT -pin_name F7 -fixed false
set_io -port_name FTDI_DATA\[31\] -DIRECTION INOUT -pin_name F8 -fixed false
set_io -port_name FTDI_GPIO_0 -DIRECTION OUTPUT -pin_name B9 -fixed false
set_io -port_name FTDI_GPIO_1 -DIRECTION OUTPUT -pin_name A9 -fixed false
set_io -port_name FTDI_RESET_N -DIRECTION OUTPUT -pin_name F10 -fixed false
set_io -port_name FTDI_nOE -DIRECTION OUTPUT -pin_name C11 -fixed false
set_io -port_name FTDI_nRD -DIRECTION OUTPUT -pin_name B11 -fixed false
set_io -port_name FTDI_nRXF -DIRECTION INPUT -pin_name E10 -fixed false
set_io -port_name FTDI_nTXE -DIRECTION INPUT -pin_name E11 -fixed false
set_io -port_name FTDI_nWR -DIRECTION OUTPUT -pin_name F13 -fixed false
set_io -port_name GPIO_0 -DIRECTION OUTPUT -pin_name L7 -fixed false
set_io -port_name GPIO_1 -DIRECTION OUTPUT -pin_name J3 -fixed false
set_io -port_name HMC_GPIO_0 -DIRECTION INPUT -pin_name P8 -fixed false
set_io -port_name HMC_GPIO_1 -DIRECTION INPUT -pin_name M5 -fixed false
set_io -port_name HMC_GPIO_2 -DIRECTION INPUT -pin_name J6 -fixed false
set_io -port_name HMC_GPIO_3 -DIRECTION INPUT -pin_name J5 -fixed false
set_io -port_name HMC_SYNC -DIRECTION OUTPUT -pin_name K8 -fixed false
set_io -port_name HMC_sclk -DIRECTION OUTPUT -pin_name G16 -fixed false
set_io -port_name HMC_sdio -DIRECTION INOUT -pin_name H13 -fixed false
set_io -port_name HMC_ss_n -DIRECTION OUTPUT -pin_name F9 -fixed false
set_io -port_name LDO_PWR_GOOD -DIRECTION INPUT -pin_name K3 -fixed false
set_io -port_name LED_1 -DIRECTION OUTPUT -pin_name U11 -fixed false
set_io -port_name LED_2 -DIRECTION OUTPUT -pin_name T5 -fixed false
set_io -port_name LED_3 -DIRECTION OUTPUT -pin_name W8 -fixed false
set_io -port_name LED_4 -DIRECTION OUTPUT -pin_name W9 -fixed false
set_io -port_name LMX1_miso -DIRECTION INPUT -pin_name J13 -fixed false
set_io -port_name LMX1_mosi -DIRECTION OUTPUT -pin_name J15 -fixed false
set_io -port_name LMX1_sclk -DIRECTION OUTPUT -pin_name H14 -fixed false
set_io -port_name LMX1_ss_n -DIRECTION OUTPUT -pin_name G9 -fixed false
set_io -port_name LMX2_miso -DIRECTION INPUT -pin_name J14 -fixed false
set_io -port_name LMX2_mosi -DIRECTION OUTPUT -pin_name H12 -fixed false
set_io -port_name LMX2_sclk -DIRECTION OUTPUT -pin_name H3 -fixed false
set_io -port_name LMX2_ss_n -DIRECTION OUTPUT -pin_name G2 -fixed false
set_io -port_name RX_0 -DIRECTION INPUT -pin_name U7 -fixed false
set_io -port_name RX_1 -DIRECTION INPUT -pin_name AA9 -fixed false
set_io -port_name SIWU_N -DIRECTION OUTPUT -pin_name E13 -fixed false
set_io -port_name SMPS_PWR_GOOD -DIRECTION INPUT -pin_name J8 -fixed false
set_io -port_name SYNCINB_N -DIRECTION OUTPUT -pin_name N1 -fixed false
set_io -port_name SYNCINB_P -DIRECTION OUTPUT -pin_name N2 -fixed false
set_io -port_name SYNC_IN_N -DIRECTION INPUT -pin_name R6 -fixed false
set_io -port_name SYNC_IN_P -DIRECTION INPUT -pin_name R5 -fixed false
set_io -port_name SYNC_OUT_1_N -DIRECTION OUTPUT -pin_name K6 -fixed false
set_io -port_name SYNC_OUT_1_P -DIRECTION OUTPUT -pin_name K7 -fixed false
set_io -port_name SYNC_OUT_2_N -DIRECTION OUTPUT -pin_name P3 -fixed false
set_io -port_name SYNC_OUT_2_P -DIRECTION OUTPUT -pin_name P4 -fixed false
set_io -port_name TX_0 -DIRECTION OUTPUT -pin_name V9 -fixed false
set_io -port_name TX_1 -DIRECTION OUTPUT -pin_name W5 -fixed false

#
# Core cell constraints
#

set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_2_1_1_1 -fixed false -x 15 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[13\] -fixed false -x 874 -y 46
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[10\] -fixed false -x 659 -y 88
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[13\] -fixed false -x 794 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[172\] -fixed false -x 175 -y 31
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[1\] -fixed false -x 655 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[6\] -fixed false -x 754 -y 97
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 704 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[20\] -fixed false -x 436 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 766 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[12\] -fixed false -x 46 -y 16
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[6\] -fixed false -x 682 -y 69
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 826 -y 28
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_\[10\] -fixed false -x 1063 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 880 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 784 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un28_b5_PRWcJ_axbxc5 -fixed false -x 242 -y 21
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_2 -fixed false -x 350 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[512\] -fixed false -x 199 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 1319 -y 123
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[9\] -fixed false -x 705 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 788 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 875 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[21\] -fixed false -x 829 -y 16
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[15\] -fixed false -x 695 -y 75
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[29\] -fixed false -x 432 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[12\] -fixed false -x 715 -y 15
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[1\] -fixed false -x 1127 -y 168
set_location -inst_name Communication_Switch_0/state_reg_ns_a2_0_0\[0\] -fixed false -x 714 -y 48
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2\[6\] -fixed false -x 749 -y 48
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[14\] -fixed false -x 358 -y 25
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa -fixed false -x 653 -y 63
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO\[8\] -fixed false -x 636 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_1 -fixed false -x 70 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[232\] -fixed false -x 120 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[39\] -fixed false -x 735 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 832 -y 28
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[15\] -fixed false -x 712 -y 46
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_\[9\] -fixed false -x 738 -y 97
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr\[2\] -fixed false -x 383 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[34\] -fixed false -x 730 -y 22
set_location -inst_name Controler_0/Communication_ANW_MUX_0/state_reg_Z\[0\] -fixed false -x 843 -y 52
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[0\] -fixed false -x 598 -y 76
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[33\] -fixed false -x 1170 -y 183
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[463\] -fixed false -x 86 -y 34
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[1\] -fixed false -x 920 -y 316
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[19\] -fixed false -x 805 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 903 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1246 -y 118
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO\[5\] -fixed false -x 804 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[71\] -fixed false -x 63 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[21\] -fixed false -x 914 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2\[4\] -fixed false -x 869 -y 33
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4\[4\] -fixed false -x 1027 -y 174
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[31\] -fixed false -x 935 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[27\] -fixed false -x 112 -y 10
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[19\] -fixed false -x 656 -y 43
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value\[2\] -fixed false -x 630 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[21\] -fixed false -x 709 -y 21
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO -fixed false -x 758 -y 57
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2\[0\] -fixed false -x 727 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0\[5\] -fixed false -x 302 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect -fixed false -x 778 -y 97
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[26\] -fixed false -x 730 -y 34
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[12\] -fixed false -x 721 -y 79
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[21\] -fixed false -x 335 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[7\] -fixed false -x 687 -y 81
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary\[3\] -fixed false -x 777 -y 22
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1 -fixed false -x 598 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1156 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 684 -y 171
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[1\] -fixed false -x 367 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbJ/b3_P_F_6_2_1_1_1 -fixed false -x 21 -y 36
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[0\] -fixed false -x 995 -y 181
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[44\] -fixed false -x 173 -y 21
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 -fixed false -x 715 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr_RNO\[1\] -fixed false -x 287 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un5_b5_PRWcJ_axbxc3 -fixed false -x 394 -y 24
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[38\] -fixed false -x 1276 -y 342
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[23\] -fixed false -x 250 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 1634 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSq/b3_P_F_6_2_1_1_1 -fixed false -x 223 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 780 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[454\] -fixed false -x 78 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[37\] -fixed false -x 872 -y 66
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[15\] -fixed false -x 378 -y 10
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[10\] -fixed false -x 789 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 -fixed false -x 847 -y 57
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 599 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1153 -y 118
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT\[7\] -fixed false -x 356 -y 28
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[150\] -fixed false -x 214 -y 28
set_location -inst_name Controler_0/Reset_Controler_0/un20_write_signal_0_a2 -fixed false -x 647 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 690 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[12\] -fixed false -x 661 -y 82
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer\[2\] -fixed false -x 688 -y 45
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[4\] -fixed false -x 770 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 906 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 877 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[4\] -fixed false -x 54 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[4\] -fixed false -x 752 -y 85
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[93\] -fixed false -x 106 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un1_b8_jAA_KlCO_0_sqmuxa_1_2_RNICA424 -fixed false -x 256 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[137\] -fixed false -x 66 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[2\] -fixed false -x 1047 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 626 -y 34
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[7\] -fixed false -x 888 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[8\] -fixed false -x 856 -y 30
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0\[7\] -fixed false -x 629 -y 48
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[19\] -fixed false -x 751 -y 22
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[12\] -fixed false -x 613 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[79\] -fixed false -x 87 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 1243 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2\[4\] -fixed false -x 882 -y 97
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE\[3\] -fixed false -x 401 -y 25
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 696 -y 99
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[5\] -fixed false -x 621 -y 73
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[3\] -fixed false -x 706 -y 58
set_location -inst_name Controler_0/Reset_Controler_0/un10_write_signal_2_0 -fixed false -x 646 -y 69
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT\[7\] -fixed false -x 347 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[29\] -fixed false -x 154 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_1_0 -fixed false -x 272 -y 33
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[3\] -fixed false -x 964 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSp/b3_P_F_6_2_1_1_1 -fixed false -x 238 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[10\] -fixed false -x 39 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[15\] -fixed false -x 269 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 782 -y 58
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\] -fixed false -x 770 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUq/b3_P_F_6_2_1_1 -fixed false -x 139 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 870 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 1211 -y 118
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value\[1\] -fixed false -x 772 -y 22
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 -fixed false -x 787 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 1213 -y 118
set_location -inst_name Controler_0/Reset_Controler_0/state_reg\[1\] -fixed false -x 686 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un1_b5_PRWcJ_3 -fixed false -x 248 -y 21
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_2 -fixed false -x 356 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 786 -y 142
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[16\] -fixed false -x 751 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO -fixed false -x 908 -y 75
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[7\] -fixed false -x 403 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_1\[11\] -fixed false -x 285 -y 24
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8\[7\] -fixed false -x 664 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[179\] -fixed false -x 233 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIV/b3_P_F_6_1_0 -fixed false -x 168 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[0\] -fixed false -x 862 -y 34
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[1\] -fixed false -x 616 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_1_RNIG1E82 -fixed false -x 250 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0\[0\] -fixed false -x 729 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO\[1\] -fixed false -x 629 -y 57
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[12\] -fixed false -x 613 -y 82
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1\[29\] -fixed false -x 846 -y 72
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[24\] -fixed false -x 733 -y 79
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 957 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[41\] -fixed false -x 335 -y 9
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[8\] -fixed false -x 368 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[26\] -fixed false -x 347 -y 10
set_location -inst_name UART_Protocol_1/mko_0/counter\[20\] -fixed false -x 740 -y 73
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ14_1_0 -fixed false -x 387 -y 27
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[24\] -fixed false -x 740 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[130\] -fixed false -x 299 -y 34
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs\[4\] -fixed false -x 407 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[5\] -fixed false -x 1193 -y 211
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 -fixed false -x 501 -y 150
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[6\] -fixed false -x 1805 -y 235
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[2\] -fixed false -x 887 -y 15
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n -fixed false -x 692 -y 58
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[23\] -fixed false -x 394 -y 4
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1221 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1\[7\] -fixed false -x 1066 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[23\] -fixed false -x 823 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[15\] -fixed false -x 342 -y 30
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[0\] -fixed false -x 639 -y 76
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 -fixed false -x 618 -y 48
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/un1_b13_nAzGfFM_sLsv3_10_0_RNIHASGB -fixed false -x 369 -y 30
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[25\] -fixed false -x 626 -y 46
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[7\] -fixed false -x 771 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 804 -y 61
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1\[5\] -fixed false -x 673 -y 51
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[10\] -fixed false -x 964 -y 49
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 1212 -y 118
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[14\] -fixed false -x 369 -y 9
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[0\] -fixed false -x 765 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_98 -fixed false -x 207 -y 24
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[30\] -fixed false -x 843 -y 10
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[11\] -fixed false -x 767 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_129 -fixed false -x 117 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIq/b3_P_F_6_1_0 -fixed false -x 188 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_123 -fixed false -x 48 -y 18
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[24\] -fixed false -x 805 -y 42
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[19\] -fixed false -x 866 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[56\] -fixed false -x 215 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 948 -y 52
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[26\] -fixed false -x 648 -y 24
set_location -inst_name UART_Protocol_1/mko_0/counter\[9\] -fixed false -x 729 -y 73
set_location -inst_name Controler_0/Reset_Controler_0/un4_write_signal_0_a2 -fixed false -x 645 -y 69
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 853 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2\[11\] -fixed false -x 1073 -y 124
set_location -inst_name Controler_0/gpio_controler_0/un19_read_signal_0_a2 -fixed false -x 641 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[507\] -fixed false -x 183 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[154\] -fixed false -x 100 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 903 -y 115
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[13\] -fixed false -x 626 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[260\] -fixed false -x 14 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[137\] -fixed false -x 298 -y 34
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 -fixed false -x 785 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_1_0 -fixed false -x 64 -y 33
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[9\] -fixed false -x 702 -y 81
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_2\[7\] -fixed false -x 671 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbA/b6_BATJwN_4 -fixed false -x 57 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_1 -fixed false -x 263 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_2_1_1 -fixed false -x 275 -y 30
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[30\] -fixed false -x 911 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[86\] -fixed false -x 85 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un28_b5_PRWcJ_ac0_3 -fixed false -x 251 -y 21
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[2\] -fixed false -x 710 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[7\] -fixed false -x 764 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[11\] -fixed false -x 730 -y 97
set_location -inst_name Controler_0/Communication_ANW_MUX_0/communication_vote_vector6 -fixed false -x 828 -y 45
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[2\] -fixed false -x 623 -y 19
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[2\] -fixed false -x 632 -y 22
set_location -inst_name UART_Protocol_1/mko_0/counter\[24\] -fixed false -x 744 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[157\] -fixed false -x 79 -y 31
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2 -fixed false -x 774 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1195 -y 145
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[10\] -fixed false -x 997 -y 180
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[26\] -fixed false -x 1558 -y 123
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[7\] -fixed false -x 674 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQV0/b3_P_F_6_2_1_1_1 -fixed false -x 159 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95\[4\] -fixed false -x 731 -y 15
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[7\] -fixed false -x 317 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAd/b3_P_F_6_1 -fixed false -x 39 -y 9
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 916 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[2\] -fixed false -x 800 -y 57
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b7_OSr_J90_0 -fixed false -x 364 -y 36
set_location -inst_name Controler_0/Answer_Encoder_0/CD_busy_i_a2 -fixed false -x 751 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[364\] -fixed false -x 256 -y 31
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2\[10\] -fixed false -x 683 -y 45
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[0\] -fixed false -x 1126 -y 169
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[11\] -fixed false -x 704 -y 64
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[0\] -fixed false -x 886 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[146\] -fixed false -x 81 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 1341 -y 118
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_0_4 -fixed false -x 141 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[24\] -fixed false -x 749 -y 28
set_location -inst_name Controler_0/Command_Decoder_0/cmd_data_RNIQG531\[14\] -fixed false -x 669 -y 45
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[0\] -fixed false -x 708 -y 55
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 891 -y 79
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 879 -y 79
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[19\] -fixed false -x 875 -y 64
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 915 -y 72
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[7\] -fixed false -x 722 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 811 -y 31
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[12\] -fixed false -x 922 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQp0/b3_P_F_6_1_0 -fixed false -x 161 -y 21
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[19\] -fixed false -x 1026 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 902 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[164\] -fixed false -x 116 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 880 -y 52
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[7\] -fixed false -x 894 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[109\] -fixed false -x 214 -y 34
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[4\] -fixed false -x 752 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_1_RNIOG012 -fixed false -x 46 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[234\] -fixed false -x 53 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0\[2\] -fixed false -x 282 -y 28
set_location -inst_name Controler_0/Reset_Controler_0/un1_write_signal_1 -fixed false -x 640 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_2_1_1_1 -fixed false -x 150 -y 33
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs -fixed false -x 622 -y 69
set_location -inst_name Controler_0/Command_Decoder_0/counter\[28\] -fixed false -x 745 -y 43
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[31\] -fixed false -x 750 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[23\] -fixed false -x 156 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 918 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJS/b3_P_F_6_1_0_RNI6C9J2 -fixed false -x 19 -y 33
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[10\] -fixed false -x 885 -y 10
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_29_iv\[31\] -fixed false -x 867 -y 9
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 681 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 686 -y 123
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_iv\[31\] -fixed false -x 829 -y 6
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[36\] -fixed false -x 950 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr4 -fixed false -x 406 -y 24
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[17\] -fixed false -x 1267 -y 138
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[12\] -fixed false -x 785 -y 19
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit\[0\] -fixed false -x 791 -y 49
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 1253 -y 130
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[15\] -fixed false -x 1291 -y 193
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[410\] -fixed false -x 35 -y 25
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect -fixed false -x 615 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 871 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[22\] -fixed false -x 239 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 734 -y 64
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[16\] -fixed false -x 922 -y 72
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 -fixed false -x 842 -y 51
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b5_uU_cL7 -fixed false -x 369 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[5\] -fixed false -x 63 -y 7
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_15_iv_0\[31\] -fixed false -x 879 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[66\] -fixed false -x 70 -y 16
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[5\] -fixed false -x 671 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[89\] -fixed false -x 60 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[19\] -fixed false -x 118 -y 19
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[94\] -fixed false -x 70 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGI5/b3_P_F_6_1_0 -fixed false -x 184 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[83\] -fixed false -x 22 -y 42
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[1\] -fixed false -x 614 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1352 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 846 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[179\] -fixed false -x 173 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1163 -y 175
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[5\] -fixed false -x 682 -y 51
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 1192 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO -fixed false -x 1326 -y 114
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[59\] -fixed false -x 2123 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[5\] -fixed false -x 729 -y 88
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[28\] -fixed false -x 788 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1\[8\] -fixed false -x 987 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[1\] -fixed false -x 645 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_1 -fixed false -x 435 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSm/b3_P_F_6_1_RNIVATH2 -fixed false -x 87 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[114\] -fixed false -x 225 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1221 -y 154
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[96\] -fixed false -x 102 -y 37
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[13\] -fixed false -x 656 -y 73
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[17\] -fixed false -x 674 -y 18
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[6\] -fixed false -x 683 -y 69
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[30\] -fixed false -x 690 -y 73
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_RNO\[0\] -fixed false -x 1149 -y 171
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_1\[4\] -fixed false -x 266 -y 21
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNICHG01\[28\] -fixed false -x 936 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAV/b3_P_F_6_2_1_1_1 -fixed false -x 24 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[159\] -fixed false -x 103 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[100\] -fixed false -x 169 -y 37
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[56\] -fixed false -x 1524 -y 138
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[190\] -fixed false -x 230 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set_RNO -fixed false -x 876 -y 54
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0\[8\] -fixed false -x 1040 -y 124
set_location -inst_name Controler_0/Command_Decoder_0/cmd_data_RNIEH4S2\[14\] -fixed false -x 633 -y 81
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 919 -y 49
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[6\] -fixed false -x 648 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 785 -y 126
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[47\] -fixed false -x 328 -y 10
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[23\] -fixed false -x 775 -y 42
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[29\] -fixed false -x 945 -y 46
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[50\] -fixed false -x 2005 -y 288
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 967 -y 49
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_\[7\] -fixed false -x 989 -y 109
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[3\] -fixed false -x 770 -y 19
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 800 -y 46
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[4\] -fixed false -x 713 -y 79
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2\[3\] -fixed false -x 602 -y 75
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[4\] -fixed false -x 624 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJV/b3_P_F_6_2_1_1_1 -fixed false -x 103 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 715 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[5\] -fixed false -x 608 -y 166
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 877 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[14\] -fixed false -x 718 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[25\] -fixed false -x 813 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[43\] -fixed false -x 186 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[5\] -fixed false -x 1237 -y 157
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[1\] -fixed false -x 702 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 1250 -y 129
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[4\] -fixed false -x 936 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_1_RNIS1EC2 -fixed false -x 62 -y 27
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[2\] -fixed false -x 726 -y 10
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[47\] -fixed false -x 389 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1321 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[38\] -fixed false -x 873 -y 67
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 860 -y 34
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[8\] -fixed false -x 836 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH95 -fixed false -x 301 -y 21
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[10\] -fixed false -x 647 -y 43
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[58\] -fixed false -x 303 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[43\] -fixed false -x 269 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[11\] -fixed false -x 35 -y 7
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[4\] -fixed false -x 757 -y 49
set_location -inst_name UART_Protocol_0/mko_0/counter\[19\] -fixed false -x 491 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 668 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[13\] -fixed false -x 757 -y 21
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID_RNIJ8MV1\[3\] -fixed false -x 725 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[163\] -fixed false -x 120 -y 34
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[4\] -fixed false -x 932 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[140\] -fixed false -x 189 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 1207 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 1240 -y 118
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_7_RNICOAU5 -fixed false -x 369 -y 3
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[21\] -fixed false -x 622 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[38\] -fixed false -x 759 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_2_1_1_1 -fixed false -x 268 -y 30
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[9\] -fixed false -x 476 -y 228
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJI/b6_BATJwN_4 -fixed false -x 14 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 -fixed false -x 839 -y 24
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter_c1 -fixed false -x 821 -y 72
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 768 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0\[1\] -fixed false -x 300 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[169\] -fixed false -x 154 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 1346 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1349 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 890 -y 73
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[9\] -fixed false -x 671 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 1308 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[5\] -fixed false -x 712 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[6\] -fixed false -x 422 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 703 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[14\] -fixed false -x 886 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[80\] -fixed false -x 285 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_1_0 -fixed false -x 101 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 835 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[20\] -fixed false -x 711 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[16\] -fixed false -x 756 -y 84
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[1\] -fixed false -x 770 -y 61
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0_a4_1\[0\] -fixed false -x 747 -y 9
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[11\] -fixed false -x 796 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[54\] -fixed false -x 167 -y 9
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[11\] -fixed false -x 886 -y 42
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[21\] -fixed false -x 291 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0\[7\] -fixed false -x 806 -y 91
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[199\] -fixed false -x 90 -y 16
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg\[1\] -fixed false -x 612 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[8\] -fixed false -x 754 -y 76
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT\[5\] -fixed false -x 349 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[32\] -fixed false -x 156 -y 19
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2\[2\] -fixed false -x 762 -y 45
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[25\] -fixed false -x 725 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 781 -y 64
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8\[6\] -fixed false -x 670 -y 75
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[26\] -fixed false -x 830 -y 73
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 783 -y 58
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 803 -y 46
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[3\] -fixed false -x 676 -y 49
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter\[3\] -fixed false -x 1053 -y 172
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_0 -fixed false -x 360 -y 3
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[3\] -fixed false -x 919 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[75\] -fixed false -x 50 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[49\] -fixed false -x 162 -y 10
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 615 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSl/b6_BATJwN_4 -fixed false -x 237 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[8\] -fixed false -x 857 -y 31
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 979 -y 85
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[148\] -fixed false -x 215 -y 31
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 960 -y 88
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[14\] -fixed false -x 652 -y 48
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 916 -y 49
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 901 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0\[6\] -fixed false -x 991 -y 106
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT\[6\] -fixed false -x 346 -y 28
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_11 -fixed false -x 1124 -y 168
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 890 -y 70
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[4\] -fixed false -x 711 -y 55
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2\[14\] -fixed false -x 620 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 704 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQe0/b6_BATJwN_4 -fixed false -x 145 -y 18
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_0 -fixed false -x 628 -y 69
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_RNIBCIE -fixed false -x 1156 -y 162
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[385\] -fixed false -x 46 -y 22
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 797 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[38\] -fixed false -x 311 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[182\] -fixed false -x 183 -y 16
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[48\] -fixed false -x 1129 -y 342
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[19\] -fixed false -x 298 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[13\] -fixed false -x 690 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[11\] -fixed false -x 379 -y 4
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[10\] -fixed false -x 684 -y 87
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter\[2\] -fixed false -x 782 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 823 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[155\] -fixed false -x 72 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b6_Ocm0rW_o3\[2\] -fixed false -x 388 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIIDC7\[0\] -fixed false -x 937 -y 42
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[5\] -fixed false -x 646 -y 76
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 897 -y 76
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[25\] -fixed false -x 298 -y 15
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_2 -fixed false -x 740 -y 84
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[15\] -fixed false -x 616 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 1258 -y 127
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[152\] -fixed false -x 128 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[36\] -fixed false -x 401 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2\[2\] -fixed false -x 847 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1530 -y 139
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[103\] -fixed false -x 319 -y 34
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[18\] -fixed false -x 772 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUV/b3_P_F_6_1_0 -fixed false -x 132 -y 15
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[12\] -fixed false -x 764 -y 37
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[5\] -fixed false -x 1011 -y 262
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 -fixed false -x 669 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAq/b3_P_F_6_1_0_RNIJU463 -fixed false -x 33 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_1 -fixed false -x 115 -y 33
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[49\] -fixed false -x 394 -y 22
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0\[3\] -fixed false -x 681 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 1344 -y 118
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[2\] -fixed false -x 155 -y 189
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 729 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b6_BATJwN_4 -fixed false -x 442 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 1333 -y 124
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[1\] -fixed false -x 924 -y 180
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[132\] -fixed false -x 47 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[14\] -fixed false -x 142 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un28_b5_PRWcJ_axbxc2 -fixed false -x 244 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[136\] -fixed false -x 83 -y 42
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[0\] -fixed false -x 717 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 769 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b6_BATJwN_4 -fixed false -x 230 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 -fixed false -x 839 -y 51
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 918 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85\[0\] -fixed false -x 719 -y 15
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[4\] -fixed false -x 1302 -y 192
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[5\] -fixed false -x 715 -y 72
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[13\] -fixed false -x 703 -y 52
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_16_iv\[31\] -fixed false -x 873 -y 6
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[6\] -fixed false -x 1026 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[26\] -fixed false -x 114 -y 22
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[1\] -fixed false -x 690 -y 49
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 -fixed false -x 481 -y 153
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2\[1\] -fixed false -x 761 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUq/b3_P_F_6_1_0 -fixed false -x 141 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 839 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_2_1_1 -fixed false -x 257 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 887 -y 150
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s\[8\] -fixed false -x 301 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[122\] -fixed false -x 131 -y 43
set_location -inst_name ident_coreinst/comm_block_INST/b14_PLF_KDy1_qE33z_5 -fixed false -x 323 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 898 -y 76
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 636 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[6\] -fixed false -x 294 -y 24
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[9\] -fixed false -x 646 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 761 -y 22
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[8\] -fixed false -x 751 -y 36
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[28\] -fixed false -x 938 -y 60
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[9\] -fixed false -x 661 -y 54
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1\[8\] -fixed false -x 1034 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 572 -y 16
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[15\] -fixed false -x 335 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 912 -y 72
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[20\] -fixed false -x 800 -y 61
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 -fixed false -x 713 -y 72
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_Z\[1\] -fixed false -x 753 -y 46
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[21\] -fixed false -x 740 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[450\] -fixed false -x 75 -y 34
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[8\] -fixed false -x 766 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[105\] -fixed false -x 218 -y 28
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[18\] -fixed false -x 818 -y 57
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[3\] -fixed false -x 813 -y 70
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 961 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[0\] -fixed false -x 702 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_1 -fixed false -x 70 -y 27
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2_1 -fixed false -x 1151 -y 171
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data\[17\] -fixed false -x 901 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[17\] -fixed false -x 714 -y 28
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 -fixed false -x 667 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJd/b3_P_F_6_1 -fixed false -x 49 -y 6
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 811 -y 61
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[13\] -fixed false -x 588 -y 10
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2\[0\] -fixed false -x 601 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_2_1_1_1 -fixed false -x 158 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[152\] -fixed false -x 91 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 1190 -y 145
set_location -inst_name ident_coreinst/FTDI_INST/b8_uKr_IFLY/b11_nYByBFtg_XH_0_a2_2 -fixed false -x 347 -y 24
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8 -fixed false -x 729 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[151\] -fixed false -x 88 -y 28
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[15\] -fixed false -x 638 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAp/b3_P_F_6_2_1_1 -fixed false -x 18 -y 9
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_valid_RNIGSC11 -fixed false -x 927 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[159\] -fixed false -x 127 -y 31
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/first_byte -fixed false -x 731 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[20\] -fixed false -x 942 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 943 -y 49
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[19\] -fixed false -x 728 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[5\] -fixed false -x 1283 -y 172
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 864 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJI/b3_P_F_6_1 -fixed false -x 18 -y 33
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[23\] -fixed false -x 330 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[14\] -fixed false -x 377 -y 10
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 1544 -y 124
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[0\] -fixed false -x 944 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[34\] -fixed false -x 711 -y 27
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[1\] -fixed false -x 649 -y 63
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[0\] -fixed false -x 930 -y 51
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 855 -y 70
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[22\] -fixed false -x 804 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 791 -y 144
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b8_2S5I_CuY_RNO -fixed false -x 241 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[5\] -fixed false -x 254 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 837 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_z/o_10 -fixed false -x 65 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_1_0_RNI3V143 -fixed false -x 437 -y 18
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter_RNO\[0\] -fixed false -x 789 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_1 -fixed false -x 179 -y 39
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI3QD7\[6\] -fixed false -x 706 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 894 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.un27_b7_nYhI39s_RNIV2QD3 -fixed false -x 252 -y 24
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 939 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 1354 -y 117
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[8\] -fixed false -x 659 -y 57
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[22\] -fixed false -x 823 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[138\] -fixed false -x 82 -y 42
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_i_m2\[22\] -fixed false -x 706 -y 51
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[22\] -fixed false -x 865 -y 16
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[15\] -fixed false -x 631 -y 73
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 906 -y 58
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[21\] -fixed false -x 406 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 882 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[0\] -fixed false -x 846 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[4\] -fixed false -x 245 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 853 -y 70
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 956 -y 61
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1538 -y 123
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[116\] -fixed false -x 231 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[162\] -fixed false -x 128 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[41\] -fixed false -x 221 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr\[1\] -fixed false -x 317 -y 25
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[7\] -fixed false -x 713 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[129\] -fixed false -x 297 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[109\] -fixed false -x 108 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[7\] -fixed false -x 748 -y 76
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[32\] -fixed false -x 684 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_2_1_1_1 -fixed false -x 44 -y 21
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[32\] -fixed false -x 828 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[19\] -fixed false -x 35 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 817 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[116\] -fixed false -x 217 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/N_873_a2_4 -fixed false -x 223 -y 42
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[18\] -fixed false -x 852 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs\[1\] -fixed false -x 406 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 767 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set -fixed false -x 677 -y 19
set_location -inst_name Controler_0/Reset_Controler_0/state_reg_RNO\[4\] -fixed false -x 688 -y 54
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[23\] -fixed false -x 725 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGU5/b3_P_F_6_1_0 -fixed false -x 121 -y 18
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[5\] -fixed false -x 715 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1235 -y 184
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary\[3\] -fixed false -x 628 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un5_b12_oFTt_v5rb3b4\[139\] -fixed false -x 70 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[26\] -fixed false -x 637 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk2.b8_nczQ_DYg\[7\] -fixed false -x 214 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 614 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[1\] -fixed false -x 39 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[16\] -fixed false -x 393 -y 4
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[27\] -fixed false -x 925 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 961 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[6\] -fixed false -x 852 -y 61
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO -fixed false -x 746 -y 90
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO -fixed false -x 688 -y 102
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[8\] -fixed false -x 800 -y 34
set_location -inst_name Controler_0/gpio_controler_0/un11_read_signal_4_0_a2_RNIOCS52 -fixed false -x 643 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 1314 -y 150
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[31\] -fixed false -x 668 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_2_1_1 -fixed false -x 44 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b6_BATJwN_4 -fixed false -x 158 -y 33
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI05G01\[22\] -fixed false -x 949 -y 54
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2\[1\] -fixed false -x 806 -y 75
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[8\] -fixed false -x 717 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_ofmZd_rGt\[41\] -fixed false -x 175 -y 21
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[14\] -fixed false -x 828 -y 79
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_7_5 -fixed false -x 383 -y 24
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[80\] -fixed false -x 159 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 1276 -y 144
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 881 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[22\] -fixed false -x 704 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQS0/b3_P_F_6_1 -fixed false -x 109 -y 24
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[12\] -fixed false -x 191 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[433\] -fixed false -x 58 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[13\] -fixed false -x 892 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[10\] -fixed false -x 23 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[183\] -fixed false -x 218 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 954 -y 61
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[9\] -fixed false -x 754 -y 49
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer\[1\] -fixed false -x 751 -y 58
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 -fixed false -x 712 -y 42
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_1\[14\] -fixed false -x 631 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[132\] -fixed false -x 77 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set -fixed false -x 833 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_B/o_11 -fixed false -x 25 -y 36
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 888 -y 76
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer\[6\] -fixed false -x 682 -y 48
set_location -inst_name Controler_0/gpio_controler_0/state_reg_RNO\[0\] -fixed false -x 689 -y 54
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[11\] -fixed false -x 612 -y 46
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[5\] -fixed false -x 938 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_2_1_1_1 -fixed false -x 32 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRp/b3_P_F_6_1_0_RNIBUHU2 -fixed false -x 80 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[27\] -fixed false -x 29 -y 10
set_location -inst_name Controler_0/gpio_controler_0/un11_read_signal_0_a2 -fixed false -x 636 -y 72
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 799 -y 46
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un5_b5_PRWcJ_axbxc4 -fixed false -x 390 -y 24
set_location -inst_name Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4 -fixed false -x 948 -y 180
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[111\] -fixed false -x 110 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_0\[3\] -fixed false -x 377 -y 36
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[16\] -fixed false -x 747 -y 24
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 771 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0\[4\] -fixed false -x 1052 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[10\] -fixed false -x 892 -y 36
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[8\] -fixed false -x 481 -y 315
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[17\] -fixed false -x 1026 -y 249
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 977 -y 85
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[12\] -fixed false -x 847 -y 69
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_0_o2 -fixed false -x 866 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 851 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[38\] -fixed false -x 410 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_2S5I_vPL9_0 -fixed false -x 251 -y 24
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_28_iv_0\[31\] -fixed false -x 840 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b6_BATJwN_4 -fixed false -x 41 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1OTU -fixed false -x 789 -y 126
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ\[0\] -fixed false -x 387 -y 25
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[27\] -fixed false -x 593 -y 60
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4\[0\] -fixed false -x 791 -y 51
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 806 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[18\] -fixed false -x 304 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 800 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[148\] -fixed false -x 86 -y 27
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[12\] -fixed false -x 626 -y 79
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0\[5\] -fixed false -x 742 -y 60
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[21\] -fixed false -x 866 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_1 -fixed false -x 240 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[25\] -fixed false -x 765 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[1\] -fixed false -x 739 -y 30
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[6\] -fixed false -x 707 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_2_1_1_1 -fixed false -x 176 -y 39
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_1_0 -fixed false -x 22 -y 24
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[18\] -fixed false -x 1029 -y 183
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 762 -y 18
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[7\] -fixed false -x 973 -y 82
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 749 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[472\] -fixed false -x 100 -y 31
set_location -inst_name Controler_0/ADI_SPI_0/counter_3\[3\] -fixed false -x 597 -y 51
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[8\] -fixed false -x 712 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_125 -fixed false -x 116 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[11\] -fixed false -x 1046 -y 127
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[38\] -fixed false -x 826 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[29\] -fixed false -x 251 -y 43
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[4\] -fixed false -x 810 -y 75
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[3\] -fixed false -x 789 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_1_RNICEH82 -fixed false -x 102 -y 33
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[7\] -fixed false -x 151 -y 237
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs -fixed false -x 614 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[14\] -fixed false -x 217 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[38\] -fixed false -x 727 -y 27
set_location -inst_name Communication_Switch_0/read_data_frame_1\[0\] -fixed false -x 752 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[127\] -fixed false -x 59 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[24\] -fixed false -x 638 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[69\] -fixed false -x 52 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[23\] -fixed false -x 753 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_1_0_RNIMRQM2 -fixed false -x 181 -y 30
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[33\] -fixed false -x 829 -y 45
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[5\] -fixed false -x 717 -y 25
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[14\] -fixed false -x 900 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1280 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2\[10\] -fixed false -x 811 -y 91
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[3\] -fixed false -x 988 -y 181
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[11\] -fixed false -x 262 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[0\] -fixed false -x 656 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_1_0 -fixed false -x 430 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 895 -y 79
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 847 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[13\] -fixed false -x 143 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b6_BATJwN_4 -fixed false -x 174 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[123\] -fixed false -x 151 -y 31
set_location -inst_name Controler_0/Command_Decoder_0/counter\[20\] -fixed false -x 737 -y 43
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[4\] -fixed false -x 667 -y 54
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[13\] -fixed false -x 878 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJn/b3_P_F_6_1 -fixed false -x 104 -y 9
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[13\] -fixed false -x 872 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[25\] -fixed false -x 663 -y 18
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[10\] -fixed false -x 641 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[139\] -fixed false -x 113 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 794 -y 63
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[22\] -fixed false -x 814 -y 34
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[25\] -fixed false -x 350 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[81\] -fixed false -x 33 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[11\] -fixed false -x 45 -y 10
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[3\] -fixed false -x 690 -y 52
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[3\] -fixed false -x 811 -y 70
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[23\] -fixed false -x 333 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 879 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAm/b3_P_F_6_2_1_1 -fixed false -x 62 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[50\] -fixed false -x 274 -y 46
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[27\] -fixed false -x 790 -y 81
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_1_0 -fixed false -x 426 -y 18
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[7\] -fixed false -x 674 -y 49
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[2\] -fixed false -x 662 -y 76
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2\[1\] -fixed false -x 861 -y 33
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[17\] -fixed false -x 933 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_4 -fixed false -x 777 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[15\] -fixed false -x 682 -y 87
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 806 -y 46
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[1\] -fixed false -x 962 -y 175
set_location -inst_name Controler_0/ADI_SPI_0/counter_3\[1\] -fixed false -x 593 -y 48
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 801 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[25\] -fixed false -x 954 -y 45
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[19\] -fixed false -x 392 -y 4
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[5\] -fixed false -x 956 -y 54
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 881 -y 76
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[9\] -fixed false -x 996 -y 180
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m15 -fixed false -x 329 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[37\] -fixed false -x 406 -y 16
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 -fixed false -x 780 -y 33
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[19\] -fixed false -x 376 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 936 -y 49
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa -fixed false -x 1122 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 694 -y 103
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSV/b3_P_F_6_1_0_RNIVBLC2 -fixed false -x 105 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1286 -y 151
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[25\] -fixed false -x 662 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[13\] -fixed false -x 374 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[18\] -fixed false -x 238 -y 43
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[0\] -fixed false -x 691 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[230\] -fixed false -x 147 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 941 -y 52
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 881 -y 58
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[31\] -fixed false -x 930 -y 72
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[34\] -fixed false -x 788 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[34\] -fixed false -x 375 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[137\] -fixed false -x 62 -y 25
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[12\] -fixed false -x 672 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[164\] -fixed false -x 164 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[85\] -fixed false -x 45 -y 31
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[7\] -fixed false -x 877 -y 7
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[7\] -fixed false -x 847 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[180\] -fixed false -x 100 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[65\] -fixed false -x 32 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[34\] -fixed false -x 929 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2\[9\] -fixed false -x 1193 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 1237 -y 138
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 685 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[8\] -fixed false -x 860 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[334\] -fixed false -x 249 -y 37
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1\[0\] -fixed false -x 684 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbq/b3_P_F_6_1_0 -fixed false -x 47 -y 36
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[3\] -fixed false -x 717 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[6\] -fixed false -x 1251 -y 175
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa -fixed false -x 653 -y 54
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_0\[6\] -fixed false -x 1155 -y 171
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[3\] -fixed false -x 714 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[121\] -fixed false -x 228 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 776 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[146\] -fixed false -x 69 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 1210 -y 118
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[173\] -fixed false -x 137 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/dst_req_d -fixed false -x 362 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 884 -y 52
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[26\] -fixed false -x 919 -y 55
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[4\] -fixed false -x 755 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[19\] -fixed false -x 702 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[156\] -fixed false -x 200 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3ce\[5\] -fixed false -x 358 -y 33
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[0\] -fixed false -x 944 -y 60
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Enable_F_i_a2_2 -fixed false -x 1025 -y 171
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[42\] -fixed false -x 405 -y 16
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[1\] -fixed false -x 325 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 857 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[10\] -fixed false -x 640 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[17\] -fixed false -x 291 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_1_0_RNINKSA2 -fixed false -x 71 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[149\] -fixed false -x 148 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 956 -y 64
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[31\] -fixed false -x 329 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 778 -y 73
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[2\] -fixed false -x 938 -y 174
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[16\] -fixed false -x 721 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1283 -y 136
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 805 -y 46
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[97\] -fixed false -x 59 -y 37
set_location -inst_name UART_Protocol_0/mko_0/counter\[18\] -fixed false -x 490 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[11\] -fixed false -x 744 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO\[10\] -fixed false -x 256 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 1318 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[28\] -fixed false -x 732 -y 24
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[42\] -fixed false -x 815 -y 213
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b6_BATJwN_4 -fixed false -x 261 -y 36
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[19\] -fixed false -x 767 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[11\] -fixed false -x 20 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[128\] -fixed false -x 40 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 906 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 873 -y 75
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[31\] -fixed false -x 948 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ\[5\] -fixed false -x 242 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 783 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[180\] -fixed false -x 93 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 757 -y 78
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[22\] -fixed false -x 850 -y 76
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[3\] -fixed false -x 707 -y 51
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[41\] -fixed false -x 430 -y 22
set_location -inst_name Controler_0/ADI_SPI_0/sclk_4 -fixed false -x 595 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1618 -y 123
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_31_iv\[31\] -fixed false -x 877 -y 9
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[1\] -fixed false -x 730 -y 90
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_2_1_1 -fixed false -x 20 -y 24
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[21\] -fixed false -x 670 -y 82
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[23\] -fixed false -x 742 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[142\] -fixed false -x 65 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 692 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ\[5\] -fixed false -x 392 -y 25
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[57\] -fixed false -x 1349 -y 168
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO\[1\] -fixed false -x 369 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[14\] -fixed false -x 886 -y 15
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[4\] -fixed false -x 1150 -y 172
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[4\] -fixed false -x 1132 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_1_0 -fixed false -x 170 -y 42
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[25\] -fixed false -x 1943 -y 42
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 936 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQ50/b3_P_F_6_2_1_1_1 -fixed false -x 148 -y 18
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[15\] -fixed false -x 198 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[24\] -fixed false -x 371 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 871 -y 73
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 726 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 -fixed false -x 727 -y 90
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_100 -fixed false -x 102 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_1_0_RNIM5772 -fixed false -x 50 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[36\] -fixed false -x 408 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[153\] -fixed false -x 107 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[92\] -fixed false -x 93 -y 37
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[5\] -fixed false -x 707 -y 58
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 892 -y 73
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[39\] -fixed false -x 755 -y 24
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[2\] -fixed false -x 710 -y 73
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[1\] -fixed false -x 869 -y 7
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[13\] -fixed false -x 374 -y 31
set_location -inst_name Controler_0/ADI_SPI_0/assert_data_3_0_a2 -fixed false -x 644 -y 45
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[7\] -fixed false -x 860 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[30\] -fixed false -x 306 -y 10
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 890 -y 78
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 954 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQS0/b6_BATJwN_4 -fixed false -x 108 -y 21
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[0\] -fixed false -x 705 -y 69
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[36\] -fixed false -x 706 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[8\] -fixed false -x 602 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[11\] -fixed false -x 899 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[112\] -fixed false -x 210 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 826 -y 57
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[20\] -fixed false -x 796 -y 60
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[14\] -fixed false -x 621 -y 55
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 817 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 945 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 882 -y 76
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 626 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[124\] -fixed false -x 310 -y 34
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[35\] -fixed false -x 432 -y 264
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 -fixed false -x 825 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[110\] -fixed false -x 311 -y 37
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0\[15\] -fixed false -x 643 -y 57
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs -fixed false -x 593 -y 75
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 -fixed false -x 761 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIR28G -fixed false -x 864 -y 144
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[28\] -fixed false -x 913 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b4_oYh0\[3\] -fixed false -x 265 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqp/b3_P_F_6_1 -fixed false -x 205 -y 30
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF -fixed false -x 320 -y 21
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[12\] -fixed false -x 633 -y 78
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[17\] -fixed false -x 874 -y 10
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 645 -y 106
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[113\] -fixed false -x 219 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbI/b3_P_F_6_1 -fixed false -x 71 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1246 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 698 -y 99
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[140\] -fixed false -x 103 -y 25
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[144\] -fixed false -x 197 -y 25
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[3\] -fixed false -x 736 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_2_1_1_1 -fixed false -x 80 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_1_0 -fixed false -x 185 -y 30
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[1\] -fixed false -x 663 -y 31
set_location -inst_name Controler_0/Reset_Controler_0/un1_state_reg_2 -fixed false -x 637 -y 63
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[1\] -fixed false -x 700 -y 55
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[28\] -fixed false -x 688 -y 73
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 843 -y 75
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_1_RNIPS0D2 -fixed false -x 432 -y 21
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[2\] -fixed false -x 754 -y 78
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[11\] -fixed false -x 882 -y 42
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[16\] -fixed false -x 830 -y 78
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[36\] -fixed false -x 713 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[4\] -fixed false -x 855 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_1_0 -fixed false -x 182 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 642 -y 106
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[4\] -fixed false -x 227 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[73\] -fixed false -x 110 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1\[4\] -fixed false -x 877 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[117\] -fixed false -x 309 -y 34
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 -fixed false -x 786 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[3\] -fixed false -x 312 -y 18
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[11\] -fixed false -x 1051 -y 183
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_1 -fixed false -x 435 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[16\] -fixed false -x 829 -y 79
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[4\] -fixed false -x 728 -y 88
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 774 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[3\] -fixed false -x 931 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_0\[3\] -fixed false -x 275 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[189\] -fixed false -x 235 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[116\] -fixed false -x 122 -y 43
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[4\] -fixed false -x 1001 -y 181
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[84\] -fixed false -x 36 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 790 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[7\] -fixed false -x 16 -y 16
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 994 -y 81
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[13\] -fixed false -x 602 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_7/o -fixed false -x 252 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[492\] -fixed false -x 159 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 -fixed false -x 878 -y 54
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk1.b9_PSyil9s_2 -fixed false -x 389 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 656 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[8\] -fixed false -x 433 -y 22
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[24\] -fixed false -x 1942 -y 42
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 948 -y 78
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 882 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[313\] -fixed false -x 165 -y 37
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs -fixed false -x 598 -y 72
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[9\] -fixed false -x 373 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRHND1 -fixed false -x 863 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 823 -y 64
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[21\] -fixed false -x 841 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[2\] -fixed false -x 53 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1224 -y 183
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 653 -y 175
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[12\] -fixed false -x 360 -y 15
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[1\] -fixed false -x 629 -y 58
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[42\] -fixed false -x 391 -y 18
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[1\] -fixed false -x 772 -y 19
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[9\] -fixed false -x 929 -y 72
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[17\] -fixed false -x 297 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1062 -y 135
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqp/b6_BATJwN_4 -fixed false -x 207 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[38\] -fixed false -x 386 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_15_5_i_m2_2_1 -fixed false -x 356 -y 21
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[3\] -fixed false -x 2137 -y 255
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[28\] -fixed false -x 936 -y 60
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[29\] -fixed false -x 519 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 866 -y 46
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO -fixed false -x 719 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 696 -y 127
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[15\] -fixed false -x 892 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 693 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 812 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 753 -y 64
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[1\] -fixed false -x 624 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[19\] -fixed false -x 288 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQe0/b3_P_F_6_1 -fixed false -x 154 -y 18
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[83\] -fixed false -x 168 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 953 -y 43
set_location -inst_name Controler_0/ADI_SPI_0/sdio_1_RNO -fixed false -x 645 -y 45
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 809 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAq/b3_P_F_6_2_1_1_1 -fixed false -x 25 -y 6
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[25\] -fixed false -x 350 -y 9
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[36\] -fixed false -x 355 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_2_1_1_1 -fixed false -x 266 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 882 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[187\] -fixed false -x 191 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 789 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 830 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 663 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[130\] -fixed false -x 40 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 780 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[8\] -fixed false -x 726 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[35\] -fixed false -x 728 -y 21
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[8\] -fixed false -x 1004 -y 181
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[5\] -fixed false -x 884 -y 7
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[33\] -fixed false -x 831 -y 64
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[11\] -fixed false -x 804 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[4\] -fixed false -x 259 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[151\] -fixed false -x 296 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 646 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[218\] -fixed false -x 121 -y 16
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[8\] -fixed false -x 835 -y 79
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[31\] -fixed false -x 767 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[30\] -fixed false -x 121 -y 10
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1175 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_118 -fixed false -x 146 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_o2_RNI3PGK1 -fixed false -x 263 -y 27
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3\[3\] -fixed false -x 1143 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[25\] -fixed false -x 764 -y 21
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[13\] -fixed false -x 660 -y 51
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 867 -y 43
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 681 -y 100
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[5\] -fixed false -x 1607 -y 255
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[17\] -fixed false -x 375 -y 10
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[110\] -fixed false -x 106 -y 19
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[35\] -fixed false -x 720 -y 24
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 770 -y 34
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 -fixed false -x 741 -y 57
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[7\] -fixed false -x 668 -y 51
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 787 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAp/b3_P_F_6_2_1_1_1 -fixed false -x 17 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[7\] -fixed false -x 752 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[43\] -fixed false -x 186 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_90 -fixed false -x 78 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 747 -y 19
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[6\] -fixed false -x 606 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1\[9\] -fixed false -x 984 -y 109
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[17\] -fixed false -x 815 -y 58
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[2\] -fixed false -x 1136 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF4 -fixed false -x 311 -y 24
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 677 -y 106
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[52\] -fixed false -x 166 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_1_0_RNI5C752 -fixed false -x 157 -y 39
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[39\] -fixed false -x 790 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[1\] -fixed false -x 355 -y 15
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[39\] -fixed false -x 818 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr\[2\] -fixed false -x 272 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 792 -y 64
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2_0\[3\] -fixed false -x 887 -y 69
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[20\] -fixed false -x 2092 -y 198
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[9\] -fixed false -x 862 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[28\] -fixed false -x 860 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 695 -y 172
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 979 -y 84
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[3\] -fixed false -x 662 -y 49
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[39\] -fixed false -x 745 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 789 -y 73
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[24\] -fixed false -x 941 -y 54
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[7\] -fixed false -x 696 -y 63
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[27\] -fixed false -x 776 -y 63
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset -fixed false -x 698 -y 79
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[15\] -fixed false -x 1027 -y 97
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[20\] -fixed false -x 890 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b14_2_St6KCa_jHv_914_d -fixed false -x 250 -y 24
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 974 -y 85
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 782 -y 64
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[16\] -fixed false -x 202 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[21\] -fixed false -x 942 -y 57
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[15\] -fixed false -x 863 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[66\] -fixed false -x 80 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[155\] -fixed false -x 295 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 698 -y 127
set_location -inst_name Controler_0/ADI_SPI_1/counter\[0\] -fixed false -x 672 -y 43
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[10\] -fixed false -x 933 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 757 -y 144
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[13\] -fixed false -x 367 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJS/b3_P_F_6_2_1_1_1 -fixed false -x 16 -y 33
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[39\] -fixed false -x 334 -y 9
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[15\] -fixed false -x 659 -y 61
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[14\] -fixed false -x 657 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 1303 -y 117
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbn/b3_P_F_6_1 -fixed false -x 17 -y 36
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[8\] -fixed false -x 706 -y 61
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[5\] -fixed false -x 950 -y 78
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2 -fixed false -x 646 -y 45
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 884 -y 34
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[6\] -fixed false -x 715 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1276 -y 136
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_r_lnxob/o_7 -fixed false -x 436 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 678 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 819 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[12\] -fixed false -x 883 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[6\] -fixed false -x 49 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[0\] -fixed false -x 845 -y 37
set_location -inst_name UART_Protocol_1/mko_0/counter\[11\] -fixed false -x 731 -y 73
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[28\] -fixed false -x 857 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[73\] -fixed false -x 127 -y 16
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data\[10\] -fixed false -x 927 -y 60
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[27\] -fixed false -x 800 -y 54
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[20\] -fixed false -x 339 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_o2 -fixed false -x 262 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 884 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSV/b3_P_F_6_1_0 -fixed false -x 96 -y 15
set_location -inst_name Controler_0/gpio_controler_0/state_reg\[1\] -fixed false -x 692 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 1267 -y 144
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[8\] -fixed false -x 698 -y 64
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 848 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[152\] -fixed false -x 169 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[11\] -fixed false -x 686 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 624 -y 25
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[11\] -fixed false -x 1161 -y 172
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 970 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[9\] -fixed false -x 41 -y 16
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[20\] -fixed false -x 1995 -y 201
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[177\] -fixed false -x 135 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/b12_PSyi_KyDbLbb_0_sqmuxa -fixed false -x 391 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[149\] -fixed false -x 78 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 791 -y 72
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 799 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_1_0_RNIRGLH2 -fixed false -x 161 -y 33
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_\[4\] -fixed false -x 733 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[6\] -fixed false -x 640 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_97 -fixed false -x 88 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 910 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0\[6\] -fixed false -x 266 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[18\] -fixed false -x 710 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[4\] -fixed false -x 425 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[29\] -fixed false -x 736 -y 19
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[2\] -fixed false -x 767 -y 52
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[48\] -fixed false -x 26 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSq/b3_P_F_6_1_0 -fixed false -x 213 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 1256 -y 129
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQn0/b3_P_F_6_2_1_1_1 -fixed false -x 156 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[28\] -fixed false -x 117 -y 9
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[11\] -fixed false -x 1048 -y 127
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[3\] -fixed false -x 672 -y 52
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[15\] -fixed false -x 828 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1152 -y 175
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNIB3031 -fixed false -x 908 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1\[9\] -fixed false -x 1036 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 909 -y 115
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[20\] -fixed false -x 924 -y 60
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[38\] -fixed false -x 864 -y 66
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_2 -fixed false -x 1129 -y 168
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[10\] -fixed false -x 371 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[15\] -fixed false -x 869 -y 64
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid -fixed false -x 747 -y 84
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2\[27\] -fixed false -x 966 -y 45
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_2 -fixed false -x 367 -y 3
set_location -inst_name Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2 -fixed false -x 592 -y 48
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[4\] -fixed false -x 619 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[9\] -fixed false -x 923 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_1_0 -fixed false -x 72 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 698 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQS0/b3_P_F_6_1_0_RNIKH5B3 -fixed false -x 118 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[18\] -fixed false -x 330 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[7\] -fixed false -x 69 -y 7
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[6\] -fixed false -x 598 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 886 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 740 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_6 -fixed false -x 361 -y 3
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[4\] -fixed false -x 1164 -y 184
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk3.b8_vABZ3qsY -fixed false -x 299 -y 25
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[3\] -fixed false -x 666 -y 51
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO\[2\] -fixed false -x 747 -y 57
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[6\] -fixed false -x 605 -y 79
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2\[3\] -fixed false -x 781 -y 69
set_location -inst_name Controler_0/gpio_controler_0/state_reg\[5\] -fixed false -x 691 -y 55
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 883 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 -fixed false -x 655 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[22\] -fixed false -x 849 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[5\] -fixed false -x 740 -y 85
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[23\] -fixed false -x 848 -y 60
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[0\] -fixed false -x 270 -y 16
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[30\] -fixed false -x 117 -y 34
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[2\] -fixed false -x 930 -y 61
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[2\] -fixed false -x 763 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[16\] -fixed false -x 885 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[41\] -fixed false -x 64 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[159\] -fixed false -x 76 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 871 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 544 -y 16
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[21\] -fixed false -x 689 -y 64
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[13\] -fixed false -x 635 -y 79
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[0\] -fixed false -x 685 -y 51
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23 -fixed false -x 617 -y 48
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 961 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[125\] -fixed false -x 198 -y 28
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[3\] -fixed false -x 751 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[0\] -fixed false -x 58 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[25\] -fixed false -x 309 -y 19
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_ns_a2\[4\] -fixed false -x 748 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[353\] -fixed false -x 252 -y 37
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary\[0\] -fixed false -x 774 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1628 -y 124
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[23\] -fixed false -x 333 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[4\] -fixed false -x 845 -y 70
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[33\] -fixed false -x 958 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[74\] -fixed false -x 57 -y 9
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[33\] -fixed false -x 766 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_2_1_1 -fixed false -x 159 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[54\] -fixed false -x 193 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 698 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 638 -y 34
set_location -inst_name Controler_0/Communication_CMD_MUX_0/Communication_REQ_2 -fixed false -x 760 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[65\] -fixed false -x 79 -y 15
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[19\] -fixed false -x 1022 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 829 -y 76
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[28\] -fixed false -x 937 -y 57
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 -fixed false -x 844 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[1\] -fixed false -x 276 -y 18
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[1\] -fixed false -x 967 -y 82
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[3\] -fixed false -x 707 -y 52
set_location -inst_name Controler_0/Reset_Controler_0/un7_write_signal_0_a2 -fixed false -x 641 -y 69
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[4\] -fixed false -x 923 -y 64
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[0\] -fixed false -x 1282 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_7 -fixed false -x 382 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 842 -y 67
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1 -fixed false -x 1133 -y 171
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 841 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[25\] -fixed false -x 128 -y 24
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[14\] -fixed false -x 757 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[105\] -fixed false -x 163 -y 37
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[15\] -fixed false -x 931 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 666 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[14\] -fixed false -x 862 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1537 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[12\] -fixed false -x 765 -y 85
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[35\] -fixed false -x 931 -y 63
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO\[0\] -fixed false -x 759 -y 60
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2 -fixed false -x 347 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUS/b3_P_F_6_1 -fixed false -x 112 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[25\] -fixed false -x 806 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set -fixed false -x 1226 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 1343 -y 118
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[16\] -fixed false -x 1292 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 853 -y 67
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m14_0 -fixed false -x 324 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 864 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[7\] -fixed false -x 912 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_C/o_11 -fixed false -x 138 -y 18
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[11\] -fixed false -x 660 -y 60
set_location -inst_name Controler_0/Reset_Controler_0/un20_write_signal_0_a2_0 -fixed false -x 640 -y 69
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[6\] -fixed false -x 1003 -y 174
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[16\] -fixed false -x 825 -y 42
set_location -inst_name Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_4 -fixed false -x 1125 -y 165
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[4\] -fixed false -x 627 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[184\] -fixed false -x 254 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[15\] -fixed false -x 253 -y 18
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[131\] -fixed false -x 212 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[3\] -fixed false -x 280 -y 22
set_location -inst_name CFG0_GND_INST -fixed false -x 260 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[258\] -fixed false -x 21 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 1246 -y 139
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[5\] -fixed false -x 606 -y 79
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3 -fixed false -x 624 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGS5/b3_P_F_6_1_0 -fixed false -x 223 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 1198 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 1288 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 837 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAn/b3_P_F_6_2_1_1 -fixed false -x 69 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_0\[13\] -fixed false -x 280 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_361_fast -fixed false -x 361 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[189\] -fixed false -x 84 -y 10
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 883 -y 54
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_1 -fixed false -x 441 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[22\] -fixed false -x 648 -y 21
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[2\] -fixed false -x 697 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[305\] -fixed false -x 175 -y 37
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[3\] -fixed false -x 325 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 802 -y 69
set_location -inst_name Controler_0/ADI_SPI_1/un1_tx_data_buffer\[3\] -fixed false -x 675 -y 48
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[13\] -fixed false -x 378 -y 4
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_2_1_1_1 -fixed false -x 242 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[13\] -fixed false -x 374 -y 10
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1219 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[2\] -fixed false -x 856 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQd0/b3_P_F_6_1_RNIMMAN3 -fixed false -x 161 -y 18
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[12\] -fixed false -x 657 -y 61
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[25\] -fixed false -x 347 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 901 -y 117
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[110\] -fixed false -x 206 -y 34
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 776 -y 34
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[1\] -fixed false -x 736 -y 30
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[2\] -fixed false -x 719 -y 70
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2\[5\] -fixed false -x 1035 -y 171
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b4_oYh0\[2\] -fixed false -x 373 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2\[8\] -fixed false -x 1054 -y 109
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[101\] -fixed false -x 29 -y 34
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2 -fixed false -x 698 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 876 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 1552 -y 124
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_1 -fixed false -x 432 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[68\] -fixed false -x 66 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[27\] -fixed false -x 310 -y 9
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[170\] -fixed false -x 108 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 673 -y 172
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[13\] -fixed false -x 671 -y 49
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[6\] -fixed false -x 780 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 609 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 -fixed false -x 788 -y 27
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[18\] -fixed false -x 730 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGql/b3_P_F_6_1_0_RNIGGDD2 -fixed false -x 229 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 1341 -y 123
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[23\] -fixed false -x 294 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1238 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1354 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 956 -y 52
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_6\[5\] -fixed false -x 675 -y 51
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[27\] -fixed false -x 932 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqd/b3_P_F_6_1 -fixed false -x 197 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[5\] -fixed false -x 291 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 1205 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 815 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_2_1_1 -fixed false -x 183 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[76\] -fixed false -x 106 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 644 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[149\] -fixed false -x 83 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 957 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 864 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 618 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[183\] -fixed false -x 190 -y 15
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[11\] -fixed false -x 604 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[3\] -fixed false -x 380 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b8_2S5I_CuY -fixed false -x 388 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1351 -y 100
set_location -inst_name Controler_0/Reset_Controler_0/un17_write_signal_0_a2 -fixed false -x 629 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 900 -y 117
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[5\] -fixed false -x 295 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[9\] -fixed false -x 731 -y 127
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[4\] -fixed false -x 402 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 861 -y 67
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[3\] -fixed false -x 744 -y 78
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_2 -fixed false -x 358 -y 18
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[12\] -fixed false -x 719 -y 58
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[29\] -fixed false -x 959 -y 54
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[10\] -fixed false -x 621 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 1233 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 785 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[88\] -fixed false -x 89 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRV/b3_P_F_6_2_1_1_1 -fixed false -x 77 -y 18
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0\[0\] -fixed false -x 804 -y 75
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[9\] -fixed false -x 802 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 797 -y 64
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[6\] -fixed false -x 715 -y 52
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 -fixed false -x 854 -y 15
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[2\] -fixed false -x 626 -y 58
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter_n4 -fixed false -x 789 -y 60
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 674 -y 22
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[12\] -fixed false -x 656 -y 60
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2\[5\] -fixed false -x 596 -y 72
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[4\] -fixed false -x 653 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[2\] -fixed false -x 14 -y 19
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[5\] -fixed false -x 665 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 1337 -y 123
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[16\] -fixed false -x 823 -y 61
set_location -inst_name Controler_0/Communication_ANW_MUX_0/state_reg_Z\[1\] -fixed false -x 833 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[39\] -fixed false -x 844 -y 64
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 876 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1223 -y 118
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_6\[1\] -fixed false -x 694 -y 51
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 1275 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[29\] -fixed false -x 804 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0\[6\] -fixed false -x 1042 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[12\] -fixed false -x 871 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 809 -y 31
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_Z\[0\] -fixed false -x 748 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/REN_d1 -fixed false -x 858 -y 37
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[34\] -fixed false -x 225 -y 309
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[65\] -fixed false -x 32 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1236 -y 118
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2\[15\] -fixed false -x 630 -y 81
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 872 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0\[0\] -fixed false -x 1048 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[25\] -fixed false -x 917 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[442\] -fixed false -x 64 -y 34
set_location -inst_name ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_15_5_i_m2_2_1 -fixed false -x 357 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 1244 -y 126
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[7\] -fixed false -x 744 -y 54
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO -fixed false -x 861 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 875 -y 76
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[11\] -fixed false -x 740 -y 27
set_location -inst_name Controler_0/ADI_SPI_1/divider_enable -fixed false -x 695 -y 43
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[3\] -fixed false -x 796 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2\[3\] -fixed false -x 720 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0 -fixed false -x 699 -y 87
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[12\] -fixed false -x 667 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 570 -y 16
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[1\] -fixed false -x 805 -y 58
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/un1_b8_jAA_KlCO_0_sqmuxa_1_i_0_a2_0 -fixed false -x 360 -y 21
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[21\] -fixed false -x 705 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[26\] -fixed false -x 854 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b7_OSr_J90_RNO_1 -fixed false -x 282 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 1205 -y 118
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[6\] -fixed false -x 675 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 633 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b14_2_St6KCa_jHv_914_1 -fixed false -x 249 -y 24
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[18\] -fixed false -x 941 -y 70
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[13\] -fixed false -x 894 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b6_Ocm0rW_1_0\[2\] -fixed false -x 381 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[4\] -fixed false -x 283 -y 19
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[2\] -fixed false -x 631 -y 21
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 860 -y 28
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[16\] -fixed false -x 934 -y 72
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_i_a2 -fixed false -x 934 -y 45
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[21\] -fixed false -x 697 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 882 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[165\] -fixed false -x 209 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJU/b6_BATJwN_4 -fixed false -x 50 -y 21
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs -fixed false -x 612 -y 69
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_6\[7\] -fixed false -x 681 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[3\] -fixed false -x 371 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[94\] -fixed false -x 29 -y 42
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[0\] -fixed false -x 704 -y 27
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 1001 -y 91
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[4\] -fixed false -x 976 -y 184
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b14_2_St6KCa_jHv_914_d_RNI5L431 -fixed false -x 248 -y 24
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_\[7\] -fixed false -x 736 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 791 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[10\] -fixed false -x 1159 -y 171
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf -fixed false -x 742 -y 10
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 626 -y 25
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[2\] -fixed false -x 607 -y 73
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[7\] -fixed false -x 798 -y 183
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[39\] -fixed false -x 122 -y 10
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4\[25\] -fixed false -x 1024 -y 171
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 853 -y 97
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[4\] -fixed false -x 796 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 691 -y 172
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[10\] -fixed false -x 367 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[40\] -fixed false -x 390 -y 18
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 1013 -y 91
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRl/b6_BATJwN_4 -fixed false -x 83 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 868 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 665 -y 28
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[6\] -fixed false -x 655 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1228 -y 184
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[31\] -fixed false -x 346 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 950 -y 45
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_1 -fixed false -x 420 -y 15
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[10\] -fixed false -x 650 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0\[5\] -fixed false -x 351 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[2\] -fixed false -x 45 -y 19
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0\[4\] -fixed false -x 683 -y 60
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[181\] -fixed false -x 36 -y 7
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9 -fixed false -x 777 -y 75
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[46\] -fixed false -x 393 -y 19
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_RNIQIME -fixed false -x 1123 -y 168
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAp/b3_P_F_6_1_RNI934V2 -fixed false -x 16 -y 9
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[2\] -fixed false -x 1147 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 715 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 885 -y 151
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 974 -y 87
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un28_b5_PRWcJ_axbxc3 -fixed false -x 240 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_1 -fixed false -x 42 -y 27
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b6_Ocm0rW_i_a3_0\[1\] -fixed false -x 361 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[24\] -fixed false -x 113 -y 25
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[6\] -fixed false -x 648 -y 63
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[6\] -fixed false -x 977 -y 180
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[141\] -fixed false -x 79 -y 9
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 -fixed false -x 684 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIV/b6_BATJwN_4 -fixed false -x 174 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 915 -y 79
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2\[5\] -fixed false -x 640 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[6\] -fixed false -x 1052 -y 118
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_127_0_a5_1 -fixed false -x 172 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[148\] -fixed false -x 117 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_2 -fixed false -x 210 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 642 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s\[7\] -fixed false -x 307 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1223 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 967 -y 46
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 954 -y 87
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 963 -y 48
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 783 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[66\] -fixed false -x 266 -y 43
set_location -inst_name Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status -fixed false -x 951 -y 180
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[6\] -fixed false -x 52 -y 16
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[5\] -fixed false -x 821 -y 73
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[6\] -fixed false -x 750 -y 85
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 644 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[30\] -fixed false -x 145 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 873 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_6\[0\] -fixed false -x 270 -y 15
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[2\] -fixed false -x 774 -y 58
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[20\] -fixed false -x 729 -y 52
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[7\] -fixed false -x 751 -y 76
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[19\] -fixed false -x 1834 -y 96
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM_RNO\[1\] -fixed false -x 379 -y 6
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_29 -fixed false -x 366 -y 15
set_location -inst_name Controler_0/Communication_ANW_MUX_0/state_reg_RNO\[0\] -fixed false -x 843 -y 51
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO -fixed false -x 624 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[116\] -fixed false -x 222 -y 25
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[19\] -fixed false -x 995 -y 183
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0\[4\] -fixed false -x 881 -y 69
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 -fixed false -x 667 -y 36
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[23\] -fixed false -x 743 -y 54
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv\[7\] -fixed false -x 380 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 1171 -y 144
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 966 -y 78
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[24\] -fixed false -x 1559 -y 69
set_location -inst_name UART_Protocol_0/mko_0/counter\[10\] -fixed false -x 482 -y 151
set_location -inst_name Controler_0/Command_Decoder_0/FaultCounter_Elapsed -fixed false -x 755 -y 43
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[3\] -fixed false -x 718 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1633 -y 126
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[26\] -fixed false -x 838 -y 16
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0 -fixed false -x 1154 -y 162
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 905 -y 115
set_location -inst_name ident_coreinst/comm_block_INST/b14_PLF_KDy1_qE33z_0 -fixed false -x 340 -y 24
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 975 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqp/b3_P_F_6_1_RNI914A2 -fixed false -x 206 -y 30
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[1\] -fixed false -x 1049 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[9\] -fixed false -x 658 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[52\] -fixed false -x 166 -y 10
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a3_0_a4\[6\] -fixed false -x 736 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s\[6\] -fixed false -x 320 -y 28
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns\[13\] -fixed false -x 607 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[3\] -fixed false -x 855 -y 63
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[10\] -fixed false -x 623 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 688 -y 22
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[30\] -fixed false -x 926 -y 69
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[11\] -fixed false -x 171 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[11\] -fixed false -x 738 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[6\] -fixed false -x 723 -y 127
set_location -inst_name Controler_0/Reset_Controler_0/un8_write_signal_2_0_a2 -fixed false -x 635 -y 69
set_location -inst_name Controler_0/Command_Decoder_0/counter\[9\] -fixed false -x 726 -y 43
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_20_iv\[31\] -fixed false -x 853 -y 9
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[5\] -fixed false -x 756 -y 52
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[2\] -fixed false -x 869 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[50\] -fixed false -x 170 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[58\] -fixed false -x 200 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 942 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[24\] -fixed false -x 18 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[87\] -fixed false -x 21 -y 42
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[20\] -fixed false -x 702 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[22\] -fixed false -x 391 -y 4
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[6\] -fixed false -x 651 -y 58
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[3\] -fixed false -x 798 -y 54
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[33\] -fixed false -x 884 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[38\] -fixed false -x 131 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 763 -y 76
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[0\] -fixed false -x 788 -y 51
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[5\] -fixed false -x 592 -y 73
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 -fixed false -x 869 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_8 -fixed false -x 764 -y 84
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 54 -y 70
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[41\] -fixed false -x 395 -y 7
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[1\] -fixed false -x 708 -y 75
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 -fixed false -x 822 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 1056 -y 136
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[13\] -fixed false -x 539 -y 16
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[33\] -fixed false -x 73 -y 37
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[8\] -fixed false -x 624 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[20\] -fixed false -x 298 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 756 -y 79
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[9\] -fixed false -x 931 -y 72
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1\[4\] -fixed false -x 755 -y 63
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[12\] -fixed false -x 847 -y 70
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[31\] -fixed false -x 778 -y 64
set_location -inst_name UART_Protocol_0/mko_0/counter\[14\] -fixed false -x 486 -y 151
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[6\] -fixed false -x 640 -y 57
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[10\] -fixed false -x 778 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 646 -y 172
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b5_uU_cL -fixed false -x 367 -y 37
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[3\] -fixed false -x 652 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b4_oYh0\[1\] -fixed false -x 273 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 835 -y 19
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[17\] -fixed false -x 923 -y 70
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_6\[0\] -fixed false -x 689 -y 51
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[4\] -fixed false -x 1533 -y 139
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[16\] -fixed false -x 807 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 970 -y 114
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[57\] -fixed false -x 223 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[23\] -fixed false -x 343 -y 9
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 1061 -y 136
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[24\] -fixed false -x 553 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 814 -y 174
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[0\] -fixed false -x 409 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 746 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[33\] -fixed false -x 948 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b15_vABZ3qsY_ub3Rme -fixed false -x 300 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[47\] -fixed false -x 185 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[10\] -fixed false -x 43 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 641 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[118\] -fixed false -x 123 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQp0/b3_P_F_6_1 -fixed false -x 160 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[12\] -fixed false -x 137 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[508\] -fixed false -x 189 -y 31
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[1\] -fixed false -x 1672 -y 336
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[40\] -fixed false -x 914 -y 288
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s\[1\] -fixed false -x 300 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2\[7\] -fixed false -x 1099 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[11\] -fixed false -x 896 -y 43
set_location -inst_name Communication_Switch_0/state_reg\[4\] -fixed false -x 713 -y 49
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[3\] -fixed false -x 870 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_2_1_1_1 -fixed false -x 66 -y 33
set_location -inst_name Controler_0/ADI_SPI_0/counter\[4\] -fixed false -x 592 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJn/b3_P_F_6_2_1_1_1 -fixed false -x 100 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_1_0 -fixed false -x 262 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[126\] -fixed false -x 167 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[3\] -fixed false -x 370 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 789 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1240 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 918 -y 63
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 852 -y 46
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[35\] -fixed false -x 390 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 1160 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 676 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[14\] -fixed false -x 811 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 812 -y 60
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[32\] -fixed false -x 335 -y 15
set_location -inst_name Controler_0/ADI_SPI_1/busy -fixed false -x 703 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_2_1_1 -fixed false -x 53 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[31\] -fixed false -x 929 -y 61
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[2\] -fixed false -x 651 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1202 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 791 -y 76
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[27\] -fixed false -x 846 -y 10
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16\[1\] -fixed false -x 768 -y 96
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[144\] -fixed false -x 78 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQp0/b3_P_F_6_1_RNINIAI3 -fixed false -x 158 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[8\] -fixed false -x 360 -y 4
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 938 -y 115
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_3_iv\[31\] -fixed false -x 837 -y 6
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[1\] -fixed false -x 1570 -y 315
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_2_1_1 -fixed false -x 249 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[5\] -fixed false -x 604 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[7\] -fixed false -x 853 -y 31
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[18\] -fixed false -x 1028 -y 184
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[80\] -fixed false -x 56 -y 10
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[12\] -fixed false -x 732 -y 30
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[54\] -fixed false -x 1307 -y 192
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1194 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[11\] -fixed false -x 891 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[117\] -fixed false -x 224 -y 25
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[5\] -fixed false -x 937 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr\[8\] -fixed false -x 316 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO\[3\] -fixed false -x 379 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_2_1_1_1 -fixed false -x 14 -y 24
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[2\] -fixed false -x 705 -y 58
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 -fixed false -x 790 -y 27
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 946 -y 79
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[21\] -fixed false -x 945 -y 60
set_location -inst_name UART_Protocol_1/mko_0/counter\[13\] -fixed false -x 733 -y 73
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[24\] -fixed false -x 672 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[20\] -fixed false -x 342 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[9\] -fixed false -x 850 -y 25
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[22\] -fixed false -x 696 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[120\] -fixed false -x 161 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIRA1A8\[6\] -fixed false -x 205 -y 36
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[29\] -fixed false -x 665 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3ce\[6\] -fixed false -x 267 -y 27
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[1\] -fixed false -x 623 -y 79
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb\[3\] -fixed false -x 404 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_2_1_1 -fixed false -x 48 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[148\] -fixed false -x 95 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_0 -fixed false -x 328 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[76\] -fixed false -x 284 -y 37
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_27_iv\[31\] -fixed false -x 728 -y 6
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6_1_0\[3\] -fixed false -x 606 -y 72
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[12\] -fixed false -x 823 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[36\] -fixed false -x 250 -y 43
set_location -inst_name UART_Protocol_0/mko_0/counter\[22\] -fixed false -x 494 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1 -fixed false -x 673 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[13\] -fixed false -x 263 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 865 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1313 -y 172
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E -fixed false -x 623 -y 54
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 894 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[100\] -fixed false -x 228 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[34\] -fixed false -x 653 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[24\] -fixed false -x 839 -y 15
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0\[1\] -fixed false -x 743 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 694 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[26\] -fixed false -x 936 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[150\] -fixed false -x 110 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 1622 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 644 -y 31
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[24\] -fixed false -x 834 -y 78
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 740 -y 22
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[5\] -fixed false -x 762 -y 57
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[11\] -fixed false -x 671 -y 73
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[34\] -fixed false -x 736 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 793 -y 58
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[30\] -fixed false -x 960 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 1211 -y 150
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[10\] -fixed false -x 637 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO -fixed false -x 779 -y 96
set_location -inst_name ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_vbTtJX_ab_0_a2 -fixed false -x 310 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[182\] -fixed false -x 223 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGR5/b3_P_F_6_1_RNI63U62 -fixed false -x 73 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 895 -y 78
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 732 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1131 -y 117
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_1_RNI20BH2 -fixed false -x 269 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[27\] -fixed false -x 143 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[11\] -fixed false -x 897 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[7\] -fixed false -x 1064 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[10\] -fixed false -x 276 -y 34
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[7\] -fixed false -x 834 -y 60
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2\[1\] -fixed false -x 846 -y 42
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[10\] -fixed false -x 912 -y 70
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[4\] -fixed false -x 763 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[116\] -fixed false -x 254 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[15\] -fixed false -x 120 -y 21
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 802 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIl/b3_P_F_6_2_1_1_1 -fixed false -x 144 -y 9
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[27\] -fixed false -x 819 -y 34
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[10\] -fixed false -x 838 -y 73
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[7\] -fixed false -x 682 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[0\] -fixed false -x 284 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[15\] -fixed false -x 115 -y 19
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[1\] -fixed false -x 712 -y 73
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter\[3\] -fixed false -x 787 -y 61
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value\[3\] -fixed false -x 775 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[170\] -fixed false -x 75 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 955 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAV/b3_P_F_6_2_1_1 -fixed false -x 30 -y 9
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 883 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 809 -y 28
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 680 -y 100
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRq/b3_P_F_6_1 -fixed false -x 91 -y 9
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 790 -y 144
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[11\] -fixed false -x 46 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 678 -y 22
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[25\] -fixed false -x 947 -y 54
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[0\] -fixed false -x 816 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[20\] -fixed false -x 246 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[38\] -fixed false -x 680 -y 18
set_location -inst_name Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i -fixed false -x 644 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[160\] -fixed false -x 121 -y 33
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[9\] -fixed false -x 668 -y 45
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[4\] -fixed false -x 736 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[3\] -fixed false -x 13 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_1_RNIM88K2 -fixed false -x 71 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[170\] -fixed false -x 149 -y 31
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 -fixed false -x 697 -y 75
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter\[0\] -fixed false -x 819 -y 73
set_location -inst_name Controler_0/Command_Decoder_0/counter\[21\] -fixed false -x 738 -y 43
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[16\] -fixed false -x 918 -y 72
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[8\] -fixed false -x 744 -y 61
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 684 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 772 -y 145
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[46\] -fixed false -x 394 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[112\] -fixed false -x 239 -y 37
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[12\] -fixed false -x 1048 -y 183
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[2\] -fixed false -x 941 -y 64
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[24\] -fixed false -x 945 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[90\] -fixed false -x 95 -y 36
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 950 -y 52
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1\[0\] -fixed false -x 736 -y 84
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 632 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[11\] -fixed false -x 888 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_1_0 -fixed false -x 148 -y 33
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 -fixed false -x 886 -y 51
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[3\] -fixed false -x 667 -y 27
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[5\] -fixed false -x 977 -y 184
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2\[2\] -fixed false -x 842 -y 21
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_\[10\] -fixed false -x 739 -y 97
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[2\] -fixed false -x 1226 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 635 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 887 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 754 -y 73
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg\[0\] -fixed false -x 878 -y 70
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_1_0 -fixed false -x 427 -y 21
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer\[0\] -fixed false -x 657 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_1_0 -fixed false -x 235 -y 30
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[7\] -fixed false -x 842 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 883 -y 141
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_2_1_1 -fixed false -x 433 -y 18
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 986 -y 82
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 663 -y 22
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[13\] -fixed false -x 660 -y 52
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[2\] -fixed false -x 1811 -y 235
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[133\] -fixed false -x 182 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/un1_b3_nfs_2_RNI4JNJ2 -fixed false -x 253 -y 24
set_location -inst_name Controler_0/ADI_SPI_0/state_reg\[1\] -fixed false -x 640 -y 49
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[16\] -fixed false -x 344 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1\[5\] -fixed false -x 767 -y 91
set_location -inst_name ident_coreinst/comm_block_INST/b11_uRrc_9urXBb\[1\] -fixed false -x 344 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[12\] -fixed false -x 773 -y 64
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[60\] -fixed false -x 245 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0\[12\] -fixed false -x 687 -y 84
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 920 -y 73
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[10\] -fixed false -x 859 -y 16
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_11_iv\[31\] -fixed false -x 828 -y 6
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[4\] -fixed false -x 1002 -y 106
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[130\] -fixed false -x 46 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1217 -y 145
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[18\] -fixed false -x 915 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 1306 -y 117
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[28\] -fixed false -x 113 -y 34
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2 -fixed false -x 702 -y 87
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[156\] -fixed false -x 102 -y 28
set_location -inst_name UART_Protocol_0/mko_0/MKO_OUT -fixed false -x 503 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 829 -y 70
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_5 -fixed false -x 771 -y 96
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[142\] -fixed false -x 77 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJQ0/b3_P_F_6_1 -fixed false -x 52 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_2_1_1_1 -fixed false -x 161 -y 36
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UDRSH -fixed false -x 346 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/dst_req -fixed false -x 361 -y 37
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[7\] -fixed false -x 601 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set -fixed false -x 864 -y 145
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_\[10\] -fixed false -x 739 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b6_BATJwN_4 -fixed false -x 181 -y 42
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[161\] -fixed false -x 112 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[29\] -fixed false -x 669 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[58\] -fixed false -x 158 -y 10
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_r_lnxob/o_6 -fixed false -x 430 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 866 -y 55
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[4\] -fixed false -x 1253 -y 193
set_location -inst_name Controler_0/gpio_controler_0/un20_write_signal_2 -fixed false -x 651 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[8\] -fixed false -x 621 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 1331 -y 114
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[10\] -fixed false -x 824 -y 79
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 808 -y 46
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[103\] -fixed false -x 36 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1311 -y 115
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[12\] -fixed false -x 721 -y 52
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 -fixed false -x 766 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[110\] -fixed false -x 207 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[0\] -fixed false -x 256 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 830 -y 76
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O -fixed false -x 766 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAd/b3_P_F_6_2_1_1 -fixed false -x 42 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 753 -y 19
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[89\] -fixed false -x 196 -y 37
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[6\] -fixed false -x 831 -y 79
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[8\] -fixed false -x 748 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_89 -fixed false -x 129 -y 21
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO\[5\] -fixed false -x 766 -y 63
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[8\] -fixed false -x 732 -y 7
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\] -fixed false -x 700 -y 73
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNIMAG01 -fixed false -x 637 -y 48
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNO\[5\] -fixed false -x 879 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[8\] -fixed false -x 41 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[482\] -fixed false -x 145 -y 34
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[26\] -fixed false -x 2122 -y 96
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa -fixed false -x 394 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[123\] -fixed false -x 308 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 870 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[5\] -fixed false -x 216 -y 43
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data\[14\] -fixed false -x 834 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[31\] -fixed false -x 150 -y 22
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING -fixed false -x 658 -y 70
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[5\] -fixed false -x 666 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_1 -fixed false -x 231 -y 36
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_25_iv\[31\] -fixed false -x 865 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[152\] -fixed false -x 78 -y 9
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[37\] -fixed false -x 865 -y 67
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[20\] -fixed false -x 13 -y 10
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty -fixed false -x 871 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[156\] -fixed false -x 73 -y 30
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[2\] -fixed false -x 963 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[143\] -fixed false -x 82 -y 28
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_0_a2_0_0\[1\] -fixed false -x 783 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[7\] -fixed false -x 604 -y 31
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[3\] -fixed false -x 687 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[161\] -fixed false -x 155 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1PJ51 -fixed false -x 681 -y 171
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 808 -y 52
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[0\] -fixed false -x 1054 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 -fixed false -x 779 -y 72
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[2\] -fixed false -x 822 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbI/b3_P_F_6_2_1_1_1 -fixed false -x 70 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[31\] -fixed false -x 370 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1236 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[10\] -fixed false -x 738 -y 88
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[7\] -fixed false -x 716 -y 52
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 634 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/b6_oGA_fF_0_a2 -fixed false -x 370 -y 21
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[27\] -fixed false -x 664 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[7\] -fixed false -x 603 -y 166
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[10\] -fixed false -x 1007 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 824 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[67\] -fixed false -x 50 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b4_oYh0\[3\] -fixed false -x 380 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 819 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSp/b3_P_F_6_1_0_RNIBG5N2 -fixed false -x 234 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[30\] -fixed false -x 861 -y 75
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[17\] -fixed false -x 955 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/un1_b3_nfs_2 -fixed false -x 280 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[8\] -fixed false -x 750 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2\[10\] -fixed false -x 1051 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1234 -y 184
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[49\] -fixed false -x 382 -y 7
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[3\] -fixed false -x 681 -y 54
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[16\] -fixed false -x 1024 -y 181
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[14\] -fixed false -x 619 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[19\] -fixed false -x 240 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[31\] -fixed false -x 309 -y 9
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[8\] -fixed false -x 1257 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 625 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[72\] -fixed false -x 51 -y 9
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a2_1_a3 -fixed false -x 745 -y 90
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[0\] -fixed false -x 707 -y 69
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[2\] -fixed false -x 709 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_1_RNIG9JG2 -fixed false -x 164 -y 39
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[29\] -fixed false -x 808 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[22\] -fixed false -x 306 -y 30
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0_i_m4 -fixed false -x 778 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_1_0_RNITJ8J2 -fixed false -x 189 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 937 -y 49
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 919 -y 79
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[28\] -fixed false -x 331 -y 16
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs -fixed false -x 605 -y 75
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[7\] -fixed false -x 626 -y 52
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 841 -y 96
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 797 -y 24
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[19\] -fixed false -x 922 -y 54
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[21\] -fixed false -x 718 -y 46
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value\[1\] -fixed false -x 635 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/m2 -fixed false -x 368 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 661 -y 28
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 -fixed false -x 725 -y 75
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 750 -y 64
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[6\] -fixed false -x 767 -y 16
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[7\] -fixed false -x 744 -y 55
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 757 -y 79
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 950 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 817 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7_RNO\[0\] -fixed false -x 657 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[43\] -fixed false -x 182 -y 25
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[7\] -fixed false -x 610 -y 73
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[34\] -fixed false -x 407 -y 7
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 897 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 -fixed false -x 866 -y 141
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[7\] -fixed false -x 296 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 844 -y 46
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2\[4\] -fixed false -x 609 -y 75
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[23\] -fixed false -x 747 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 896 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 791 -y 126
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_o2\[13\] -fixed false -x 275 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[135\] -fixed false -x 26 -y 28
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[8\] -fixed false -x 1514 -y 64
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 686 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 745 -y 144
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[14\] -fixed false -x 930 -y 175
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[21\] -fixed false -x 1008 -y 261
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[22\] -fixed false -x 714 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[4\] -fixed false -x 746 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 799 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[28\] -fixed false -x 161 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[137\] -fixed false -x 81 -y 42
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[10\] -fixed false -x 752 -y 16
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N -fixed false -x 623 -y 55
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2 -fixed false -x 697 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[72\] -fixed false -x 51 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[158\] -fixed false -x 80 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[6\] -fixed false -x 15 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[92\] -fixed false -x 322 -y 37
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value\[3\] -fixed false -x 625 -y 19
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[11\] -fixed false -x 972 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_127 -fixed false -x 108 -y 30
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[0\] -fixed false -x 601 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 632 -y 16
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[0\] -fixed false -x 772 -y 58
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8\[9\] -fixed false -x 665 -y 75
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_1_RNIUUKP2 -fixed false -x 431 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 -fixed false -x 1214 -y 144
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[1\] -fixed false -x 944 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIe/b3_P_F_6_2_1_1_1 -fixed false -x 190 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbn/b3_P_F_6_2_1_1 -fixed false -x 18 -y 36
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 874 -y 76
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 878 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGR5/b3_P_F_6_2_1_1 -fixed false -x 82 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSV/b6_BATJwN_4 -fixed false -x 99 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 828 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 1142 -y 117
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 942 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b6_BATJwN_4 -fixed false -x 64 -y 30
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[8\] -fixed false -x 969 -y 175
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[183\] -fixed false -x 41 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[177\] -fixed false -x 147 -y 34
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[3\] -fixed false -x 663 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[325\] -fixed false -x 237 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[52\] -fixed false -x 177 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[6\] -fixed false -x 266 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 738 -y 64
set_location -inst_name Clock_Reset_0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_0/I_INIT -fixed false -x 508 -y 2
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 1317 -y 123
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[0\] -fixed false -x 717 -y 73
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[26\] -fixed false -x 838 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cmd_r0\[1\] -fixed false -x 364 -y 31
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO\[3\] -fixed false -x 812 -y 78
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[9\] -fixed false -x 668 -y 46
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[19\] -fixed false -x 950 -y 175
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 628 -y 16
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 -fixed false -x 500 -y 150
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[15\] -fixed false -x 694 -y 84
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[1\] -fixed false -x 793 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[25\] -fixed false -x 698 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b6_BATJwN_4 -fixed false -x 230 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 771 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[28\] -fixed false -x 142 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[11\] -fixed false -x 737 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b6_BATJwN_4 -fixed false -x 147 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqV/b3_P_F_6_1_0 -fixed false -x 192 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b6_BATJwN_4 -fixed false -x 17 -y 24
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2\[5\] -fixed false -x 791 -y 69
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[9\] -fixed false -x 929 -y 73
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 -fixed false -x 810 -y 48
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3\[0\] -fixed false -x 750 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[163\] -fixed false -x 128 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[1\] -fixed false -x 944 -y 55
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[1\] -fixed false -x 945 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[3\] -fixed false -x 379 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1315 -y 115
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[119\] -fixed false -x 259 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1291 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[8\] -fixed false -x 1078 -y 124
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv\[5\] -fixed false -x 378 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[160\] -fixed false -x 148 -y 34
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 -fixed false -x 786 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[38\] -fixed false -x 722 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[419\] -fixed false -x 39 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 755 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[17\] -fixed false -x 345 -y 31
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL_0_sqmuxa -fixed false -x 345 -y 21
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[30\] -fixed false -x 818 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[117\] -fixed false -x 236 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 610 -y 28
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 -fixed false -x 785 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[176\] -fixed false -x 124 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[1\] -fixed false -x 841 -y 97
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24 -fixed false -x 631 -y 42
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[20\] -fixed false -x 1533 -y 138
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_b -fixed false -x 742 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[6\] -fixed false -x 294 -y 25
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2\[3\] -fixed false -x 882 -y 69
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[6\] -fixed false -x 594 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[135\] -fixed false -x 187 -y 25
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[23\] -fixed false -x 1030 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 782 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1204 -y 118
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQq0/b3_P_F_6_2_1_1 -fixed false -x 108 -y 24
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[30\] -fixed false -x 727 -y 46
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b15_vABZ3qsY_ub3Rme -fixed false -x 343 -y 25
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[13\] -fixed false -x 632 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[8\] -fixed false -x 719 -y 127
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s\[4\] -fixed false -x 319 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[55\] -fixed false -x 192 -y 22
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[34\] -fixed false -x 74 -y 309
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqq/b3_P_F_6_1_0 -fixed false -x 230 -y 27
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[5\] -fixed false -x 1125 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 859 -y 141
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set_RNO -fixed false -x 672 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b6_BATJwN_4 -fixed false -x 145 -y 36
set_location -inst_name Communication_Switch_0/state_reg_RNIFHTC\[5\] -fixed false -x 717 -y 54
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[17\] -fixed false -x 713 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1231 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout_RNIAUEH -fixed false -x 699 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[2\] -fixed false -x 1810 -y 235
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[1\] -fixed false -x 645 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 543 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[7\] -fixed false -x 215 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[5\] -fixed false -x 250 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[89\] -fixed false -x 19 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRq/b3_P_F_6_2_1_1_1 -fixed false -x 93 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[14\] -fixed false -x 271 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[174\] -fixed false -x 92 -y 43
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[16\] -fixed false -x 913 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[15\] -fixed false -x 721 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b14_2_St6KCa_jHv_914_1_1 -fixed false -x 247 -y 24
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[4\] -fixed false -x 600 -y 73
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[0\] -fixed false -x 689 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 780 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 968 -y 49
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2\[1\] -fixed false -x 712 -y 72
set_location -inst_name ident_coreinst/FTDI_INST/b20_i2WM2X_F8tsl_Ae1cdJ4 -fixed false -x 392 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 907 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 611 -y 27
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[30\] -fixed false -x 924 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[15\] -fixed false -x 22 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[59\] -fixed false -x 169 -y 19
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[0\] -fixed false -x 662 -y 36
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[32\] -fixed false -x 700 -y 31
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[24\] -fixed false -x 788 -y 45
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0 -fixed false -x 642 -y 48
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[27\] -fixed false -x 433 -y 19
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[10\] -fixed false -x 754 -y 84
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 795 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 1342 -y 118
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[21\] -fixed false -x 914 -y 60
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[6\] -fixed false -x 872 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 831 -y 69
set_location -inst_name Controler_0/ADI_SPI_0/ss_n -fixed false -x 590 -y 49
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 780 -y 127
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[16\] -fixed false -x 725 -y 52
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\] -fixed false -x 772 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[50\] -fixed false -x 171 -y 19
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY0\[0\] -fixed false -x 1292 -y 192
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[13\] -fixed false -x 644 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_1_0 -fixed false -x 30 -y 18
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[30\] -fixed false -x 334 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 695 -y 127
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[138\] -fixed false -x 89 -y 24
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[7\] -fixed false -x 716 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[33\] -fixed false -x 126 -y 10
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[4\] -fixed false -x 679 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[102\] -fixed false -x 129 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 794 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_C/o -fixed false -x 136 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRp/b3_P_F_6_2_1_1_1 -fixed false -x 77 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[11\] -fixed false -x 728 -y 97
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Last_Byte -fixed false -x 825 -y 73
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[19\] -fixed false -x 668 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGU5/b3_P_F_6_2_1_1_1 -fixed false -x 126 -y 18
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[5\] -fixed false -x 893 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[3\] -fixed false -x 282 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[92\] -fixed false -x 34 -y 42
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[5\] -fixed false -x 372 -y 34
set_location -inst_name Controler_0/ADI_SPI_1/op_eq.divider_enable38_5 -fixed false -x 693 -y 42
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[7\] -fixed false -x 620 -y 28
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIPTHI -fixed false -x 684 -y 48
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 925 -y 64
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2 -fixed false -x 707 -y 84
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[10\] -fixed false -x 711 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[92\] -fixed false -x 88 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_2_1_1_1 -fixed false -x 231 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b6_BATJwN_4 -fixed false -x 424 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 660 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_1_RNIP1K42 -fixed false -x 55 -y 27
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 52 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 837 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 58 -y 70
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[58\] -fixed false -x 749 -y 78
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 -fixed false -x 600 -y 21
set_location -inst_name Controler_0/gpio_controler_0/Counter_RF_Input_Last -fixed false -x 613 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[0\] -fixed false -x 18 -y 19
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0\[1\] -fixed false -x 781 -y 18
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[11\] -fixed false -x 361 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[41\] -fixed false -x 392 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 849 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1206 -y 144
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b5_uU_cL_RNI8JAL -fixed false -x 370 -y 36
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[20\] -fixed false -x 1532 -y 135
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[109\] -fixed false -x 216 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[6\] -fixed false -x 1066 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[24\] -fixed false -x 744 -y 27
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[2\] -fixed false -x 664 -y 30
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 811 -y 52
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 894 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 879 -y 76
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[32\] -fixed false -x 879 -y 64
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[5\] -fixed false -x 830 -y 63
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 1017 -y 91
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[39\] -fixed false -x 723 -y 18
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 1011 -y 91
set_location -inst_name UART_Protocol_1/mko_0/counter\[2\] -fixed false -x 722 -y 73
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 -fixed false -x 785 -y 51
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 768 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAl/b3_P_F_6_2_1_1 -fixed false -x 29 -y 9
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[63\] -fixed false -x 244 -y 31
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[1\] -fixed false -x 702 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_1_0 -fixed false -x 62 -y 30
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_3\[12\] -fixed false -x 635 -y 75
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4\[5\] -fixed false -x 1001 -y 183
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[22\] -fixed false -x 827 -y 61
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[4\] -fixed false -x 680 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[8\] -fixed false -x 705 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGq5/b3_P_F_6_1_0 -fixed false -x 211 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o2\[7\] -fixed false -x 384 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJQ0/b3_P_F_6_1_RNIBMBR2 -fixed false -x 54 -y 21
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[21\] -fixed false -x 946 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIS/b3_P_F_6_1 -fixed false -x 183 -y 24
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 1005 -y 91
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 999 -y 91
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[179\] -fixed false -x 258 -y 46
set_location -inst_name USB_3_Protocol_0/Synchronizer_0/Chain\[0\] -fixed false -x 723 -y 10
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[8\] -fixed false -x 645 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[99\] -fixed false -x 119 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[14\] -fixed false -x 648 -y 16
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[16\] -fixed false -x 731 -y 58
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_2_1_1 -fixed false -x 423 -y 21
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[17\] -fixed false -x 1012 -y 183
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[13\] -fixed false -x 669 -y 54
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 882 -y 79
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[12\] -fixed false -x 893 -y 37
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[55\] -fixed false -x 263 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[8\] -fixed false -x 940 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO -fixed false -x 1050 -y 117
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[3\] -fixed false -x 626 -y 22
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[10\] -fixed false -x 1159 -y 172
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[2\] -fixed false -x 798 -y 75
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[27\] -fixed false -x 628 -y 46
set_location -inst_name Communication_Switch_0/state_reg_ns_a2\[4\] -fixed false -x 710 -y 48
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 916 -y 73
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[9\] -fixed false -x 717 -y 57
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 -fixed false -x 782 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_1_0 -fixed false -x 38 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 671 -y 28
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[13\] -fixed false -x 741 -y 84
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b12_voSc3_gmasbb -fixed false -x 365 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[29\] -fixed false -x 896 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIS/b3_P_F_6_2_1_1_1 -fixed false -x 189 -y 24
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[14\] -fixed false -x 634 -y 82
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/b9_ofmZd_rGt\[9\] -fixed false -x 369 -y 15
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0\[13\] -fixed false -x 600 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[3\] -fixed false -x 748 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0\[2\] -fixed false -x 306 -y 27
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_\[11\] -fixed false -x 1064 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[15\] -fixed false -x 664 -y 82
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 -fixed false -x 635 -y 45
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[5\] -fixed false -x 1260 -y 256
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_h/o_8 -fixed false -x 110 -y 15
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO\[11\] -fixed false -x 791 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b4_oYh0\[1\] -fixed false -x 276 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUn/b6_BATJwN_4 -fixed false -x 133 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[31\] -fixed false -x 952 -y 64
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[11\] -fixed false -x 708 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 637 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 800 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 653 -y 105
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter\[1\] -fixed false -x 816 -y 73
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b6_Ocm0rW_i_a3_2\[0\] -fixed false -x 350 -y 33
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[2\] -fixed false -x 711 -y 79
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 -fixed false -x 806 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[365\] -fixed false -x 257 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 1309 -y 150
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGA5/b3_P_F_6_1_RNI48G73 -fixed false -x 20 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[183\] -fixed false -x 257 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[53\] -fixed false -x 203 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 847 -y 61
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1\[20\] -fixed false -x 1514 -y 63
set_location -inst_name Communication_Switch_0/read_data_frame_1\[2\] -fixed false -x 751 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRq/b3_P_F_6_2_1_1 -fixed false -x 94 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[90\] -fixed false -x 87 -y 37
set_location -inst_name Controler_0/ADI_SPI_1/divider_enable_RNI4BDG -fixed false -x 695 -y 48
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141\[1\] -fixed false -x 1201 -y 192
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 633 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[8\] -fixed false -x 708 -y 127
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[78\] -fixed false -x 116 -y 15
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[3\] -fixed false -x 762 -y 37
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[23\] -fixed false -x 1029 -y 99
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[370\] -fixed false -x 243 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 956 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[3\] -fixed false -x 727 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 888 -y 79
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer\[1\] -fixed false -x 690 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[113\] -fixed false -x 224 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 676 -y 100
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_1_0 -fixed false -x 172 -y 39
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[30\] -fixed false -x 904 -y 58
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[1\] -fixed false -x 394 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 643 -y 30
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 807 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[78\] -fixed false -x 49 -y 10
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[22\] -fixed false -x 438 -y 16
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[7\] -fixed false -x 713 -y 58
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[32\] -fixed false -x 917 -y 64
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[26\] -fixed false -x 806 -y 42
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m21 -fixed false -x 764 -y 51
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1220 -y 150
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[49\] -fixed false -x 1207 -y 192
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 846 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[8\] -fixed false -x 726 -y 31
set_location -inst_name Controler_0/Reset_Controler_0/SET_PULSE_EXT -fixed false -x 647 -y 64
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 -fixed false -x 647 -y 25
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[50\] -fixed false -x 1556 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 1351 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[13\] -fixed false -x 679 -y 27
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 -fixed false -x 673 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJJ/b3_P_F_6_2_1_1_1 -fixed false -x 146 -y 9
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 -fixed false -x 741 -y 87
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[6\] -fixed false -x 727 -y 21
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[14\] -fixed false -x 1046 -y 183
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[18\] -fixed false -x 113 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[459\] -fixed false -x 89 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 689 -y 127
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[2\] -fixed false -x 622 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[157\] -fixed false -x 199 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUe/b3_P_F_6_1_RNI03833 -fixed false -x 119 -y 18
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 695 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 1243 -y 117
set_location -inst_name Controler_0/Reset_Controler_0/un10_write_signal -fixed false -x 642 -y 63
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 743 -y 64
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[4\] -fixed false -x 614 -y 70
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[30\] -fixed false -x 818 -y 61
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 812 -y 55
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[21\] -fixed false -x 875 -y 73
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 869 -y 37
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 985 -y 82
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[13\] -fixed false -x 742 -y 85
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m5 -fixed false -x 326 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[133\] -fixed false -x 45 -y 42
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB0 -fixed false -x 1750 -y 340
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[191\] -fixed false -x 236 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 877 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1249 -y 130
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[26\] -fixed false -x 818 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 753 -y 28
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[1\] -fixed false -x 865 -y 7
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[11\] -fixed false -x 857 -y 10
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[8\] -fixed false -x 649 -y 79
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31 -fixed false -x 679 -y 57
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 649 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1345 -y 99
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[122\] -fixed false -x 208 -y 25
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY0\[0\] -fixed false -x 1197 -y 210
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[30\] -fixed false -x 844 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[24\] -fixed false -x 791 -y 64
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[4\] -fixed false -x 1022 -y 184
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[9\] -fixed false -x 1521 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2\[11\] -fixed false -x 1032 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_2_1_1 -fixed false -x 254 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[22\] -fixed false -x 94 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 1240 -y 127
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[18\] -fixed false -x 836 -y 72
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[8\] -fixed false -x 715 -y 84
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 -fixed false -x 626 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 1239 -y 126
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 709 -y 16
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_29_0_0\[3\] -fixed false -x 723 -y 6
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[4\] -fixed false -x 749 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQe0/b3_P_F_6_1_RNI7MUJ3 -fixed false -x 152 -y 18
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[7\] -fixed false -x 788 -y 24
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[0\] -fixed false -x 1126 -y 168
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[12\] -fixed false -x 792 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[144\] -fixed false -x 112 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[24\] -fixed false -x 936 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1309 -y 115
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cmd_r0\[0\] -fixed false -x 380 -y 28
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0\[5\] -fixed false -x 682 -y 60
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[37\] -fixed false -x 666 -y 24
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[1\] -fixed false -x 746 -y 55
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[4\] -fixed false -x 620 -y 73
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[35\] -fixed false -x 845 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[8\] -fixed false -x 852 -y 22
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[11\] -fixed false -x 695 -y 70
set_location -inst_name Communication_Switch_0/read_data_frame_4_f0\[0\] -fixed false -x 752 -y 69
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[16\] -fixed false -x 825 -y 43
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[163\] -fixed false -x 137 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[135\] -fixed false -x 87 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[38\] -fixed false -x 873 -y 66
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[124\] -fixed false -x 166 -y 30
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[2\] -fixed false -x 1277 -y 199
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[22\] -fixed false -x 695 -y 64
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 897 -y 79
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[29\] -fixed false -x 810 -y 43
set_location -inst_name Controler_0/Communication_CMD_MUX_0/Communication_vote_vector\[2\] -fixed false -x 764 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[9\] -fixed false -x 622 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 1237 -y 151
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[4\] -fixed false -x 680 -y 51
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 866 -y 73
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[10\] -fixed false -x 629 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[74\] -fixed false -x 98 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_1\[1\] -fixed false -x 287 -y 27
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 -fixed false -x 766 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1\[3\] -fixed false -x 727 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[62\] -fixed false -x 28 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_2_1_1 -fixed false -x 162 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIq/b3_P_F_6_1_RNII8CC2 -fixed false -x 183 -y 27
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[24\] -fixed false -x 684 -y 73
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[16\] -fixed false -x 763 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 898 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[120\] -fixed false -x 202 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[8\] -fixed false -x 372 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[53\] -fixed false -x 165 -y 9
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ\[1\] -fixed false -x 384 -y 25
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 -fixed false -x 603 -y 21
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[11\] -fixed false -x 917 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b6_BATJwN_4 -fixed false -x 247 -y 33
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[2\] -fixed false -x 805 -y 75
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 -fixed false -x 846 -y 51
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 916 -y 76
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[3\] -fixed false -x 662 -y 48
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 937 -y 52
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[50\] -fixed false -x 2026 -y 306
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2\[0\] -fixed false -x 797 -y 75
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO\[0\] -fixed false -x 627 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[63\] -fixed false -x 114 -y 15
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[4\] -fixed false -x 799 -y 43
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[37\] -fixed false -x 783 -y 37
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[17\] -fixed false -x 944 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 720 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1045 -y 135
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[37\] -fixed false -x 827 -y 43
set_location -inst_name Controler_0/REGISTERS_0/state_reg_RNO\[2\] -fixed false -x 745 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 852 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 833 -y 52
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_26 -fixed false -x 357 -y 9
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNIAFG01\[27\] -fixed false -x 930 -y 48
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[2\] -fixed false -x 672 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[176\] -fixed false -x 124 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[99\] -fixed false -x 318 -y 34
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[7\] -fixed false -x 109 -y 255
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_rep\[2\] -fixed false -x 1150 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2\[0\] -fixed false -x 705 -y 87
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[23\] -fixed false -x 126 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 877 -y 52
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[3\] -fixed false -x 999 -y 192
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 855 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_1_0 -fixed false -x 198 -y 30
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[7\] -fixed false -x 754 -y 88
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[5\] -fixed false -x 794 -y 76
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[39\] -fixed false -x 63 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 724 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 1288 -y 136
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[14\] -fixed false -x 663 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1261 -y 144
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s\[3\] -fixed false -x 318 -y 28
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[22\] -fixed false -x 671 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[20\] -fixed false -x 126 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[38\] -fixed false -x 701 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 684 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 841 -y 43
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[8\] -fixed false -x 852 -y 21
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0_i_o4 -fixed false -x 771 -y 48
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[25\] -fixed false -x 332 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[0\] -fixed false -x 940 -y 58
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 790 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[7\] -fixed false -x 293 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[43\] -fixed false -x 393 -y 7
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 846 -y 76
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 921 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[7\] -fixed false -x 735 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 899 -y 70
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 -fixed false -x 779 -y 64
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_2_1_1 -fixed false -x 429 -y 15
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2\[1\] -fixed false -x 774 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 1284 -y 136
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[14\] -fixed false -x 799 -y 61
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[14\] -fixed false -x 412 -y 22
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[28\] -fixed false -x 754 -y 10
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[16\] -fixed false -x 296 -y 15
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_RNIVIS3_CLK_GATING_AND2 -fixed false -x 366 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1142 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1154 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 84 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 942 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[6\] -fixed false -x 907 -y 81
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[4\] -fixed false -x 401 -y 31
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[13\] -fixed false -x 673 -y 73
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[22\] -fixed false -x 704 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[5\] -fixed false -x 264 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[9\] -fixed false -x 953 -y 55
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.10.un132_inputs -fixed false -x 657 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[17\] -fixed false -x 14 -y 16
set_location -inst_name Controler_0/Command_Decoder_0/cmd_data_RNIHDCU3\[14\] -fixed false -x 634 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[418\] -fixed false -x 47 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1347 -y 118
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[185\] -fixed false -x 209 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_2_1_1_1 -fixed false -x 53 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_116 -fixed false -x 121 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b8_jAA_KlCO_0_sqmuxa_7_5 -fixed false -x 250 -y 27
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[4\] -fixed false -x 747 -y 55
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[8\] -fixed false -x 925 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[5\] -fixed false -x 316 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[37\] -fixed false -x 709 -y 18
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2\[3\] -fixed false -x 800 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[13\] -fixed false -x 662 -y 88
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[9\] -fixed false -x 669 -y 73
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[9\] -fixed false -x 745 -y 76
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 -fixed false -x 911 -y 78
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[17\] -fixed false -x 343 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_2_1_1_1 -fixed false -x 174 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[37\] -fixed false -x 719 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[129\] -fixed false -x 58 -y 24
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[1\] -fixed false -x 745 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[185\] -fixed false -x 199 -y 22
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nRD -fixed false -x 858 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_1 -fixed false -x 176 -y 36
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 938 -y 81
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 822 -y 63
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[1\] -fixed false -x 943 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 686 -y 127
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[3\] -fixed false -x 593 -y 76
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[10\] -fixed false -x 976 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_1 -fixed false -x 33 -y 18
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/busy -fixed false -x 715 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 648 -y 172
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[15\] -fixed false -x 652 -y 60
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_o2\[6\] -fixed false -x 369 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[31\] -fixed false -x 832 -y 61
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[13\] -fixed false -x 263 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH9\[6\] -fixed false -x 305 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 791 -y 28
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[34\] -fixed false -x 838 -y 45
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 1315 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 1342 -y 123
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[6\] -fixed false -x 260 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_p/o_10 -fixed false -x 32 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1292 -y 136
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[180\] -fixed false -x 93 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[33\] -fixed false -x 724 -y 28
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[17\] -fixed false -x 618 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 862 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[174\] -fixed false -x 285 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSl/b3_P_F_6_1_RNIIVEA2 -fixed false -x 235 -y 15
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[41\] -fixed false -x 2145 -y 342
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_2_1_1 -fixed false -x 43 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[9\] -fixed false -x 728 -y 124
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[11\] -fixed false -x 357 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1165 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 880 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1222 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 945 -y 114
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[390\] -fixed false -x 32 -y 19
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[92\] -fixed false -x 145 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_1_0_RNINKV62 -fixed false -x 229 -y 33
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa_1 -fixed false -x 1128 -y 168
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ\[3\] -fixed false -x 394 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJV/b3_P_F_6_1_0 -fixed false -x 48 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[117\] -fixed false -x 121 -y 43
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 813 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b6_BATJwN_4 -fixed false -x 112 -y 27
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[12\] -fixed false -x 651 -y 48
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 827 -y 24
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[11\] -fixed false -x 1797 -y 97
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s\[8\] -fixed false -x 359 -y 28
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[18\] -fixed false -x 693 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 1241 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 916 -y 43
set_location -inst_name Controler_0/Communication_ANW_MUX_0/Communication_vote_vector\[2\] -fixed false -x 839 -y 46
set_location -inst_name Communication_Switch_0/state_reg_ns\[0\] -fixed false -x 712 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[26\] -fixed false -x 237 -y 43
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[136\] -fixed false -x 173 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[24\] -fixed false -x 308 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1242 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 888 -y 75
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2\[2\] -fixed false -x 619 -y 33
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa -fixed false -x 639 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1162 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 830 -y 30
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[4\] -fixed false -x 662 -y 54
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[5\] -fixed false -x 649 -y 49
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[7\] -fixed false -x 920 -y 54
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[11\] -fixed false -x 1286 -y 199
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1535 -y 138
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[0\] -fixed false -x 283 -y 22
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[5\] -fixed false -x 889 -y 60
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/state_RNO\[1\] -fixed false -x 746 -y 57
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[0\] -fixed false -x 707 -y 70
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable -fixed false -x 738 -y 85
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[29\] -fixed false -x 814 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 1314 -y 151
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7_2\[14\] -fixed false -x 690 -y 75
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[17\] -fixed false -x 870 -y 180
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[4\] -fixed false -x 837 -y 15
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[15\] -fixed false -x 767 -y 87
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNIOKVG1\[4\] -fixed false -x 690 -y 48
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[23\] -fixed false -x 436 -y 96
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_2_1_1 -fixed false -x 273 -y 33
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 849 -y 67
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 637 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 679 -y 100
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN_8_0_0 -fixed false -x 739 -y 9
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[31\] -fixed false -x 924 -y 72
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg\[5\] -fixed false -x 879 -y 70
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[12\] -fixed false -x 1129 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[8\] -fixed false -x 726 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[5\] -fixed false -x 381 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[120\] -fixed false -x 127 -y 43
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[26\] -fixed false -x 899 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_111 -fixed false -x 121 -y 21
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4\[1\] -fixed false -x 608 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1245 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbA/b3_P_F_6_2_1_1_1 -fixed false -x 53 -y 36
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[21\] -fixed false -x 707 -y 16
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[21\] -fixed false -x 738 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1285 -y 154
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 629 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1308 -y 172
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0\[2\] -fixed false -x 624 -y 57
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[5\] -fixed false -x 966 -y 175
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 -fixed false -x 679 -y 75
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[8\] -fixed false -x 791 -y 21
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 743 -y 46
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[106\] -fixed false -x 85 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 862 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3_0_3\[9\] -fixed false -x 277 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 -fixed false -x 879 -y 55
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[23\] -fixed false -x 872 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[8\] -fixed false -x 37 -y 16
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 941 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[97\] -fixed false -x 181 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 907 -y 115
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[29\] -fixed false -x 689 -y 73
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter\[4\] -fixed false -x 789 -y 61
set_location -inst_name Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2 -fixed false -x 705 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[135\] -fixed false -x 67 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 660 -y 21
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[3\] -fixed false -x 711 -y 85
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 876 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 1059 -y 136
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 624 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIOD8P2\[9\] -fixed false -x 246 -y 24
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[5\] -fixed false -x 762 -y 58
set_location -inst_name UART_Protocol_1/mko_0/counter\[0\] -fixed false -x 720 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 904 -y 115
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_1_RNIQ8B72 -fixed false -x 45 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RE_d1 -fixed false -x 874 -y 67
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 1224 -y 117
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[3\] -fixed false -x 1011 -y 181
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[160\] -fixed false -x 204 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[65\] -fixed false -x 138 -y 25
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[18\] -fixed false -x 993 -y 183
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 -fixed false -x 782 -y 24
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[31\] -fixed false -x 691 -y 73
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[5\] -fixed false -x 1125 -y 171
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv\[6\] -fixed false -x 379 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1244 -y 175
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[3\] -fixed false -x 843 -y 226
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[14\] -fixed false -x 334 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_1 -fixed false -x 342 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJJ/b3_P_F_6_1_0 -fixed false -x 145 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[22\] -fixed false -x 115 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b7_OSr_J90_RNO_1 -fixed false -x 279 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[36\] -fixed false -x 703 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 790 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[8\] -fixed false -x 720 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[29\] -fixed false -x 956 -y 45
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[1\] -fixed false -x 860 -y 63
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 781 -y 75
set_location -inst_name Controler_0/ADI_SPI_1/op_eq.divider_enable38_4 -fixed false -x 674 -y 42
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 592 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/runstart_d -fixed false -x 363 -y 31
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[4\] -fixed false -x 728 -y 7
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_2_1_1 -fixed false -x 423 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[36\] -fixed false -x 671 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 783 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 789 -y 144
set_location -inst_name Communication_Switch_0/Builder_Enable_1 -fixed false -x 744 -y 69
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[20\] -fixed false -x 702 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[29\] -fixed false -x 861 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[11\] -fixed false -x 927 -y 63
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[10\] -fixed false -x 657 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_130 -fixed false -x 139 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO -fixed false -x 1000 -y 105
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 833 -y 31
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_27_iv_0\[31\] -fixed false -x 726 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[106\] -fixed false -x 310 -y 37
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[2\] -fixed false -x 936 -y 82
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[29\] -fixed false -x 307 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[31\] -fixed false -x 830 -y 16
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[7\] -fixed false -x 814 -y 75
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[29\] -fixed false -x 861 -y 61
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[10\] -fixed false -x 719 -y 79
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[6\] -fixed false -x 669 -y 70
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[12\] -fixed false -x 747 -y 10
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[5\] -fixed false -x 606 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 751 -y 64
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF -fixed false -x 799 -y 69
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO\[0\] -fixed false -x 749 -y 57
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[3\] -fixed false -x 712 -y 79
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[4\] -fixed false -x 1144 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSe/b3_P_F_6_2_1_1 -fixed false -x 214 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/b6_oGA_fF_0_a2 -fixed false -x 367 -y 21
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[11\] -fixed false -x 1161 -y 171
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1314 -y 157
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 775 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0\[0\] -fixed false -x 321 -y 27
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[10\] -fixed false -x 835 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[9\] -fixed false -x 136 -y 19
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[0\] -fixed false -x 811 -y 42
set_location -inst_name Communication_Switch_0/Communication_vote_vector\[0\] -fixed false -x 750 -y 70
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_1\[1\] -fixed false -x 1116 -y 168
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2\[2\] -fixed false -x 623 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_1 -fixed false -x 167 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 1324 -y 114
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[78\] -fixed false -x 116 -y 16
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNIH34I\[4\] -fixed false -x 685 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 1305 -y 117
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[13\] -fixed false -x 766 -y 87
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_q/o_10 -fixed false -x 216 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGI5/b3_P_F_6_1_RNI3IND2 -fixed false -x 186 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[68\] -fixed false -x 31 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b12_voSc3_gmasbb_RNO -fixed false -x 286 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 855 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 604 -y 28
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 683 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 943 -y 16
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[22\] -fixed false -x 814 -y 42
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\] -fixed false -x 779 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[157\] -fixed false -x 101 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr\[3\] -fixed false -x 323 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_1 -fixed false -x 190 -y 36
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value\[0\] -fixed false -x 771 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[24\] -fixed false -x 288 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[6\] -fixed false -x 845 -y 76
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[22\] -fixed false -x 334 -y 7
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[10\] -fixed false -x 767 -y 73
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 813 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 656 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s\[2\] -fixed false -x 354 -y 31
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[5\] -fixed false -x 692 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[173\] -fixed false -x 172 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[31\] -fixed false -x 436 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[90\] -fixed false -x 16 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr\[1\] -fixed false -x 345 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1196 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 1214 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 889 -y 76
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[24\] -fixed false -x 716 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[122\] -fixed false -x 208 -y 24
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID_RNI3KNC\[0\] -fixed false -x 726 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[86\] -fixed false -x 20 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 1337 -y 118
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_2_1_1_1 -fixed false -x 79 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 819 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[40\] -fixed false -x 173 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[25\] -fixed false -x 805 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 1284 -y 117
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value\[0\] -fixed false -x 773 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[7\] -fixed false -x 365 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 889 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1211 -y 145
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[24\] -fixed false -x 838 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQ50/b3_P_F_6_2_1_1 -fixed false -x 149 -y 18
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[3\] -fixed false -x 595 -y 76
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 -fixed false -x 48 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[458\] -fixed false -x 90 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1193 -y 145
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 -fixed false -x 731 -y 45
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[12\] -fixed false -x 377 -y 4
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[171\] -fixed false -x 143 -y 34
set_location -inst_name Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2\[0\] -fixed false -x 758 -y 33
set_location -inst_name Controler_0/ADI_SPI_1/counter_3\[0\] -fixed false -x 672 -y 42
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[6\] -fixed false -x 602 -y 78
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT\[4\] -fixed false -x 345 -y 28
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 807 -y 46
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[28\] -fixed false -x 744 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[83\] -fixed false -x 22 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[162\] -fixed false -x 128 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 825 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_1 -fixed false -x 381 -y 15
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0__4_fast\[3\] -fixed false -x 717 -y 126
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY1\[0\] -fixed false -x 1187 -y 201
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIOVI61 -fixed false -x 928 -y 45
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[6\] -fixed false -x 946 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[402\] -fixed false -x 20 -y 25
set_location -inst_name Communication_Switch_0/DataFifo_RD_u_1 -fixed false -x 754 -y 69
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[11\] -fixed false -x 681 -y 69
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 1003 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[29\] -fixed false -x 738 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[24\] -fixed false -x 655 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[9\] -fixed false -x 258 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[4\] -fixed false -x 383 -y 37
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 689 -y 100
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[40\] -fixed false -x 332 -y 10
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[25\] -fixed false -x 905 -y 63
set_location -inst_name Controler_0/Reset_Controler_0/CLEAR_PULSE_INT -fixed false -x 630 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[33\] -fixed false -x 700 -y 22
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 -fixed false -x 790 -y 21
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[95\] -fixed false -x 58 -y 37
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[125\] -fixed false -x 104 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[21\] -fixed false -x 325 -y 31
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 1015 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 679 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[13\] -fixed false -x 870 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[46\] -fixed false -x 184 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 784 -y 76
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 815 -y 52
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[34\] -fixed false -x 653 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[1\] -fixed false -x 242 -y 28
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[22\] -fixed false -x 1240 -y 234
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[0\] -fixed false -x 832 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1213 -y 145
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[3\] -fixed false -x 745 -y 52
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[34\] -fixed false -x 728 -y 24
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[9\] -fixed false -x 1026 -y 184
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_1 -fixed false -x 149 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 1311 -y 150
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[1\] -fixed false -x 1576 -y 336
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[6\] -fixed false -x 656 -y 63
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_val_fifo -fixed false -x 741 -y 7
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_1\[11\] -fixed false -x 391 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1170 -y 145
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[8\] -fixed false -x 968 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_1_RNIB4VN1 -fixed false -x 261 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 650 -y 22
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[2\] -fixed false -x 1136 -y 171
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_2_0_0_a2_0 -fixed false -x 639 -y 69
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[16\] -fixed false -x 305 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 -fixed false -x 730 -y 84
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2_0\[6\] -fixed false -x 755 -y 48
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[0\] -fixed false -x 649 -y 82
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[0\] -fixed false -x 408 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[174\] -fixed false -x 142 -y 36
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[28\] -fixed false -x 677 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 1281 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 1243 -y 139
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 850 -y 43
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 859 -y 73
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[26\] -fixed false -x 295 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[2\] -fixed false -x 313 -y 18
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[20\] -fixed false -x 800 -y 60
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[13\] -fixed false -x 750 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[28\] -fixed false -x 678 -y 18
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[9\] -fixed false -x 373 -y 22
set_location -inst_name Controler_0/Command_Decoder_0/counter\[30\] -fixed false -x 747 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1242 -y 136
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[31\] -fixed false -x 333 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 1058 -y 136
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[21\] -fixed false -x 810 -y 58
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[38\] -fixed false -x 395 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 1060 -y 136
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[5\] -fixed false -x 44 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 908 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[9\] -fixed false -x 1077 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 699 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[1\] -fixed false -x 212 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[24\] -fixed false -x 341 -y 10
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[8\] -fixed false -x 748 -y 79
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[9\] -fixed false -x 718 -y 79
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[15\] -fixed false -x 852 -y 72
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[12\] -fixed false -x 1261 -y 193
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[50\] -fixed false -x 333 -y 10
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a2\[13\] -fixed false -x 374 -y 36
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 742 -y 64
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23 -fixed false -x 701 -y 42
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[24\] -fixed false -x 858 -y 75
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 835 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQe0/b3_P_F_6_2_1_1 -fixed false -x 151 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 1324 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 651 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 942 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[501\] -fixed false -x 153 -y 37
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\] -fixed false -x 781 -y 55
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[1\] -fixed false -x 638 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[66\] -fixed false -x 136 -y 25
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int -fixed false -x 660 -y 31
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[27\] -fixed false -x 799 -y 54
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[14\] -fixed false -x 660 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGR5/b3_P_F_6_1 -fixed false -x 78 -y 21
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r -fixed false -x 765 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[4\] -fixed false -x 874 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_93 -fixed false -x 125 -y 33
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[6\] -fixed false -x 1251 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSl/b3_P_F_6_2_1_1_1 -fixed false -x 229 -y 15
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[2\] -fixed false -x 974 -y 184
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[34\] -fixed false -x 223 -y 309
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[14\] -fixed false -x 662 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[12\] -fixed false -x 793 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[14\] -fixed false -x 304 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[7\] -fixed false -x 751 -y 75
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 917 -y 46
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 -fixed false -x 677 -y 75
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[7\] -fixed false -x 848 -y 25
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[6\] -fixed false -x 763 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[25\] -fixed false -x 341 -y 7
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 973 -y 85
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[23\] -fixed false -x 294 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_2_1_1_1 -fixed false -x 260 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.un8_b7_nYhI39s_5 -fixed false -x 349 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1242 -y 174
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 -fixed false -x 471 -y 150
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[335\] -fixed false -x 248 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1347 -y 117
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[42\] -fixed false -x 224 -y 43
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[21\] -fixed false -x 700 -y 28
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[10\] -fixed false -x 623 -y 82
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value\[2\] -fixed false -x 768 -y 22
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[0\] -fixed false -x 688 -y 49
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 -fixed false -x 989 -y 81
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 739 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[78\] -fixed false -x 105 -y 19
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2\[5\] -fixed false -x 701 -y 54
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19 -fixed false -x 630 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[8\] -fixed false -x 856 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 1208 -y 118
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI0E541\[20\] -fixed false -x 935 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[271\] -fixed false -x 47 -y 37
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 56 -y 70
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 963 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_1 -fixed false -x 97 -y 30
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[6\] -fixed false -x 622 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[184\] -fixed false -x 185 -y 16
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[7\] -fixed false -x 915 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr\[0\] -fixed false -x 267 -y 25
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[14\] -fixed false -x 766 -y 81
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[9\] -fixed false -x 928 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[4\] -fixed false -x 959 -y 48
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 678 -y 100
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/runstart_d_RNIEHQ51 -fixed false -x 259 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb\[1\] -fixed false -x 405 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_1_0_RNI1VIC2 -fixed false -x 274 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 1306 -y 118
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 974 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[129\] -fixed false -x 193 -y 28
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[14\] -fixed false -x 658 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[54\] -fixed false -x 193 -y 21
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[3\] -fixed false -x 773 -y 57
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 1211 -y 151
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[4\] -fixed false -x 251 -y 16
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[11\] -fixed false -x 652 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[182\] -fixed false -x 222 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[5\] -fixed false -x 258 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[147\] -fixed false -x 73 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[143\] -fixed false -x 75 -y 28
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[37\] -fixed false -x 952 -y 363
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_1_0 -fixed false -x 701 -y 78
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[7\] -fixed false -x 747 -y 78
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[3\] -fixed false -x 690 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[6\] -fixed false -x 250 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[10\] -fixed false -x 415 -y 16
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[20\] -fixed false -x 537 -y 16
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[1\] -fixed false -x 882 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[13\] -fixed false -x 102 -y 24
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[39\] -fixed false -x 239 -y 150
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[2\] -fixed false -x 709 -y 27
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[2\] -fixed false -x 760 -y 58
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2\[5\] -fixed false -x 878 -y 69
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[4\] -fixed false -x 682 -y 52
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[10\] -fixed false -x 703 -y 69
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[2\] -fixed false -x 787 -y 49
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[23\] -fixed false -x 742 -y 30
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_ret_RNO -fixed false -x 708 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1237 -y 174
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[11\] -fixed false -x 645 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1\[6\] -fixed false -x 986 -y 106
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[26\] -fixed false -x 791 -y 46
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_1_RNIGUPI2 -fixed false -x 440 -y 15
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[9\] -fixed false -x 705 -y 61
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[7\] -fixed false -x 607 -y 76
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[13\] -fixed false -x 1024 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 810 -y 55
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[38\] -fixed false -x 311 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 857 -y 19
set_location -inst_name Communication_Switch_0/state_reg_RNO\[4\] -fixed false -x 713 -y 48
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[13\] -fixed false -x 843 -y 73
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[36\] -fixed false -x 787 -y 36
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_\[1\] -fixed false -x 725 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 955 -y 115
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2 -fixed false -x 616 -y 48
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 -fixed false -x 784 -y 45
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_0\[4\] -fixed false -x 753 -y 48
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 788 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1239 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[7\] -fixed false -x 1025 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 588 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1334 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[35\] -fixed false -x 734 -y 16
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361\[2\] -fixed false -x 686 -y 69
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[18\] -fixed false -x 336 -y 30
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[14\] -fixed false -x 624 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[9\] -fixed false -x 729 -y 127
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[179\] -fixed false -x 141 -y 36
set_location -inst_name UART_Protocol_0/mko_0/counter\[17\] -fixed false -x 489 -y 151
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 -fixed false -x 670 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[24\] -fixed false -x 137 -y 28
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[48\] -fixed false -x 1029 -y 342
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[13\] -fixed false -x 940 -y 69
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6\[3\] -fixed false -x 604 -y 72
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 801 -y 58
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNIV9MC2 -fixed false -x 696 -y 87
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 842 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 688 -y 127
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[158\] -fixed false -x 129 -y 28
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 947 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[124\] -fixed false -x 43 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 1316 -y 123
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 709 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 910 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1233 -y 184
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[9\] -fixed false -x 710 -y 75
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[6\] -fixed false -x 643 -y 43
set_location -inst_name Communication_Switch_0/un8_read_signal_0_a2 -fixed false -x 755 -y 69
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[10\] -fixed false -x 754 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1293 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 855 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 1208 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[10\] -fixed false -x 811 -y 64
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe -fixed false -x 786 -y 55
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[13\] -fixed false -x 785 -y 58
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 880 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[62\] -fixed false -x 75 -y 16
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[1\] -fixed false -x 622 -y 78
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[22\] -fixed false -x 671 -y 88
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 685 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b8_2S5I_CuY_RNO -fixed false -x 392 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1154 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 809 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[16\] -fixed false -x 748 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set -fixed false -x 872 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUm/b3_P_F_6_2_1_1_1 -fixed false -x 162 -y 24
set_location -inst_name Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_3 -fixed false -x 1124 -y 165
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2\[0\] -fixed false -x 1043 -y 106
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO\[3\] -fixed false -x 766 -y 57
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 883 -y 58
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_In_Process -fixed false -x 1146 -y 175
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_2_1_1_1 -fixed false -x 431 -y 18
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[2\] -fixed false -x 984 -y 180
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[417\] -fixed false -x 45 -y 28
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[10\] -fixed false -x 659 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[340\] -fixed false -x 269 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 898 -y 70
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS\[0\] -fixed false -x 803 -y 36
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[3\] -fixed false -x 789 -y 24
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO\[8\] -fixed false -x 609 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 758 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1\[10\] -fixed false -x 1050 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 885 -y 43
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[96\] -fixed false -x 49 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_1 -fixed false -x 894 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_1_0 -fixed false -x 411 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1188 -y 144
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[2\] -fixed false -x 400 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 886 -y 25
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[17\] -fixed false -x 865 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 844 -y 58
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[6\] -fixed false -x 748 -y 24
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[3\] -fixed false -x 779 -y 58
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 842 -y 61
set_location -inst_name Communication_Switch_0/DEST_1_Fifo_Empty -fixed false -x 750 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_1_0_RNIO9P72 -fixed false -x 254 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[165\] -fixed false -x 113 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRV/b3_P_F_6_1_0 -fixed false -x 79 -y 18
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 -fixed false -x 789 -y 48
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 652 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 636 -y 105
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[19\] -fixed false -x 292 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_2\[1\] -fixed false -x 361 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 923 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 759 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJR/b6_BATJwN_4 -fixed false -x 24 -y 33
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 681 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[25\] -fixed false -x 432 -y 16
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNIH29D1 -fixed false -x 787 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv\[2\] -fixed false -x 375 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAS/b3_P_F_6_1 -fixed false -x 28 -y 6
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1310 -y 172
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[25\] -fixed false -x 298 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[17\] -fixed false -x 370 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 812 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[48\] -fixed false -x 122 -y 22
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[6\] -fixed false -x 802 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 908 -y 58
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 763 -y 75
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[24\] -fixed false -x 625 -y 46
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[25\] -fixed false -x 827 -y 75
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[39\] -fixed false -x 767 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[4\] -fixed false -x 904 -y 61
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[34\] -fixed false -x 840 -y 63
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[5\] -fixed false -x 714 -y 52
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1 -fixed false -x 576 -y 147
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2\[4\] -fixed false -x 1063 -y 145
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[3\] -fixed false -x 1008 -y 187
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[379\] -fixed false -x 237 -y 31
set_location -inst_name Data_Block_0/Communication_Builder_0/event_ram_r_data_status -fixed false -x 952 -y 180
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set -fixed false -x 641 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b6_BATJwN_4 -fixed false -x 38 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1292 -y 150
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[2\] -fixed false -x 277 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 915 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRq/b3_P_F_6_1_0 -fixed false -x 95 -y 9
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 885 -y 75
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[14\] -fixed false -x 253 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[4\] -fixed false -x 351 -y 16
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[69\] -fixed false -x 258 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 859 -y 63
set_location -inst_name Communication_Switch_0/un11_read_signal_0_a2 -fixed false -x 657 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[8\] -fixed false -x 730 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 871 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 873 -y 70
set_location -inst_name UART_Protocol_1/mko_0/counter\[21\] -fixed false -x 741 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[189\] -fixed false -x 239 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1293 -y 154
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJn/b6_BATJwN_4 -fixed false -x 61 -y 6
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 875 -y 19
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[4\] -fixed false -x 810 -y 76
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[8\] -fixed false -x 924 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[52\] -fixed false -x 196 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1219 -y 154
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[12\] -fixed false -x 916 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[16\] -fixed false -x 98 -y 22
set_location -inst_name Controler_0/ADI_SPI_1/counter\[2\] -fixed false -x 683 -y 43
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[8\] -fixed false -x 1153 -y 171
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 626 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[30\] -fixed false -x 328 -y 16
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_29_iv_0\[31\] -fixed false -x 864 -y 9
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[26\] -fixed false -x 729 -y 33
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[36\] -fixed false -x 669 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[60\] -fixed false -x 119 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[10\] -fixed false -x 851 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 864 -y 75
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[7\] -fixed false -x 798 -y 184
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[24\] -fixed false -x 834 -y 79
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[41\] -fixed false -x 395 -y 25
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO -fixed false -x 790 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr\[2\] -fixed false -x 316 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[21\] -fixed false -x 116 -y 9
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx -fixed false -x 757 -y 58
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[12\] -fixed false -x 735 -y 30
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[15\] -fixed false -x 677 -y 46
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[9\] -fixed false -x 670 -y 52
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un5_b5_PRWcJ_axbxc5 -fixed false -x 392 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[10\] -fixed false -x 851 -y 25
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[17\] -fixed false -x 873 -y 10
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO\[1\] -fixed false -x 751 -y 57
set_location -inst_name Controler_0/ADI_SPI_1/sdio_cl -fixed false -x 692 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 912 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNI93J01 -fixed false -x 1294 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 780 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[9\] -fixed false -x 861 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_1_RNIQH1V1 -fixed false -x 272 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRV/b6_BATJwN_4 -fixed false -x 81 -y 18
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[2\] -fixed false -x 792 -y 277
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI7VV21 -fixed false -x 832 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[21\] -fixed false -x 247 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1251 -y 129
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[4\] -fixed false -x 914 -y 70
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[39\] -fixed false -x 757 -y 19
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[28\] -fixed false -x 940 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[5\] -fixed false -x 243 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1316 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 780 -y 76
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIEI291 -fixed false -x 840 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[1\] -fixed false -x 51 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 903 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[150\] -fixed false -x 294 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[13\] -fixed false -x 252 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[162\] -fixed false -x 130 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 877 -y 58
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[15\] -fixed false -x 904 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 843 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_o2\[9\] -fixed false -x 283 -y 30
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI5TV21 -fixed false -x 880 -y 63
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[30\] -fixed false -x 739 -y 27
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/state_RNO\[0\] -fixed false -x 752 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr\[7\] -fixed false -x 322 -y 31
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[6\] -fixed false -x 1014 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 680 -y 106
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[166\] -fixed false -x 119 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[169\] -fixed false -x 207 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[0\] -fixed false -x 431 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RE_d1 -fixed false -x 897 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 959 -y 115
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 887 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQl0/b3_P_F_6_1_0 -fixed false -x 166 -y 21
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[3\] -fixed false -x 711 -y 73
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[50\] -fixed false -x 333 -y 9
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 784 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 813 -y 174
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[12\] -fixed false -x 610 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSe/b3_P_F_6_2_1_1_1 -fixed false -x 215 -y 15
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles\[0\] -fixed false -x 739 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRn/b3_P_F_6_1 -fixed false -x 71 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 869 -y 58
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[32\] -fixed false -x 675 -y 18
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[10\] -fixed false -x 1405 -y 228
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[11\] -fixed false -x 793 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[3\] -fixed false -x 753 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[157\] -fixed false -x 298 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[138\] -fixed false -x 91 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 566 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 868 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[291\] -fixed false -x 183 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 741 -y 64
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 783 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[15\] -fixed false -x 297 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 676 -y 25
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[4\] -fixed false -x 920 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1242 -y 135
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b6_BATJwN_4 -fixed false -x 105 -y 30
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[2\] -fixed false -x 877 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_1_0 -fixed false -x 146 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[0\] -fixed false -x 423 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[31\] -fixed false -x 150 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[1\] -fixed false -x 673 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[99\] -fixed false -x 30 -y 43
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_4_iv_0\[31\] -fixed false -x 846 -y 9
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[22\] -fixed false -x 700 -y 16
set_location -inst_name UART_Protocol_0/mko_0/counter\[3\] -fixed false -x 475 -y 151
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[170\] -fixed false -x 155 -y 31
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[3\] -fixed false -x 760 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGR5/b3_P_F_6_1_0 -fixed false -x 83 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_1_0 -fixed false -x 196 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 852 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[172\] -fixed false -x 153 -y 30
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[9\] -fixed false -x 427 -y 210
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_2_1_1_1 -fixed false -x 184 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[64\] -fixed false -x 274 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[23\] -fixed false -x 439 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[7\] -fixed false -x 1261 -y 256
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_13_iv_0\[31\] -fixed false -x 834 -y 6
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[6\] -fixed false -x 720 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1159 -y 144
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[7\] -fixed false -x 667 -y 73
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[19\] -fixed false -x 910 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_1_0 -fixed false -x 156 -y 39
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 834 -y 52
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[0\] -fixed false -x 884 -y 15
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[10\] -fixed false -x 621 -y 81
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[0\] -fixed false -x 778 -y 19
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[12\] -fixed false -x 631 -y 79
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[7\] -fixed false -x 403 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 832 -y 52
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 740 -y 46
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[3\] -fixed false -x 744 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[95\] -fixed false -x 109 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[139\] -fixed false -x 70 -y 25
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[15\] -fixed false -x 652 -y 43
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[0\] -fixed false -x 790 -y 49
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[16\] -fixed false -x 430 -y 16
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[14\] -fixed false -x 1009 -y 183
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[10\] -fixed false -x 793 -y 183
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[166\] -fixed false -x 129 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[113\] -fixed false -x 204 -y 31
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[36\] -fixed false -x 2207 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1242 -y 126
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[67\] -fixed false -x 50 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_2_1_1 -fixed false -x 111 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[8\] -fixed false -x 42 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_2_1_1_1 -fixed false -x 29 -y 24
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[6\] -fixed false -x 1279 -y 310
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 798 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 1307 -y 117
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter_n3 -fixed false -x 787 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[169\] -fixed false -x 142 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[25\] -fixed false -x 935 -y 58
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 840 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 -fixed false -x 1317 -y 151
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_4\[0\] -fixed false -x 763 -y 45
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1532 -y 139
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 817 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o3\[10\] -fixed false -x 385 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[23\] -fixed false -x 133 -y 28
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[6\] -fixed false -x 967 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[24\] -fixed false -x 863 -y 76
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[2\] -fixed false -x 662 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 878 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 936 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[37\] -fixed false -x 693 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[10\] -fixed false -x 724 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 613 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[4\] -fixed false -x 396 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[91\] -fixed false -x 114 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 644 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[164\] -fixed false -x 83 -y 30
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_5\[0\] -fixed false -x 704 -y 81
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2\[4\] -fixed false -x 858 -y 27
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO -fixed false -x 687 -y 102
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[25\] -fixed false -x 532 -y 16
set_location -inst_name Controler_0/ADI_SPI_0/divider_enable_RNI2FLL -fixed false -x 643 -y 45
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[29\] -fixed false -x 703 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 670 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1314 -y 156
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[44\] -fixed false -x 190 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[31\] -fixed false -x 971 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[23\] -fixed false -x 303 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_1_0_RNINK062 -fixed false -x 43 -y 24
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[141\] -fixed false -x 200 -y 25
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[7\] -fixed false -x 607 -y 78
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[34\] -fixed false -x 905 -y 61
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[15\] -fixed false -x 679 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 625 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[457\] -fixed false -x 81 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[47\] -fixed false -x 136 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/dst_req_d_RNIRU5K -fixed false -x 281 -y 21
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_2_sqmuxa -fixed false -x 637 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[68\] -fixed false -x 272 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 832 -y 19
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNIVMV21 -fixed false -x 884 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_4_RNI9OAU5 -fixed false -x 363 -y 3
set_location -inst_name ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2_0_0_0 -fixed false -x 334 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 884 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[150\] -fixed false -x 80 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[43\] -fixed false -x 177 -y 22
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[11\] -fixed false -x 711 -y 57
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[0\] -fixed false -x 947 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUd/b6_BATJwN_4 -fixed false -x 132 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[14\] -fixed false -x 660 -y 19
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[3\] -fixed false -x 1355 -y 234
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[69\] -fixed false -x 161 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 812 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_5 -fixed false -x 338 -y 18
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[6\] -fixed false -x 798 -y 34
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[0\] -fixed false -x 1501 -y 175
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[4\] -fixed false -x 904 -y 60
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[31\] -fixed false -x 693 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 930 -y 43
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[0\] -fixed false -x 879 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[20\] -fixed false -x 246 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[19\] -fixed false -x 751 -y 21
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[15\] -fixed false -x 749 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[130\] -fixed false -x 197 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 1343 -y 123
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[107\] -fixed false -x 138 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[73\] -fixed false -x 55 -y 9
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[1\] -fixed false -x 1032 -y 180
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1237 -y 136
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_31 -fixed false -x 359 -y 15
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_CH_FA_DATA_2_sqmuxa_0_0_o4 -fixed false -x 859 -y 9
set_location -inst_name Controler_0/Reset_Controler_0/un11_write_signal -fixed false -x 644 -y 63
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0_a4_0_0\[0\] -fixed false -x 851 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[77\] -fixed false -x 128 -y 22
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[25\] -fixed false -x 763 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 943 -y 64
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 -fixed false -x 752 -y 72
set_location -inst_name UART_Protocol_0/mko_0/counter\[16\] -fixed false -x 488 -y 151
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqn/b6_BATJwN_4 -fixed false -x 199 -y 27
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[40\] -fixed false -x 332 -y 9
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_1_0 -fixed false -x 439 -y 15
set_location -inst_name Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT -fixed false -x 1153 -y 162
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[24\] -fixed false -x 713 -y 28
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 -fixed false -x 824 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIQOLJ7\[4\] -fixed false -x 206 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 1292 -y 141
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[1\] -fixed false -x 398 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 1236 -y 126
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 -fixed false -x 740 -y 57
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[1\] -fixed false -x 624 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/dst_req_d_RNIPGD11 -fixed false -x 280 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1319 -y 157
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[10\] -fixed false -x 226 -y 46
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 799 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[132\] -fixed false -x 47 -y 43
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[3\] -fixed false -x 739 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQq0/b3_P_F_6_1_RNI1G3F3 -fixed false -x 119 -y 24
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/mosi_cl -fixed false -x 754 -y 58
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[19\] -fixed false -x 722 -y 30
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 949 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 861 -y 70
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[7\] -fixed false -x 673 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[152\] -fixed false -x 91 -y 28
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO\[7\] -fixed false -x 652 -y 33
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[9\] -fixed false -x 655 -y 76
set_location -inst_name Controler_0/ADI_SPI_1/un1_tx_data_buffer\[0\] -fixed false -x 686 -y 45
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7_1\[10\] -fixed false -x 702 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 614 -y 34
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[29\] -fixed false -x 737 -y 24
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[13\] -fixed false -x 929 -y 175
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 699 -y 22
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[48\] -fixed false -x 1258 -y 174
set_location -inst_name Communication_Switch_0/read_data_frame_1\[11\] -fixed false -x 755 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 897 -y 70
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[22\] -fixed false -x 345 -y 16
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[18\] -fixed false -x 700 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[399\] -fixed false -x 21 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1244 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[4\] -fixed false -x 1243 -y 157
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1292 -y 151
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[3\] -fixed false -x 1283 -y 255
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[19\] -fixed false -x 913 -y 54
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 831 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 760 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[49\] -fixed false -x 273 -y 46
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[12\] -fixed false -x 718 -y 57
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[33\] -fixed false -x 683 -y 18
set_location -inst_name Controler_0/Command_Decoder_0/counter\[8\] -fixed false -x 725 -y 43
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[8\] -fixed false -x 620 -y 81
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[3\] -fixed false -x 801 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1170 -y 174
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b8_2S5I_CuY_RNO_0 -fixed false -x 388 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[31\] -fixed false -x 855 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[74\] -fixed false -x 271 -y 37
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[51\] -fixed false -x 1763 -y 96
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[13\] -fixed false -x 356 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[15\] -fixed false -x 295 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[3\] -fixed false -x 59 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[34\] -fixed false -x 249 -y 43
set_location -inst_name Data_Block_0/Communication_Builder_0/Status_Event_WriteDone -fixed false -x 952 -y 181
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[14\] -fixed false -x 615 -y 46
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 -fixed false -x 788 -y 54
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_ns_a2\[1\] -fixed false -x 749 -y 45
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT\[1\] -fixed false -x 350 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 774 -y 142
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[13\] -fixed false -x 671 -y 48
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[32\] -fixed false -x 782 -y 42
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[6\] -fixed false -x 677 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b7_obT_wvW -fixed false -x 277 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr4 -fixed false -x 345 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 1213 -y 150
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[3\] -fixed false -x 714 -y 70
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[28\] -fixed false -x 798 -y 60
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr\[1\] -fixed false -x 360 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1315 -y 172
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[6\] -fixed false -x 257 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[24\] -fixed false -x 340 -y 7
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[8\] -fixed false -x 918 -y 81
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[19\] -fixed false -x 729 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b6_BATJwN_4 -fixed false -x 73 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[7\] -fixed false -x 746 -y 124
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 969 -y 85
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[45\] -fixed false -x 183 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIp/b6_BATJwN_4 -fixed false -x 183 -y 18
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 802 -y 37
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[0\] -fixed false -x 597 -y 75
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[17\] -fixed false -x 868 -y 67
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 598 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[89\] -fixed false -x 93 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1\[0\] -fixed false -x 1040 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_0\[7\] -fixed false -x 1154 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 840 -y 30
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[3\] -fixed false -x 1007 -y 181
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSS/b3_P_F_6_2_1_1_1 -fixed false -x 210 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_1_RNIUD3L2 -fixed false -x 152 -y 36
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[2\] -fixed false -x 675 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[102\] -fixed false -x 317 -y 34
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[9\] -fixed false -x 660 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 821 -y 70
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[13\] -fixed false -x 936 -y 174
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[15\] -fixed false -x 269 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[9\] -fixed false -x 684 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1336 -y 118
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_1_RNIDD1A2 -fixed false -x 166 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_109 -fixed false -x 171 -y 21
set_location -inst_name Controler_0/Command_Decoder_0/cmd_data_RNIOE531\[13\] -fixed false -x 667 -y 45
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg\[3\] -fixed false -x 880 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_103 -fixed false -x 120 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr\[6\] -fixed false -x 344 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 915 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[4\] -fixed false -x 286 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[22\] -fixed false -x 697 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b6_BATJwN_4 -fixed false -x 59 -y 27
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[1\] -fixed false -x 264 -y 16
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[1\] -fixed false -x 615 -y 79
set_location -inst_name Controler_0/ADI_SPI_1/counter\[6\] -fixed false -x 687 -y 43
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2\[1\] -fixed false -x 622 -y 75
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[5\] -fixed false -x 656 -y 54
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 824 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 854 -y 97
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[16\] -fixed false -x 787 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[1\] -fixed false -x 255 -y 19
set_location -inst_name Communication_Switch_0/state_reg\[3\] -fixed false -x 714 -y 49
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 -fixed false -x 1226 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 866 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[5\] -fixed false -x 654 -y 82
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_BE_tri_enable -fixed false -x 723 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_2_1_1 -fixed false -x 253 -y 30
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[7\] -fixed false -x 609 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[78\] -fixed false -x 283 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJQ0/b3_P_F_6_1_0 -fixed false -x 58 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[21\] -fixed false -x 369 -y 25
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 938 -y 82
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[2\] -fixed false -x 1013 -y 187
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[84\] -fixed false -x 176 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[38\] -fixed false -x 248 -y 43
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[28\] -fixed false -x 852 -y 69
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[41\] -fixed false -x 394 -y 19
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[0\] -fixed false -x 706 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_1_0 -fixed false -x 110 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b6_BATJwN_4 -fixed false -x 158 -y 39
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[5\] -fixed false -x 618 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[157\] -fixed false -x 79 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b9_voSc3_rGt_0 -fixed false -x 385 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 666 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_2_1_1_1 -fixed false -x 442 -y 15
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[24\] -fixed false -x 761 -y 10
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 828 -y 69
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/runstart_d_RNI2AMC1 -fixed false -x 363 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[34\] -fixed false -x 721 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 780 -y 57
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_\[2\] -fixed false -x 1041 -y 106
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSp/b3_P_F_6_2_1_1 -fixed false -x 236 -y 15
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data\[16\] -fixed false -x 915 -y 57
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 805 -y 52
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[5\] -fixed false -x 1002 -y 174
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[0\] -fixed false -x 1298 -y 63
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[7\] -fixed false -x 776 -y 58
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[11\] -fixed false -x 650 -y 76
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[49\] -fixed false -x 1937 -y 336
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 848 -y 76
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[6\] -fixed false -x 727 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 930 -y 45
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[6\] -fixed false -x 1005 -y 180
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[95\] -fixed false -x 158 -y 19
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[6\] -fixed false -x 916 -y 57
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 -fixed false -x 709 -y 42
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state\[0\] -fixed false -x 665 -y 37
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[28\] -fixed false -x 1042 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 953 -y 115
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[13\] -fixed false -x 717 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[153\] -fixed false -x 179 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 954 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[22\] -fixed false -x 923 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqq/b3_P_F_6_1_RNIJS4H2 -fixed false -x 235 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 826 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbI/b6_BATJwN_4 -fixed false -x 62 -y 36
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 982 -y 85
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 924 -y 43
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[3\] -fixed false -x 922 -y 70
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[17\] -fixed false -x 732 -y 10
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 775 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_1 -fixed false -x 108 -y 33
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b5_uU_cL -fixed false -x 369 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 -fixed false -x 912 -y 42
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[15\] -fixed false -x 692 -y 85
set_location -inst_name Controler_0/Communication_ANW_MUX_0/DEST_3_Fifo_Write_Enable -fixed false -x 834 -y 45
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[23\] -fixed false -x 734 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[69\] -fixed false -x 70 -y 22
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[26\] -fixed false -x 760 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0\[8\] -fixed false -x 301 -y 27
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_0\[13\] -fixed false -x 628 -y 75
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[26\] -fixed false -x 862 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[380\] -fixed false -x 44 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[13\] -fixed false -x 644 -y 21
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[8\] -fixed false -x 939 -y 175
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary\[0\] -fixed false -x 619 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 792 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1153 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[33\] -fixed false -x 948 -y 58
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\] -fixed false -x 709 -y 73
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[1\] -fixed false -x 946 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 1310 -y 124
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[28\] -fixed false -x 629 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[16\] -fixed false -x 731 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 548 -y 16
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[91\] -fixed false -x 203 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 867 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[127\] -fixed false -x 59 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[0\] -fixed false -x 373 -y 7
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0\[10\] -fixed false -x 1054 -y 118
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUe/b3_P_F_6_2_1_1 -fixed false -x 114 -y 18
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[155\] -fixed false -x 159 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_173 -fixed false -x 151 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 896 -y 36
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[5\] -fixed false -x 806 -y 76
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[31\] -fixed false -x 816 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_z/o_8 -fixed false -x 68 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[30\] -fixed false -x 759 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[422\] -fixed false -x 53 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk2.b8_nczQ_DYg_RNI8497\[7\] -fixed false -x 374 -y 21
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[7\] -fixed false -x 644 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 846 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[67\] -fixed false -x 64 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUe/b6_BATJwN_4 -fixed false -x 118 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 646 -y 31
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[1\] -fixed false -x 757 -y 61
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 1551 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 -fixed false -x 1327 -y 114
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[11\] -fixed false -x 869 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 657 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[93\] -fixed false -x 33 -y 42
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[54\] -fixed false -x 2266 -y 315
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[48\] -fixed false -x 1084 -y 342
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_RNO\[13\] -fixed false -x 635 -y 78
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data_RNI717O3\[0\] -fixed false -x 607 -y 81
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 919 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_1_0_RNICUB62 -fixed false -x 117 -y 27
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value\[1\] -fixed false -x 770 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[31\] -fixed false -x 130 -y 9
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[11\] -fixed false -x 918 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[35\] -fixed false -x 723 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_1 -fixed false -x 267 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[7\] -fixed false -x 947 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[68\] -fixed false -x 31 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b8_nUT_TJfx_0_a2_RNIDS6U1 -fixed false -x 368 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqe/b3_P_F_6_1_0_RNIPQ0B2 -fixed false -x 225 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbQ0/b3_P_F_6_1 -fixed false -x 44 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 1287 -y 142
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[1\] -fixed false -x 1936 -y 337
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 1057 -y 136
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2\[1\] -fixed false -x 744 -y 57
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[9\] -fixed false -x 364 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[3\] -fixed false -x 863 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[15\] -fixed false -x 772 -y 63
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[13\] -fixed false -x 715 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[13\] -fixed false -x 365 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 932 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[173\] -fixed false -x 284 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[0\] -fixed false -x 262 -y 19
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[4\] -fixed false -x 915 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[371\] -fixed false -x 241 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[9\] -fixed false -x 851 -y 34
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[10\] -fixed false -x 642 -y 76
set_location -inst_name Controler_0/ADI_SPI_1/state_reg\[2\] -fixed false -x 707 -y 49
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[27\] -fixed false -x 800 -y 55
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_1 -fixed false -x 4 -y 4
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 841 -y 67
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[7\] -fixed false -x 607 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[10\] -fixed false -x 298 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 795 -y 174
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[4\] -fixed false -x 643 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b7_obT_wvW -fixed false -x 285 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1266 -y 145
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b11_oRB_MqCD2_y -fixed false -x 384 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1308 -y 157
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1\[7\] -fixed false -x 680 -y 63
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 798 -y 69
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[5\] -fixed false -x 1280 -y 199
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[30\] -fixed false -x 679 -y 82
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 550 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 778 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 594 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[6\] -fixed false -x 720 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 918 -y 76
set_location -inst_name Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N -fixed false -x 661 -y 57
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[37\] -fixed false -x 743 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2\[11\] -fixed false -x 881 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 943 -y 115
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[72\] -fixed false -x 69 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 1253 -y 127
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[19\] -fixed false -x 947 -y 174
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIFL97\[10\] -fixed false -x 779 -y 60
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[6\] -fixed false -x 864 -y 21
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[7\] -fixed false -x 677 -y 54
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 786 -y 27
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[8\] -fixed false -x 749 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_1 -fixed false -x 181 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1172 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_1 -fixed false -x 74 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b6_BATJwN_4 -fixed false -x 39 -y 24
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[6\] -fixed false -x 978 -y 184
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[173\] -fixed false -x 86 -y 43
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[20\] -fixed false -x 2103 -y 144
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 -fixed false -x 760 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIe/b3_P_F_6_1_0 -fixed false -x 184 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[521\] -fixed false -x 200 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[48\] -fixed false -x 141 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[33\] -fixed false -x 404 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[48\] -fixed false -x 385 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_2_1_1_1 -fixed false -x 260 -y 36
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 934 -y 43
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[16\] -fixed false -x 988 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[17\] -fixed false -x 731 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1218 -y 154
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[7\] -fixed false -x 780 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[8\] -fixed false -x 856 -y 76
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[29\] -fixed false -x 317 -y 16
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[1\] -fixed false -x 748 -y 55
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb\[8\] -fixed false -x 376 -y 22
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[25\] -fixed false -x 816 -y 75
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_\[0\] -fixed false -x 1042 -y 106
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0 -fixed false -x 702 -y 48
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[8\] -fixed false -x 717 -y 79
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[40\] -fixed false -x 403 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4 -fixed false -x 697 -y 87
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2\[23\] -fixed false -x 1029 -y 171
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 -fixed false -x 708 -y 42
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 926 -y 82
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF_0_0_RNI4AQE4 -fixed false -x 367 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[119\] -fixed false -x 126 -y 43
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[14\] -fixed false -x 734 -y 84
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 619 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[143\] -fixed false -x 61 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 642 -y 175
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_22_iv\[31\] -fixed false -x 852 -y 9
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[1\] -fixed false -x 885 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_127_0_a5_0 -fixed false -x 169 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[241\] -fixed false -x 42 -y 34
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[27\] -fixed false -x 534 -y 16
set_location -inst_name UART_Protocol_1/mko_0/counter\[23\] -fixed false -x 743 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[74\] -fixed false -x 115 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 1317 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[146\] -fixed false -x 110 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[47\] -fixed false -x 140 -y 22
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6\[11\] -fixed false -x 644 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o3\[8\] -fixed false -x 265 -y 27
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI1PV21 -fixed false -x 877 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_128 -fixed false -x 146 -y 30
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 -fixed false -x 724 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[53\] -fixed false -x 205 -y 19
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[0\] -fixed false -x 781 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1291 -y 154
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[7\] -fixed false -x 696 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 693 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b6_BATJwN_4 -fixed false -x 436 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[74\] -fixed false -x 111 -y 16
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns\[6\] -fixed false -x 746 -y 48
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 885 -y 79
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 798 -y 37
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[7\] -fixed false -x 677 -y 51
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[31\] -fixed false -x 756 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO -fixed false -x 782 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 1277 -y 144
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[9\] -fixed false -x 778 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 866 -y 22
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2_i_m2 -fixed false -x 714 -y 99
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[3\] -fixed false -x 997 -y 175
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[6\] -fixed false -x 368 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[21\] -fixed false -x 14 -y 10
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6\[10\] -fixed false -x 642 -y 78
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_set -fixed false -x 956 -y 79
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO_0\[4\] -fixed false -x 605 -y 72
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[0\] -fixed false -x 881 -y 60
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[28\] -fixed false -x 1042 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 756 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSm/b3_P_F_6_2_1_1 -fixed false -x 84 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b6_BATJwN_4 -fixed false -x 188 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[96\] -fixed false -x 167 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[8\] -fixed false -x 376 -y 4
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 689 -y 123
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[1\] -fixed false -x 314 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 870 -y 142
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[19\] -fixed false -x 346 -y 31
set_location -inst_name Controler_0/ADI_SPI_0/counter\[1\] -fixed false -x 593 -y 49
set_location -inst_name Communication_Switch_0/Builder_Enable -fixed false -x 744 -y 70
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[7\] -fixed false -x 696 -y 64
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[4\] -fixed false -x 914 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1266 -y 144
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[15\] -fixed false -x 724 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_1_RNIHKS42 -fixed false -x 263 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[3\] -fixed false -x 925 -y 52
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[25\] -fixed false -x 874 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[80\] -fixed false -x 93 -y 24
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_\[4\] -fixed false -x 1034 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0\[3\] -fixed false -x 1043 -y 127
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[22\] -fixed false -x 1389 -y 174
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[19\] -fixed false -x 355 -y 25
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[19\] -fixed false -x 980 -y 175
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[14\] -fixed false -x 801 -y 43
set_location -inst_name Controler_0/REGISTERS_0/state_reg_ns\[0\] -fixed false -x 760 -y 48
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 829 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[2\] -fixed false -x 58 -y 15
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[1\] -fixed false -x 718 -y 70
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb\[2\] -fixed false -x 398 -y 19
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[43\] -fixed false -x 833 -y 255
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0\[4\] -fixed false -x 348 -y 30
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_11 -fixed false -x 746 -y 87
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[11\] -fixed false -x 705 -y 64
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 930 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_1 -fixed false -x 178 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[9\] -fixed false -x 732 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 852 -y 67
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1168 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_1 -fixed false -x 685 -y 102
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[9\] -fixed false -x 1017 -y 175
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[37\] -fixed false -x 387 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[17\] -fixed false -x 84 -y 21
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[25\] -fixed false -x 685 -y 73
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb\[6\] -fixed false -x 380 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 638 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 694 -y 99
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[505\] -fixed false -x 181 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[18\] -fixed false -x 862 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 915 -y 49
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 662 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0\[3\] -fixed false -x 995 -y 109
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[121\] -fixed false -x 160 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[18\] -fixed false -x 784 -y 58
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[18\] -fixed false -x 1804 -y 234
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[189\] -fixed false -x 189 -y 15
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[30\] -fixed false -x 739 -y 79
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[19\] -fixed false -x 793 -y 54
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter_n2 -fixed false -x 782 -y 60
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[4\] -fixed false -x 761 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbq/b3_P_F_6_2_1_1_1 -fixed false -x 46 -y 36
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 841 -y 25
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_3\[10\] -fixed false -x 655 -y 78
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 845 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[57\] -fixed false -x 164 -y 9
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa -fixed false -x 653 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 1553 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 1329 -y 114
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[462\] -fixed false -x 92 -y 34
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[19\] -fixed false -x 697 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIH4H4\[5\] -fixed false -x 270 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_1 -fixed false -x 261 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 796 -y 79
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 741 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_voSc3_rGt_RNICPJ04 -fixed false -x 255 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[48\] -fixed false -x 191 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1222 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 860 -y 73
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT\[8\] -fixed false -x 339 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[35\] -fixed false -x 723 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 649 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1230 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 874 -y 22
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2\[0\] -fixed false -x 621 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1208 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAS/b3_P_F_6_2_1_1 -fixed false -x 30 -y 6
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/src_ack -fixed false -x 363 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[2\] -fixed false -x 265 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[23\] -fixed false -x 692 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[34\] -fixed false -x 375 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_1_0 -fixed false -x 172 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO\[3\] -fixed false -x 268 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_1_0 -fixed false -x 68 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[2\] -fixed false -x 690 -y 18
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 -fixed false -x 615 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1170 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[147\] -fixed false -x 119 -y 28
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[9\] -fixed false -x 692 -y 87
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa -fixed false -x 652 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 1272 -y 135
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 800 -y 37
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[27\] -fixed false -x 816 -y 43
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 961 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.un27_b7_nYhI39s -fixed false -x 303 -y 27
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[14\] -fixed false -x 695 -y 85
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2\[5\] -fixed false -x 765 -y 57
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[8\] -fixed false -x 867 -y 15
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[5\] -fixed false -x 1013 -y 175
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 -fixed false -x 678 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[474\] -fixed false -x 102 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_1 -fixed false -x 51 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[62\] -fixed false -x 83 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_1_0 -fixed false -x 172 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[32\] -fixed false -x 709 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[139\] -fixed false -x 180 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[153\] -fixed false -x 82 -y 30
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[20\] -fixed false -x 934 -y 60
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 825 -y 25
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3\[2\] -fixed false -x 773 -y 96
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 957 -y 82
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[3\] -fixed false -x 839 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b6_BATJwN_4 -fixed false -x 191 -y 30
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[19\] -fixed false -x 555 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2\[0\] -fixed false -x 1044 -y 106
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[14\] -fixed false -x 339 -y 31
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[2\] -fixed false -x 621 -y 52
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 866 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[349\] -fixed false -x 275 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2\[9\] -fixed false -x 1055 -y 118
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[1\] -fixed false -x 761 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 692 -y 127
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[12\] -fixed false -x 927 -y 180
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[9\] -fixed false -x 855 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[22\] -fixed false -x 93 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[5\] -fixed false -x 246 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[55\] -fixed false -x 208 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a2\[9\] -fixed false -x 368 -y 33
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[8\] -fixed false -x 681 -y 81
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[0\] -fixed false -x 350 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 790 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 881 -y 52
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[18\] -fixed false -x 619 -y 46
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[52\] -fixed false -x 1297 -y 171
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[143\] -fixed false -x 201 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1293 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[25\] -fixed false -x 753 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 -fixed false -x 867 -y 76
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 777 -y 34
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[5\] -fixed false -x 701 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 684 -y 172
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[5\] -fixed false -x 644 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[171\] -fixed false -x 148 -y 31
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[16\] -fixed false -x 2112 -y 150
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[18\] -fixed false -x 293 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[391\] -fixed false -x 28 -y 19
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[10\] -fixed false -x 694 -y 70
set_location -inst_name Controler_0/Command_Decoder_0/cmd_data\[13\] -fixed false -x 758 -y 43
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[4\] -fixed false -x 936 -y 175
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[7\] -fixed false -x 623 -y 73
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 694 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 787 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[142\] -fixed false -x 76 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_15_5_i_m2_2_0 -fixed false -x 354 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQV0/b3_P_F_6_1_0 -fixed false -x 158 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSn/b3_P_F_6_1_RNIDC092 -fixed false -x 90 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[38\] -fixed false -x 642 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[20\] -fixed false -x 59 -y 10
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 697 -y 99
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 836 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[165\] -fixed false -x 80 -y 42
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 869 -y 55
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 601 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO\[3\] -fixed false -x 379 -y 33
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_0\[0\] -fixed false -x 897 -y 48
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 852 -y 19
set_location -inst_name UART_Protocol_0/mko_0/counter\[20\] -fixed false -x 492 -y 151
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[2\] -fixed false -x 710 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 1284 -y 153
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 853 -y 28
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1\[29\] -fixed false -x 814 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[154\] -fixed false -x 130 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[35\] -fixed false -x 722 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 1330 -y 114
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state\[1\] -fixed false -x 667 -y 37
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[12\] -fixed false -x 754 -y 36
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 691 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[117\] -fixed false -x 266 -y 34
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[20\] -fixed false -x 686 -y 64
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[9\] -fixed false -x 994 -y 181
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[0\] -fixed false -x 616 -y 73
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[3\] -fixed false -x 717 -y 76
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[35\] -fixed false -x 849 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1\[11\] -fixed false -x 1076 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAl/b3_P_F_6_2_1_1_1 -fixed false -x 25 -y 9
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[2\] -fixed false -x 683 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[93\] -fixed false -x 33 -y 43
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[13\] -fixed false -x 1021 -y 181
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[39\] -fixed false -x 232 -y 123
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[3\] -fixed false -x 942 -y 82
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[20\] -fixed false -x 932 -y 48
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_20_iv_0\[31\] -fixed false -x 858 -y 9
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[6\] -fixed false -x 887 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[28\] -fixed false -x 136 -y 31
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[8\] -fixed false -x 868 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[6\] -fixed false -x 213 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[12\] -fixed false -x 661 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 773 -y 145
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data_RNI7J8M_0\[17\] -fixed false -x 631 -y 81
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_8 -fixed false -x 890 -y 36
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[24\] -fixed false -x 594 -y 10
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 874 -y 142
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[8\] -fixed false -x 734 -y 10
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[26\] -fixed false -x 827 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 772 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[140\] -fixed false -x 72 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_0\[12\] -fixed false -x 265 -y 21
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0 -fixed false -x 744 -y 91
set_location -inst_name UART_Protocol_0/mko_0/counter\[24\] -fixed false -x 496 -y 151
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[181\] -fixed false -x 188 -y 15
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1\[1\] -fixed false -x 714 -y 76
set_location -inst_name Controler_0/Command_Decoder_0/counter\[31\] -fixed false -x 748 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[23\] -fixed false -x 303 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[27\] -fixed false -x 316 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRe/b3_P_F_6_1 -fixed false -x 90 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 630 -y 16
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[11\] -fixed false -x 740 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRl/b3_P_F_6_1 -fixed false -x 73 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 894 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSp/b6_BATJwN_4 -fixed false -x 231 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNI01D09\[8\] -fixed false -x 207 -y 36
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 928 -y 43
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[4\] -fixed false -x 778 -y 28
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[33\] -fixed false -x 757 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 865 -y 57
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[7\] -fixed false -x 747 -y 79
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2\[31\] -fixed false -x 829 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[12\] -fixed false -x 734 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r -fixed false -x 906 -y 76
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 849 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_2_1_1 -fixed false -x 197 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[23\] -fixed false -x 932 -y 61
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[1\] -fixed false -x 663 -y 30
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO\[3\] -fixed false -x 760 -y 60
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[23\] -fixed false -x 725 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[167\] -fixed false -x 150 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[111\] -fixed false -x 215 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[23\] -fixed false -x 749 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[10\] -fixed false -x 823 -y 58
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[6\] -fixed false -x 1155 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[9\] -fixed false -x 249 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 959 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[12\] -fixed false -x 792 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[11\] -fixed false -x 872 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 1210 -y 150
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[3\] -fixed false -x 1818 -y 201
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[42\] -fixed false -x 392 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUe/b3_P_F_6_1_0 -fixed false -x 113 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1244 -y 135
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_1_0 -fixed false -x 428 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[95\] -fixed false -x 98 -y 37
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 951 -y 88
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2\[22\] -fixed false -x 1028 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[31\] -fixed false -x 645 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_1 -fixed false -x 264 -y 30
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3 -fixed false -x 684 -y 60
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 828 -y 19
set_location -inst_name Controler_0/gpio_controler_0/state_reg\[2\] -fixed false -x 695 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[120\] -fixed false -x 164 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 788 -y 58
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[27\] -fixed false -x 862 -y 70
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 -fixed false -x 939 -y 42
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 853 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1234 -y 118
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[15\] -fixed false -x 1006 -y 183
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_105 -fixed false -x 94 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[0\] -fixed false -x 321 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 776 -y 70
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[11\] -fixed false -x 796 -y 54
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv\[3\] -fixed false -x 376 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[24\] -fixed false -x 390 -y 4
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1\[21\] -fixed false -x 1521 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1294 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[8\] -fixed false -x 12 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJR/b3_P_F_6_1_RNIOA6C2 -fixed false -x 26 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 1246 -y 136
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect -fixed false -x 787 -y 25
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[10\] -fixed false -x 719 -y 52
set_location -inst_name Controler_0/REGISTERS_0/state_reg_ns_a2\[4\] -fixed false -x 747 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[6\] -fixed false -x 297 -y 25
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0\[0\] -fixed false -x 632 -y 57
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[20\] -fixed false -x 848 -y 66
set_location -inst_name Controler_0/ADI_SPI_1/counter\[4\] -fixed false -x 685 -y 43
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[15\] -fixed false -x 1027 -y 96
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[4\] -fixed false -x 672 -y 63
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 882 -y 46
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_1_0 -fixed false -x 439 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0\[9\] -fixed false -x 731 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_2_1_1 -fixed false -x 236 -y 30
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[3\] -fixed false -x 665 -y 52
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[16\] -fixed false -x 934 -y 73
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[0\] -fixed false -x 608 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[3\] -fixed false -x 1244 -y 256
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 880 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[7\] -fixed false -x 853 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[31\] -fixed false -x 307 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[3\] -fixed false -x 738 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2\[6\] -fixed false -x 1103 -y 100
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[17\] -fixed false -x 826 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[174\] -fixed false -x 92 -y 42
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 571 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1160 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 674 -y 172
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 -fixed false -x 753 -y 42
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[2\] -fixed false -x 668 -y 55
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[4\] -fixed false -x 934 -y 52
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 1352 -y 117
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[9\] -fixed false -x 379 -y 28
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[87\] -fixed false -x 195 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[118\] -fixed false -x 234 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b16_voSc3_gmasbb_fgm_i_a2 -fixed false -x 285 -y 27
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[4\] -fixed false -x 1296 -y 192
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[0\] -fixed false -x 701 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[9\] -fixed false -x 846 -y 75
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[33\] -fixed false -x 756 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[8\] -fixed false -x 251 -y 19
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[24\] -fixed false -x 903 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[8\] -fixed false -x 289 -y 25
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[34\] -fixed false -x 72 -y 37
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Last_Byte -fixed false -x 790 -y 61
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary\[2\] -fixed false -x 776 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1242 -y 172
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO\[3\] -fixed false -x 711 -y 72
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 685 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 865 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 858 -y 141
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUn/b3_P_F_6_2_1_1_1 -fixed false -x 143 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[31\] -fixed false -x 309 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[12\] -fixed false -x 889 -y 37
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0 -fixed false -x 0 -y 5
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[134\] -fixed false -x 73 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1145 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2 -fixed false -x 732 -y 84
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 818 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 855 -y 24
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[8\] -fixed false -x 980 -y 184
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[23\] -fixed false -x 344 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[88\] -fixed false -x 90 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 840 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1245 -y 127
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[7\] -fixed false -x 738 -y 7
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 806 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 889 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_0_3 -fixed false -x 133 -y 30
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[2\] -fixed false -x 712 -y 27
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[5\] -fixed false -x 356 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[494\] -fixed false -x 119 -y 34
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[23\] -fixed false -x 688 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_q/o_8 -fixed false -x 150 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 886 -y 58
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[23\] -fixed false -x 926 -y 49
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[11\] -fixed false -x 378 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2\[1\] -fixed false -x 613 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[7\] -fixed false -x 719 -y 16
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_24_iv_0\[31\] -fixed false -x 877 -y 6
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 -fixed false -x 724 -y 90
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[34\] -fixed false -x 681 -y 25
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 -fixed false -x 826 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 792 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[24\] -fixed false -x 738 -y 31
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa -fixed false -x 639 -y 60
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[8\] -fixed false -x 947 -y 172
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[17\] -fixed false -x 1045 -y 184
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 742 -y 46
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0\[0\] -fixed false -x 739 -y 60
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_18_iv\[31\] -fixed false -x 878 -y 6
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 865 -y 75
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 -fixed false -x 823 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1224 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 867 -y 72
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[27\] -fixed false -x 704 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1241 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 828 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 627 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[15\] -fixed false -x 354 -y 16
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[4\] -fixed false -x 931 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[216\] -fixed false -x 60 -y 19
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[27\] -fixed false -x 736 -y 52
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[3\] -fixed false -x 678 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[99\] -fixed false -x 238 -y 28
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[0\] -fixed false -x 967 -y 181
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[10\] -fixed false -x 658 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b3_nfs\[0\] -fixed false -x 361 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[66\] -fixed false -x 78 -y 16
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[22\] -fixed false -x 824 -y 76
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[10\] -fixed false -x 937 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1172 -y 144
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[1\] -fixed false -x 651 -y 64
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_24_i -fixed false -x 686 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1284 -y 154
set_location -inst_name Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO\[0\] -fixed false -x 759 -y 30
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 773 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[12\] -fixed false -x 876 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[26\] -fixed false -x 747 -y 22
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[6\] -fixed false -x 676 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJd/b6_BATJwN_4 -fixed false -x 51 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJq/b3_P_F_6_1_0 -fixed false -x 38 -y 33
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[9\] -fixed false -x 713 -y 75
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[0\] -fixed false -x 763 -y 58
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[24\] -fixed false -x 947 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 861 -y 73
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[9\] -fixed false -x 883 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[281\] -fixed false -x 163 -y 40
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[167\] -fixed false -x 147 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 880 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 704 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b8_uKr_IFLY/b9_PKFoLX_ab_0_a2 -fixed false -x 337 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/runstart_d_RNIUR091 -fixed false -x 261 -y 24
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_3 -fixed false -x 371 -y 36
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[0\] -fixed false -x 1278 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_B/o_10 -fixed false -x 50 -y 33
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[9\] -fixed false -x 665 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[66\] -fixed false -x 78 -y 15
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[9\] -fixed false -x 671 -y 55
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[36\] -fixed false -x 710 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 751 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[25\] -fixed false -x 108 -y 22
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 -fixed false -x 609 -y 21
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[6\] -fixed false -x 943 -y 78
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[7\] -fixed false -x 791 -y 61
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[1\] -fixed false -x 692 -y 51
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[11\] -fixed false -x 801 -y 55
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[30\] -fixed false -x 727 -y 18
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 952 -y 82
set_location -inst_name Controler_0/ADI_SPI_1/counter\[3\] -fixed false -x 694 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[8\] -fixed false -x 858 -y 30
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[5\] -fixed false -x 713 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[26\] -fixed false -x 114 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 932 -y 45
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a2_1 -fixed false -x 888 -y 48
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[36\] -fixed false -x 2205 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQq0/b3_P_F_6_1_0 -fixed false -x 113 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[18\] -fixed false -x 745 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[126\] -fixed false -x 307 -y 34
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[15\] -fixed false -x 765 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[20\] -fixed false -x 125 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAe/b3_P_F_6_2_1_1_1 -fixed false -x 37 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[22\] -fixed false -x 138 -y 28
set_location -inst_name Controler_0/gpio_controler_0/un3_write_signal -fixed false -x 631 -y 69
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter\[2\] -fixed false -x 823 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 807 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 1237 -y 139
set_location -inst_name Data_Block_0/FIFOs_Reader_0/un4_event_in_process_set_0_o3 -fixed false -x 1151 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[11\] -fixed false -x 660 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 660 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSq/b3_P_F_6_1 -fixed false -x 207 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 1052 -y 136
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_\[10\] -fixed false -x 992 -y 109
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[28\] -fixed false -x 308 -y 9
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[11\] -fixed false -x 389 -y 34
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[23\] -fixed false -x 339 -y 7
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 948 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 1242 -y 171
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQd0/b3_P_F_6_1 -fixed false -x 158 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[173\] -fixed false -x 139 -y 37
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[5\] -fixed false -x 1276 -y 310
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1257 -y 126
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[3\] -fixed false -x 619 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[126\] -fixed false -x 229 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b7_yYh03wy6_0_a2 -fixed false -x 325 -y 21
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[1\] -fixed false -x 1250 -y 193
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[13\] -fixed false -x 1135 -y 171
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[9\] -fixed false -x 375 -y 4
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[20\] -fixed false -x 324 -y 31
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 964 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[8\] -fixed false -x 249 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[10\] -fixed false -x 861 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_114 -fixed false -x 126 -y 27
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[11\] -fixed false -x 720 -y 79
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[26\] -fixed false -x 682 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_1 -fixed false -x 118 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[36\] -fixed false -x 208 -y 28
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[4\] -fixed false -x 605 -y 73
set_location -inst_name Controler_0/Command_Decoder_0/counter\[23\] -fixed false -x 740 -y 43
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[3\] -fixed false -x 711 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_1_0 -fixed false -x 162 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1\[6\] -fixed false -x 1003 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 936 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 868 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1224 -y 184
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 -fixed false -x 864 -y 51
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[23\] -fixed false -x 848 -y 69
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 -fixed false -x 784 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_7 -fixed false -x 887 -y 36
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 915 -y 73
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI91031 -fixed false -x 906 -y 63
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[4\] -fixed false -x 751 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 806 -y 61
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[9\] -fixed false -x 745 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJI/b3_P_F_6_2_1_1_1 -fixed false -x 12 -y 33
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0 -fixed false -x 707 -y 48
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data_RNIKV421\[7\] -fixed false -x 678 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1284 -y 151
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[40\] -fixed false -x 876 -y 261
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 874 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 835 -y 22
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[20\] -fixed false -x 593 -y 10
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[10\] -fixed false -x 838 -y 70
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[0\] -fixed false -x 639 -y 52
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[7\] -fixed false -x 687 -y 49
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 794 -y 69
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0\[0\] -fixed false -x 816 -y 78
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n -fixed false -x 745 -y 58
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[11\] -fixed false -x 898 -y 43
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[20\] -fixed false -x 850 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSn/b3_P_F_6_2_1_1 -fixed false -x 97 -y 18
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[22\] -fixed false -x 958 -y 79
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[10\] -fixed false -x 838 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[122\] -fixed false -x 238 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 1340 -y 118
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 -fixed false -x 633 -y 45
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[4\] -fixed false -x 714 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 1311 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 783 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 898 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqS/b3_P_F_6_1 -fixed false -x 217 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJA/b3_P_F_6_2_1_1 -fixed false -x 126 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_1_0_RNIJUKN2 -fixed false -x 147 -y 36
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[4\] -fixed false -x 1012 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 886 -y 150
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[7\] -fixed false -x 259 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[470\] -fixed false -x 105 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[23\] -fixed false -x 368 -y 25
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO\[3\] -fixed false -x 669 -y 48
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0\[0\] -fixed false -x 671 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUd/b3_P_F_6_2_1_1_1 -fixed false -x 140 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 873 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 692 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[18\] -fixed false -x 21 -y 15
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[0\] -fixed false -x 665 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO -fixed false -x 862 -y 15
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[16\] -fixed false -x 2204 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[19\] -fixed false -x 639 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 938 -y 58
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 884 -y 54
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 735 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[22\] -fixed false -x 326 -y 31
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[24\] -fixed false -x 784 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[6\] -fixed false -x 878 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUp/b3_P_F_6_2_1_1 -fixed false -x 128 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1170 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 846 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[6\] -fixed false -x 675 -y 85
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[25\] -fixed false -x 731 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJA/b3_P_F_6_1_RNIDVQH2 -fixed false -x 120 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[24\] -fixed false -x 236 -y 43
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[18\] -fixed false -x 2068 -y 264
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 913 -y 76
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[36\] -fixed false -x 699 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[32\] -fixed false -x 672 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[158\] -fixed false -x 195 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[175\] -fixed false -x 91 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[389\] -fixed false -x 33 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1142 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[158\] -fixed false -x 96 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 800 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk2.b8_nczQ_DYg\[5\] -fixed false -x 209 -y 25
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles\[2\] -fixed false -x 680 -y 61
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1228 -y 118
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[2\] -fixed false -x 987 -y 181
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[59\] -fixed false -x 2055 -y 96
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[29\] -fixed false -x 110 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[22\] -fixed false -x 696 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i -fixed false -x 137 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[341\] -fixed false -x 267 -y 34
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[11\] -fixed false -x 745 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[21\] -fixed false -x 136 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 1316 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[8\] -fixed false -x 959 -y 174
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[33\] -fixed false -x 785 -y 43
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[33\] -fixed false -x 829 -y 46
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[12\] -fixed false -x 941 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0\[5\] -fixed false -x 763 -y 91
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[29\] -fixed false -x 630 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[32\] -fixed false -x 731 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[7\] -fixed false -x 854 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 809 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[149\] -fixed false -x 293 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 832 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[37\] -fixed false -x 670 -y 25
set_location -inst_name Communication_Switch_0/state_reg_RNO\[2\] -fixed false -x 711 -y 48
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 766 -y 76
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_RNIVIS3 -fixed false -x 1157 -y 162
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[69\] -fixed false -x 60 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[19\] -fixed false -x 864 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1225 -y 183
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[42\] -fixed false -x 331 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[141\] -fixed false -x 89 -y 27
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17 -fixed false -x 727 -y 54
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[26\] -fixed false -x 786 -y 45
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.10.un52_inputs -fixed false -x 658 -y 78
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg\[5\] -fixed false -x 891 -y 49
set_location -inst_name Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3 -fixed false -x 949 -y 180
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[101\] -fixed false -x 117 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[4\] -fixed false -x 643 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[29\] -fixed false -x 151 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_2_1_1 -fixed false -x 17 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 716 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1315 -y 157
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqd/b6_BATJwN_4 -fixed false -x 196 -y 24
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 -fixed false -x 965 -y 81
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set -fixed false -x 763 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[21\] -fixed false -x 854 -y 66
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 837 -y 52
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNITKV21 -fixed false -x 882 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2\[8\] -fixed false -x 1058 -y 106
set_location -inst_name Controler_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable -fixed false -x 721 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[168\] -fixed false -x 152 -y 30
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[19\] -fixed false -x 792 -y 54
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 885 -y 34
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_2 -fixed false -x 89 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1244 -y 171
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 875 -y 22
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary\[3\] -fixed false -x 779 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[256\] -fixed false -x 18 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[28\] -fixed false -x 235 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_1_0 -fixed false -x 175 -y 39
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0\[11\] -fixed false -x 1075 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2 -fixed false -x 920 -y 48
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[0\] -fixed false -x 884 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b11_oRB_MqCD2_y_5_3 -fixed false -x 386 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJA/b3_P_F_6_1 -fixed false -x 128 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[3\] -fixed false -x 252 -y 34
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[6\] -fixed false -x 691 -y 49
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[10\] -fixed false -x 713 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[40\] -fixed false -x 393 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1\[7\] -fixed false -x 1053 -y 106
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[85\] -fixed false -x 282 -y 37
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[4\] -fixed false -x 793 -y 61
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_3 -fixed false -x 1123 -y 171
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[3\] -fixed false -x 640 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m4_0 -fixed false -x 334 -y 21
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[5\] -fixed false -x 1254 -y 193
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[8\] -fixed false -x 668 -y 73
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[2\] -fixed false -x 430 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 676 -y 22
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 -fixed false -x 614 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[96\] -fixed false -x 321 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[10\] -fixed false -x 726 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1164 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[142\] -fixed false -x 80 -y 28
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[17\] -fixed false -x 654 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_2_1_1_1 -fixed false -x 54 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1220 -y 154
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 868 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 851 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[24\] -fixed false -x 307 -y 30
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 962 -y 84
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[15\] -fixed false -x 722 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[121\] -fixed false -x 171 -y 25
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 -fixed false -x 790 -y 54
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[33\] -fixed false -x 720 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 734 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[27\] -fixed false -x 776 -y 64
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[57\] -fixed false -x 1544 -y 42
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int -fixed false -x 764 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 1209 -y 151
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[0\] -fixed false -x 320 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 848 -y 22
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[6\] -fixed false -x 750 -y 84
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 939 -y 16
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[9\] -fixed false -x 954 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[0\] -fixed false -x 320 -y 18
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[11\] -fixed false -x 1007 -y 183
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[174\] -fixed false -x 179 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1049 -y 136
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[432\] -fixed false -x 49 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b6_BATJwN_4 -fixed false -x 77 -y 36
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2\[23\] -fixed false -x 946 -y 45
set_location -inst_name Controler_0/ADI_SPI_1/un1_state_reg_9_i_0 -fixed false -x 687 -y 45
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[0\] -fixed false -x 366 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAS/b3_P_F_6_2_1_1_1 -fixed false -x 29 -y 6
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[0\] -fixed false -x 629 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[3\] -fixed false -x 260 -y 16
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[9\] -fixed false -x 962 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[55\] -fixed false -x 129 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[85\] -fixed false -x 90 -y 31
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[0\] -fixed false -x 1276 -y 64
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[0\] -fixed false -x 657 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[300\] -fixed false -x 176 -y 40
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 1206 -y 151
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[2\] -fixed false -x 731 -y 90
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[58\] -fixed false -x 212 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[2\] -fixed false -x 59 -y 7
set_location -inst_name UART_Protocol_1/mko_0/counter\[7\] -fixed false -x 727 -y 73
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2 -fixed false -x 629 -y 42
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[0\] -fixed false -x 687 -y 52
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[2\] -fixed false -x 793 -y 184
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b6_BATJwN_4 -fixed false -x 52 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[170\] -fixed false -x 155 -y 30
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[12\] -fixed false -x 794 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[14\] -fixed false -x 725 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[183\] -fixed false -x 190 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQd0/b3_P_F_6_2_1_1_1 -fixed false -x 162 -y 18
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_1 -fixed false -x 354 -y 18
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[20\] -fixed false -x 669 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b6_BATJwN_4 -fixed false -x 63 -y 27
set_location -inst_name UART_Protocol_1/mko_0/counter\[3\] -fixed false -x 723 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_2_1_1_1 -fixed false -x 240 -y 36
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNIU2G01\[21\] -fixed false -x 951 -y 54
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_cnst_i\[1\] -fixed false -x 1117 -y 168
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b6_BATJwN_4 -fixed false -x 434 -y 18
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0\[3\] -fixed false -x 350 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[17\] -fixed false -x 958 -y 48
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI3RV21 -fixed false -x 900 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_112 -fixed false -x 61 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 698 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[6\] -fixed false -x 847 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGS5/b3_P_F_6_1_RNI6LHV1 -fixed false -x 220 -y 15
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[14\] -fixed false -x 558 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b6_BATJwN_4 -fixed false -x 30 -y 24
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[2\] -fixed false -x 824 -y 78
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[130\] -fixed false -x 219 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2\[3\] -fixed false -x 1093 -y 127
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[8\] -fixed false -x 244 -y 16
set_location -inst_name Communication_Switch_0/un4_write_signal_0_a2 -fixed false -x 747 -y 69
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5\[5\] -fixed false -x 722 -y 84
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[4\] -fixed false -x 1812 -y 202
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[42\] -fixed false -x 198 -y 25
set_location -inst_name Controler_0/ADI_SPI_1/counter\[8\] -fixed false -x 689 -y 43
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[4\] -fixed false -x 771 -y 60
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[3\] -fixed false -x 920 -y 57
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[14\] -fixed false -x 619 -y 81
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[0\] -fixed false -x 708 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0\[6\] -fixed false -x 358 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 887 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2UC7\[4\] -fixed false -x 913 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJS/b3_P_F_6_2_1_1 -fixed false -x 22 -y 33
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[1\] -fixed false -x 1017 -y 187
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[20\] -fixed false -x 621 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[23\] -fixed false -x 656 -y 15
set_location -inst_name Communication_Switch_0/Communication_vote_vector_0_sqmuxa -fixed false -x 749 -y 69
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 -fixed false -x 755 -y 72
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[32\] -fixed false -x 672 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT\[2\] -fixed false -x 353 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_1_0 -fixed false -x 151 -y 36
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[18\] -fixed false -x 795 -y 43
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[12\] -fixed false -x 823 -y 43
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[18\] -fixed false -x 757 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_1 -fixed false -x 15 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[6\] -fixed false -x 650 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[12\] -fixed false -x 667 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 1278 -y 138
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk2.b8_nczQ_DYg\[5\] -fixed false -x 373 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 619 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[27\] -fixed false -x 146 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[9\] -fixed false -x 258 -y 16
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_\[4\] -fixed false -x 1057 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[22\] -fixed false -x 955 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[123\] -fixed false -x 38 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 1289 -y 141
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 815 -y 45
set_location -inst_name Communication_Switch_0/un11_read_signal_0_a2_4 -fixed false -x 648 -y 69
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[8\] -fixed false -x 1033 -y 180
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[4\] -fixed false -x 1132 -y 171
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGId/b3_P_F_6_1_RNI79CV1 -fixed false -x 171 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 834 -y 18
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[7\] -fixed false -x 764 -y 42
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[100\] -fixed false -x 46 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 951 -y 61
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b6_BATJwN_4 -fixed false -x 438 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b6_BATJwN_4 -fixed false -x 171 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[157\] -fixed false -x 104 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 837 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[65\] -fixed false -x 66 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 684 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUm/b3_P_F_6_2_1_1 -fixed false -x 161 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[23\] -fixed false -x 892 -y 61
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.9.un47_inputs -fixed false -x 651 -y 75
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[4\] -fixed false -x 837 -y 16
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2\[4\] -fixed false -x 1141 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 -fixed false -x 673 -y 99
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[35\] -fixed false -x 120 -y 10
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[7\] -fixed false -x 664 -y 76
set_location -inst_name Controler_0/Command_Decoder_0/Perif_BUSY -fixed false -x 719 -y 54
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 960 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1204 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 893 -y 79
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[5\] -fixed false -x 712 -y 25
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4\[1\] -fixed false -x 782 -y 18
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[6\] -fixed false -x 378 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[31\] -fixed false -x 954 -y 63
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[78\] -fixed false -x 240 -y 37
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1 -fixed false -x 581 -y 39
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[26\] -fixed false -x 756 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 836 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[3\] -fixed false -x 219 -y 43
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2 -fixed false -x 703 -y 87
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[2\] -fixed false -x 651 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv\[4\] -fixed false -x 377 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbQ0/b3_P_F_6_1_0 -fixed false -x 42 -y 36
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[115\] -fixed false -x 76 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 795 -y 69
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[31\] -fixed false -x 779 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 768 -y 145
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[31\] -fixed false -x 824 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[490\] -fixed false -x 156 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[444\] -fixed false -x 69 -y 34
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_WE_i_a2 -fixed false -x 885 -y 69
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 741 -y 16
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[1\] -fixed false -x 719 -y 75
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_1_0 -fixed false -x 430 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJQ0/b3_P_F_6_2_1_1_1 -fixed false -x 49 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[19\] -fixed false -x 292 -y 15
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[16\] -fixed false -x 665 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[129\] -fixed false -x 38 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 843 -y 45
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[7\] -fixed false -x 607 -y 79
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto3_0 -fixed false -x 771 -y 75
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[0\] -fixed false -x 814 -y 63
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[3\] -fixed false -x 811 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[44\] -fixed false -x 189 -y 22
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[2\] -fixed false -x 152 -y 189
set_location -inst_name UART_Protocol_0/mko_0/counter\[11\] -fixed false -x 483 -y 151
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[6\] -fixed false -x 368 -y 4
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[28\] -fixed false -x 781 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[98\] -fixed false -x 96 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 785 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/un22_i_a3_1\[2\] -fixed false -x 265 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[186\] -fixed false -x 234 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1294 -y 151
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out -fixed false -x 698 -y 82
set_location -inst_name Controler_0/Command_Decoder_0/counter\[22\] -fixed false -x 739 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[26\] -fixed false -x 816 -y 58
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[24\] -fixed false -x 901 -y 63
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_i_a2\[3\] -fixed false -x 713 -y 54
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 763 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[18\] -fixed false -x 424 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 878 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[87\] -fixed false -x 62 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[17\] -fixed false -x 117 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1\[7\] -fixed false -x 810 -y 91
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[8\] -fixed false -x 370 -y 16
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[5\] -fixed false -x 1002 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_1 -fixed false -x 238 -y 33
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb\[0\] -fixed false -x 399 -y 19
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[16\] -fixed false -x 756 -y 85
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[145\] -fixed false -x 76 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[21\] -fixed false -x 946 -y 61
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ_RNO\[0\] -fixed false -x 393 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[14\] -fixed false -x 296 -y 19
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[9\] -fixed false -x 402 -y 207
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[1\] -fixed false -x 730 -y 33
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data_RNI8KTD2\[1\] -fixed false -x 606 -y 81
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[2\] -fixed false -x 654 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[113\] -fixed false -x 271 -y 34
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[1\] -fixed false -x 973 -y 184
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 1205 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 837 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 1239 -y 135
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqe/b6_BATJwN_4 -fixed false -x 220 -y 27
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 962 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[176\] -fixed false -x 239 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_12\[0\] -fixed false -x 18 -y 18
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[29\] -fixed false -x 367 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGI5/b3_P_F_6_2_1_1 -fixed false -x 181 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 834 -y 19
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[9\] -fixed false -x 819 -y 43
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID_RNIRHVG\[0\] -fixed false -x 722 -y 48
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[3\] -fixed false -x 751 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[108\] -fixed false -x 309 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[25\] -fixed false -x 828 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_1\[0\] -fixed false -x 738 -y 84
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[146\] -fixed false -x 206 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 631 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/runstart_d -fixed false -x 261 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[175\] -fixed false -x 91 -y 42
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[3\] -fixed false -x 924 -y 51
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 758 -y 22
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[5\] -fixed false -x 736 -y 7
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[30\] -fixed false -x 909 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_1\[4\] -fixed false -x 271 -y 21
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[10\] -fixed false -x 1259 -y 193
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 784 -y 126
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_ns_a2\[3\] -fixed false -x 753 -y 45
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[25\] -fixed false -x 340 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 759 -y 73
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b7_obT_wvW -fixed false -x 363 -y 36
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11 -fixed false -x 647 -y 54
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 789 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 870 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 1323 -y 124
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[14\] -fixed false -x 795 -y 60
set_location -inst_name Communication_Switch_0/state_reg_ns_i_a2\[5\] -fixed false -x 715 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[79\] -fixed false -x 85 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b8_vABZ3qsY -fixed false -x 360 -y 28
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[19\] -fixed false -x 620 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[56\] -fixed false -x 133 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIn/b3_P_F_6_1_0 -fixed false -x 194 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 871 -y 55
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[37\] -fixed false -x 875 -y 67
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[5\] -fixed false -x 295 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 1549 -y 124
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[15\] -fixed false -x 916 -y 54
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[15\] -fixed false -x 401 -y 18
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[11\] -fixed false -x 743 -y 87
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[11\] -fixed false -x 333 -y 19
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[37\] -fixed false -x 80 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 907 -y 82
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE -fixed false -x 605 -y 58
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[10\] -fixed false -x 752 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 736 -y 64
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[17\] -fixed false -x 731 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE\[0\] -fixed false -x 399 -y 25
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[54\] -fixed false -x 2013 -y 336
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbU/b6_BATJwN_4 -fixed false -x 49 -y 36
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0\[4\] -fixed false -x 741 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 1222 -y 150
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[10\] -fixed false -x 1285 -y 199
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[15\] -fixed false -x 401 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[12\] -fixed false -x 733 -y 22
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 -fixed false -x 769 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_1_RNIO0KD2 -fixed false -x 165 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[144\] -fixed false -x 294 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[77\] -fixed false -x 54 -y 9
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[9\] -fixed false -x 616 -y 55
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 937 -y 51
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[2\] -fixed false -x 752 -y 49
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[33\] -fixed false -x 853 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAV/b3_P_F_6_1_0 -fixed false -x 34 -y 9
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[8\] -fixed false -x 666 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[16\] -fixed false -x 90 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[26\] -fixed false -x 637 -y 25
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4\[0\] -fixed false -x 756 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_0\[7\] -fixed false -x 390 -y 33
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI2G541\[21\] -fixed false -x 937 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1270 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 645 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[21\] -fixed false -x 311 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1316 -y 115
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[6\] -fixed false -x 763 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[316\] -fixed false -x 160 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr\[5\] -fixed false -x 320 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[14\] -fixed false -x 828 -y 75
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[1\] -fixed false -x 944 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_p/o_9 -fixed false -x 31 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 786 -y 126
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_3\[14\] -fixed false -x 632 -y 75
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 919 -y 46
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv\[8\] -fixed false -x 381 -y 25
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[6\] -fixed false -x 868 -y 10
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 -fixed false -x 757 -y 33
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 909 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2\[7\] -fixed false -x 1067 -y 106
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSe/b3_P_F_6_1_0 -fixed false -x 211 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1292 -y 153
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 692 -y 24
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[64\] -fixed false -x 230 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[87\] -fixed false -x 92 -y 37
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[180\] -fixed false -x 37 -y 7
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[2\] -fixed false -x 800 -y 43
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[7\] -fixed false -x 693 -y 81
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[14\] -fixed false -x 681 -y 46
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[1\] -fixed false -x 760 -y 37
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[39\] -fixed false -x 207 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[34\] -fixed false -x 680 -y 24
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[24\] -fixed false -x 824 -y 60
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter_n1 -fixed false -x 783 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[9\] -fixed false -x 47 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1166 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[14\] -fixed false -x 862 -y 61
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[9\] -fixed false -x 771 -y 64
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[11\] -fixed false -x 803 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAq/b3_P_F_6_1_0 -fixed false -x 24 -y 6
set_location -inst_name Controler_0/Command_Decoder_0/cmd_data\[14\] -fixed false -x 757 -y 43
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[6\] -fixed false -x 1521 -y 288
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_2_tz\[13\] -fixed false -x 279 -y 24
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_RNO\[0\] -fixed false -x 912 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 76 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[26\] -fixed false -x 306 -y 19
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[24\] -fixed false -x 335 -y 28
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[26\] -fixed false -x 1030 -y 172
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[8\] -fixed false -x 789 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[38\] -fixed false -x 678 -y 28
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[16\] -fixed false -x 823 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 812 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 1293 -y 153
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[16\] -fixed false -x 994 -y 183
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[15\] -fixed false -x 756 -y 25
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2\[13\] -fixed false -x 682 -y 45
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[5\] -fixed false -x 642 -y 43
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 956 -y 46
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb\[5\] -fixed false -x 383 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 918 -y 64
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs -fixed false -x 656 -y 75
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[1\] -fixed false -x 919 -y 316
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[0\] -fixed false -x 1003 -y 181
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[93\] -fixed false -x 148 -y 37
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[25\] -fixed false -x 674 -y 82
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[0\] -fixed false -x 592 -y 75
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 956 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSV/b3_P_F_6_2_1_1 -fixed false -x 100 -y 15
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2\[2\] -fixed false -x 698 -y 54
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 1243 -y 150
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[19\] -fixed false -x 792 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1164 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[9\] -fixed false -x 766 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQn0/b3_P_F_6_1_0 -fixed false -x 164 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[4\] -fixed false -x 738 -y 30
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[11\] -fixed false -x 743 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 -fixed false -x 784 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[35\] -fixed false -x 723 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1\[8\] -fixed false -x 1053 -y 109
set_location -inst_name Controler_0/Command_Decoder_0/cmd_data_RNIQDD81\[13\] -fixed false -x 665 -y 45
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[38\] -fixed false -x 906 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b6_BATJwN_4 -fixed false -x 16 -y 24
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[15\] -fixed false -x 642 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_2_1_1 -fixed false -x 99 -y 30
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2 -fixed false -x 790 -y 69
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[0\] -fixed false -x 650 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 938 -y 16
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[6\] -fixed false -x 1009 -y 187
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[0\] -fixed false -x 657 -y 21
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[28\] -fixed false -x 938 -y 57
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 848 -y 97
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[15\] -fixed false -x 652 -y 61
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[9\] -fixed false -x 965 -y 181
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 884 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_1_0 -fixed false -x 161 -y 39
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[4\] -fixed false -x 705 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_2_1_1_1 -fixed false -x 173 -y 39
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 884 -y 141
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[17\] -fixed false -x 910 -y 60
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[13\] -fixed false -x 755 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[11\] -fixed false -x 948 -y 16
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs -fixed false -x 598 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJI/b3_P_F_6_1_0_RNI3CFB2 -fixed false -x 13 -y 33
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[0\] -fixed false -x 709 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[5\] -fixed false -x 16 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0\[8\] -fixed false -x 809 -y 91
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[14\] -fixed false -x 766 -y 82
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO\[13\] -fixed false -x 679 -y 84
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX1\[0\] -fixed false -x 1229 -y 195
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[7\] -fixed false -x 882 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 655 -y 25
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[22\] -fixed false -x 770 -y 42
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b10_nv_ywKMm9X -fixed false -x 322 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 592 -y 27
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_2\[15\] -fixed false -x 699 -y 51
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[1\] -fixed false -x 861 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 848 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[139\] -fixed false -x 79 -y 42
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[36\] -fixed false -x 803 -y 42
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[30\] -fixed false -x 732 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[28\] -fixed false -x 153 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 873 -y 25
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[15\] -fixed false -x 659 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b7_OSr_J90_RNO_0 -fixed false -x 279 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[20\] -fixed false -x 308 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbA/b3_P_F_6_1 -fixed false -x 54 -y 36
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[59\] -fixed false -x 1558 -y 174
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[4\] -fixed false -x 421 -y 22
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[32\] -fixed false -x 1238 -y 60
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[29\] -fixed false -x 765 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_2_1_1_1 -fixed false -x 258 -y 30
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[5\] -fixed false -x 951 -y 79
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 812 -y 52
set_location -inst_name Controler_0/Communication_CMD_MUX_0/state_reg\[1\] -fixed false -x 764 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9 -fixed false -x 900 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[10\] -fixed false -x 734 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[55\] -fixed false -x 273 -y 43
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1_RNIQT9F -fixed false -x 704 -y 99
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[7\] -fixed false -x 1267 -y 255
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[26\] -fixed false -x 663 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 939 -y 115
set_location -inst_name ident_coreinst/comm_block_INST/b14_PLF_KDy1_qE33z_4_1 -fixed false -x 326 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 1202 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[35\] -fixed false -x 654 -y 15
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 -fixed false -x 729 -y 45
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[4\] -fixed false -x 713 -y 52
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[6\] -fixed false -x 1557 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[381\] -fixed false -x 43 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRn/b3_P_F_6_1_RNIDQCG2 -fixed false -x 70 -y 18
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 801 -y 37
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[10\] -fixed false -x 611 -y 46
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[27\] -fixed false -x 808 -y 69
set_location -inst_name Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty -fixed false -x 767 -y 30
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo_3 -fixed false -x 981 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[112\] -fixed false -x 209 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_C/o_10 -fixed false -x 115 -y 21
set_location -inst_name Controler_0/Command_Decoder_0/counter\[26\] -fixed false -x 743 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b8_nUT_TJfx_0_a2 -fixed false -x 385 -y 30
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[8\] -fixed false -x 1244 -y 255
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 1295 -y 141
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_1_0_RNIS3RG2 -fixed false -x 152 -y 33
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 892 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 1329 -y 124
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[3\] -fixed false -x 691 -y 52
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 914 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[65\] -fixed false -x 74 -y 16
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2 -fixed false -x 638 -y 45
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2\[8\] -fixed false -x 664 -y 45
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[0\] -fixed false -x 751 -y 54
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2\[4\] -fixed false -x 1050 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT\[4\] -fixed false -x 317 -y 31
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[7\] -fixed false -x 1261 -y 255
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[26\] -fixed false -x 1297 -y 135
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGA5/b3_P_F_6_1_0 -fixed false -x 19 -y 9
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_i_m2\[21\] -fixed false -x 704 -y 51
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[12\] -fixed false -x 943 -y 60
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 842 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b6_BATJwN_4 -fixed false -x 160 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_160 -fixed false -x 150 -y 24
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6_1_0\[9\] -fixed false -x 643 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 920 -y 114
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[13\] -fixed false -x 671 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[19\] -fixed false -x 91 -y 21
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[14\] -fixed false -x 661 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[57\] -fixed false -x 190 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1260 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2\[1\] -fixed false -x 846 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0\[13\] -fixed false -x 378 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1287 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1223 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect -fixed false -x 1057 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[2\] -fixed false -x 1002 -y 181
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[43\] -fixed false -x 191 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 890 -y 76
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[2\] -fixed false -x 641 -y 52
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[30\] -fixed false -x 766 -y 16
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[175\] -fixed false -x 40 -y 10
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[23\] -fixed false -x 892 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[1\] -fixed false -x 57 -y 16
set_location -inst_name Controler_0/Command_Decoder_0/counter\[3\] -fixed false -x 720 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 957 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 952 -y 46
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[9\] -fixed false -x 759 -y 37
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[18\] -fixed false -x 1026 -y 181
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIV93H1\[9\] -fixed false -x 258 -y 24
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[7\] -fixed false -x 741 -y 33
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[23\] -fixed false -x 833 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 1325 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSd/b3_P_F_6_2_1_1 -fixed false -x 101 -y 15
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[13\] -fixed false -x 630 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 1219 -y 150
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[7\] -fixed false -x 245 -y 16
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[2\] -fixed false -x 673 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1051 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0\[6\] -fixed false -x 1050 -y 106
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[25\] -fixed false -x 1941 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[5\] -fixed false -x 38 -y 19
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[31\] -fixed false -x 740 -y 10
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[3\] -fixed false -x 233 -y 22
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[3\] -fixed false -x 921 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[39\] -fixed false -x 679 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 612 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIq/b3_P_F_6_2_1_1 -fixed false -x 189 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 1313 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[10\] -fixed false -x 1007 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1316 -y 157
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/N_m2_0_a2_0 -fixed false -x 329 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 658 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[6\] -fixed false -x 66 -y 7
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[10\] -fixed false -x 941 -y 174
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[8\] -fixed false -x 377 -y 28
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[3\] -fixed false -x 920 -y 69
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[4\] -fixed false -x 666 -y 55
set_location -inst_name Controler_0/Command_Decoder_0/cmd_data_RNISFD81\[14\] -fixed false -x 663 -y 45
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1157 -y 175
set_location -inst_name Controler_0/ADI_SPI_0/state_reg\[0\] -fixed false -x 638 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[196\] -fixed false -x 95 -y 16
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_0 -fixed false -x 314 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_2_1_1_1 -fixed false -x 82 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 740 -y 15
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[7\] -fixed false -x 680 -y 54
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[4\] -fixed false -x 607 -y 70
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[2\] -fixed false -x 617 -y 69
set_location -inst_name Data_Block_0/Communication_Builder_0/event_ram_r_data_status_4 -fixed false -x 950 -y 180
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 811 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[97\] -fixed false -x 32 -y 42
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[13\] -fixed false -x 716 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 940 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_1_a3 -fixed false -x 749 -y 90
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[77\] -fixed false -x 124 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[4\] -fixed false -x 39 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGq5/b3_P_F_6_2_1_1_1 -fixed false -x 215 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[11\] -fixed false -x 737 -y 21
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 805 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[122\] -fixed false -x 306 -y 34
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[31\] -fixed false -x 330 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_2_1_1 -fixed false -x 154 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_1_0 -fixed false -x 116 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b8_jAA_KlCO_0_sqmuxa_7_RNIEE3R2 -fixed false -x 245 -y 24
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5_1\[15\] -fixed false -x 631 -y 78
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 -fixed false -x 700 -y 42
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[29\] -fixed false -x 307 -y 9
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[35\] -fixed false -x 429 -y 264
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[48\] -fixed false -x 325 -y 10
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[33\] -fixed false -x 706 -y 342
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[26\] -fixed false -x 1030 -y 171
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[9\] -fixed false -x 381 -y 16
set_location -inst_name UART_Protocol_1/mko_0/counter_3_i_0_a2_RNI1QSO\[4\] -fixed false -x 746 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1212 -y 154
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[8\] -fixed false -x 636 -y 79
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 969 -y 49
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs -fixed false -x 653 -y 78
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[11\] -fixed false -x 801 -y 54
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[11\] -fixed false -x 925 -y 180
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 865 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI64PL\[0\] -fixed false -x 635 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[131\] -fixed false -x 44 -y 42
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0\[0\] -fixed false -x 784 -y 51
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[17\] -fixed false -x 913 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[356\] -fixed false -x 263 -y 37
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[9\] -fixed false -x 970 -y 175
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[4\] -fixed false -x 989 -y 181
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[33\] -fixed false -x 162 -y 28
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[23\] -fixed false -x 932 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 1259 -y 127
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[18\] -fixed false -x 293 -y 31
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2\[4\] -fixed false -x 1040 -y 171
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[172\] -fixed false -x 231 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[506\] -fixed false -x 180 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[24\] -fixed false -x 673 -y 82
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[4\] -fixed false -x 936 -y 78
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[12\] -fixed false -x 669 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQS0/b3_P_F_6_2_1_1 -fixed false -x 117 -y 24
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2 -fixed false -x 841 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_1_RNIKPDB2 -fixed false -x 81 -y 33
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_2\[13\] -fixed false -x 663 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[105\] -fixed false -x 124 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 789 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[18\] -fixed false -x 757 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_30 -fixed false -x 363 -y 15
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[11\] -fixed false -x 616 -y 82
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO\[8\] -fixed false -x 789 -y 18
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[2\] -fixed false -x 685 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_2_1_1 -fixed false -x 185 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIEI291 -fixed false -x 877 -y 54
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[1\] -fixed false -x 706 -y 82
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary\[1\] -fixed false -x 779 -y 19
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[1\] -fixed false -x 708 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1\[8\] -fixed false -x 815 -y 91
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[15\] -fixed false -x 666 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJJ/b3_P_F_6_1 -fixed false -x 151 -y 9
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[4\] -fixed false -x 965 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 754 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[143\] -fixed false -x 82 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJA/b3_P_F_6_2_1_1_1 -fixed false -x 121 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_1_0_RNIG1N52 -fixed false -x 252 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.un8_b7_nYhI39s_4 -fixed false -x 327 -y 30
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 -fixed false -x 742 -y 87
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[9\] -fixed false -x 1124 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[37\] -fixed false -x 710 -y 24
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12 -fixed false -x 638 -y 51
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz -fixed false -x 1293 -y 135
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 886 -y 151
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[56\] -fixed false -x 163 -y 9
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 704 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[38\] -fixed false -x 869 -y 67
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 735 -y 64
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[8\] -fixed false -x 659 -y 58
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_26_iv_0\[31\] -fixed false -x 882 -y 6
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 939 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUn/b3_P_F_6_1_0 -fixed false -x 141 -y 24
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36\[1\] -fixed false -x 1154 -y 163
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[25\] -fixed false -x 807 -y 57
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[3\] -fixed false -x 379 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[15\] -fixed false -x 892 -y 64
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[40\] -fixed false -x 1170 -y 171
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[9\] -fixed false -x 439 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[416\] -fixed false -x 42 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[11\] -fixed false -x 375 -y 31
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[7\] -fixed false -x 614 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[23\] -fixed false -x 113 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[54\] -fixed false -x 216 -y 16
set_location -inst_name Controler_0/Communication_ANW_MUX_0/Communication_vote_vector\[1\] -fixed false -x 831 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_1_0 -fixed false -x 234 -y 36
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 824 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[18\] -fixed false -x 860 -y 72
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 941 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[12\] -fixed false -x 264 -y 18
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_3 -fixed false -x 380 -y 6
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 963 -y 49
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[19\] -fixed false -x 767 -y 85
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 -fixed false -x 692 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRl/b3_P_F_6_2_1_1_1 -fixed false -x 74 -y 18
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[7\] -fixed false -x 656 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_2_1_1 -fixed false -x 32 -y 18
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3\[1\] -fixed false -x 1293 -y 198
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b9_OFWNT9_ab_0_a3 -fixed false -x 386 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO -fixed false -x 779 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 1308 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_96 -fixed false -x 88 -y 27
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/un1_b3_nfs_2 -fixed false -x 370 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 876 -y 151
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[1\] -fixed false -x 781 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[440\] -fixed false -x 48 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[11\] -fixed false -x 442 -y 19
set_location -inst_name Controler_0/Command_Decoder_0/counter\[24\] -fixed false -x 741 -y 43
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[12\] -fixed false -x 895 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 1241 -y 136
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 854 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[27\] -fixed false -x 855 -y 69
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer\[0\] -fixed false -x 749 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[373\] -fixed false -x 241 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 77 -y 70
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[10\] -fixed false -x 712 -y 30
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_RNO\[6\] -fixed false -x 1148 -y 174
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[24\] -fixed false -x 332 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[3\] -fixed false -x 733 -y 27
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[4\] -fixed false -x 1279 -y 199
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[484\] -fixed false -x 150 -y 34
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[24\] -fixed false -x 824 -y 61
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[21\] -fixed false -x 766 -y 10
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary\[1\] -fixed false -x 777 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[29\] -fixed false -x 738 -y 18
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[35\] -fixed false -x 406 -y 7
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[4\] -fixed false -x 261 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[1\] -fixed false -x 873 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 951 -y 114
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[25\] -fixed false -x 598 -y 10
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[160\] -fixed false -x 133 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_1_RNIVN9D2 -fixed false -x 31 -y 18
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_1_0_RNI1G8C3 -fixed false -x 435 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 843 -y 67
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3 -fixed false -x 775 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[59\] -fixed false -x 136 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 690 -y 19
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[35\] -fixed false -x 786 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2_r -fixed false -x 346 -y 18
set_location -inst_name Controler_0/ADI_SPI_0/sdio_cl_RNO -fixed false -x 636 -y 48
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[2\] -fixed false -x 777 -y 46
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[5\] -fixed false -x 608 -y 78
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 716 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[201\] -fixed false -x 82 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[13\] -fixed false -x 754 -y 21
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[5\] -fixed false -x 942 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJS/b3_P_F_6_1 -fixed false -x 15 -y 33
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[28\] -fixed false -x 791 -y 43
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 880 -y 25
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[22\] -fixed false -x 778 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[42\] -fixed false -x 190 -y 34
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[41\] -fixed false -x 1191 -y 210
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 945 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRp/b6_BATJwN_4 -fixed false -x 74 -y 21
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 699 -y 100
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[33\] -fixed false -x 300 -y 10
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 1324 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1173 -y 145
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_sn_m6 -fixed false -x 629 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUn/b3_P_F_6_2_1_1 -fixed false -x 136 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_3_RNI8OAU5 -fixed false -x 376 -y 6
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[8\] -fixed false -x 622 -y 81
set_location -inst_name Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0 -fixed false -x 693 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[278\] -fixed false -x 165 -y 40
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT -fixed false -x 734 -y 54
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[38\] -fixed false -x 722 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQl0/b3_P_F_6_2_1_1 -fixed false -x 164 -y 21
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[8\] -fixed false -x 712 -y 58
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIT8O2\[0\] -fixed false -x 756 -y 60
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto3 -fixed false -x 901 -y 75
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[5\] -fixed false -x 795 -y 55
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[2\] -fixed false -x 392 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ14_0 -fixed false -x 387 -y 24
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[9\] -fixed false -x 1258 -y 193
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr\[1\] -fixed false -x 376 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[6\] -fixed false -x 732 -y 15
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[26\] -fixed false -x 899 -y 60
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/runstart_d_RNI3LRT -fixed false -x 361 -y 30
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[28\] -fixed false -x 725 -y 46
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 -fixed false -x 480 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 1159 -y 118
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[13\] -fixed false -x 660 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[126\] -fixed false -x 159 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[17\] -fixed false -x 666 -y 88
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b6_BATJwN_4 -fixed false -x 416 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[31\] -fixed false -x 857 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 1290 -y 135
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UTDI -fixed false -x 300 -y 21
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[5\] -fixed false -x 791 -y 22
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[14\] -fixed false -x 738 -y 27
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[6\] -fixed false -x 935 -y 70
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 814 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[5\] -fixed false -x 275 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[171\] -fixed false -x 84 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 798 -y 79
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[0\] -fixed false -x 649 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 854 -y 67
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[6\] -fixed false -x 722 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m10 -fixed false -x 333 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_1_RNI4AEQ2 -fixed false -x 422 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 675 -y 25
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[24\] -fixed false -x 733 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[185\] -fixed false -x 184 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[7\] -fixed false -x 859 -y 19
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[9\] -fixed false -x 651 -y 76
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_0\[2\] -fixed false -x 784 -y 69
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 958 -y 43
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[3\] -fixed false -x 752 -y 54
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 946 -y 82
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 852 -y 25
set_location -inst_name UART_Protocol_0/mko_0/counter\[13\] -fixed false -x 485 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 877 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[13\] -fixed false -x 868 -y 64
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_a3_0\[0\] -fixed false -x 1149 -y 174
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1\[30\] -fixed false -x 818 -y 60
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[29\] -fixed false -x 344 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 737 -y 64
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2\[1\] -fixed false -x 914 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 798 -y 174
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[7\] -fixed false -x 443 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 891 -y 70
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[0\] -fixed false -x 1355 -y 36
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[29\] -fixed false -x 741 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[16\] -fixed false -x 885 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz -fixed false -x 687 -y 171
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[5\] -fixed false -x 649 -y 48
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 838 -y 19
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[5\] -fixed false -x 881 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUS/b6_BATJwN_4 -fixed false -x 103 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[170\] -fixed false -x 139 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_1 -fixed false -x 49 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 770 -y 70
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int -fixed false -x 768 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[156\] -fixed false -x 127 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[38\] -fixed false -x 920 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[125\] -fixed false -x 165 -y 31
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[1\] -fixed false -x 786 -y 22
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO -fixed false -x 687 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 1316 -y 150
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 -fixed false -x 634 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIm/b3_P_F_6_1_0 -fixed false -x 205 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1254 -y 127
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO\[11\] -fixed false -x 389 -y 33
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[6\] -fixed false -x 651 -y 57
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[22\] -fixed false -x 289 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[85\] -fixed false -x 17 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[58\] -fixed false -x 146 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[320\] -fixed false -x 234 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_2_1_1_1 -fixed false -x 228 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_1_RNIR0N22 -fixed false -x 264 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[184\] -fixed false -x 200 -y 22
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[3\] -fixed false -x 750 -y 36
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[5\] -fixed false -x 864 -y 72
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 654 -y 25
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[26\] -fixed false -x 893 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_95 -fixed false -x 90 -y 24
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[16\] -fixed false -x 830 -y 79
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[41\] -fixed false -x 1941 -y 336
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[4\] -fixed false -x 198 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 700 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[3\] -fixed false -x 313 -y 28
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4 -fixed false -x 765 -y 45
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 686 -y 25
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG\[0\] -fixed false -x 723 -y 48
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[30\] -fixed false -x 306 -y 9
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[38\] -fixed false -x 702 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1268 -y 144
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[32\] -fixed false -x 830 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[10\] -fixed false -x 273 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[176\] -fixed false -x 119 -y 22
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[3\] -fixed false -x 746 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[125\] -fixed false -x 42 -y 43
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[2\] -fixed false -x 744 -y 46
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[58\] -fixed false -x 36 -y 25
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[17\] -fixed false -x 1025 -y 181
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSl/b3_P_F_6_2_1_1 -fixed false -x 232 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[318\] -fixed false -x 174 -y 43
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[29\] -fixed false -x 949 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_126 -fixed false -x 87 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 686 -y 22
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY1\[0\] -fixed false -x 1184 -y 201
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[7\] -fixed false -x 1006 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 677 -y 100
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[21\] -fixed false -x 658 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[8\] -fixed false -x 372 -y 31
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[1\] -fixed false -x 748 -y 36
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[3\] -fixed false -x 1278 -y 199
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[22\] -fixed false -x 897 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQd0/b3_P_F_6_2_1_1 -fixed false -x 157 -y 18
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[10\] -fixed false -x 1016 -y 187
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[3\] -fixed false -x 770 -y 27
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[0\] -fixed false -x 774 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_1 -fixed false -x 195 -y 30
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 -fixed false -x 769 -y 51
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[5\] -fixed false -x 753 -y 85
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[4\] -fixed false -x 726 -y 7
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[1\] -fixed false -x 1242 -y 229
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1290 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 947 -y 114
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQn0/b3_P_F_6_1 -fixed false -x 160 -y 18
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[13\] -fixed false -x 378 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[13\] -fixed false -x 803 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[192\] -fixed false -x 94 -y 10
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 701 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1261 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 846 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[15\] -fixed false -x 664 -y 88
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[14\] -fixed false -x 389 -y 4
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[309\] -fixed false -x 160 -y 40
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[8\] -fixed false -x 858 -y 21
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0\[1\] -fixed false -x 899 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_1_0_RNIJ1HD2 -fixed false -x 248 -y 33
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[0\] -fixed false -x 792 -y 76
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIAP3R1\[4\] -fixed false -x 1019 -y 90
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[6\] -fixed false -x 600 -y 78
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_\[11\] -fixed false -x 716 -y 127
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3\[1\] -fixed false -x 366 -y 27
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[6\] -fixed false -x 733 -y 10
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 683 -y 172
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 957 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[4\] -fixed false -x 44 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 815 -y 54
set_location -inst_name Controler_0/ADI_SPI_0/divider_enable -fixed false -x 589 -y 49
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[9\] -fixed false -x 376 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[114\] -fixed false -x 209 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[24\] -fixed false -x 115 -y 9
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1243 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 864 -y 58
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[3\] -fixed false -x 713 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[456\] -fixed false -x 82 -y 37
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[11\] -fixed false -x 663 -y 60
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[3\] -fixed false -x 1011 -y 175
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[5\] -fixed false -x 695 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 941 -y 114
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 956 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNID57L8\[7\] -fixed false -x 209 -y 36
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 612 -y 28
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX0\[0\] -fixed false -x 1183 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 757 -y 22
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_RNIBCIE_CLK_GATING_AND2 -fixed false -x 371 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 1338 -y 123
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[0\] -fixed false -x 589 -y 75
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_30_iv_0\[31\] -fixed false -x 870 -y 6
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK -fixed false -x 647 -y 45
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[4\] -fixed false -x 664 -y 73
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[67\] -fixed false -x 253 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1157 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[0\] -fixed false -x 285 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 946 -y 52
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[8\] -fixed false -x 867 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 -fixed false -x 940 -y 42
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[9\] -fixed false -x 961 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_1_0 -fixed false -x 238 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc -fixed false -x 370 -y 3
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 -fixed false -x 502 -y 150
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_11_iv_0\[31\] -fixed false -x 830 -y 6
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b9_voSc3_rGt_0_RNIPCPK2 -fixed false -x 394 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 955 -y 51
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[12\] -fixed false -x 853 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[31\] -fixed false -x 740 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_1_0 -fixed false -x 42 -y 24
set_location -inst_name UART_Protocol_1/OR2_0 -fixed false -x 762 -y 69
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r4_0_a2 -fixed false -x 851 -y 57
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state\[3\] -fixed false -x 766 -y 58
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 849 -y 21
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[22\] -fixed false -x 923 -y 57
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[12\] -fixed false -x 786 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[8\] -fixed false -x 428 -y 19
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[58\] -fixed false -x 386 -y 45
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 950 -y 61
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[0\] -fixed false -x 704 -y 82
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO\[12\] -fixed false -x 610 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_121 -fixed false -x 177 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[157\] -fixed false -x 122 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[182\] -fixed false -x 256 -y 46
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 -fixed false -x 723 -y 75
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[36\] -fixed false -x 700 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[10\] -fixed false -x 721 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 893 -y 70
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[28\] -fixed false -x 742 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[116\] -fixed false -x 227 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 774 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[46\] -fixed false -x 272 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[393\] -fixed false -x 44 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRe/b3_P_F_6_2_1_1_1 -fixed false -x 93 -y 15
set_location -inst_name Controler_0/Reset_Controler_0/state_reg_RNO\[2\] -fixed false -x 684 -y 54
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 -fixed false -x 840 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[21\] -fixed false -x 308 -y 28
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[18\] -fixed false -x 934 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[13\] -fixed false -x 722 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[151\] -fixed false -x 79 -y 34
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[9\] -fixed false -x 615 -y 81
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[2\] -fixed false -x 713 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 1349 -y 117
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece\[1\] -fixed false -x 784 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[144\] -fixed false -x 66 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 878 -y 76
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[31\] -fixed false -x 687 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[175\] -fixed false -x 132 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[7\] -fixed false -x 607 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[16\] -fixed false -x 748 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[117\] -fixed false -x 222 -y 30
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[26\] -fixed false -x 686 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_107 -fixed false -x 126 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[158\] -fixed false -x 103 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[33\] -fixed false -x 649 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGS5/b3_P_F_6_1 -fixed false -x 222 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[146\] -fixed false -x 150 -y 10
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[4\] -fixed false -x 1038 -y 172
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[13\] -fixed false -x 843 -y 37
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[2\] -fixed false -x 1118 -y 166
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbJ/b3_P_F_6_1 -fixed false -x 22 -y 36
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3\[2\] -fixed false -x 1294 -y 198
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[4\] -fixed false -x 1296 -y 193
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_1 -fixed false -x 30 -y 27
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0\[13\] -fixed false -x 780 -y 18
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_6 -fixed false -x 344 -y 21
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 -fixed false -x 665 -y 36
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out -fixed false -x 708 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqS/b3_P_F_6_1_RNI6QO92 -fixed false -x 226 -y 27
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[1\] -fixed false -x 359 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b6_BATJwN_4 -fixed false -x 275 -y 33
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_40 -fixed false -x 364 -y 15
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 -fixed false -x 783 -y 54
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8\[10\] -fixed false -x 642 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_2_1_1_1 -fixed false -x 175 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[298\] -fixed false -x 179 -y 40
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[6\] -fixed false -x 654 -y 63
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0\[5\] -fixed false -x 650 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[162\] -fixed false -x 77 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[14\] -fixed false -x 806 -y 63
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[26\] -fixed false -x 830 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[166\] -fixed false -x 78 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[27\] -fixed false -x 716 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[136\] -fixed false -x 79 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE\[4\] -fixed false -x 405 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[3\] -fixed false -x 870 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[48\] -fixed false -x 189 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[155\] -fixed false -x 107 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[22\] -fixed false -x 306 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 613 -y 28
set_location -inst_name UART_Protocol_0/mko_0/counter\[0\] -fixed false -x 472 -y 151
set_location -inst_name Controler_0/gpio_controler_0/state_reg\[4\] -fixed false -x 685 -y 55
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 761 -y 79
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set -fixed false -x 886 -y 55
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk3.b8_vABZ3qsY_0 -fixed false -x 336 -y 24
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[17\] -fixed false -x 1292 -y 199
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[0\] -fixed false -x 882 -y 10
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 795 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un28_b5_PRWcJ_axbxc1 -fixed false -x 247 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[16\] -fixed false -x 338 -y 34
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_WE_i_a2 -fixed false -x 782 -y 69
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[27\] -fixed false -x 928 -y 49
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[5\] -fixed false -x 709 -y 55
set_location -inst_name Controler_0/Communication_CMD_MUX_0/state_reg\[0\] -fixed false -x 758 -y 34
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b6_BATJwN_4 -fixed false -x 421 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[11\] -fixed false -x 262 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 789 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[17\] -fixed false -x 310 -y 28
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[14\] -fixed false -x 612 -y 79
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[17\] -fixed false -x 704 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 569 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUq/b6_BATJwN_4 -fixed false -x 135 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 759 -y 76
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 810 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[81\] -fixed false -x 39 -y 30
set_location -inst_name Controler_0/Command_Decoder_0/counter\[0\] -fixed false -x 714 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[8\] -fixed false -x 837 -y 28
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0\[3\] -fixed false -x 666 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[68\] -fixed false -x 53 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_2_1_1_1 -fixed false -x 102 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[360\] -fixed false -x 259 -y 31
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[18\] -fixed false -x 715 -y 46
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[8\] -fixed false -x 713 -y 60
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[1\] -fixed false -x 919 -y 315
set_location -inst_name Controler_0/ADI_SPI_0/counter\[3\] -fixed false -x 597 -y 52
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2\[29\] -fixed false -x 945 -y 45
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[8\] -fixed false -x 944 -y 70
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[3\] -fixed false -x 395 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[176\] -fixed false -x 89 -y 43
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary\[0\] -fixed false -x 768 -y 19
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3 -fixed false -x 691 -y 60
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[27\] -fixed false -x 928 -y 48
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 924 -y 64
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[6\] -fixed false -x 349 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 568 -y 16
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[6\] -fixed false -x 589 -y 72
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[40\] -fixed false -x 68 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b6_BATJwN_4 -fixed false -x 244 -y 36
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 574 -y 16
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_RNIHM9C\[6\] -fixed false -x 718 -y 54
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 830 -y 34
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 950 -y 87
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[14\] -fixed false -x 795 -y 61
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[4\] -fixed false -x 684 -y 49
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b10_nYhI3_umjB -fixed false -x 370 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[13\] -fixed false -x 397 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[17\] -fixed false -x 289 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[26\] -fixed false -x 295 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 1290 -y 150
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[11\] -fixed false -x 708 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[415\] -fixed false -x 44 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[358\] -fixed false -x 258 -y 31
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_val_fifo_RNO -fixed false -x 741 -y 6
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 849 -y 58
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 -fixed false -x 669 -y 33
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[10\] -fixed false -x 714 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbS/b3_P_F_6_1 -fixed false -x 65 -y 36
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 858 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[26\] -fixed false -x 895 -y 57
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A -fixed false -x 616 -y 51
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM -fixed false -x 647 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[1\] -fixed false -x 56 -y 7
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2\[14\] -fixed false -x 681 -y 45
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1171 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[5\] -fixed false -x 802 -y 58
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[0\] -fixed false -x 756 -y 49
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[4\] -fixed false -x 597 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[3\] -fixed false -x 717 -y 15
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_\[0\] -fixed false -x 731 -y 124
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[3\] -fixed false -x 669 -y 36
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[13\] -fixed false -x 876 -y 7
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1236 -y 136
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 900 -y 58
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[7\] -fixed false -x 1022 -y 115
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[4\] -fixed false -x 712 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[13\] -fixed false -x 899 -y 43
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 794 -y 46
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[20\] -fixed false -x 707 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_2_1_1 -fixed false -x 428 -y 21
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[3\] -fixed false -x 840 -y 10
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0_o2_0\[0\] -fixed false -x 732 -y 9
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_0\[1\] -fixed false -x 788 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[168\] -fixed false -x 77 -y 42
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 -fixed false -x 668 -y 33
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/un1_b8_jAA_KlCO_0_sqmuxa_1_i_0_a4 -fixed false -x 387 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[19\] -fixed false -x 833 -y 70
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 -fixed false -x 699 -y 42
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[8\] -fixed false -x 1016 -y 175
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[31\] -fixed false -x 740 -y 52
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[3\] -fixed false -x 1153 -y 190
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 690 -y 25
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[0\] -fixed false -x 697 -y 46
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2\[30\] -fixed false -x 817 -y 75
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[0\] -fixed false -x 811 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b6_BATJwN_4 -fixed false -x 169 -y 39
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[2\] -fixed false -x 717 -y 24
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[23\] -fixed false -x 930 -y 70
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[2\] -fixed false -x 424 -y 22
set_location -inst_name Controler_0/Command_Decoder_0/counter\[6\] -fixed false -x 723 -y 43
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[8\] -fixed false -x 928 -y 70
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[11\] -fixed false -x 890 -y 85
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[15\] -fixed false -x 638 -y 57
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 1252 -y 130
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 775 -y 144
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_i_m2_11_1 -fixed false -x 728 -y 48
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 849 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[480\] -fixed false -x 154 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[58\] -fixed false -x 226 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[20\] -fixed false -x 669 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[137\] -fixed false -x 76 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[154\] -fixed false -x 171 -y 16
set_location -inst_name Controler_0/Reset_Controler_0/un15_write_signal_0_a2 -fixed false -x 635 -y 60
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[8\] -fixed false -x 957 -y 48
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID_RNI19NT\[3\] -fixed false -x 731 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[8\] -fixed false -x 27 -y 10
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[23\] -fixed false -x 848 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 679 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[38\] -fixed false -x 920 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[2\] -fixed false -x 279 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUm/b3_P_F_6_1_0 -fixed false -x 157 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[130\] -fixed false -x 46 -y 43
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles\[1\] -fixed false -x 679 -y 61
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[13\] -fixed false -x 805 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[27\] -fixed false -x 959 -y 64
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[7\] -fixed false -x 842 -y 72
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[18\] -fixed false -x 835 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 631 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[106\] -fixed false -x 131 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[12\] -fixed false -x 255 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[14\] -fixed false -x 948 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[76\] -fixed false -x 108 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2_r -fixed false -x 339 -y 18
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[3\] -fixed false -x 807 -y 75
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3 -fixed false -x 597 -y 58
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[28\] -fixed false -x 837 -y 7
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_\[4\] -fixed false -x 784 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[1\] -fixed false -x 999 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 695 -y 99
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE_RNO -fixed false -x 856 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 778 -y 70
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 717 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRS/b3_P_F_6_2_1_1_1 -fixed false -x 73 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[51\] -fixed false -x 174 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[33\] -fixed false -x 392 -y 16
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter\[3\] -fixed false -x 818 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1\[9\] -fixed false -x 1192 -y 115
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[0\] -fixed false -x 716 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b6_BATJwN_4 -fixed false -x 55 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[61\] -fixed false -x 30 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 -fixed false -x 863 -y 54
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UTDI -fixed false -x 303 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUV/b3_P_F_6_2_1_1 -fixed false -x 134 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 546 -y 16
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 953 -y 87
set_location -inst_name Controler_0/ADI_SPI_1/counter\[7\] -fixed false -x 688 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b6_BATJwN_4 -fixed false -x 117 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[3\] -fixed false -x 730 -y 127
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_2_1_1 -fixed false -x 46 -y 24
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[7\] -fixed false -x 770 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[312\] -fixed false -x 156 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO -fixed false -x 642 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 645 -y 34
set_location -inst_name Controler_0/ADI_SPI_0/divider_enable_RNI0DLL -fixed false -x 647 -y 48
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b6_BATJwN_4 -fixed false -x 443 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[147\] -fixed false -x 85 -y 28
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[5\] -fixed false -x 938 -y 175
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[10\] -fixed false -x 427 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b6_BATJwN_4 -fixed false -x 26 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[169\] -fixed false -x 283 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 1339 -y 123
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[27\] -fixed false -x 933 -y 72
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[27\] -fixed false -x 762 -y 16
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[6\] -fixed false -x 663 -y 70
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[22\] -fixed false -x 732 -y 55
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95\[4\] -fixed false -x 551 -y 15
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[25\] -fixed false -x 1027 -y 171
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ14_1_0_RNI3U1C2 -fixed false -x 391 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 852 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[10\] -fixed false -x 256 -y 25
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2 -fixed false -x 706 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 1230 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 1283 -y 117
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[19\] -fixed false -x 427 -y 16
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[3\] -fixed false -x 679 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[3\] -fixed false -x 1067 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 87 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[165\] -fixed false -x 131 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[71\] -fixed false -x 57 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 887 -y 55
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 756 -y 34
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[1\] -fixed false -x 777 -y 57
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[36\] -fixed false -x 706 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[37\] -fixed false -x 832 -y 64
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[6\] -fixed false -x 649 -y 57
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_2\[11\] -fixed false -x 652 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0\[13\] -fixed false -x 281 -y 24
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[24\] -fixed false -x 1245 -y 153
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_CH_FA_DATA_2_sqmuxa_0_0_a4 -fixed false -x 745 -y 9
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNIADE01\[18\] -fixed false -x 929 -y 48
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[25\] -fixed false -x 724 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[56\] -fixed false -x 163 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_1_0 -fixed false -x 269 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_1_RNINHU92 -fixed false -x 169 -y 36
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[15\] -fixed false -x 987 -y 184
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1 -fixed false -x 12 -y 164
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[26\] -fixed false -x 919 -y 54
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[17\] -fixed false -x 666 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[63\] -fixed false -x 97 -y 10
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[21\] -fixed false -x 945 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 931 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[2\] -fixed false -x 323 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqe/b3_P_F_6_1_0 -fixed false -x 216 -y 27
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[27\] -fixed false -x 1041 -y 172
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 965 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_1_0 -fixed false -x 40 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[8\] -fixed false -x 854 -y 75
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data_RNI7J8M\[17\] -fixed false -x 638 -y 69
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[13\] -fixed false -x 946 -y 54
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 1246 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 866 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_q/o_9 -fixed false -x 224 -y 15
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9\[0\] -fixed false -x 783 -y 51
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNIUPV11 -fixed false -x 794 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 801 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 640 -y 175
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[18\] -fixed false -x 745 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[75\] -fixed false -x 105 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[37\] -fixed false -x 738 -y 33
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[56\] -fixed false -x 1607 -y 36
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[11\] -fixed false -x 1152 -y 171
set_location -inst_name Controler_0/gpio_controler_0/state_reg\[3\] -fixed false -x 690 -y 55
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[13\] -fixed false -x 618 -y 81
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[4\] -fixed false -x 672 -y 84
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[27\] -fixed false -x 736 -y 79
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI27G01\[23\] -fixed false -x 924 -y 48
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[10\] -fixed false -x 860 -y 66
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[3\] -fixed false -x 747 -y 82
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2\[0\] -fixed false -x 913 -y 72
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[59\] -fixed false -x 2063 -y 96
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSn/b3_P_F_6_1 -fixed false -x 102 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 799 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[4\] -fixed false -x 752 -y 88
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[4\] -fixed false -x 755 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1\[9\] -fixed false -x 725 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 767 -y 79
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[25\] -fixed false -x 817 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 1209 -y 150
set_location -inst_name Controler_0/gpio_controler_0/un16_write_signal_2 -fixed false -x 655 -y 69
set_location -inst_name Controler_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable -fixed false -x 725 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[34\] -fixed false -x 129 -y 9
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[0\] -fixed false -x 752 -y 78
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[31\] -fixed false -x 823 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 775 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 1291 -y 153
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[143\] -fixed false -x 293 -y 37
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[33\] -fixed false -x 787 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO\[2\] -fixed false -x 383 -y 33
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter_n2 -fixed false -x 823 -y 72
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[23\] -fixed false -x 792 -y 43
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[38\] -fixed false -x 642 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[142\] -fixed false -x 186 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 1225 -y 153
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUd/b3_P_F_6_2_1_1 -fixed false -x 139 -y 24
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[8\] -fixed false -x 750 -y 78
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[3\] -fixed false -x 1823 -y 202
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[8\] -fixed false -x 804 -y 43
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2\[0\] -fixed false -x 706 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[26\] -fixed false -x 140 -y 28
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 -fixed false -x 704 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSn/b3_P_F_6_1_0 -fixed false -x 84 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQV0/b3_P_F_6_2_1_1 -fixed false -x 163 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 630 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[18\] -fixed false -x 781 -y 57
set_location -inst_name Controler_0/Command_Decoder_0/counter_RNO\[0\] -fixed false -x 714 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 1274 -y 136
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[7\] -fixed false -x 370 -y 4
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 1055 -y 136
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNO\[1\] -fixed false -x 743 -y 6
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout_RNIICUL -fixed false -x 886 -y 54
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[9\] -fixed false -x 671 -y 54
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[1\] -fixed false -x 651 -y 63
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[19\] -fixed false -x 691 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[455\] -fixed false -x 74 -y 37
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[9\] -fixed false -x 729 -y 90
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 738 -y 46
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b4_oYh0\[0\] -fixed false -x 382 -y 34
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_rep\[11\] -fixed false -x 1157 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[32\] -fixed false -x 912 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[301\] -fixed false -x 170 -y 40
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_1 -fixed false -x 199 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 848 -y 28
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 814 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 879 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 817 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 798 -y 78
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse -fixed false -x 759 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b8_2S5I_CuY -fixed false -x 241 -y 22
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_o2_0 -fixed false -x 692 -y 102
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[170\] -fixed false -x 194 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 931 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[54\] -fixed false -x 167 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[36\] -fixed false -x 699 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[7\] -fixed false -x 836 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[50\] -fixed false -x 170 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[2\] -fixed false -x 820 -y 58
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNIUSHT\[1\] -fixed false -x 741 -y 9
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[28\] -fixed false -x 940 -y 55
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[16\] -fixed false -x 935 -y 64
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2\[0\] -fixed false -x 621 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1285 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 605 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 858 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1198 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 810 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 843 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 872 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1245 -y 126
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[7\] -fixed false -x 148 -y 261
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[2\] -fixed false -x 930 -y 60
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i -fixed false -x 791 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[114\] -fixed false -x 119 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 881 -y 151
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[11\] -fixed false -x 680 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 855 -y 67
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[7\] -fixed false -x 667 -y 70
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_6 -fixed false -x 343 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 900 -y 79
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[21\] -fixed false -x 291 -y 15
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[3\] -fixed false -x 601 -y 69
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2\[4\] -fixed false -x 705 -y 54
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 851 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 869 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[168\] -fixed false -x 137 -y 34
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 971 -y 79
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[0\] -fixed false -x 688 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1247 -y 175
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[22\] -fixed false -x 759 -y 10
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[6\] -fixed false -x 655 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqm/b3_P_F_6_2_1_1_1 -fixed false -x 200 -y 27
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3ce\[6\] -fixed false -x 354 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[27\] -fixed false -x 718 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[40\] -fixed false -x 181 -y 22
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[1\] -fixed false -x 691 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[343\] -fixed false -x 265 -y 34
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_4 -fixed false -x 314 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAl/b6_BATJwN_4 -fixed false -x 32 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[42\] -fixed false -x 188 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2\[8\] -fixed false -x 813 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2\[5\] -fixed false -x 1094 -y 100
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[183\] -fixed false -x 221 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_1_RNIQKP32 -fixed false -x 56 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[30\] -fixed false -x 668 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIn/b6_BATJwN_4 -fixed false -x 192 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 734 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1254 -y 126
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRe/b3_P_F_6_2_1_1 -fixed false -x 85 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[9\] -fixed false -x 854 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 861 -y 72
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO\[12\] -fixed false -x 376 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[40\] -fixed false -x 388 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 960 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 820 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1162 -y 145
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[28\] -fixed false -x 520 -y 16
set_location -inst_name ident_coreinst/comm_block_INST/b14_PLF_KDy1_qE33z_7_tz -fixed false -x 319 -y 24
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[10\] -fixed false -x 657 -y 79
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[7\] -fixed false -x 1256 -y 193
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[12\] -fixed false -x 365 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[12\] -fixed false -x 264 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[87\] -fixed false -x 320 -y 37
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[10\] -fixed false -x 561 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[16\] -fixed false -x 296 -y 16
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[7\] -fixed false -x 682 -y 55
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2 -fixed false -x 701 -y 87
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[9\] -fixed false -x 715 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[221\] -fixed false -x 106 -y 10
set_location -inst_name UART_Protocol_1/mko_0/counter_5_axb_4 -fixed false -x 753 -y 72
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 765 -y 22
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/busy -fixed false -x 714 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 1319 -y 124
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[10\] -fixed false -x 746 -y 37
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[1\] -fixed false -x 691 -y 81
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 849 -y 66
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value\[3\] -fixed false -x 769 -y 22
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[0\] -fixed false -x 648 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 870 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[352\] -fixed false -x 255 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 958 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[37\] -fixed false -x 914 -y 64
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[82\] -fixed false -x 157 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 847 -y 25
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[4\] -fixed false -x 619 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 813 -y 175
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[11\] -fixed false -x 663 -y 61
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[43\] -fixed false -x 65 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[248\] -fixed false -x 20 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[28\] -fixed false -x 668 -y 21
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_2\[2\] -fixed false -x 662 -y 57
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 847 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[6\] -fixed false -x 1047 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 865 -y 64
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_RNIFK9C\[4\] -fixed false -x 748 -y 51
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1207 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[28\] -fixed false -x 670 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[186\] -fixed false -x 93 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[36\] -fixed false -x 661 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[131\] -fixed false -x 57 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[18\] -fixed false -x 110 -y 31
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[27\] -fixed false -x 1041 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 618 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[29\] -fixed false -x 880 -y 16
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[5\] -fixed false -x 655 -y 60
set_location -inst_name UART_Protocol_0/OR2_0 -fixed false -x 611 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b5_uU_cL_RNID83F -fixed false -x 286 -y 30
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_dummy\[1\] -fixed false -x 774 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[1\] -fixed false -x 745 -y 27
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[34\] -fixed false -x 432 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2\[5\] -fixed false -x 864 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 1312 -y 124
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[7\] -fixed false -x 797 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PKFoLX_ab_0_a2 -fixed false -x 308 -y 24
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13 -fixed false -x 628 -y 42
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[1\] -fixed false -x 661 -y 73
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 826 -y 58
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[28\] -fixed false -x 939 -y 58
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_0 -fixed false -x 634 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_135 -fixed false -x 127 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1158 -y 144
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[0\] -fixed false -x 845 -y 36
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 682 -y 100
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIR6TC\[12\] -fixed false -x 267 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ -fixed false -x 831 -y 72
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 838 -y 34
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/receive_transmit -fixed false -x 739 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[76\] -fixed false -x 53 -y 9
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[9\] -fixed false -x 740 -y 88
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[2\] -fixed false -x 1004 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[2\] -fixed false -x 281 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1140 -y 117
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[9\] -fixed false -x 852 -y 10
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[32\] -fixed false -x 705 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 842 -y 42
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[29\] -fixed false -x 849 -y 10
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[36\] -fixed false -x 697 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[176\] -fixed false -x 282 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO -fixed false -x 844 -y 57
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[2\] -fixed false -x 944 -y 45
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 805 -y 49
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 -fixed false -x 675 -y 75
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 810 -y 61
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 -fixed false -x 619 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[46\] -fixed false -x 169 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[60\] -fixed false -x 272 -y 43
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 667 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[68\] -fixed false -x 159 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_0_RNI5OAU5 -fixed false -x 372 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[134\] -fixed false -x 36 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbQ0/b3_P_F_6_1_0_RNI35AB2 -fixed false -x 39 -y 36
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer\[1\] -fixed false -x 694 -y 58
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o2 -fixed false -x 854 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUV/b3_P_F_6_2_1_1_1 -fixed false -x 138 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_2_1_1_1 -fixed false -x 180 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[41\] -fixed false -x 185 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1257 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0\[6\] -fixed false -x 996 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[3\] -fixed false -x 1531 -y 139
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2\[6\] -fixed false -x 597 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 1208 -y 150
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[11\] -fixed false -x 272 -y 22
set_location -inst_name Controler_0/Command_Decoder_0/cmd_data_RNI8COE1\[16\] -fixed false -x 632 -y 81
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF4 -fixed false -x 414 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNITAAT6\[2\] -fixed false -x 214 -y 36
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[25\] -fixed false -x 681 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[6\] -fixed false -x 865 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[164\] -fixed false -x 297 -y 46
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[1\] -fixed false -x 747 -y 37
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[21\] -fixed false -x 813 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 738 -y 22
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[6\] -fixed false -x 175 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3\[2\] -fixed false -x 367 -y 27
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[21\] -fixed false -x 685 -y 64
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[11\] -fixed false -x 680 -y 69
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[13\] -fixed false -x 737 -y 34
set_location -inst_name Controler_0/ADI_SPI_1/state_reg\[0\] -fixed false -x 697 -y 49
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[34\] -fixed false -x 850 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 650 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[75\] -fixed false -x 117 -y 25
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1 -fixed false -x 647 -y 63
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 -fixed false -x 755 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 -fixed false -x 851 -y 54
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[6\] -fixed false -x 413 -y 16
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_\[0\] -fixed false -x 1039 -y 106
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[7\] -fixed false -x 378 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[41\] -fixed false -x 402 -y 16
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[4\] -fixed false -x 320 -y 22
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[22\] -fixed false -x 731 -y 79
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[15\] -fixed false -x 693 -y 70
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_WREN_8_0_a3_0_a4 -fixed false -x 855 -y 15
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6_1_0\[13\] -fixed false -x 609 -y 72
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[24\] -fixed false -x 943 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 854 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[181\] -fixed false -x 188 -y 16
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2\[0\] -fixed false -x 590 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[13\] -fixed false -x 764 -y 82
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T -fixed false -x 685 -y 60
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[19\] -fixed false -x 771 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 751 -y 144
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 823 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1532 -y 138
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[12\] -fixed false -x 984 -y 184
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 1227 -y 151
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[4\] -fixed false -x 1813 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[404\] -fixed false -x 12 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[159\] -fixed false -x 99 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[17\] -fixed false -x 359 -y 31
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[28\] -fixed false -x 920 -y 60
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[10\] -fixed false -x 715 -y 27
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[28\] -fixed false -x 801 -y 60
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[5\] -fixed false -x 683 -y 52
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 -fixed false -x 649 -y 27
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[2\] -fixed false -x 163 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1\[0\] -fixed false -x 556 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 791 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[22\] -fixed false -x 114 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[9\] -fixed false -x 838 -y 28
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_ret -fixed false -x 708 -y 49
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary\[2\] -fixed false -x 778 -y 22
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r -fixed false -x 808 -y 49
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[8\] -fixed false -x 609 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1309 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[329\] -fixed false -x 237 -y 37
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[35\] -fixed false -x 766 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[117\] -fixed false -x 222 -y 31
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[35\] -fixed false -x 836 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1164 -y 145
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[4\] -fixed false -x 681 -y 52
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[5\] -fixed false -x 683 -y 84
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[6\] -fixed false -x 910 -y 81
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH9\[7\] -fixed false -x 372 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[27\] -fixed false -x 851 -y 67
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[30\] -fixed false -x 405 -y 7
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_0\[12\] -fixed false -x 625 -y 81
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[6\] -fixed false -x 1003 -y 175
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[1\] -fixed false -x 399 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 1219 -y 117
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[1\] -fixed false -x 807 -y 43
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[9\] -fixed false -x 702 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1251 -y 130
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[17\] -fixed false -x 882 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[1\] -fixed false -x 17 -y 18
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNIB3031 -fixed false -x 836 -y 63
set_location -inst_name UART_Protocol_0/mko_0/counter\[7\] -fixed false -x 479 -y 151
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C -fixed false -x 811 -y 75
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 943 -y 58
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[0\] -fixed false -x 763 -y 57
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 760 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[12\] -fixed false -x 733 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[11\] -fixed false -x 861 -y 66
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRV/b3_P_F_6_1_RNIVP142 -fixed false -x 85 -y 18
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[1\] -fixed false -x 939 -y 70
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 850 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJV/b6_BATJwN_4 -fixed false -x 97 -y 9
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 810 -y 46
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[18\] -fixed false -x 831 -y 7
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[4\] -fixed false -x 773 -y 19
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_1dflt -fixed false -x 758 -y 51
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[38\] -fixed false -x 424 -y 19
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m9 -fixed false -x 765 -y 51
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_\[4\] -fixed false -x 1045 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1239 -y 136
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_28 -fixed false -x 354 -y 15
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_5dflt -fixed false -x 756 -y 51
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 824 -y 58
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 650 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[121\] -fixed false -x 120 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs\[2\] -fixed false -x 293 -y 28
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 690 -y 100
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[25\] -fixed false -x 1518 -y 87
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[13\] -fixed false -x 1134 -y 171
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[141\] -fixed false -x 87 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 648 -y 106
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[42\] -fixed false -x 391 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[127\] -fixed false -x 53 -y 25
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[10\] -fixed false -x 623 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUl/b3_P_F_6_2_1_1 -fixed false -x 141 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[510\] -fixed false -x 197 -y 31
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[23\] -fixed false -x 732 -y 52
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 880 -y 144
set_location -inst_name Controler_0/Reset_Controler_0/state_reg_RNO\[0\] -fixed false -x 694 -y 54
set_location -inst_name Controler_0/Command_Decoder_0/counter\[25\] -fixed false -x 742 -y 43
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16 -fixed false -x 744 -y 87
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[7\] -fixed false -x 743 -y 10
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[41\] -fixed false -x 335 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 788 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 701 -y 172
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14 -fixed false -x 742 -y 51
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[7\] -fixed false -x 768 -y 64
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_7_iv_0\[31\] -fixed false -x 758 -y 9
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[16\] -fixed false -x 1552 -y 150
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 943 -y 81
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[7\] -fixed false -x 608 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3_3\[13\] -fixed false -x 277 -y 24
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data_RNIJNTP3\[12\] -fixed false -x 635 -y 81
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_8 -fixed false -x 636 -y 51
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[8\] -fixed false -x 857 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[140\] -fixed false -x 73 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 825 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_y/o_11 -fixed false -x 146 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[9\] -fixed false -x 41 -y 15
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 -fixed false -x 710 -y 42
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_rep_RNITE3J\[8\] -fixed false -x 1160 -y 171
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[11\] -fixed false -x 1019 -y 181
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[94\] -fixed false -x 188 -y 37
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1\[24\] -fixed false -x 1023 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 801 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[261\] -fixed false -x 50 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b5_uU_cL7 -fixed false -x 285 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 639 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJJ/b3_P_F_6_2_1_1 -fixed false -x 147 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[12\] -fixed false -x 744 -y 21
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs -fixed false -x 614 -y 78
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_2_1_1_1 -fixed false -x 433 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[70\] -fixed false -x 270 -y 37
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[3\] -fixed false -x 801 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 1289 -y 136
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 975 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[30\] -fixed false -x 247 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[330\] -fixed false -x 229 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1203 -y 118
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[16\] -fixed false -x 879 -y 10
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[5\] -fixed false -x 696 -y 52
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO -fixed false -x 685 -y 57
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 -fixed false -x 728 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0\[11\] -fixed false -x 1037 -y 124
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[85\] -fixed false -x 174 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1219 -y 153
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[4\] -fixed false -x 1120 -y 166
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[3\] -fixed false -x 1143 -y 175
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[38\] -fixed false -x 758 -y 27
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2\[0\] -fixed false -x 643 -y 75
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[8\] -fixed false -x 920 -y 82
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 918 -y 75
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[6\] -fixed false -x 619 -y 30
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 -fixed false -x 767 -y 57
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[30\] -fixed false -x 789 -y 43
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[30\] -fixed false -x 793 -y 43
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[37\] -fixed false -x 718 -y 24
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[2\] -fixed false -x 670 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRV/b3_P_F_6_1 -fixed false -x 76 -y 18
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO -fixed false -x 765 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIp/b3_P_F_6_1_0 -fixed false -x 191 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[76\] -fixed false -x 53 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[2\] -fixed false -x 261 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[44\] -fixed false -x 170 -y 22
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[23\] -fixed false -x 755 -y 16
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 954 -y 78
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[35\] -fixed false -x 388 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_4 -fixed false -x 340 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[217\] -fixed false -x 70 -y 19
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[4\] -fixed false -x 621 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 1284 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGId/b3_P_F_6_1_0 -fixed false -x 170 -y 15
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER -fixed false -x 625 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 593 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[3\] -fixed false -x 950 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[135\] -fixed false -x 72 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 781 -y 58
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[15\] -fixed false -x 937 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 914 -y 76
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[6\] -fixed false -x 648 -y 64
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_23_iv\[31\] -fixed false -x 872 -y 6
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 935 -y 46
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[8\] -fixed false -x 648 -y 61
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[15\] -fixed false -x 1023 -y 181
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGU5/b6_BATJwN_4 -fixed false -x 122 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 955 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[30\] -fixed false -x 163 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL\[8\] -fixed false -x 558 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[12\] -fixed false -x 360 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[128\] -fixed false -x 296 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[6\] -fixed false -x 672 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[94\] -fixed false -x 319 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[177\] -fixed false -x 136 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[96\] -fixed false -x 31 -y 42
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[2\] -fixed false -x 1251 -y 193
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJm/b3_P_F_6_2_1_1_1 -fixed false -x 67 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[124\] -fixed false -x 43 -y 42
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2\[1\] -fixed false -x 709 -y 99
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[9\] -fixed false -x 960 -y 85
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa -fixed false -x 784 -y 48
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[49\] -fixed false -x 1941 -y 342
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJq/b3_P_F_6_2_1_1_1 -fixed false -x 36 -y 33
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[2\] -fixed false -x 941 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1236 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[54\] -fixed false -x 197 -y 22
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_comm\[0\] -fixed false -x 750 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[178\] -fixed false -x 88 -y 43
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[20\] -fixed false -x 118 -y 31
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_i_0_o2\[8\] -fixed false -x 857 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[172\] -fixed false -x 94 -y 42
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_valid_RNI49FT -fixed false -x 929 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_2_1_1 -fixed false -x 169 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[176\] -fixed false -x 89 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1257 -y 130
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.un1_b7_PKJa_9u_2 -fixed false -x 187 -y 33
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter\[2\] -fixed false -x 1052 -y 172
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[9\] -fixed false -x 981 -y 184
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[10\] -fixed false -x 698 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_2_1_1 -fixed false -x 270 -y 30
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[15\] -fixed false -x 561 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[12\] -fixed false -x 949 -y 63
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[3\] -fixed false -x 775 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUm/b6_BATJwN_4 -fixed false -x 164 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[76\] -fixed false -x 109 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[21\] -fixed false -x 300 -y 30
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8\[14\] -fixed false -x 624 -y 75
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[5\] -fixed false -x 710 -y 21
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 -fixed false -x 627 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[5\] -fixed false -x 16 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[479\] -fixed false -x 115 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[131\] -fixed false -x 57 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[155\] -fixed false -x 139 -y 31
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 954 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[177\] -fixed false -x 232 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[19\] -fixed false -x 329 -y 7
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 767 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[502\] -fixed false -x 155 -y 37
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[4\] -fixed false -x 654 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b12_oFTt_v5rb3b4_RNICSN04 -fixed false -x 250 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 848 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 651 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 834 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 1287 -y 136
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[101\] -fixed false -x 316 -y 34
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 -fixed false -x 722 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[182\] -fixed false -x 96 -y 16
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[1\] -fixed false -x 870 -y 7
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 1245 -y 150
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 939 -y 49
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[8\] -fixed false -x 728 -y 31
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[3\] -fixed false -x 796 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0\[4\] -fixed false -x 283 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 773 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 703 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[98\] -fixed false -x 315 -y 34
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_2\[14\] -fixed false -x 698 -y 51
set_location -inst_name ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_15_3_i_m2 -fixed false -x 344 -y 24
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i -fixed false -x 714 -y 72
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[39\] -fixed false -x 846 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[74\] -fixed false -x 57 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[32\] -fixed false -x 128 -y 10
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[5\] -fixed false -x 702 -y 46
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[12\] -fixed false -x 694 -y 61
set_location -inst_name Controler_0/ADI_SPI_1/un1_state_reg_11_i_0 -fixed false -x 696 -y 48
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[24\] -fixed false -x 343 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[52\] -fixed false -x 192 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[11\] -fixed false -x 862 -y 67
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[15\] -fixed false -x 341 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 721 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 873 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1297 -y 193
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 809 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_2_1_1_1 -fixed false -x 42 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1263 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[30\] -fixed false -x 734 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 708 -y 22
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_1 -fixed false -x 71 -y 69
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[18\] -fixed false -x 745 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[32\] -fixed false -x 305 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO -fixed false -x 779 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[57\] -fixed false -x 271 -y 43
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[34\] -fixed false -x 646 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[4\] -fixed false -x 865 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[6\] -fixed false -x 54 -y 7
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[10\] -fixed false -x 643 -y 60
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 864 -y 73
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[11\] -fixed false -x 675 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[22\] -fixed false -x 860 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 779 -y 142
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_2\[15\] -fixed false -x 657 -y 57
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_sn_N_5_i_i_o2 -fixed false -x 641 -y 75
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 -fixed false -x 499 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 951 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[9\] -fixed false -x 296 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[24\] -fixed false -x 341 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[369\] -fixed false -x 249 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[32\] -fixed false -x 915 -y 64
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[59\] -fixed false -x 1555 -y 174
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[3\] -fixed false -x 1789 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[117\] -fixed false -x 220 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1267 -y 145
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer\[3\] -fixed false -x 676 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqS/b6_BATJwN_4 -fixed false -x 219 -y 27
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/un1_re_set6 -fixed false -x 759 -y 45
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[6\] -fixed false -x 1005 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[16\] -fixed false -x 918 -y 73
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[20\] -fixed false -x 342 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSm/b3_P_F_6_1_0 -fixed false -x 88 -y 9
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[14\] -fixed false -x 1205 -y 193
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRm/b3_P_F_6_1_RNIVO9P2 -fixed false -x 130 -y 15
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNICEDJ1\[0\] -fixed false -x 755 -y 45
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1320 -y 117
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M -fixed false -x 735 -y 54
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 708 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[10\] -fixed false -x 856 -y 67
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[6\] -fixed false -x 865 -y 10
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[15\] -fixed false -x 721 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 842 -y 45
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[12\] -fixed false -x 858 -y 61
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE\[2\] -fixed false -x 400 -y 25
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[24\] -fixed false -x 816 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[178\] -fixed false -x 88 -y 42
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Enable -fixed false -x 1022 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_1_RNI3L3O2 -fixed false -x 114 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[105\] -fixed false -x 308 -y 37
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[0\] -fixed false -x 1249 -y 193
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH912_0_a4 -fixed false -x 363 -y 21
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[24\] -fixed false -x 1940 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_1_0 -fixed false -x 34 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[159\] -fixed false -x 76 -y 30
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[1\] -fixed false -x 703 -y 82
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_rep\[11\] -fixed false -x 822 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_2_1_1_1 -fixed false -x 202 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[24\] -fixed false -x 947 -y 70
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 642 -y 16
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[2\] -fixed false -x 769 -y 60
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[8\] -fixed false -x 659 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[186\] -fixed false -x 182 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIl/b3_P_F_6_1_0 -fixed false -x 152 -y 9
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2\[2\] -fixed false -x 790 -y 18
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[9\] -fixed false -x 1933 -y 337
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[28\] -fixed false -x 665 -y 43
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[2\] -fixed false -x 654 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[383\] -fixed false -x 37 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a2_0_0 -fixed false -x 865 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 761 -y 73
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[2\] -fixed false -x 864 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJJ/b3_P_F_6_1_0_RNIK9BI2 -fixed false -x 149 -y 9
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr_RNO\[0\] -fixed false -x 366 -y 33
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[0\] -fixed false -x 939 -y 172
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg_RNO -fixed false -x 773 -y 48
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[14\] -fixed false -x 927 -y 69
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[8\] -fixed false -x 761 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs_RNINQCR\[0\] -fixed false -x 244 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[114\] -fixed false -x 272 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[19\] -fixed false -x 728 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQl0/b3_P_F_6_1 -fixed false -x 167 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m9_0 -fixed false -x 330 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 643 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[411\] -fixed false -x 25 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 621 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[11\] -fixed false -x 20 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b6_BATJwN_4 -fixed false -x 166 -y 39
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[34\] -fixed false -x 294 -y 315
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer\[15\] -fixed false -x 679 -y 45
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[27\] -fixed false -x 714 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[95\] -fixed false -x 28 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[10\] -fixed false -x 441 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 1193 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 954 -y 57
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[6\] -fixed false -x 991 -y 181
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_q/o -fixed false -x 218 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[116\] -fixed false -x 217 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[4\] -fixed false -x 261 -y 15
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[86\] -fixed false -x 191 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[35\] -fixed false -x 931 -y 64
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNIBTOV\[7\] -fixed false -x 1026 -y 171
set_location -inst_name UART_Protocol_1/mko_0/counter\[6\] -fixed false -x 726 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[181\] -fixed false -x 206 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 842 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 816 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[317\] -fixed false -x 178 -y 43
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable -fixed false -x 689 -y 58
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[7\] -fixed false -x 735 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[27\] -fixed false -x 653 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUd/b3_P_F_6_1_0_RNIF5CC3 -fixed false -x 142 -y 24
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_RNO\[0\] -fixed false -x 1243 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 -fixed false -x 838 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[104\] -fixed false -x 130 -y 36
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 847 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 870 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 964 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSn/b6_BATJwN_4 -fixed false -x 98 -y 18
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 -fixed false -x 713 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1201 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 847 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[288\] -fixed false -x 175 -y 43
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 811 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[31\] -fixed false -x 957 -y 55
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[22\] -fixed false -x 339 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 -fixed false -x 802 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[126\] -fixed false -x 41 -y 43
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 953 -y 82
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[28\] -fixed false -x 844 -y 67
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[19\] -fixed false -x 337 -y 30
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[23\] -fixed false -x 720 -y 49
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY0\[0\] -fixed false -x 1291 -y 192
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[22\] -fixed false -x 304 -y 31
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[6\] -fixed false -x 670 -y 76
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 988 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[10\] -fixed false -x 284 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_2_1_1_1 -fixed false -x 239 -y 36
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[31\] -fixed false -x 750 -y 21
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[13\] -fixed false -x 688 -y 84
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 -fixed false -x 781 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[115\] -fixed false -x 125 -y 42
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 645 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1285 -y 153
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 821 -y 25
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[1\] -fixed false -x 790 -y 51
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 864 -y 64
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[129\] -fixed false -x 225 -y 16
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO -fixed false -x 690 -y 57
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[0\] -fixed false -x 844 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_1_0 -fixed false -x 41 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[5\] -fixed false -x 351 -y 34
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[19\] -fixed false -x 871 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[4\] -fixed false -x 12 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_2_tz\[13\] -fixed false -x 395 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[257\] -fixed false -x 17 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[5\] -fixed false -x 685 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[89\] -fixed false -x 19 -y 42
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[13\] -fixed false -x 952 -y 175
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles\[4\] -fixed false -x 741 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 803 -y 25
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_0dflt_0 -fixed false -x 768 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 864 -y 141
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[8\] -fixed false -x 959 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRm/b3_P_F_6_1 -fixed false -x 109 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_1 -fixed false -x 424 -y 21
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[6\] -fixed false -x 1122 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[6\] -fixed false -x 833 -y 79
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[3\] -fixed false -x 773 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[1\] -fixed false -x 730 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[33\] -fixed false -x 863 -y 64
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 858 -y 73
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles\[3\] -fixed false -x 681 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_2_1_1 -fixed false -x 45 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJI/b3_P_F_6_2_1_1 -fixed false -x 21 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[28\] -fixed false -x 864 -y 15
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[10\] -fixed false -x 617 -y 55
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[2\] -fixed false -x 765 -y 63
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[4\] -fixed false -x 776 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[127\] -fixed false -x 47 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[18\] -fixed false -x 956 -y 60
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[14\] -fixed false -x 620 -y 79
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7\[0\] -fixed false -x 663 -y 84
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[53\] -fixed false -x 1418 -y 336
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b15_vABZ3qsY_ub3Rme8 -fixed false -x 307 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 648 -y 175
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl -fixed false -x 690 -y 58
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 702 -y 99
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_1_0_RNI1QL32 -fixed false -x 421 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 655 -y 22
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[1\] -fixed false -x 640 -y 52
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1152 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 852 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.genblk1\[1\].b13_oRB_MqCD2_t_x_RNI56JF\[1\] -fixed false -x 258 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[32\] -fixed false -x 128 -y 9
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_\[0\] -fixed false -x 1032 -y 106
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[53\] -fixed false -x 203 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_1\[2\] -fixed false -x 271 -y 24
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_3dflt -fixed false -x 745 -y 51
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[19\] -fixed false -x 956 -y 48
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[0\] -fixed false -x 637 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[14\] -fixed false -x 732 -y 21
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[25\] -fixed false -x 911 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b6_BATJwN_4 -fixed false -x 187 -y 36
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 890 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 781 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 833 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[80\] -fixed false -x 56 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[49\] -fixed false -x 162 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[104\] -fixed false -x 126 -y 37
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[10\] -fixed false -x 912 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSe/b3_P_F_6_1 -fixed false -x 225 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 923 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[151\] -fixed false -x 82 -y 9
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 787 -y 145
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_1_0_RNILTEH2 -fixed false -x 429 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 606 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[4\] -fixed false -x 921 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSl/b3_P_F_6_1 -fixed false -x 233 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[10\] -fixed false -x 379 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[20\] -fixed false -x 401 -y 22
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[29\] -fixed false -x 1039 -y 172
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[10\] -fixed false -x 862 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[144\] -fixed false -x 81 -y 10
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[32\] -fixed false -x 100 -y 34
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[44\] -fixed false -x 391 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[19\] -fixed false -x 95 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[400\] -fixed false -x 18 -y 25
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[4\] -fixed false -x 333 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[19\] -fixed false -x 298 -y 30
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_28_i_i -fixed false -x 734 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[10\] -fixed false -x 23 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[8\] -fixed false -x 817 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUp/b3_P_F_6_1_0 -fixed false -x 131 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[10\] -fixed false -x 724 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_1 -fixed false -x 184 -y 42
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data\[12\] -fixed false -x 942 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[111\] -fixed false -x 226 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[13\] -fixed false -x 718 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNISL6P\[5\] -fixed false -x 371 -y 6
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 895 -y 75
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b6_BATJwN_4 -fixed false -x 413 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[499\] -fixed false -x 146 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[18\] -fixed false -x 818 -y 58
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[4\] -fixed false -x 641 -y 43
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[3\] -fixed false -x 937 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[108\] -fixed false -x 208 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUd/b3_P_F_6_1_0 -fixed false -x 135 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[197\] -fixed false -x 89 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[6\] -fixed false -x 671 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[17\] -fixed false -x 84 -y 22
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer\[2\] -fixed false -x 688 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[6\] -fixed false -x 104 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_7 -fixed false -x 368 -y 3
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[109\] -fixed false -x 210 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 687 -y 22
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[29\] -fixed false -x 738 -y 79
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[21\] -fixed false -x 698 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 914 -y 115
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[11\] -fixed false -x 676 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[40\] -fixed false -x 127 -y 9
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[39\] -fixed false -x 334 -y 10
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2\[3\] -fixed false -x 786 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 1357 -y 100
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[63\] -fixed false -x 139 -y 25
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[0\] -fixed false -x 744 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[70\] -fixed false -x 84 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[321\] -fixed false -x 235 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 777 -y 127
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_\[4\] -fixed false -x 986 -y 109
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter\[4\] -fixed false -x 817 -y 73
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[1\] -fixed false -x 939 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[133\] -fixed false -x 68 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/N_m2_0_a2_3 -fixed false -x 324 -y 24
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNO\[8\] -fixed false -x 732 -y 6
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[2\] -fixed false -x 369 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 851 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3_0_3_1\[9\] -fixed false -x 355 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqq/b6_BATJwN_4 -fixed false -x 232 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[27\] -fixed false -x 705 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b9_OFWNT9_ab_0_1_1 -fixed false -x 393 -y 30
set_location -inst_name Controler_0/Reset_Controler_0/un16_write_signal_0_a2 -fixed false -x 633 -y 60
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[12\] -fixed false -x 380 -y 31
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[25\] -fixed false -x 917 -y 57
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[19\] -fixed false -x 755 -y 10
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[12\] -fixed false -x 751 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[184\] -fixed false -x 211 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk2.b8_nczQ_DYg\[7\] -fixed false -x 374 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[162\] -fixed false -x 77 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[34\] -fixed false -x 304 -y 10
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_5 -fixed false -x 352 -y 18
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[5\] -fixed false -x 685 -y 49
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[1\] -fixed false -x 1489 -y 255
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[8\] -fixed false -x 654 -y 24
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[3\] -fixed false -x 675 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[38\] -fixed false -x 131 -y 10
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[4\] -fixed false -x 704 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0\[3\] -fixed false -x 318 -y 27
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO\[1\] -fixed false -x 712 -y 54
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 669 -y 22
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[8\] -fixed false -x 727 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 706 -y 171
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[1\] -fixed false -x 743 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[188\] -fixed false -x 233 -y 46
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[140\] -fixed false -x 196 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2\[0\] -fixed false -x 842 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2\[1\] -fixed false -x 849 -y 27
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1\[26\] -fixed false -x 1031 -y 171
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[3\] -fixed false -x 326 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b3_nfs\[1\] -fixed false -x 362 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[66\] -fixed false -x 25 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[18\] -fixed false -x 293 -y 30
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[0\] -fixed false -x 945 -y 82
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 -fixed false -x 667 -y 33
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 -fixed false -x 666 -y 36
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[4\] -fixed false -x 776 -y 61
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO\[1\] -fixed false -x 376 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 1323 -y 115
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[23\] -fixed false -x 170 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b9_OFWNT9_ab_0_1 -fixed false -x 390 -y 30
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[0\] -fixed false -x 925 -y 81
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2\[7\] -fixed false -x 884 -y 33
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[4\] -fixed false -x 715 -y 64
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO -fixed false -x 739 -y 54
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[11\] -fixed false -x 1521 -y 180
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_2_1_1 -fixed false -x 104 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 875 -y 142
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 978 -y 84
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[7\] -fixed false -x 768 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1291 -y 150
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[10\] -fixed false -x 678 -y 46
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[17\] -fixed false -x 559 -y 16
set_location -inst_name Controler_0/ADI_SPI_1/state_reg\[1\] -fixed false -x 704 -y 49
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[14\] -fixed false -x 651 -y 54
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[9\] -fixed false -x 961 -y 78
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNIKQGI1\[4\] -fixed false -x 640 -y 45
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[21\] -fixed false -x 952 -y 54
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX0\[0\] -fixed false -x 1182 -y 201
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[2\] -fixed false -x 631 -y 57
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[10\] -fixed false -x 881 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[451\] -fixed false -x 80 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 849 -y 57
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 788 -y 144
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[17\] -fixed false -x 696 -y 30
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[16\] -fixed false -x 1291 -y 199
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[6\] -fixed false -x 752 -y 25
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[7\] -fixed false -x 601 -y 78
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[52\] -fixed false -x 1799 -y 195
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1237 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 1353 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1155 -y 175
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_6 -fixed false -x 342 -y 21
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[34\] -fixed false -x 788 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRe/b3_P_F_6_1_RNIVSCC2 -fixed false -x 88 -y 15
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2 -fixed false -x 703 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 769 -y 145
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[13\] -fixed false -x 665 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m11 -fixed false -x 332 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1310 -y 171
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 966 -y 48
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 -fixed false -x 812 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRp/b3_P_F_6_2_1_1 -fixed false -x 79 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[98\] -fixed false -x 194 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 881 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 885 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 887 -y 141
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/dst_req -fixed false -x 284 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[357\] -fixed false -x 246 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[79\] -fixed false -x 153 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[27\] -fixed false -x 708 -y 21
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 955 -y 87
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo -fixed false -x 981 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_0_5 -fixed false -x 135 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1208 -y 144
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[7\] -fixed false -x 968 -y 175
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[29\] -fixed false -x 950 -y 55
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[20\] -fixed false -x 680 -y 73
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[8\] -fixed false -x 1516 -y 64
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[2\] -fixed false -x 928 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 749 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[26\] -fixed false -x 135 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b6_BATJwN_4 -fixed false -x 420 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[2\] -fixed false -x 853 -y 33
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[27\] -fixed false -x 854 -y 69
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 -fixed false -x 938 -y 42
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[27\] -fixed false -x 809 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[24\] -fixed false -x 737 -y 30
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[37\] -fixed false -x 1027 -y 342
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 1163 -y 118
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_s_8_RNIIVAT5 -fixed false -x 366 -y 3
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4\[0\] -fixed false -x 822 -y 78
set_location -inst_name UART_Protocol_0/mko_0/counter\[4\] -fixed false -x 476 -y 151
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[6\] -fixed false -x 317 -y 28
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_0\[0\] -fixed false -x 1119 -y 168
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[102\] -fixed false -x 125 -y 37
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[13\] -fixed false -x 632 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b6_BATJwN_4 -fixed false -x 234 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJR/b3_P_F_6_1_0 -fixed false -x 31 -y 33
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_5_RNIAOAU5 -fixed false -x 362 -y 3
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[6\] -fixed false -x 813 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[68\] -fixed false -x 66 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUl/b3_P_F_6_1_0 -fixed false -x 135 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[172\] -fixed false -x 281 -y 46
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/STX_Detect -fixed false -x 623 -y 22
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter_RNO\[0\] -fixed false -x 788 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 949 -y 114
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_2_1_1 -fixed false -x 116 -y 33
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[3\] -fixed false -x 752 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1235 -y 118
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[6\] -fixed false -x 613 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[128\] -fixed false -x 56 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 865 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRd/b3_P_F_6_1_0_RNIAQIO2 -fixed false -x 61 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[478\] -fixed false -x 114 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[64\] -fixed false -x 29 -y 16
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter_n1 -fixed false -x 816 -y 72
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[2\] -fixed false -x 402 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 -fixed false -x 781 -y 27
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0 -fixed false -x 654 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 881 -y 145
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[17\] -fixed false -x 726 -y 52
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[9\] -fixed false -x 647 -y 79
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[5\] -fixed false -x 427 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[4\] -fixed false -x 754 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 1320 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[29\] -fixed false -x 1039 -y 171
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 -fixed false -x 626 -y 21
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[17\] -fixed false -x 1132 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9_0 -fixed false -x 774 -y 75
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[5\] -fixed false -x 232 -y 22
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[21\] -fixed false -x 1278 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[9\] -fixed false -x 600 -y 31
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[2\] -fixed false -x 822 -y 57
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[9\] -fixed false -x 710 -y 70
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_RNO\[2\] -fixed false -x 662 -y 75
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[20\] -fixed false -x 699 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[83\] -fixed false -x 46 -y 31
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[10\] -fixed false -x 802 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbQ0/b6_BATJwN_4 -fixed false -x 36 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0\[0\] -fixed false -x 355 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 871 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[9\] -fixed false -x 288 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 691 -y 22
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[1\] -fixed false -x 652 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRe/b3_P_F_6_1_0 -fixed false -x 94 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1314 -y 171
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO\[11\] -fixed false -x 272 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[140\] -fixed false -x 63 -y 28
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[13\] -fixed false -x 671 -y 64
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_7dflt -fixed false -x 762 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUq/b3_P_F_6_2_1_1_1 -fixed false -x 133 -y 18
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[16\] -fixed false -x 2220 -y 150
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5\[8\] -fixed false -x 717 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[164\] -fixed false -x 123 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[6\] -fixed false -x 373 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqn/b3_P_F_6_1_0 -fixed false -x 202 -y 27
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[13\] -fixed false -x 669 -y 55
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[3\] -fixed false -x 594 -y 75
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[36\] -fixed false -x 1552 -y 183
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[25\] -fixed false -x 813 -y 57
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[19\] -fixed false -x 806 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 919 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[0\] -fixed false -x 1002 -y 180
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[10\] -fixed false -x 655 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b8_vABZ3qsY -fixed false -x 259 -y 25
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/mosi_1 -fixed false -x 755 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[35\] -fixed false -x 215 -y 28
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15 -fixed false -x 741 -y 51
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[11\] -fixed false -x 1578 -y 208
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[3\] -fixed false -x 264 -y 22
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[15\] -fixed false -x 649 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 1321 -y 115
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[4\] -fixed false -x 716 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 887 -y 78
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[35\] -fixed false -x 83 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[32\] -fixed false -x 708 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_o2\[6\] -fixed false -x 282 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[83\] -fixed false -x 30 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[13\] -fixed false -x 96 -y 19
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[3\] -fixed false -x 909 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 1291 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 673 -y 28
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[11\] -fixed false -x 645 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[102\] -fixed false -x 129 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 882 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 702 -y 19
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[11\] -fixed false -x 924 -y 54
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[14\] -fixed false -x 986 -y 184
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGq5/b3_P_F_6_2_1_1 -fixed false -x 214 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJV/b3_P_F_6_1_RNIG3SJ2 -fixed false -x 56 -y 6
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 865 -y 141
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[25\] -fixed false -x 691 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 912 -y 115
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[21\] -fixed false -x 331 -y 19
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i -fixed false -x 1036 -y 171
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUp/b3_P_F_6_2_1_1_1 -fixed false -x 127 -y 18
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[14\] -fixed false -x 881 -y 10
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO\[13\] -fixed false -x 602 -y 18
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[30\] -fixed false -x 780 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_1_0 -fixed false -x 164 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[231\] -fixed false -x 126 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[29\] -fixed false -x 678 -y 88
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[8\] -fixed false -x 693 -y 87
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk9.b9_v_mzCDYXs32_5 -fixed false -x 227 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[125\] -fixed false -x 42 -y 42
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 874 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 879 -y 142
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[19\] -fixed false -x 1027 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1159 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 943 -y 63
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[17\] -fixed false -x 677 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[424\] -fixed false -x 51 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[361\] -fixed false -x 253 -y 31
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[54\] -fixed false -x 2023 -y 306
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_25_iv_0\[31\] -fixed false -x 872 -y 9
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[12\] -fixed false -x 383 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1154 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 1546 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 808 -y 174
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[11\] -fixed false -x 652 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[98\] -fixed false -x 232 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[29\] -fixed false -x 872 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[16\] -fixed false -x 295 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 845 -y 43
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer_Z\[5\] -fixed false -x 667 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 786 -y 57
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1245 -y 136
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[175\] -fixed false -x 173 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 853 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[64\] -fixed false -x 68 -y 22
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 -fixed false -x 672 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[26\] -fixed false -x 123 -y 25
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer_Z\[5\] -fixed false -x 665 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[172\] -fixed false -x 153 -y 31
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[49\] -fixed false -x 27 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[100\] -fixed false -x 116 -y 37
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[4\] -fixed false -x 630 -y 22
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[13\] -fixed false -x 850 -y 72
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[16\] -fixed false -x 887 -y 10
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 1321 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 678 -y 24
set_location -inst_name Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1_RNIG81A1 -fixed false -x 748 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2\[3\] -fixed false -x 1054 -y 106
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[6\] -fixed false -x 641 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[514\] -fixed false -x 196 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[24\] -fixed false -x 840 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQn0/b3_P_F_6_2_1_1 -fixed false -x 167 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 603 -y 28
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter\[0\] -fixed false -x 1050 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 74 -y 70
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0_o2\[0\] -fixed false -x 738 -y 9
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z\[3\] -fixed false -x 895 -y 49
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[30\] -fixed false -x 658 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[3\] -fixed false -x 279 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 741 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b6_BATJwN_4 -fixed false -x 255 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 828 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[10\] -fixed false -x 1206 -y 193
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 675 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[106\] -fixed false -x 222 -y 28
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[15\] -fixed false -x 762 -y 84
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[34\] -fixed false -x 840 -y 64
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 -fixed false -x 727 -y 84
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 962 -y 49
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 -fixed false -x 809 -y 48
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[17\] -fixed false -x 812 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs\[1\] -fixed false -x 291 -y 28
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_i_m2\[18\] -fixed false -x 700 -y 51
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[7\] -fixed false -x 940 -y 174
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 738 -y 16
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[5\] -fixed false -x 767 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRm/b3_P_F_6_2_1_1 -fixed false -x 123 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[160\] -fixed false -x 75 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[29\] -fixed false -x 685 -y 15
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[81\] -fixed false -x 161 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 -fixed false -x 948 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 680 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b8_jAA_KlCO -fixed false -x 395 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[120\] -fixed false -x 168 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1154 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1260 -y 144
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[62\] -fixed false -x 137 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSS/b3_P_F_6_2_1_1 -fixed false -x 209 -y 15
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable -fixed false -x 697 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[165\] -fixed false -x 123 -y 34
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0 -fixed false -x 697 -y 78
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 798 -y 58
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[18\] -fixed false -x 661 -y 21
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 937 -y 63
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[12\] -fixed false -x 627 -y 79
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[7\] -fixed false -x 686 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1286 -y 153
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[24\] -fixed false -x 952 -y 61
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 667 -y 22
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[22\] -fixed false -x 538 -y 16
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_12_iv_0\[31\] -fixed false -x 866 -y 6
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0 -fixed false -x 613 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGId/b6_BATJwN_4 -fixed false -x 178 -y 15
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 964 -y 79
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 672 -y 22
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[2\] -fixed false -x 926 -y 51
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0\[2\] -fixed false -x 354 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqn/b3_P_F_6_2_1_1_1 -fixed false -x 198 -y 27
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[35\] -fixed false -x 303 -y 10
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO\[0\] -fixed false -x 967 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 821 -y 58
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[6\] -fixed false -x 397 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[21\] -fixed false -x 668 -y 24
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[35\] -fixed false -x 297 -y 255
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 1207 -y 118
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO\[0\] -fixed false -x 267 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[82\] -fixed false -x 12 -y 43
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q\[5\] -fixed false -x 715 -y 54
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 786 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 75 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 905 -y 82
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 745 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[27\] -fixed false -x 836 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr\[1\] -fixed false -x 297 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 1315 -y 123
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2\[29\] -fixed false -x 848 -y 72
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[19\] -fixed false -x 775 -y 64
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[11\] -fixed false -x 807 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[138\] -fixed false -x 89 -y 25
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/busy -fixed false -x 748 -y 58
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO -fixed false -x 739 -y 57
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[26\] -fixed false -x 682 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[51\] -fixed false -x 157 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_2_1_1 -fixed false -x 153 -y 33
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[25\] -fixed false -x 829 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[0\] -fixed false -x 736 -y 85
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[339\] -fixed false -x 268 -y 34
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[31\] -fixed false -x 925 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[182\] -fixed false -x 212 -y 21
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[3\] -fixed false -x 323 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 895 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[9\] -fixed false -x 19 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 679 -y 171
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[2\] -fixed false -x 713 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1214 -y 154
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[7\] -fixed false -x 758 -y 18
set_location -inst_name Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0 -fixed false -x 641 -y 45
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[5\] -fixed false -x 590 -y 72
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 812 -y 46
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[21\] -fixed false -x 704 -y 52
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[17\] -fixed false -x 826 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[12\] -fixed false -x 273 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un5_b12_oFTt_v5rb3b4\[12\] -fixed false -x 46 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[7\] -fixed false -x 218 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[4\] -fixed false -x 512 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 691 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[30\] -fixed false -x 971 -y 49
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 877 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[19\] -fixed false -x 35 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 901 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect -fixed false -x 782 -y 97
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[4\] -fixed false -x 755 -y 36
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[4\] -fixed false -x 602 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[20\] -fixed false -x 840 -y 70
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.un1_b5_OvyH3_RNIEGR61 -fixed false -x 322 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 646 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[139\] -fixed false -x 295 -y 34
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b4_oYh0\[1\] -fixed false -x 368 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 -fixed false -x 909 -y 81
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 786 -y 64
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[22\] -fixed false -x 823 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 1245 -y 135
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNIH29D1 -fixed false -x 605 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2\[0\] -fixed false -x 1444 -y 97
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[13\] -fixed false -x 733 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[498\] -fixed false -x 154 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 859 -y 67
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[20\] -fixed false -x 833 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[43\] -fixed false -x 384 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 870 -y 21
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[36\] -fixed false -x 76 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1251 -y 127
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_1_0_RNION8B2 -fixed false -x 25 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[105\] -fixed false -x 122 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[449\] -fixed false -x 74 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[86\] -fixed false -x 41 -y 31
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[2\] -fixed false -x 334 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_124 -fixed false -x 51 -y 24
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 -fixed false -x 786 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[147\] -fixed false -x 153 -y 10
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[25\] -fixed false -x 727 -y 7
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[23\] -fixed false -x 361 -y 96
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RE_d1 -fixed false -x 868 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[37\] -fixed false -x 174 -y 25
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[1\] -fixed false -x 712 -y 55
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 640 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 839 -y 19
set_location -inst_name UART_Protocol_0/mko_0/counter\[21\] -fixed false -x 493 -y 151
set_location -inst_name Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N -fixed false -x 672 -y 54
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[10\] -fixed false -x 692 -y 82
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[6\] -fixed false -x 703 -y 55
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[9\] -fixed false -x 808 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 1246 -y 117
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[28\] -fixed false -x 341 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 778 -y 127
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[19\] -fixed false -x 371 -y 10
set_location -inst_name Controler_0/ADI_SPI_0/divider_enable_RNIU4K11 -fixed false -x 639 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[85\] -fixed false -x 158 -y 22
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[10\] -fixed false -x 919 -y 69
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[18\] -fixed false -x 347 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[37\] -fixed false -x 719 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[7\] -fixed false -x 322 -y 28
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[5\] -fixed false -x 654 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[7\] -fixed false -x 243 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[163\] -fixed false -x 296 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[18\] -fixed false -x 955 -y 48
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 764 -y 18
set_location -inst_name Communication_Switch_0/DEST_2_Fifo_Empty -fixed false -x 745 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[16\] -fixed false -x 848 -y 75
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 849 -y 37
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[21\] -fixed false -x 1091 -y 261
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqq/b3_P_F_6_2_1_1 -fixed false -x 237 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 843 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[17\] -fixed false -x 289 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[464\] -fixed false -x 93 -y 34
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[0\] -fixed false -x 404 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[188\] -fixed false -x 181 -y 16
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO -fixed false -x 621 -y 21
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_\[5\] -fixed false -x 710 -y 127
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_\[6\] -fixed false -x 735 -y 124
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_\[3\] -fixed false -x 732 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_2 -fixed false -x 143 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2\[3\] -fixed false -x 849 -y 36
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 728 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[64\] -fixed false -x 93 -y 10
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[3\] -fixed false -x 664 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[167\] -fixed false -x 76 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b6_BATJwN_4 -fixed false -x 232 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT\[8\] -fixed false -x 355 -y 28
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[7\] -fixed false -x 631 -y 49
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[8\] -fixed false -x 661 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2\[6\] -fixed false -x 1001 -y 106
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg\[5\] -fixed false -x 780 -y 70
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 681 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[1\] -fixed false -x 938 -y 46
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[0\] -fixed false -x 761 -y 63
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2\[11\] -fixed false -x 653 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[125\] -fixed false -x 126 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs\[0\] -fixed false -x 397 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 869 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_1 -fixed false -x 37 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[22\] -fixed false -x 302 -y 31
set_location -inst_name Controler_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable -fixed false -x 726 -y 30
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[3\] -fixed false -x 712 -y 52
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[19\] -fixed false -x 906 -y 60
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[19\] -fixed false -x 1023 -y 184
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 687 -y 127
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[20\] -fixed false -x 736 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[20\] -fixed false -x 234 -y 43
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[10\] -fixed false -x 892 -y 37
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG_0\[0\] -fixed false -x 727 -y 48
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i -fixed false -x 661 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 768 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[27\] -fixed false -x 957 -y 63
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[2\] -fixed false -x 880 -y 60
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[13\] -fixed false -x 367 -y 10
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 -fixed false -x 738 -y 57
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 1360 -y 100
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[18\] -fixed false -x 366 -y 9
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 -fixed false -x 737 -y 57
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 856 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect -fixed false -x 772 -y 97
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[5\] -fixed false -x 610 -y 79
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[4\] -fixed false -x 934 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJm/b6_BATJwN_4 -fixed false -x 60 -y 6
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[8\] -fixed false -x 919 -y 265
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[26\] -fixed false -x 859 -y 72
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[9\] -fixed false -x 699 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[79\] -fixed false -x 94 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 902 -y 70
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r -fixed false -x 853 -y 49
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[2\] -fixed false -x 1024 -y 174
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[11\] -fixed false -x 749 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 939 -y 52
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[4\] -fixed false -x 624 -y 48
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/dst_req -fixed false -x 370 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[83\] -fixed false -x 281 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[5\] -fixed false -x 405 -y 31
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs -fixed false -x 592 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1244 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[2\] -fixed false -x 710 -y 25
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_96_cLqgOF5_0 -fixed false -x 341 -y 18
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 937 -y 81
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 865 -y 73
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[12\] -fixed false -x 635 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[35\] -fixed false -x 63 -y 16
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[0\] -fixed false -x 750 -y 52
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset -fixed false -x 742 -y 82
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[30\] -fixed false -x 664 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_1 -fixed false -x 179 -y 42
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[3\] -fixed false -x 710 -y 55
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[14\] -fixed false -x 665 -y 60
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[8\] -fixed false -x 402 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[128\] -fixed false -x 40 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO -fixed false -x 1057 -y 105
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[3\] -fixed false -x 260 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto3_0 -fixed false -x 905 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[17\] -fixed false -x 758 -y 84
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[28\] -fixed false -x 390 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 842 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_2_1_1_1 -fixed false -x 442 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[16\] -fixed false -x 933 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[44\] -fixed false -x 271 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[10\] -fixed false -x 905 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[21\] -fixed false -x 294 -y 19
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_4 -fixed false -x 316 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[20\] -fixed false -x 741 -y 18
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNO\[5\] -fixed false -x 891 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbV/b3_P_F_6_1_RNIDRAF2 -fixed false -x 30 -y 33
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[0\] -fixed false -x 777 -y 61
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT\[5\] -fixed false -x 343 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[43\] -fixed false -x 326 -y 10
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[3\] -fixed false -x 812 -y 79
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[16\] -fixed false -x 326 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_108 -fixed false -x 149 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 601 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqd/b3_P_F_6_2_1_1_1 -fixed false -x 198 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 858 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 650 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[4\] -fixed false -x 859 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 949 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[101\] -fixed false -x 177 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[12\] -fixed false -x 718 -y 16
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[62\] -fixed false -x 234 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[8\] -fixed false -x 876 -y 34
set_location -inst_name Controler_0/Command_Decoder_0/cmd_data\[15\] -fixed false -x 763 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr\[3\] -fixed false -x 379 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 942 -y 52
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6\[6\] -fixed false -x 608 -y 72
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[4\] -fixed false -x 845 -y 45
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI340O -fixed false -x 1212 -y 150
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[31\] -fixed false -x 689 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_1_RNIEQGP7 -fixed false -x 260 -y 27
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_comm\[3\] -fixed false -x 773 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[17\] -fixed false -x 370 -y 10
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[7\] -fixed false -x 421 -y 19
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[9\] -fixed false -x 659 -y 75
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2\[0\] -fixed false -x 775 -y 57
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 721 -y 16
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[0\] -fixed false -x 630 -y 57
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[35\] -fixed false -x 744 -y 24
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame -fixed false -x 750 -y 91
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[60\] -fixed false -x 118 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[10\] -fixed false -x 903 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[10\] -fixed false -x 723 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[178\] -fixed false -x 140 -y 36
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[159\] -fixed false -x 110 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 927 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un28_b5_PRWcJ_axbxc4 -fixed false -x 249 -y 21
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2 -fixed false -x 696 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIe/b6_BATJwN_4 -fixed false -x 186 -y 24
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[23\] -fixed false -x 672 -y 88
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4\[1\] -fixed false -x 1002 -y 183
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[26\] -fixed false -x 2119 -y 96
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[114\] -fixed false -x 175 -y 18
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer_Z\[4\] -fixed false -x 653 -y 46
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[1\] -fixed false -x 986 -y 181
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer_Z\[4\] -fixed false -x 649 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[9\] -fixed false -x 965 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[108\] -fixed false -x 227 -y 34
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[8\] -fixed false -x 699 -y 64
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_WREN -fixed false -x 855 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[10\] -fixed false -x 969 -y 48
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 817 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk3.b8_vABZ3qsY -fixed false -x 336 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 941 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 1227 -y 145
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[7\] -fixed false -x 259 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[32\] -fixed false -x 662 -y 18
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[11\] -fixed false -x 841 -y 226
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[5\] -fixed false -x 595 -y 73
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[25\] -fixed false -x 402 -y 7
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 846 -y 16
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[5\] -fixed false -x 721 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[102\] -fixed false -x 237 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[22\] -fixed false -x 346 -y 9
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[14\] -fixed false -x 621 -y 79
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[1\] -fixed false -x 634 -y 57
set_location -inst_name Controler_0/Command_Decoder_0/counter\[19\] -fixed false -x 736 -y 43
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI6K541\[23\] -fixed false -x 923 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[177\] -fixed false -x 87 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_1_0 -fixed false -x 254 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[18\] -fixed false -x 373 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[8\] -fixed false -x 298 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[36\] -fixed false -x 950 -y 64
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[13\] -fixed false -x 694 -y 75
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[21\] -fixed false -x 851 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[48\] -fixed false -x 270 -y 46
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[4\] -fixed false -x 976 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[16\] -fixed false -x 924 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 707 -y 126
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[14\] -fixed false -x 667 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2\[6\] -fixed false -x 1095 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 911 -y 82
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[8\] -fixed false -x 915 -y 82
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[12\] -fixed false -x 941 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[18\] -fixed false -x 110 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[123\] -fixed false -x 231 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1158 -y 145
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[27\] -fixed false -x 436 -y 63
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[9\] -fixed false -x 751 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 1304 -y 117
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 -fixed false -x 693 -y 72
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[22\] -fixed false -x 864 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_1 -fixed false -x 168 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b8_jAA_KlCO_0_sqmuxa_7_4 -fixed false -x 241 -y 18
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 797 -y 46
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[5\] -fixed false -x 771 -y 19
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_i_a2 -fixed false -x 692 -y 99
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[6\] -fixed false -x 666 -y 73
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 955 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[477\] -fixed false -x 116 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 847 -y 76
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[41\] -fixed false -x 392 -y 19
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[0\] -fixed false -x 733 -y 7
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles\[5\] -fixed false -x 742 -y 61
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 973 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSp/b3_P_F_6_1_0 -fixed false -x 228 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 680 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_122 -fixed false -x 111 -y 27
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0 -fixed false -x 619 -y 18
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[37\] -fixed false -x 852 -y 342
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[86\] -fixed false -x 160 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 643 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[88\] -fixed false -x 15 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIAR2S\[1\] -fixed false -x 263 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 828 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSd/b3_P_F_6_1_0 -fixed false -x 103 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 800 -y 78
set_location -inst_name Controler_0/gpio_controler_0/un7_read_signal -fixed false -x 632 -y 69
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 -fixed false -x 608 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 898 -y 73
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[5\] -fixed false -x 330 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1207 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 1217 -y 117
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[1\] -fixed false -x 939 -y 54
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[1\] -fixed false -x 600 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 602 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 728 -y 16
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[10\] -fixed false -x 319 -y 22
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[13\] -fixed false -x 620 -y 55
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[2\] -fixed false -x 968 -y 82
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[18\] -fixed false -x 218 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 787 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[9\] -fixed false -x 733 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 963 -y 64
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[3\] -fixed false -x 622 -y 52
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[2\] -fixed false -x 705 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJn/b3_P_F_6_2_1_1_1 -fixed false -x 63 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[20\] -fixed false -x 308 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGq5/b6_BATJwN_4 -fixed false -x 208 -y 30
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[21\] -fixed false -x 1024 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[420\] -fixed false -x 48 -y 28
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[10\] -fixed false -x 690 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[8\] -fixed false -x 1248 -y 126
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJn/b3_P_F_6_1_0 -fixed false -x 69 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[303\] -fixed false -x 170 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqm/b3_P_F_6_1_0 -fixed false -x 197 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr\[0\] -fixed false -x 299 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[111\] -fixed false -x 214 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_1 -fixed false -x 381 -y 6
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[4\] -fixed false -x 606 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1227 -y 184
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer_Z\[6\] -fixed false -x 669 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 792 -y 57
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b3_nfs\[3\] -fixed false -x 364 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_1_0_RNIAMIH2 -fixed false -x 170 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 764 -y 145
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer_Z\[6\] -fixed false -x 663 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 861 -y 63
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[33\] -fixed false -x 761 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[2\] -fixed false -x 33 -y 28
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 813 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 955 -y 43
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[14\] -fixed false -x 741 -y 27
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_1\[11\] -fixed false -x 660 -y 75
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[9\] -fixed false -x 740 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 -fixed false -x 770 -y 141
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[9\] -fixed false -x 667 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[145\] -fixed false -x 76 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 1623 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqm/b6_BATJwN_4 -fixed false -x 195 -y 27
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[28\] -fixed false -x 836 -y 7
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_0\[12\] -fixed false -x 375 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[119\] -fixed false -x 218 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_1 -fixed false -x 144 -y 36
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 864 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[11\] -fixed false -x 361 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 941 -y 43
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 629 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 623 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 642 -y 34
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2\[3\] -fixed false -x 787 -y 51
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[4\] -fixed false -x 2217 -y 234
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 722 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[8\] -fixed false -x 417 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[134\] -fixed false -x 294 -y 34
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[8\] -fixed false -x 913 -y 262
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 776 -y 69
set_location -inst_name Controler_0/Reset_Controler_0/un14_write_signal_0_a2 -fixed false -x 631 -y 60
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[28\] -fixed false -x 844 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 685 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 875 -y 34
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim -fixed false -x 1159 -y 162
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[36\] -fixed false -x 69 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[14\] -fixed false -x 338 -y 31
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[1\] -fixed false -x 1197 -y 175
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_\[5\] -fixed false -x 734 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[10\] -fixed false -x 923 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 770 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[208\] -fixed false -x 75 -y 19
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[16\] -fixed false -x 826 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[0\] -fixed false -x 702 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b8_uKr_IFLY/b11_nYByBFtg_XH_0_a2_2 -fixed false -x 316 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 875 -y 25
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO -fixed false -x 677 -y 57
set_location -inst_name Controler_0/ADI_SPI_1/divider_enable_RNI1EQS -fixed false -x 701 -y 48
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY1\[0\] -fixed false -x 1181 -y 201
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 957 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 656 -y 28
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[11\] -fixed false -x 689 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[92\] -fixed false -x 63 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 1298 -y 118
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[37\] -fixed false -x 1171 -y 255
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[26\] -fixed false -x 917 -y 60
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[23\] -fixed false -x 831 -y 60
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.genblk1\[1\].b13_oRB_MqCD2_t_x\[1\] -fixed false -x 385 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[4\] -fixed false -x 412 -y 16
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[22\] -fixed false -x 1242 -y 201
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[23\] -fixed false -x 959 -y 61
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 793 -y 79
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_RNO\[3\] -fixed false -x 640 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[81\] -fixed false -x 280 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[38\] -fixed false -x 177 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 965 -y 115
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[20\] -fixed false -x 934 -y 61
set_location -inst_name Controler_0/ADI_SPI_1/op_eq.divider_enable38 -fixed false -x 695 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk2.b8_nczQ_DYg_RNIRMH7\[7\] -fixed false -x 214 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbn/b3_P_F_6_1_RNICCLB2 -fixed false -x 20 -y 36
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[21\] -fixed false -x 952 -y 55
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[11\] -fixed false -x 753 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[36\] -fixed false -x 699 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbn/b3_P_F_6_1_0 -fixed false -x 12 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1256 -y 130
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[4\] -fixed false -x 259 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbS/b3_P_F_6_1_0 -fixed false -x 63 -y 36
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_i_m2\[23\] -fixed false -x 720 -y 48
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[24\] -fixed false -x 845 -y 61
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[9\] -fixed false -x 258 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr\[0\] -fixed false -x 344 -y 25
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[14\] -fixed false -x 929 -y 54
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 843 -y 96
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg -fixed false -x 773 -y 49
set_location -inst_name Controler_0/ADI_SPI_0/state_reg\[2\] -fixed false -x 642 -y 49
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[58\] -fixed false -x 1111 -y 165
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2\[26\] -fixed false -x 936 -y 45
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 855 -y 64
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[14\] -fixed false -x 725 -y 58
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[1\] -fixed false -x 649 -y 64
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 547 -y 16
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[6\] -fixed false -x 1503 -y 306
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[1\] -fixed false -x 821 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 850 -y 142
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0\[13\] -fixed false -x 622 -y 21
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[12\] -fixed false -x 871 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[46\] -fixed false -x 133 -y 22
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_0_1 -fixed false -x 312 -y 21
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[38\] -fixed false -x 837 -y 64
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[4\] -fixed false -x 666 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 1238 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[17\] -fixed false -x 835 -y 75
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[29\] -fixed false -x 811 -y 58
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[1\] -fixed false -x 369 -y 28
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/REN_d1 -fixed false -x 977 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[93\] -fixed false -x 157 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 917 -y 43
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQ83R1\[0\] -fixed false -x 1029 -y 90
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[13\] -fixed false -x 679 -y 18
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[0\] -fixed false -x 381 -y 7
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_comm\[1\] -fixed false -x 772 -y 37
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[16\] -fixed false -x 653 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[4\] -fixed false -x 748 -y 31
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[39\] -fixed false -x 1158 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 1627 -y 124
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[65\] -fixed false -x 242 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_1_0 -fixed false -x 39 -y 27
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_1 -fixed false -x 701 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQm0/b3_P_F_6_1 -fixed false -x 229 -y 27
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b10_nYhI3_umjB_1 -fixed false -x 370 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[1\] -fixed false -x 17 -y 19
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[11\] -fixed false -x 645 -y 61
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[16\] -fixed false -x 661 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 843 -y 61
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[11\] -fixed false -x 1163 -y 154
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 937 -y 58
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[14\] -fixed false -x 727 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b6_BATJwN_4 -fixed false -x 253 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[47\] -fixed false -x 140 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[26\] -fixed false -x 763 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[163\] -fixed false -x 74 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[0\] -fixed false -x 226 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[16\] -fixed false -x 372 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/dst_req_d -fixed false -x 278 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[27\] -fixed false -x 836 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[71\] -fixed false -x 34 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 883 -y 75
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 668 -y 28
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI91031 -fixed false -x 837 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSl/b3_P_F_6_1_0 -fixed false -x 230 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_2_1_1_1 -fixed false -x 150 -y 36
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[25\] -fixed false -x 947 -y 55
set_location -inst_name Communication_Switch_0/read_data_frame_1_RNO\[1\] -fixed false -x 748 -y 69
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 768 -y 73
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 -fixed false -x 711 -y 42
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_2_1_1_1 -fixed false -x 424 -y 15
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[7\] -fixed false -x 814 -y 76
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[25\] -fixed false -x 681 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 743 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[50\] -fixed false -x 183 -y 22
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[7\] -fixed false -x 797 -y 184
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[2\] -fixed false -x 243 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 707 -y 171
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2 -fixed false -x 706 -y 87
set_location -inst_name Controler_0/ADI_SPI_0/write_read_buffer -fixed false -x 647 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[52\] -fixed false -x 202 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAn/b3_P_F_6_1_0_RNIRT113 -fixed false -x 67 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[173\] -fixed false -x 238 -y 16
set_location -inst_name Controler_0/Command_Decoder_0/counter\[1\] -fixed false -x 718 -y 43
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6_1_0\[6\] -fixed false -x 607 -y 72
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[39\] -fixed false -x 636 -y 21
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[21\] -fixed false -x 757 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[14\] -fixed false -x 648 -y 15
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 685 -y 106
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[13\] -fixed false -x 868 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[34\] -fixed false -x 726 -y 25
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.9.un127_inputs -fixed false -x 649 -y 75
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[1\] -fixed false -x 775 -y 28
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[23\] -fixed false -x 599 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRn/b3_P_F_6_2_1_1 -fixed false -x 60 -y 18
set_location -inst_name UART_Protocol_0/mko_0/counter\[5\] -fixed false -x 477 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1153 -y 174
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[50\] -fixed false -x 1899 -y 288
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r\[0\] -fixed false -x 713 -y 100
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[25\] -fixed false -x 812 -y 43
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary\[3\] -fixed false -x 632 -y 19
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[20\] -fixed false -x 830 -y 7
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[18\] -fixed false -x 766 -y 85
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[11\] -fixed false -x 666 -y 27
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i -fixed false -x 788 -y 48
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 948 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[331\] -fixed false -x 236 -y 37
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[22\] -fixed false -x 1398 -y 174
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[6\] -fixed false -x 771 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSd/b6_BATJwN_4 -fixed false -x 98 -y 15
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[24\] -fixed false -x 765 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[30\] -fixed false -x 931 -y 55
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 858 -y 76
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[6\] -fixed false -x 727 -y 25
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[17\] -fixed false -x 785 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[448\] -fixed false -x 81 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[6\] -fixed false -x 762 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[23\] -fixed false -x 113 -y 9
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 902 -y 82
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[15\] -fixed false -x 1029 -y 184
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[215\] -fixed false -x 66 -y 19
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles\[1\] -fixed false -x 743 -y 61
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[1\] -fixed false -x 823 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[146\] -fixed false -x 73 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 954 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_0\[7\] -fixed false -x 273 -y 27
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[15\] -fixed false -x 873 -y 7
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[23\] -fixed false -x 743 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un1_b8_jAA_KlCO_0_sqmuxa_1 -fixed false -x 257 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[213\] -fixed false -x 68 -y 19
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY -fixed false -x 783 -y 49
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[6\] -fixed false -x 677 -y 52
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0\[9\] -fixed false -x 352 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJd/b3_P_F_6_2_1_1_1 -fixed false -x 54 -y 6
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[6\] -fixed false -x 802 -y 42
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2\[5\] -fixed false -x 708 -y 54
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[9\] -fixed false -x 948 -y 172
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[6\] -fixed false -x 702 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[169\] -fixed false -x 146 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[5\] -fixed false -x 749 -y 82
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[8\] -fixed false -x 1158 -y 171
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[21\] -fixed false -x 1024 -y 96
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 946 -y 16
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 -fixed false -x 768 -y 51
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 -fixed false -x 676 -y 57
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[31\] -fixed false -x 106 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[489\] -fixed false -x 167 -y 34
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[1\] -fixed false -x 775 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_y/o_8 -fixed false -x 169 -y 30
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/un1_re_set6_i_o2 -fixed false -x 706 -y 99
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[187\] -fixed false -x 84 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 831 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJq/b6_BATJwN_4 -fixed false -x 43 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[20\] -fixed false -x 833 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 867 -y 34
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[11\] -fixed false -x 638 -y 79
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data_RNI6ITD2\[0\] -fixed false -x 603 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[25\] -fixed false -x 108 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 949 -y 70
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg\[1\] -fixed false -x 789 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[76\] -fixed false -x 113 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[497\] -fixed false -x 150 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[53\] -fixed false -x 275 -y 46
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[6\] -fixed false -x 1255 -y 193
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 761 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 815 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[13\] -fixed false -x 303 -y 16
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[29\] -fixed false -x 108 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 849 -y 142
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[0\] -fixed false -x 705 -y 79
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2_0\[3\] -fixed false -x 785 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[133\] -fixed false -x 45 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[460\] -fixed false -x 91 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1335 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 -fixed false -x 902 -y 81
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[9\] -fixed false -x 670 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[15\] -fixed false -x 218 -y 43
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[15\] -fixed false -x 747 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRp/b3_P_F_6_1 -fixed false -x 75 -y 21
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[30\] -fixed false -x 329 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a3_1 -fixed false -x 114 -y 30
set_location -inst_name Controler_0/Command_Decoder_0/counter\[2\] -fixed false -x 719 -y 43
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 695 -y 103
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_163 -fixed false -x 147 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 658 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[7\] -fixed false -x 829 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[31\] -fixed false -x 857 -y 61
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF11 -fixed false -x 360 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[51\] -fixed false -x 174 -y 18
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[4\] -fixed false -x 793 -y 60
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[26\] -fixed false -x 340 -y 16
set_location -inst_name Controler_0/gpio_controler_0/state_reg_ns_a2_0_1\[0\] -fixed false -x 690 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[15\] -fixed false -x 101 -y 22
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 997 -y 91
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[151\] -fixed false -x 172 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRn/b6_BATJwN_4 -fixed false -x 63 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_6 -fixed false -x 921 -y 48
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[20\] -fixed false -x 808 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbQ0/b3_P_F_6_2_1_1_1 -fixed false -x 38 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[112\] -fixed false -x 209 -y 33
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[7\] -fixed false -x 640 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1232 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[5\] -fixed false -x 845 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[184\] -fixed false -x 220 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 883 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[51\] -fixed false -x 195 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[68\] -fixed false -x 71 -y 19
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[0\] -fixed false -x 675 -y 54
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[5\] -fixed false -x 654 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_x/o -fixed false -x 198 -y 36
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[3\] -fixed false -x 845 -y 10
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 1009 -y 91
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAV/b6_BATJwN_4 -fixed false -x 27 -y 9
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[7\] -fixed false -x 614 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1160 -y 144
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[3\] -fixed false -x 50 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_1_0_RNI54182 -fixed false -x 100 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 944 -y 51
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 842 -y 55
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[28\] -fixed false -x 704 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[10\] -fixed false -x 835 -y 73
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_1\[8\] -fixed false -x 668 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[39\] -fixed false -x 228 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[30\] -fixed false -x 863 -y 67
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 796 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[22\] -fixed false -x 706 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2\[7\] -fixed false -x 812 -y 91
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[12\] -fixed false -x 846 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[32\] -fixed false -x 871 -y 67
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[14\] -fixed false -x 270 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_1_RNIGDGK2 -fixed false -x 171 -y 36
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[1\] -fixed false -x 857 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_6 -fixed false -x 219 -y 42
set_location -inst_name UART_Protocol_0/mko_0/counter\[23\] -fixed false -x 495 -y 151
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 943 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1\[6\] -fixed false -x 1047 -y 106
set_location -inst_name UART_Protocol_1/mko_0/counter\[8\] -fixed false -x 728 -y 73
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[2\] -fixed false -x 769 -y 19
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 85 -y 70
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_9 -fixed false -x 765 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 640 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_1_0_RNI3IUD2 -fixed false -x 13 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[9\] -fixed false -x 859 -y 21
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[5\] -fixed false -x 830 -y 64
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2 -fixed false -x 618 -y 18
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[3\] -fixed false -x 750 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[3\] -fixed false -x 376 -y 7
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 840 -y 61
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[5\] -fixed false -x 683 -y 85
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[4\] -fixed false -x 2267 -y 228
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[11\] -fixed false -x 822 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[13\] -fixed false -x 281 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1237 -y 171
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_1_0 -fixed false -x 78 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 950 -y 58
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 962 -y 64
set_location -inst_name Controler_0/Reset_Controler_0/state_reg_ns_a2_0_1\[0\] -fixed false -x 687 -y 54
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_RNO\[0\] -fixed false -x 852 -y 45
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 849 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQ50/b3_P_F_6_1_0_RNII1B73 -fixed false -x 144 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2\[2\] -fixed false -x 860 -y 33
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[14\] -fixed false -x 691 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[126\] -fixed false -x 194 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[4\] -fixed false -x 56 -y 16
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[0\] -fixed false -x 607 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 917 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1158 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[76\] -fixed false -x 131 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[30\] -fixed false -x 853 -y 66
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[5\] -fixed false -x 1939 -y 180
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 950 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_1_0_RNITIO42 -fixed false -x 59 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_1 -fixed false -x 65 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 1160 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[24\] -fixed false -x 941 -y 55
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 648 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[0\] -fixed false -x 703 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 932 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 1162 -y 118
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr\[3\] -fixed false -x 342 -y 28
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[3\] -fixed false -x 668 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[12\] -fixed false -x 735 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0\[10\] -fixed false -x 1079 -y 124
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[15\] -fixed false -x 874 -y 7
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[10\] -fixed false -x 982 -y 184
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[17\] -fixed false -x 662 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs\[2\] -fixed false -x 404 -y 28
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[66\] -fixed false -x 262 -y 34
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[3\] -fixed false -x 652 -y 88
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[15\] -fixed false -x 701 -y 52
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[1\] -fixed false -x 1009 -y 181
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[15\] -fixed false -x 1290 -y 199
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 769 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 936 -y 58
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg\[0\] -fixed false -x 617 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1157 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 833 -y 19
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 956 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 1221 -y 117
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[10\] -fixed false -x 726 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[7\] -fixed false -x 882 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 785 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 820 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[170\] -fixed false -x 75 -y 42
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[14\] -fixed false -x 684 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[7\] -fixed false -x 366 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 868 -y 55
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 685 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[1\] -fixed false -x 746 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[10\] -fixed false -x 377 -y 21
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[4\] -fixed false -x 653 -y 88
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_0\[10\] -fixed false -x 646 -y 78
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[21\] -fixed false -x 535 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[89\] -fixed false -x 164 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 657 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1\[4\] -fixed false -x 557 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 1161 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 -fixed false -x 881 -y 54
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[5\] -fixed false -x 889 -y 61
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2\[4\] -fixed false -x 908 -y 81
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[4\] -fixed false -x 358 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[13\] -fixed false -x 921 -y 58
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[4\] -fixed false -x 647 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[13\] -fixed false -x 15 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1286 -y 154
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[15\] -fixed false -x 835 -y 45
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[16\] -fixed false -x 2202 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0\[4\] -fixed false -x 319 -y 27
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[4\] -fixed false -x 611 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_0_0 -fixed false -x 331 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[8\] -fixed false -x 507 -y 97
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[7\] -fixed false -x 625 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[5\] -fixed false -x 731 -y 145
set_location -inst_name Controler_0/gpio_controler_0/un11_read_signal_4_0_a2 -fixed false -x 630 -y 69
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 -fixed false -x 749 -y 72
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[6\] -fixed false -x 348 -y 34
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_dummy\[0\] -fixed false -x 771 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 703 -y 127
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[27\] -fixed false -x 305 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[110\] -fixed false -x 238 -y 37
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[16\] -fixed false -x 738 -y 10
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[24\] -fixed false -x 1939 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 680 -y 171
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr\[3\] -fixed false -x 363 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[0\] -fixed false -x 930 -y 52
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO -fixed false -x 67 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 1285 -y 142
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[2\] -fixed false -x 664 -y 54
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[5\] -fixed false -x 760 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[434\] -fixed false -x 52 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1248 -y 130
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[28\] -fixed false -x 733 -y 24
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[5\] -fixed false -x 1236 -y 156
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJR/b3_P_F_6_2_1_1 -fixed false -x 25 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 715 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_159 -fixed false -x 129 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[20\] -fixed false -x 924 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[65\] -fixed false -x 79 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 690 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 883 -y 144
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[1\] -fixed false -x 710 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[13\] -fixed false -x 65 -y 25
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 968 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSe/b6_BATJwN_4 -fixed false -x 212 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[44\] -fixed false -x 330 -y 9
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[28\] -fixed false -x 938 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 842 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[19\] -fixed false -x 352 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[20\] -fixed false -x 345 -y 9
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[17\] -fixed false -x 821 -y 42
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[14\] -fixed false -x 663 -y 88
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[30\] -fixed false -x 822 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_1_RNIJDAS1 -fixed false -x 172 -y 36
set_location -inst_name Controler_0/gpio_controler_0/un23_read_signal_0_a2 -fixed false -x 629 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[193\] -fixed false -x 95 -y 10
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[0\] -fixed false -x 675 -y 55
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 967 -y 78
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[7\] -fixed false -x 607 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUS/b3_P_F_6_2_1_1 -fixed false -x 111 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[92\] -fixed false -x 162 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 870 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1313 -y 157
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[8\] -fixed false -x 636 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[115\] -fixed false -x 216 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[0\] -fixed false -x 755 -y 82
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[7\] -fixed false -x 362 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2\[11\] -fixed false -x 888 -y 36
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 899 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[255\] -fixed false -x 15 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[9\] -fixed false -x 1074 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[4\] -fixed false -x 1130 -y 171
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 690 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[69\] -fixed false -x 60 -y 22
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[16\] -fixed false -x 660 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 884 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 872 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[253\] -fixed false -x 35 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[145\] -fixed false -x 55 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_2_1_1 -fixed false -x 155 -y 36
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 820 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 858 -y 64
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_19_iv\[31\] -fixed false -x 870 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[8\] -fixed false -x 752 -y 76
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[19\] -fixed false -x 811 -y 34
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[12\] -fixed false -x 754 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[16\] -fixed false -x 807 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr\[8\] -fixed false -x 337 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[32\] -fixed false -x 675 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[39\] -fixed false -x 62 -y 16
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[19\] -fixed false -x 756 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO\[8\] -fixed false -x 268 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 1206 -y 150
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 981 -y 84
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[54\] -fixed false -x 2021 -y 306
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[51\] -fixed false -x 268 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[58\] -fixed false -x 135 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRn/b3_P_F_6_1_0 -fixed false -x 69 -y 18
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[5\] -fixed false -x 1014 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[11\] -fixed false -x 1276 -y 172
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[10\] -fixed false -x 658 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[121\] -fixed false -x 305 -y 34
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[19\] -fixed false -x 1537 -y 135
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1239 -y 172
set_location -inst_name Controler_0/Reset_Controler_0/state_reg_ns\[0\] -fixed false -x 693 -y 54
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4\[3\] -fixed false -x 768 -y 45
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[38\] -fixed false -x 395 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1333 -y 118
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_\[4\] -fixed false -x 733 -y 97
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr\[0\] -fixed false -x 403 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAV/b3_P_F_6_1_RNIDTM43 -fixed false -x 35 -y 9
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[15\] -fixed false -x 685 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1535 -y 139
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[64\] -fixed false -x 29 -y 15
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 -fixed false -x 632 -y 21
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[5\] -fixed false -x 795 -y 54
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[6\] -fixed false -x 352 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 906 -y 73
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 840 -y 21
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 1002 -y 91
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[23\] -fixed false -x 1031 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[3\] -fixed false -x 1558 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_1 -fixed false -x 258 -y 36
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[11\] -fixed false -x 807 -y 70
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[10\] -fixed false -x 981 -y 88
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[36\] -fixed false -x 437 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0\[7\] -fixed false -x 307 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 1319 -y 115
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[13\] -fixed false -x 702 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[119\] -fixed false -x 304 -y 34
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[14\] -fixed false -x 657 -y 49
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[12\] -fixed false -x 625 -y 79
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 -fixed false -x 635 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[5\] -fixed false -x 665 -y 25
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg\[1\] -fixed false -x 781 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[11\] -fixed false -x 751 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[8\] -fixed false -x 1004 -y 180
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[49\] -fixed false -x 1934 -y 336
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2\[5\] -fixed false -x 619 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[7\] -fixed false -x 45 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJm/b3_P_F_6_1_0 -fixed false -x 62 -y 6
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 -fixed false -x 837 -y 46
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[16\] -fixed false -x 725 -y 79
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[11\] -fixed false -x 648 -y 43
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition -fixed false -x 746 -y 91
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_1 -fixed false -x 259 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[8\] -fixed false -x 611 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m21_e -fixed false -x 348 -y 21
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[12\] -fixed false -x 754 -y 61
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[23\] -fixed false -x 850 -y 61
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[28\] -fixed false -x 913 -y 61
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[5\] -fixed false -x 982 -y 180
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7_2\[10\] -fixed false -x 692 -y 75
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[10\] -fixed false -x 708 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[103\] -fixed false -x 126 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbA/b3_P_F_6_1_0 -fixed false -x 55 -y 36
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[12\] -fixed false -x 655 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_2\[1\] -fixed false -x 276 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[177\] -fixed false -x 87 -y 42
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[14\] -fixed false -x 361 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_1_0 -fixed false -x 52 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[29\] -fixed false -x 896 -y 57
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[24\] -fixed false -x 733 -y 52
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[6\] -fixed false -x 745 -y 54
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 739 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_1_0\[2\] -fixed false -x 269 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 880 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[0\] -fixed false -x 1270 -y 139
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[14\] -fixed false -x 693 -y 85
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[34\] -fixed false -x 161 -y 28
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_1_o3 -fixed false -x 753 -y 78
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/first_byte_RNO -fixed false -x 737 -y 9
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[2\] -fixed false -x 927 -y 51
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_5 -fixed false -x 347 -y 18
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[9\] -fixed false -x 1284 -y 199
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[125\] -fixed false -x 303 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 1320 -y 115
set_location -inst_name UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 -fixed false -x 469 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 783 -y 142
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[34\] -fixed false -x 438 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[61\] -fixed false -x 30 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[3\] -fixed false -x 280 -y 28
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[26\] -fixed false -x 837 -y 73
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx -fixed false -x 716 -y 73
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 844 -y 25
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs -fixed false -x 628 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_1_0 -fixed false -x 271 -y 33
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[8\] -fixed false -x 959 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 691 -y 127
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[166\] -fixed false -x 206 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[14\] -fixed false -x 695 -y 84
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_2 -fixed false -x 68 -y 69
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[2\] -fixed false -x 752 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1169 -y 145
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[2\] -fixed false -x 631 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[23\] -fixed false -x 831 -y 16
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[10\] -fixed false -x 1018 -y 181
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_2\[0\] -fixed false -x 1146 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO\[12\] -fixed false -x 273 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 1236 -y 139
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 843 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b6_BATJwN_4 -fixed false -x 242 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[35\] -fixed false -x 677 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b6_BATJwN_4 -fixed false -x 89 -y 33
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[8\] -fixed false -x 720 -y 30
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[27\] -fixed false -x 925 -y 73
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[31\] -fixed false -x 853 -y 72
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[27\] -fixed false -x 339 -y 16
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[11\] -fixed false -x 618 -y 55
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0\[4\] -fixed false -x 894 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 1277 -y 136
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[67\] -fixed false -x 141 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[32\] -fixed false -x 327 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 1361 -y 100
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b6_BATJwN_4 -fixed false -x 273 -y 30
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[13\] -fixed false -x 682 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 910 -y 115
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2\[3\] -fixed false -x 705 -y 51
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1\[0\] -fixed false -x 764 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[30\] -fixed false -x 389 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[63\] -fixed false -x 114 -y 16
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 983 -y 85
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[18\] -fixed false -x 810 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[33\] -fixed false -x 126 -y 9
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[17\] -fixed false -x 423 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b6_BATJwN_4 -fixed false -x 178 -y 39
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[16\] -fixed false -x 353 -y 9
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 919 -y 81
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[31\] -fixed false -x 759 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[131\] -fixed false -x 42 -y 22
set_location -inst_name Controler_0/Command_Decoder_0/counter\[17\] -fixed false -x 734 -y 43
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_2dflt -fixed false -x 767 -y 51
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 756 -y 78
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[11\] -fixed false -x 791 -y 58
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 55 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 654 -y 22
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 983 -y 82
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 628 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[178\] -fixed false -x 279 -y 46
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b16_voSc3_gmasbb_fgm_i_a2 -fixed false -x 364 -y 27
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[9\] -fixed false -x 436 -y 201
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRV/b3_P_F_6_2_1_1 -fixed false -x 78 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_1_0 -fixed false -x 56 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 876 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[8\] -fixed false -x 867 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 1286 -y 136
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[0\] -fixed false -x 1149 -y 172
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[14\] -fixed false -x 876 -y 10
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[15\] -fixed false -x 371 -y 22
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[3\] -fixed false -x 712 -y 64
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2 -fixed false -x 877 -y 69
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[12\] -fixed false -x 757 -y 84
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 -fixed false -x 682 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 1331 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_1_0 -fixed false -x 229 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 -fixed false -x 650 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 878 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRq/b3_P_F_6_1_RNI2GOH2 -fixed false -x 92 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQ50/b3_P_F_6_1 -fixed false -x 147 -y 18
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[12\] -fixed false -x 726 -y 84
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 796 -y 64
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[6\] -fixed false -x 934 -y 54
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 1242 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[6\] -fixed false -x 676 -y 85
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 955 -y 82
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_5 -fixed false -x 913 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[138\] -fixed false -x 40 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[21\] -fixed false -x 698 -y 25
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[2\] -fixed false -x 670 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQp0/b6_BATJwN_4 -fixed false -x 165 -y 21
set_location -inst_name Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2 -fixed false -x 642 -y 45
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1141 -y 117
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[122\] -fixed false -x 203 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[488\] -fixed false -x 181 -y 28
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 -fixed false -x 789 -y 54
set_location -inst_name Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160 -fixed false -x 512 -y 2
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 847 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_2_1_1_1 -fixed false -x 440 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 835 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[112\] -fixed false -x 118 -y 42
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 86 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[12\] -fixed false -x 858 -y 60
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[31\] -fixed false -x 857 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[116\] -fixed false -x 122 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[139\] -fixed false -x 133 -y 31
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[2\] -fixed false -x 941 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_1_0_RNICLST1 -fixed false -x 78 -y 36
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[25\] -fixed false -x 780 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_4/o_8 -fixed false -x 205 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto3 -fixed false -x 776 -y 75
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 943 -y 51
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO -fixed false -x 65 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 763 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_1_RNIGFCI2 -fixed false -x 156 -y 33
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[7\] -fixed false -x 913 -y 81
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[31\] -fixed false -x 632 -y 46
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[13\] -fixed false -x 702 -y 52
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b9_PSyil9s_2 -fixed false -x 391 -y 22
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_0_sqmuxa_1_0_a3_0_a4 -fixed false -x 726 -y 9
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[5\] -fixed false -x 624 -y 52
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[7\] -fixed false -x 1023 -y 115
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[447\] -fixed false -x 83 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 -fixed false -x 830 -y 21
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[2\] -fixed false -x 820 -y 73
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[20\] -fixed false -x 686 -y 15
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[9\] -fixed false -x 322 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRd/b3_P_F_6_1 -fixed false -x 66 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 951 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 879 -y 58
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 -fixed false -x 754 -y 72
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[27\] -fixed false -x 840 -y 66
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[6\] -fixed false -x 957 -y 58
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[13\] -fixed false -x 1288 -y 199
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_3 -fixed false -x 410 -y 9
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 -fixed false -x 791 -y 54
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[9\] -fixed false -x 1189 -y 211
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[33\] -fixed false -x 696 -y 21
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[8\] -fixed false -x 643 -y 79
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[0\] -fixed false -x 877 -y 10
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[28\] -fixed false -x 841 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 590 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[5\] -fixed false -x 895 -y 70
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2\[3\] -fixed false -x 608 -y 75
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8\[11\] -fixed false -x 671 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 1359 -y 100
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[11\] -fixed false -x 242 -y 18
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[22\] -fixed false -x 825 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 831 -y 52
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2\[4\] -fixed false -x 984 -y 106
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[0\] -fixed false -x 816 -y 60
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[8\] -fixed false -x 636 -y 24
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[15\] -fixed false -x 844 -y 73
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNIQD401 -fixed false -x 803 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 792 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[177\] -fixed false -x 135 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 957 -y 52
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 840 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 1252 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 959 -y 52
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[16\] -fixed false -x 764 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[2\] -fixed false -x 265 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[100\] -fixed false -x 128 -y 36
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[3\] -fixed false -x 642 -y 52
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 1199 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1244 -y 174
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[0\] -fixed false -x 627 -y 58
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI8BE01\[17\] -fixed false -x 935 -y 51
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[6\] -fixed false -x 707 -y 64
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[12\] -fixed false -x 973 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1158 -y 175
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[6\] -fixed false -x 695 -y 49
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 854 -y 76
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 -fixed false -x 675 -y 57
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a3_0_a4\[7\] -fixed false -x 736 -y 9
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty -fixed false -x 931 -y 46
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[26\] -fixed false -x 723 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 1295 -y 135
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2\[4\] -fixed false -x 871 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[187\] -fixed false -x 191 -y 16
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 980 -y 84
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[30\] -fixed false -x 732 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[27\] -fixed false -x 703 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIR7J83\[9\] -fixed false -x 260 -y 21
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[6\] -fixed false -x 594 -y 73
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[12\] -fixed false -x 302 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_Z\[10\] -fixed false -x 393 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[4\] -fixed false -x 797 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[323\] -fixed false -x 236 -y 34
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[2\] -fixed false -x 782 -y 22
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1 -fixed false -x 712 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 1328 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 913 -y 73
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[0\] -fixed false -x 780 -y 61
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty -fixed false -x 846 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[85\] -fixed false -x 17 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[143\] -fixed false -x 72 -y 10
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[5\] -fixed false -x 724 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 951 -y 46
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[2\] -fixed false -x 635 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o_8 -fixed false -x 173 -y 27
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[6\] -fixed false -x 1804 -y 235
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[1\] -fixed false -x 703 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1\[0\] -fixed false -x 1051 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[28\] -fixed false -x 734 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 855 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRd/b3_P_F_6_2_1_1 -fixed false -x 68 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[92\] -fixed false -x 34 -y 43
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[5\] -fixed false -x 711 -y 64
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[17\] -fixed false -x 328 -y 7
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[21\] -fixed false -x 338 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[166\] -fixed false -x 124 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[27\] -fixed false -x 708 -y 24
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY1\[0\] -fixed false -x 1293 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 850 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[118\] -fixed false -x 123 -y 42
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set_RNO -fixed false -x 925 -y 45
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[22\] -fixed false -x 824 -y 75
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[34\] -fixed false -x 930 -y 58
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/N_40_i -fixed false -x 1279 -y 192
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[30\] -fixed false -x 685 -y 21
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[15\] -fixed false -x 921 -y 54
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[2\] -fixed false -x 617 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[31\] -fixed false -x 166 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[40\] -fixed false -x 390 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[0\] -fixed false -x 839 -y 79
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[31\] -fixed false -x 933 -y 54
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[12\] -fixed false -x 418 -y 22
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4\[3\] -fixed false -x 996 -y 183
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[18\] -fixed false -x 1299 -y 192
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[19\] -fixed false -x 909 -y 63
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_CDb_2 -fixed false -x 754 -y 45
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[17\] -fixed false -x 813 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[228\] -fixed false -x 146 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[127\] -fixed false -x 39 -y 43
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[2\] -fixed false -x 606 -y 70
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/b6_nZ5I_F_1_RNI1CAO -fixed false -x 388 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 714 -y 22
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[3\] -fixed false -x 745 -y 46
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[34\] -fixed false -x 717 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[45\] -fixed false -x 183 -y 33
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[6\] -fixed false -x 831 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[64\] -fixed false -x 68 -y 21
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 -fixed false -x 781 -y 24
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[8\] -fixed false -x 318 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[146\] -fixed false -x 292 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 1362 -y 99
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[84\] -fixed false -x 40 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[14\] -fixed false -x 141 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[32\] -fixed false -x 915 -y 63
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[6\] -fixed false -x 725 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[41\] -fixed false -x 174 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_165 -fixed false -x 111 -y 30
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[16\] -fixed false -x 932 -y 175
set_location -inst_name Controler_0/Reset_Controler_0/un9_write_signal_1 -fixed false -x 636 -y 63
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o3_1\[3\] -fixed false -x 774 -y 96
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[36\] -fixed false -x 838 -y 64
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[7\] -fixed false -x 646 -y 52
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[7\] -fixed false -x 1163 -y 171
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_h/o_11 -fixed false -x 72 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[24\] -fixed false -x 121 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr\[4\] -fixed false -x 402 -y 28
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[1\] -fixed false -x 1120 -y 168
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[8\] -fixed false -x 945 -y 16
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[135\] -fixed false -x 168 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[13\] -fixed false -x 266 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 784 -y 142
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[61\] -fixed false -x 240 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 703 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[2\] -fixed false -x 709 -y 24
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg\[4\] -fixed false -x 788 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 858 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[151\] -fixed false -x 92 -y 27
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[6\] -fixed false -x 257 -y 15
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[23\] -fixed false -x 926 -y 48
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[2\] -fixed false -x 750 -y 54
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[1\] -fixed false -x 656 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIGL4I6\[1\] -fixed false -x 208 -y 36
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[0\] -fixed false -x 718 -y 64
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_30_iv\[31\] -fixed false -x 865 -y 6
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[20\] -fixed false -x 388 -y 4
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[27\] -fixed false -x 1257 -y 90
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_2_1_1_1 -fixed false -x 67 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[114\] -fixed false -x 307 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 847 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/src_ack -fixed false -x 360 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[102\] -fixed false -x 90 -y 43
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[22\] -fixed false -x 1021 -y 115
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 869 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1217 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[5\] -fixed false -x 905 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 863 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[13\] -fixed false -x 718 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_0_a2_0_0 -fixed false -x 339 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 835 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ_RNO\[0\] -fixed false -x 236 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[181\] -fixed false -x 259 -y 46
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[12\] -fixed false -x 354 -y 25
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[12\] -fixed false -x 736 -y 88
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[4\] -fixed false -x 932 -y 70
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 856 -y 28
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 -fixed false -x 992 -y 81
set_location -inst_name UART_Protocol_0/mko_0/counter_5_axb_4 -fixed false -x 498 -y 150
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b5_uU_cL16 -fixed false -x 367 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[10\] -fixed false -x 367 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[1\] -fixed false -x 650 -y 88
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[6\] -fixed false -x 749 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[430\] -fixed false -x 67 -y 28
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary\[1\] -fixed false -x 616 -y 19
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[105\] -fixed false -x 43 -y 34
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 -fixed false -x 783 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[35\] -fixed false -x 167 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[16\] -fixed false -x 652 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[5\] -fixed false -x 864 -y 34
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 61 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_2_1_1 -fixed false -x 167 -y 33
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[10\] -fixed false -x 654 -y 78
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[34\] -fixed false -x 746 -y 243
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 886 -y 34
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9\[0\] -fixed false -x 666 -y 33
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[37\] -fixed false -x 872 -y 67
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[12\] -fixed false -x 627 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[173\] -fixed false -x 86 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 1630 -y 124
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[3\] -fixed false -x 590 -y 76
set_location -inst_name Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_RNO -fixed false -x 952 -y 174
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[22\] -fixed false -x 682 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[161\] -fixed false -x 148 -y 27
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[1\] -fixed false -x 628 -y 22
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[3\] -fixed false -x 1131 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 835 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[22\] -fixed false -x 824 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_1 -fixed false -x 428 -y 18
set_location -inst_name Controler_0/Communication_CMD_MUX_0/Communication_REQ -fixed false -x 760 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr\[0\] -fixed false -x 312 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[10\] -fixed false -x 716 -y 28
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[3\] -fixed false -x 669 -y 37
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse -fixed false -x 764 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[162\] -fixed false -x 210 -y 19
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[8\] -fixed false -x 657 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[167\] -fixed false -x 120 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[143\] -fixed false -x 188 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[180\] -fixed false -x 204 -y 21
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[6\] -fixed false -x 756 -y 43
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_3 -fixed false -x 409 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 925 -y 58
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr\[4\] -fixed false -x 341 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 682 -y 25
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[119\] -fixed false -x 92 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqp/b3_P_F_6_1_0 -fixed false -x 212 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_1 -fixed false -x 48 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[39\] -fixed false -x 884 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqd/b3_P_F_6_1_0 -fixed false -x 195 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[43\] -fixed false -x 398 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1\[11\] -fixed false -x 1041 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[173\] -fixed false -x 138 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_2_1_1_1 -fixed false -x 259 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 861 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[8\] -fixed false -x 247 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[6\] -fixed false -x 859 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[135\] -fixed false -x 72 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 776 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1350 -y 117
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[10\] -fixed false -x 1208 -y 201
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[27\] -fixed false -x 676 -y 82
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT\[6\] -fixed false -x 352 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[15\] -fixed false -x 954 -y 49
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX1\[0\] -fixed false -x 1228 -y 195
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 778 -y 79
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 768 -y 75
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[5\] -fixed false -x 773 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[0\] -fixed false -x 719 -y 22
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[0\] -fixed false -x 1283 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 829 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[185\] -fixed false -x 261 -y 46
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[2\] -fixed false -x 591 -y 10
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r4_0_a2 -fixed false -x 953 -y 78
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7 -fixed false -x 596 -y 58
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UDRSH -fixed false -x 341 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[8\] -fixed false -x 920 -y 81
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[9\] -fixed false -x 947 -y 175
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 981 -y 85
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[15\] -fixed false -x 723 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[219\] -fixed false -x 123 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 852 -y 64
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 685 -y 100
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1 -fixed false -x 774 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[74\] -fixed false -x 115 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[13\] -fixed false -x 878 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_1 -fixed false -x 180 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 785 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 1293 -y 118
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[5\] -fixed false -x 655 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2\[24\] -fixed false -x 943 -y 45
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[3\] -fixed false -x 644 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIS/b3_P_F_6_1_0 -fixed false -x 191 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr\[0\] -fixed false -x 374 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[23\] -fixed false -x 843 -y 70
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNIVMV21 -fixed false -x 831 -y 63
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 -fixed false -x 840 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[62\] -fixed false -x 93 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[178\] -fixed false -x 230 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 692 -y 172
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[127\] -fixed false -x 227 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[23\] -fixed false -x 304 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT\[1\] -fixed false -x 314 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85\[0\] -fixed false -x 536 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJn/b3_P_F_6_1_RNIU37G2 -fixed false -x 64 -y 6
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 964 -y 115
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[6\] -fixed false -x 336 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[3\] -fixed false -x 397 -y 31
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[23\] -fixed false -x 1189 -y 132
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1\[30\] -fixed false -x 825 -y 75
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[8\] -fixed false -x 659 -y 79
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[22\] -fixed false -x 948 -y 54
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1 -fixed false -x 704 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[8\] -fixed false -x 606 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 714 -y 100
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs\[3\] -fixed false -x 295 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 758 -y 73
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[5\] -fixed false -x 321 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[8\] -fixed false -x 1072 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 764 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_155 -fixed false -x 125 -y 21
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 802 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[71\] -fixed false -x 54 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 814 -y 61
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[2\] -fixed false -x 711 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[363\] -fixed false -x 260 -y 31
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[38\] -fixed false -x 764 -y 27
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2\[9\] -fixed false -x 648 -y 75
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 810 -y 30
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[9\] -fixed false -x 746 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[179\] -fixed false -x 85 -y 43
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_rep\[11\] -fixed false -x 794 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 1240 -y 136
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[8\] -fixed false -x 609 -y 31
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[12\] -fixed false -x 928 -y 175
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[9\] -fixed false -x 655 -y 75
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[7\] -fixed false -x 960 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRm/b3_P_F_6_1_0 -fixed false -x 127 -y 15
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty -fixed false -x 701 -y 100
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 947 -y 52
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 1339 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[14\] -fixed false -x 742 -y 28
set_location -inst_name Controler_0/ADI_SPI_0/state_reg\[4\] -fixed false -x 596 -y 49
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[6\] -fixed false -x 625 -y 52
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_24_iv\[31\] -fixed false -x 883 -y 6
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[11\] -fixed false -x 749 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[25\] -fixed false -x 839 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[6\] -fixed false -x 260 -y 19
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[15\] -fixed false -x 647 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[15\] -fixed false -x 29 -y 7
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF_0_0_RNIRD162 -fixed false -x 365 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 848 -y 21
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[4\] -fixed false -x 1814 -y 175
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[1\] -fixed false -x 772 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[34\] -fixed false -x 176 -y 25
set_location -inst_name I_1 -fixed false -x 1155 -y 162
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[11\] -fixed false -x 891 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[212\] -fixed false -x 67 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_1 -fixed false -x 73 -y 36
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[11\] -fixed false -x 896 -y 64
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO_0\[10\] -fixed false -x 779 -y 33
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[9\] -fixed false -x 734 -y 24
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 978 -y 82
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 859 -y 64
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[2\] -fixed false -x 369 -y 19
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[3\] -fixed false -x 1792 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[18\] -fixed false -x 709 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIRPCQ -fixed false -x 918 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 787 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[122\] -fixed false -x 131 -y 42
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[5\] -fixed false -x 653 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[126\] -fixed false -x 41 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[276\] -fixed false -x 68 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 1348 -y 117
set_location -inst_name Controler_0/gpio_controler_0/Counter_RF_Input -fixed false -x 612 -y 73
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[2\] -fixed false -x 651 -y 34
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[43\] -fixed false -x 386 -y 19
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[11\] -fixed false -x 732 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[53\] -fixed false -x 125 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[268\] -fixed false -x 41 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b6_BATJwN_4 -fixed false -x 270 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9_2_0 -fixed false -x 779 -y 78
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[11\] -fixed false -x 376 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[3\] -fixed false -x 400 -y 22
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[6\] -fixed false -x 1280 -y 310
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[2\] -fixed false -x 787 -y 48
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer\[0\] -fixed false -x 693 -y 58
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[185\] -fixed false -x 43 -y 7
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 761 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a2\[13\] -fixed false -x 268 -y 21
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[20\] -fixed false -x 840 -y 69
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[26\] -fixed false -x 837 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_1_0 -fixed false -x 251 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 639 -y 31
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[13\] -fixed false -x 985 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[38\] -fixed false -x 919 -y 63
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[22\] -fixed false -x 1021 -y 114
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[133\] -fixed false -x 293 -y 34
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE\[1\] -fixed false -x 404 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0\[3\] -fixed false -x 781 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 615 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[2\] -fixed false -x 796 -y 58
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[15\] -fixed false -x 871 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[9\] -fixed false -x 859 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 782 -y 76
set_location -inst_name Controler_0/ADI_SPI_0/busy -fixed false -x 588 -y 49
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[4\] -fixed false -x 378 -y 7
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 944 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[98\] -fixed false -x 26 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAe/b3_P_F_6_1_0 -fixed false -x 42 -y 6
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 883 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[24\] -fixed false -x 860 -y 75
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter\[1\] -fixed false -x 1051 -y 172
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[9\] -fixed false -x 690 -y 15
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data\[11\] -fixed false -x 891 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[1\] -fixed false -x 264 -y 15
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[5\] -fixed false -x 713 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 1629 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2\[5\] -fixed false -x 871 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[38\] -fixed false -x 164 -y 28
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 966 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_1 -fixed false -x 271 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_2_1_1 -fixed false -x 186 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGql/b3_P_F_6_1_0 -fixed false -x 228 -y 24
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[11\] -fixed false -x 863 -y 10
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[3\] -fixed false -x 720 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_1_0 -fixed false -x 96 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 913 -y 115
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_1 -fixed false -x 248 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_1_0 -fixed false -x 191 -y 27
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[0\] -fixed false -x 686 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUq/b3_P_F_6_1 -fixed false -x 132 -y 18
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10_i_m2\[2\] -fixed false -x 402 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_B/o -fixed false -x 44 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[7\] -fixed false -x 861 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[21\] -fixed false -x 300 -y 31
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19 -fixed false -x 726 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJm/b3_P_F_6_1_0_RNI07G53 -fixed false -x 70 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRl/b3_P_F_6_2_1_1 -fixed false -x 80 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[26\] -fixed false -x 731 -y 30
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 -fixed false -x 617 -y 21
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[15\] -fixed false -x 743 -y 85
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[147\] -fixed false -x 90 -y 28
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs -fixed false -x 599 -y 75
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0_a2_0_0\[1\] -fixed false -x 884 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0\[3\] -fixed false -x 1045 -y 106
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[3\] -fixed false -x 657 -y 33
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[3\] -fixed false -x 943 -y 175
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer\[0\] -fixed false -x 689 -y 45
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[11\] -fixed false -x 736 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 860 -y 76
set_location -inst_name Controler_0/ADI_SPI_1/write_read_buffer -fixed false -x 716 -y 49
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[20\] -fixed false -x 932 -y 49
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 852 -y 24
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[15\] -fixed false -x 628 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[9\] -fixed false -x 1251 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 966 -y 115
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_1_0 -fixed false -x 18 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1230 -y 184
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[24\] -fixed false -x 758 -y 10
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH95_0_a4 -fixed false -x 374 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[10\] -fixed false -x 745 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[9\] -fixed false -x 636 -y 52
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[8\] -fixed false -x 665 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[409\] -fixed false -x 33 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 902 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[192\] -fixed false -x 187 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 845 -y 28
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[12\] -fixed false -x 602 -y 21
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[21\] -fixed false -x 944 -y 58
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11 -fixed false -x 600 -y 58
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 866 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[107\] -fixed false -x 223 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[15\] -fixed false -x 387 -y 4
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer\[4\] -fixed false -x 677 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b10_nYhI3_umjBce -fixed false -x 258 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[17\] -fixed false -x 958 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQV0/b6_BATJwN_4 -fixed false -x 165 -y 24
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8 -fixed false -x 1159 -y 163
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJU/b3_P_F_6_2_1_1 -fixed false -x 53 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[128\] -fixed false -x 40 -y 42
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[44\] -fixed false -x 66 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[95\] -fixed false -x 107 -y 36
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[14\] -fixed false -x 1022 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[26\] -fixed false -x 871 -y 60
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[22\] -fixed false -x 764 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[4\] -fixed false -x 715 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[165\] -fixed false -x 131 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[9\] -fixed false -x 19 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 702 -y 172
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[21\] -fixed false -x 352 -y 9
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[12\] -fixed false -x 330 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1344 -y 99
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[5\] -fixed false -x 990 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 887 -y 76
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[21\] -fixed false -x 841 -y 72
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 613 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_2_1_1_1 -fixed false -x 157 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[100\] -fixed false -x 314 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[3\] -fixed false -x 765 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 740 -y 64
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[20\] -fixed false -x 953 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[1\] -fixed false -x 731 -y 34
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[4\] -fixed false -x 654 -y 55
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[4\] -fixed false -x 672 -y 85
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[38\] -fixed false -x 1236 -y 255
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[22\] -fixed false -x 953 -y 58
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[5\] -fixed false -x 696 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[487\] -fixed false -x 191 -y 28
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[26\] -fixed false -x 2118 -y 96
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 696 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 892 -y 76
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles\[5\] -fixed false -x 682 -y 61
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[7\] -fixed false -x 762 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[28\] -fixed false -x 864 -y 16
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\] -fixed false -x 707 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 1193 -y 151
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_1 -fixed false -x 244 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[3\] -fixed false -x 644 -y 25
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 -fixed false -x 721 -y 75
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[9\] -fixed false -x 965 -y 180
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3ce\[5\] -fixed false -x 274 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 846 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[24\] -fixed false -x 838 -y 79
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[17\] -fixed false -x 706 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[6\] -fixed false -x 617 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 849 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[107\] -fixed false -x 306 -y 37
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[2\] -fixed false -x 769 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[46\] -fixed false -x 184 -y 25
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[12\] -fixed false -x 1021 -y 184
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/un1_b9_2FszJ_rG1_1 -fixed false -x 257 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_2_1_1_1 -fixed false -x 246 -y 30
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[179\] -fixed false -x 38 -y 7
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[39\] -fixed false -x 762 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1249 -y 129
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[27\] -fixed false -x 715 -y 24
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[36\] -fixed false -x 2201 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIe/b3_P_F_6_2_1_1 -fixed false -x 181 -y 24
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[18\] -fixed false -x 938 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[259\] -fixed false -x 19 -y 37
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[3\] -fixed false -x 591 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[136\] -fixed false -x 188 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[62\] -fixed false -x 28 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[14\] -fixed false -x 830 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1159 -y 175
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 865 -y 37
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_3 -fixed false -x 704 -y 84
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 865 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJS/b6_BATJwN_4 -fixed false -x 23 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 1225 -y 184
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[14\] -fixed false -x 18 -y 15
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[1\] -fixed false -x 650 -y 82
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[11\] -fixed false -x 711 -y 58
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[12\] -fixed false -x 668 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b11_oRB_MqCD2_y -fixed false -x 246 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 725 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[16\] -fixed false -x 30 -y 7
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 782 -y 82
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 943 -y 52
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[49\] -fixed false -x 324 -y 10
set_location -inst_name Controler_0/Reset_Controler_0/un1_state_reg_1 -fixed false -x 625 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 1290 -y 118
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJJ/b6_BATJwN_4 -fixed false -x 154 -y 9
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[16\] -fixed false -x 664 -y 64
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_33 -fixed false -x 376 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 815 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[214\] -fixed false -x 61 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 762 -y 79
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[7\] -fixed false -x 768 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[198\] -fixed false -x 85 -y 16
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_3\[8\] -fixed false -x 656 -y 78
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[7\] -fixed false -x 416 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[1\] -fixed false -x 774 -y 63
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0 -fixed false -x 699 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[104\] -fixed false -x 117 -y 42
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 872 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b7_OSr_J90 -fixed false -x 278 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[1\] -fixed false -x 60 -y 31
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[14\] -fixed false -x 618 -y 79
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[21\] -fixed false -x 762 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 705 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[44\] -fixed false -x 330 -y 10
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 646 -y 106
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[17\] -fixed false -x 754 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[13\] -fixed false -x 970 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[19\] -fixed false -x 639 -y 21
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[23\] -fixed false -x 720 -y 7
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg\[1\] -fixed false -x 881 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 650 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1156 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ\[3\] -fixed false -x 240 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[252\] -fixed false -x 28 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[7\] -fixed false -x 293 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[8\] -fixed false -x 957 -y 49
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 -fixed false -x 900 -y 81
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_0\[14\] -fixed false -x 624 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[20\] -fixed false -x 140 -y 25
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[1\] -fixed false -x 805 -y 57
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 848 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQV0/b3_P_F_6_1_RNIBQ8I3 -fixed false -x 167 -y 24
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[5\] -fixed false -x 682 -y 84
set_location -inst_name Controler_0/Reset_Controler_0/un1_write_signal_4 -fixed false -x 627 -y 60
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles\[2\] -fixed false -x 738 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_1 -fixed false -x 160 -y 36
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[9\] -fixed false -x 744 -y 84
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[36\] -fixed false -x 355 -y 9
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[18\] -fixed false -x 664 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[21\] -fixed false -x 325 -y 30
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[4\] -fixed false -x 673 -y 84
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[20\] -fixed false -x 701 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[33\] -fixed false -x 178 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 744 -y 28
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_RNIVIS3/U0_RGB1 -fixed false -x 579 -y 40
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[4\] -fixed false -x 662 -y 55
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[3\] -fixed false -x 1119 -y 166
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[23\] -fixed false -x 775 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 777 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[70\] -fixed false -x 84 -y 25
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0_a2\[0\] -fixed false -x 740 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRd/b6_BATJwN_4 -fixed false -x 64 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[7\] -fixed false -x 1215 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[6\] -fixed false -x 724 -y 84
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT\[4\] -fixed false -x 354 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 952 -y 52
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[14\] -fixed false -x 737 -y 85
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 927 -y 43
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 794 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[44\] -fixed false -x 173 -y 22
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1 -fixed false -x 684 -y 58
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[14\] -fixed false -x 619 -y 79
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[10\] -fixed false -x 726 -y 90
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 822 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUS/b3_P_F_6_1_0 -fixed false -x 116 -y 18
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_8_iv_0\[31\] -fixed false -x 729 -y 6
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[8\] -fixed false -x 767 -y 46
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[3\] -fixed false -x 778 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[296\] -fixed false -x 191 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[22\] -fixed false -x 715 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO -fixed false -x 829 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[4\] -fixed false -x 284 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid_RNI70LM1 -fixed false -x 798 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[14\] -fixed false -x 138 -y 21
set_location -inst_name Controler_0/ADI_SPI_0/counter\[7\] -fixed false -x 595 -y 52
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 967 -y 85
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[35\] -fixed false -x 724 -y 22
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[15\] -fixed false -x 916 -y 55
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 923 -y 43
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[6\] -fixed false -x 808 -y 79
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[2\] -fixed false -x 668 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[88\] -fixed false -x 57 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[18\] -fixed false -x 131 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 1322 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/un9_write_signal -fixed false -x 646 -y 63
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_\[8\] -fixed false -x 737 -y 124
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_iv_0\[31\] -fixed false -x 842 -y 9
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 872 -y 76
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0\[2\] -fixed false -x 760 -y 57
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 1243 -y 172
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 881 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 937 -y 115
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim_1 -fixed false -x 583 -y 5
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[2\] -fixed false -x 692 -y 52
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT\[0\] -fixed false -x 351 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 896 -y 70
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[6\] -fixed false -x 813 -y 76
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[7\] -fixed false -x 764 -y 43
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[57\] -fixed false -x 1456 -y 60
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[7\] -fixed false -x 664 -y 70
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[1\] -fixed false -x 748 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[24\] -fixed false -x 951 -y 60
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9_0 -fixed false -x 911 -y 72
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 800 -y 79
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[32\] -fixed false -x 782 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[21\] -fixed false -x 338 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_y/o -fixed false -x 168 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[25\] -fixed false -x 941 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 752 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 705 -y 171
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer\[1\] -fixed false -x 656 -y 45
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[13\] -fixed false -x 722 -y 52
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 966 -y 85
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_i_m2_1\[0\] -fixed false -x 717 -y 48
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 877 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 908 -y 82
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[8\] -fixed false -x 609 -y 19
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[9\] -fixed false -x 997 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 826 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_32 -fixed false -x 373 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[14\] -fixed false -x 254 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2\[3\] -fixed false -x 723 -y 145
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[12\] -fixed false -x 1287 -y 199
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[28\] -fixed false -x 662 -y 21
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[2\] -fixed false -x 805 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1218 -y 153
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 815 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 796 -y 25
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[8\] -fixed false -x 698 -y 63
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2\[9\] -fixed false -x 877 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[29\] -fixed false -x 694 -y 16
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[2\] -fixed false -x 828 -y 72
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[11\] -fixed false -x 675 -y 45
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 921 -y 43
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[14\] -fixed false -x 618 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[8\] -fixed false -x 723 -y 124
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_1\[7\] -fixed false -x 663 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSV/b3_P_F_6_1 -fixed false -x 104 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[9\] -fixed false -x 299 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_1_RNIE5J62 -fixed false -x 231 -y 33
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 633 -y 25
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[0\] -fixed false -x 686 -y 52
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[21\] -fixed false -x 813 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[52\] -fixed false -x 121 -y 19
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[36\] -fixed false -x 787 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_106 -fixed false -x 155 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 652 -y 106
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 842 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 885 -y 144
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[2\] -fixed false -x 204 -y 37
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[3\] -fixed false -x 668 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[183\] -fixed false -x 98 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJV/b3_P_F_6_2_1_1 -fixed false -x 107 -y 9
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 793 -y 37
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[1\] -fixed false -x 660 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 1281 -y 136
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[56\] -fixed false -x 1550 -y 42
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[4\] -fixed false -x 699 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[57\] -fixed false -x 164 -y 10
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 933 -y 115
set_location -inst_name Controler_0/Reset_Controler_0/un17_write_signal_0_a2_0 -fixed false -x 637 -y 69
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer\[2\] -fixed false -x 655 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr\[0\] -fixed false -x 282 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[115\] -fixed false -x 256 -y 34
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[38\] -fixed false -x 390 -y 7
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[0\] -fixed false -x 625 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[27\] -fixed false -x 898 -y 64
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary\[0\] -fixed false -x 618 -y 19
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[15\] -fixed false -x 1049 -y 180
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[59\] -fixed false -x 161 -y 9
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1044 -y 135
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 800 -y 24
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[14\] -fixed false -x 886 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 1236 -y 138
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[29\] -fixed false -x 738 -y 52
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[10\] -fixed false -x 643 -y 61
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 -fixed false -x 683 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[141\] -fixed false -x 116 -y 28
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[24\] -fixed false -x 1028 -y 172
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[32\] -fixed false -x 328 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[9\] -fixed false -x 26 -y 10
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1241 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[4\] -fixed false -x 712 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 1322 -y 115
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[38\] -fixed false -x 1246 -y 255
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[165\] -fixed false -x 134 -y 25
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[55\] -fixed false -x 293 -y 201
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1248 -y 127
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[122\] -fixed false -x 100 -y 10
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_i_m2\[20\] -fixed false -x 724 -y 48
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[30\] -fixed false -x 832 -y 15
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[7\] -fixed false -x 687 -y 82
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[11\] -fixed false -x 735 -y 33
set_location -inst_name Data_Block_0/Communication_Builder_0/event_ram_r_data_status_3 -fixed false -x 953 -y 180
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7_1\[5\] -fixed false -x 700 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[97\] -fixed false -x 164 -y 19
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg\[2\] -fixed false -x 882 -y 70
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[8\] -fixed false -x 744 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[1\] -fixed false -x 219 -y 46
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO\[13\] -fixed false -x 783 -y 18
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[3\] -fixed false -x 640 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.un1_b7_PKJa_9u_2 -fixed false -x 326 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[5\] -fixed false -x 46 -y 7
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 791 -y 73
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[13\] -fixed false -x 686 -y 61
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[17\] -fixed false -x 901 -y 57
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 848 -y 57
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[23\] -fixed false -x 744 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[31\] -fixed false -x 750 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[62\] -fixed false -x 83 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJd/b3_P_F_6_1_0 -fixed false -x 50 -y 6
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[9\] -fixed false -x 667 -y 49
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[9\] -fixed false -x 749 -y 76
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2\[4\] -fixed false -x 613 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[145\] -fixed false -x 77 -y 10
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set -fixed false -x 841 -y 52
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[9\] -fixed false -x 784 -y 21
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[1\] -fixed false -x 620 -y 52
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[25\] -fixed false -x 812 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[50\] -fixed false -x 160 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 830 -y 52
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[6\] -fixed false -x 788 -y 25
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[0\] -fixed false -x 332 -y 25
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3 -fixed false -x 768 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_2_1_1 -fixed false -x 21 -y 24
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer_lm_0_fast\[0\] -fixed false -x 1126 -y 165
set_location -inst_name UART_Protocol_0/mko_0/counter\[6\] -fixed false -x 478 -y 151
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[153\] -fixed false -x 107 -y 24
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[1\] -fixed false -x 796 -y 76
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[5\] -fixed false -x 352 -y 22
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[3\] -fixed false -x 942 -y 81
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 922 -y 43
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIP3VU -fixed false -x 691 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[2\] -fixed false -x 287 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 872 -y 69
set_location -inst_name UART_Protocol_1/mko_0/counter\[15\] -fixed false -x 735 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_101 -fixed false -x 67 -y 21
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 974 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[21\] -fixed false -x 793 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqV/b3_P_F_6_2_1_1_1 -fixed false -x 200 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[36\] -fixed false -x 706 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 875 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[19\] -fixed false -x 698 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[16\] -fixed false -x 90 -y 22
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_\[6\] -fixed false -x 711 -y 127
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[27\] -fixed false -x 816 -y 42
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[18\] -fixed false -x 560 -y 16
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_5 -fixed false -x 355 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[110\] -fixed false -x 206 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr\[2\] -fixed false -x 286 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[125\] -fixed false -x 156 -y 31
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[30\] -fixed false -x 528 -y 16
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0 -fixed false -x 595 -y 58
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[1\] -fixed false -x 943 -y 70
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b4_oYh0\[0\] -fixed false -x 365 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[254\] -fixed false -x 23 -y 37
set_location -inst_name Controler_0/gpio_controler_0/state_reg_RNO\[2\] -fixed false -x 695 -y 54
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 842 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[160\] -fixed false -x 75 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[20\] -fixed false -x 729 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1262 -y 145
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[10\] -fixed false -x 256 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 871 -y 46
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 697 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[3\] -fixed false -x 766 -y 25
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[12\] -fixed false -x 648 -y 48
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i -fixed false -x 703 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIS/b6_BATJwN_4 -fixed false -x 182 -y 24
set_location -inst_name Controler_0/gpio_controler_0/state_reg_RNO\[4\] -fixed false -x 685 -y 54
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH9\[5\] -fixed false -x 375 -y 19
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a3_i_o4\[10\] -fixed false -x 746 -y 9
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b_1_sqmuxa_0_a2_0_a4 -fixed false -x 742 -y 6
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 934 -y 115
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[1\] -fixed false -x 613 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[152\] -fixed false -x 78 -y 10
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 873 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[13\] -fixed false -x 736 -y 33
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 893 -y 76
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Enable_i_a2_0 -fixed false -x 1195 -y 171
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[6\] -fixed false -x 614 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[100\] -fixed false -x 123 -y 37
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_1_0 -fixed false -x 702 -y 84
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 762 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 767 -y 145
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[0\] -fixed false -x 592 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[163\] -fixed false -x 120 -y 33
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[7\] -fixed false -x 1015 -y 181
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[26\] -fixed false -x 388 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[11\] -fixed false -x 272 -y 19
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 924 -y 82
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[14\] -fixed false -x 718 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 675 -y 22
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[13\] -fixed false -x 630 -y 79
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_1_1 -fixed false -x 689 -y 102
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[8\] -fixed false -x 858 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_1_RNI9B9H2 -fixed false -x 200 -y 30
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[18\] -fixed false -x 1301 -y 192
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[27\] -fixed false -x 112 -y 9
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 892 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1236 -y 175
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[7\] -fixed false -x 762 -y 52
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 661 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[142\] -fixed false -x 291 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[15\] -fixed false -x 342 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[11\] -fixed false -x 375 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 -fixed false -x 875 -y 54
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[13\] -fixed false -x 634 -y 79
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[27\] -fixed false -x 964 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[132\] -fixed false -x 189 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_1_0 -fixed false -x 103 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[26\] -fixed false -x 790 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 1358 -y 100
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[101\] -fixed false -x 127 -y 37
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[18\] -fixed false -x 834 -y 7
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UDRUPD -fixed false -x 603 -y 57
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[2\] -fixed false -x 832 -y 73
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[13\] -fixed false -x 850 -y 73
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[1\] -fixed false -x 799 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2\[9\] -fixed false -x 721 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRe/b6_BATJwN_4 -fixed false -x 92 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[64\] -fixed false -x 142 -y 25
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[22\] -fixed false -x 760 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[8\] -fixed false -x 210 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 863 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[1\] -fixed false -x 854 -y 34
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z\[0\] -fixed false -x 893 -y 49
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[18\] -fixed false -x 941 -y 69
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[10\] -fixed false -x 620 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[15\] -fixed false -x 429 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 842 -y 97
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[11\] -fixed false -x 688 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_1_0 -fixed false -x 28 -y 18
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[53\] -fixed false -x 1268 -y 255
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1\[4\] -fixed false -x 755 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[7\] -fixed false -x 907 -y 73
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[1\] -fixed false -x 882 -y 61
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[26\] -fixed false -x 724 -y 31
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING -fixed false -x 650 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[1\] -fixed false -x 724 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[21\] -fixed false -x 670 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 662 -y 28
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[5\] -fixed false -x 938 -y 78
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[24\] -fixed false -x 387 -y 10
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data\[8\] -fixed false -x 942 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_1_0_RNI12G92 -fixed false -x 36 -y 27
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[23\] -fixed false -x 729 -y 7
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 590 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1314 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[6\] -fixed false -x 747 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 567 -y 16
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[18\] -fixed false -x 655 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[175\] -fixed false -x 101 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 877 -y 151
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[408\] -fixed false -x 28 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_2_1_1_1 -fixed false -x 417 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1237 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[180\] -fixed false -x 219 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[45\] -fixed false -x 387 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[21\] -fixed false -x 857 -y 67
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[156\] -fixed false -x 101 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[376\] -fixed false -x 233 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[18\] -fixed false -x 699 -y 18
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[8\] -fixed false -x 835 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_1 -fixed false -x 145 -y 33
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[22\] -fixed false -x 706 -y 52
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[20\] -fixed false -x 401 -y 21
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ -fixed false -x 736 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_1 -fixed false -x 232 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 868 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[10\] -fixed false -x 1044 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[33\] -fixed false -x 643 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[14\] -fixed false -x 400 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbI/b3_P_F_6_1_0 -fixed false -x 69 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[124\] -fixed false -x 250 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 949 -y 52
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[3\] -fixed false -x 742 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 747 -y 64
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[1\] -fixed false -x 818 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[90\] -fixed false -x 318 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[38\] -fixed false -x 919 -y 64
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[45\] -fixed false -x 329 -y 10
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[12\] -fixed false -x 870 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_2_1_1 -fixed false -x 107 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 1259 -y 130
set_location -inst_name Controler_0/Communication_CMD_MUX_0/Communication_vote_vector\[1\] -fixed false -x 767 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO -fixed false -x 853 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1254 -y 130
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[18\] -fixed false -x 1896 -y 240
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[27\] -fixed false -x 966 -y 46
set_location -inst_name Controler_0/Answer_Encoder_0/un1_cd_enable_cmd_i_o2 -fixed false -x 750 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_1_0 -fixed false -x 180 -y 36
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[2\] -fixed false -x 770 -y 79
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[24\] -fixed false -x 1028 -y 171
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[3\] -fixed false -x 601 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_1_0 -fixed false -x 173 -y 36
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[0\] -fixed false -x 947 -y 61
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_RNO\[5\] -fixed false -x 780 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b6_BATJwN_4 -fixed false -x 184 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[20\] -fixed false -x 327 -y 7
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 809 -y 46
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[2\] -fixed false -x 403 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[20\] -fixed false -x 850 -y 67
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer\[3\] -fixed false -x 654 -y 45
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[16\] -fixed false -x 955 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[333\] -fixed false -x 251 -y 37
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[11\] -fixed false -x 644 -y 79
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[22\] -fixed false -x 860 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[134\] -fixed false -x 64 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[0\] -fixed false -x 90 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[4\] -fixed false -x 750 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[110\] -fixed false -x 223 -y 34
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0\[15\] -fixed false -x 692 -y 84
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[25\] -fixed false -x 913 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/dst_req_d -fixed false -x 282 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b6_BATJwN_4 -fixed false -x 178 -y 42
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 817 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 575 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[152\] -fixed false -x 77 -y 34
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[5\] -fixed false -x 695 -y 87
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[6\] -fixed false -x 675 -y 84
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 848 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 787 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 854 -y 73
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 953 -y 46
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[11\] -fixed false -x 617 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQm0/b6_BATJwN_4 -fixed false -x 233 -y 27
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[12\] -fixed false -x 726 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[19\] -fixed false -x 42 -y 7
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[15\] -fixed false -x 743 -y 84
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[16\] -fixed false -x 746 -y 24
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_5_0 -fixed false -x 659 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[40\] -fixed false -x 173 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 850 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o_fast -fixed false -x 172 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[56\] -fixed false -x 198 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 940 -y 52
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[11\] -fixed false -x 918 -y 69
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_RNIJO9C\[8\] -fixed false -x 746 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSm/b3_P_F_6_1 -fixed false -x 85 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 909 -y 58
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[31\] -fixed false -x 719 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[17\] -fixed false -x 233 -y 43
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[13\] -fixed false -x 840 -y 37
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6_1_0\[8\] -fixed false -x 636 -y 78
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 -fixed false -x 781 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2\[8\] -fixed false -x 1033 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2\[5\] -fixed false -x 1097 -y 100
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[413\] -fixed false -x 37 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 843 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_1 -fixed false -x 173 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[36\] -fixed false -x 953 -y 64
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[11\] -fixed false -x 858 -y 10
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 980 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1050 -y 136
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[23\] -fixed false -x 946 -y 46
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[10\] -fixed false -x 880 -y 10
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 675 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 644 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[23\] -fixed false -x 937 -y 48
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[7\] -fixed false -x 706 -y 64
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[70\] -fixed false -x 260 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[37\] -fixed false -x 155 -y 28
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[5\] -fixed false -x 1121 -y 166
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[0\] -fixed false -x 812 -y 75
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[17\] -fixed false -x 923 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[238\] -fixed false -x 56 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[21\] -fixed false -x 662 -y 24
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[33\] -fixed false -x 914 -y 315
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[115\] -fixed false -x 225 -y 31
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[157\] -fixed false -x 165 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[38\] -fixed false -x 678 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1308 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[0\] -fixed false -x 881 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[161\] -fixed false -x 144 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 882 -y 150
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[13\] -fixed false -x 699 -y 69
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[2\] -fixed false -x 774 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[24\] -fixed false -x 309 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 882 -y 58
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[24\] -fixed false -x 751 -y 27
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3 -fixed false -x 612 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[32\] -fixed false -x 716 -y 30
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_0_o3 -fixed false -x 748 -y 90
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 648 -y 27
set_location -inst_name Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2 -fixed false -x 692 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_1_0 -fixed false -x 250 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 846 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk9.b9_v_mzCDYXs36 -fixed false -x 306 -y 24
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[5\] -fixed false -x 784 -y 61
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[13\] -fixed false -x 411 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[7\] -fixed false -x 753 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1355 -y 100
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[16\] -fixed false -x 294 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[148\] -fixed false -x 152 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 819 -y 64
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 896 -y 76
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[22\] -fixed false -x 767 -y 10
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[4\] -fixed false -x 605 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b6_BATJwN_4 -fixed false -x 265 -y 30
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[3\] -fixed false -x 925 -y 51
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[5\] -fixed false -x 696 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o_6 -fixed false -x 174 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_127_0_a5 -fixed false -x 76 -y 15
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[2\] -fixed false -x 618 -y 73
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[3\] -fixed false -x 997 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/dst_req_d_r -fixed false -x 282 -y 21
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[4\] -fixed false -x 652 -y 54
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs -fixed false -x 591 -y 72
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[11\] -fixed false -x 853 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[39\] -fixed false -x 836 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[168\] -fixed false -x 185 -y 31
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[47\] -fixed false -x 35 -y 28
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[13\] -fixed false -x 878 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[9\] -fixed false -x 47 -y 19
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[50\] -fixed false -x 1559 -y 174
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_2_sqmuxa -fixed false -x 1125 -y 168
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[131\] -fixed false -x 44 -y 43
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 591 -y 28
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[4\] -fixed false -x 602 -y 70
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO\[10\] -fixed false -x 644 -y 60
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[1\] -fixed false -x 711 -y 70
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[33\] -fixed false -x 706 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_3 -fixed false -x 226 -y 42
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 -fixed false -x 825 -y 33
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[32\] -fixed false -x 305 -y 10
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[16\] -fixed false -x 1245 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 801 -y 78
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[22\] -fixed false -x 804 -y 64
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[5\] -fixed false -x 358 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5\[9\] -fixed false -x 728 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 696 -y 172
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[30\] -fixed false -x 443 -y 19
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_1dflt_0 -fixed false -x 759 -y 51
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[17\] -fixed false -x 641 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[121\] -fixed false -x 163 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO\[4\] -fixed false -x 383 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIq/b6_BATJwN_4 -fixed false -x 182 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 885 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 915 -y 114
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[8\] -fixed false -x 294 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 620 -y 31
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[5\] -fixed false -x 610 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 904 -y 70
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[5\] -fixed false -x 937 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[6\] -fixed false -x 614 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNI41V66\[0\] -fixed false -x 217 -y 42
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[49\] -fixed false -x 1944 -y 336
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[37\] -fixed false -x 160 -y 28
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[12\] -fixed false -x 619 -y 55
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[22\] -fixed false -x 366 -y 25
set_location -inst_name Controler_0/Reset_Controler_0/un10_write_signal_0_0 -fixed false -x 634 -y 60
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[4\] -fixed false -x 627 -y 49
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[13\] -fixed false -x 764 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk9.b9_v_mzCDYXs36_1 -fixed false -x 305 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[36\] -fixed false -x 955 -y 63
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 843 -y 55
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 829 -y 28
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[4\] -fixed false -x 802 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[184\] -fixed false -x 211 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[26\] -fixed false -x 856 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1312 -y 157
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[14\] -fixed false -x 832 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO\[2\] -fixed false -x 272 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_2_1_1_1 -fixed false -x 45 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[21\] -fixed false -x 852 -y 66
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 880 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[246\] -fixed false -x 16 -y 34
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[0\] -fixed false -x 355 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[13\] -fixed false -x 382 -y 31
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO\[7\] -fixed false -x 771 -y 45
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[10\] -fixed false -x 654 -y 79
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[0\] -fixed false -x 925 -y 82
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[13\] -fixed false -x 1050 -y 184
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data_RNIB57O3\[1\] -fixed false -x 600 -y 81
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_dummy\[2\] -fixed false -x 770 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 1279 -y 142
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs -fixed false -x 612 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[1\] -fixed false -x 283 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[39\] -fixed false -x 733 -y 16
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[5\] -fixed false -x 1013 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[20\] -fixed false -x 949 -y 60
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2\[8\] -fixed false -x 606 -y 30
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[1\] -fixed false -x 723 -y 49
set_location -inst_name Controler_0/ADI_SPI_0/counter\[6\] -fixed false -x 594 -y 52
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 867 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[519\] -fixed false -x 177 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_99 -fixed false -x 176 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 876 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1625 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[115\] -fixed false -x 221 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 845 -y 97
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[4\] -fixed false -x 799 -y 42
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[1\] -fixed false -x 602 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 926 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[189\] -fixed false -x 189 -y 16
set_location -inst_name Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0 -fixed false -x 694 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJV/b3_P_F_6_2_1_1_1 -fixed false -x 52 -y 6
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[3\] -fixed false -x 613 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[210\] -fixed false -x 78 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[4\] -fixed false -x 752 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 888 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 1288 -y 118
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[24\] -fixed false -x 149 -y 34
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[21\] -fixed false -x 681 -y 73
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[0\] -fixed false -x 789 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 782 -y 75
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[34\] -fixed false -x 933 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[75\] -fixed false -x 76 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[29\] -fixed false -x 135 -y 22
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2\[1\] -fixed false -x 788 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 -fixed false -x 652 -y 27
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data\[15\] -fixed false -x 899 -y 63
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY0\[0\] -fixed false -x 1196 -y 210
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 738 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 846 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[25\] -fixed false -x 114 -y 25
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[10\] -fixed false -x 678 -y 45
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[18\] -fixed false -x 758 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 643 -y 175
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_10_iv\[31\] -fixed false -x 762 -y 9
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 848 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[105\] -fixed false -x 116 -y 42
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[19\] -fixed false -x 1790 -y 96
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[77\] -fixed false -x 54 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[513\] -fixed false -x 193 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[314\] -fixed false -x 167 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr\[7\] -fixed false -x 340 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect -fixed false -x 779 -y 97
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[36\] -fixed false -x 2198 -y 174
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UTDI -fixed false -x 302 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 -fixed false -x 653 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[11\] -fixed false -x 293 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b6_BATJwN_4 -fixed false -x 60 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbU/b3_P_F_6_2_1_1_1 -fixed false -x 56 -y 36
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[2\] -fixed false -x 613 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_2_1_1 -fixed false -x 92 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 700 -y 126
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[20\] -fixed false -x 290 -y 15
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[9\] -fixed false -x 953 -y 54
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_RNO\[5\] -fixed false -x 745 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[79\] -fixed false -x 87 -y 22
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[29\] -fixed false -x 739 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 968 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[113\] -fixed false -x 305 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[9\] -fixed false -x 726 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[396\] -fixed false -x 46 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[22\] -fixed false -x 114 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[164\] -fixed false -x 83 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[429\] -fixed false -x 64 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[127\] -fixed false -x 202 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 844 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 1309 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 954 -y 52
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 926 -y 73
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[24\] -fixed false -x 638 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b9_v_mzCDYXs_1_sqmuxa_i_0 -fixed false -x 382 -y 6
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO -fixed false -x 658 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b6_BATJwN_4 -fixed false -x 38 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_1 -fixed false -x 26 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 818 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[60\] -fixed false -x 139 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[29\] -fixed false -x 739 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b6_BATJwN_4 -fixed false -x 27 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[129\] -fixed false -x 37 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 770 -y 127
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a3_0_a4\[4\] -fixed false -x 738 -y 6
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 847 -y 55
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[32\] -fixed false -x 1207 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 814 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_2_1_1_1 -fixed false -x 420 -y 21
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[2\] -fixed false -x 746 -y 82
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[7\] -fixed false -x 656 -y 82
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[4\] -fixed false -x 717 -y 70
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2 -fixed false -x 807 -y 48
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[26\] -fixed false -x 327 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[7\] -fixed false -x 248 -y 28
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0\[11\] -fixed false -x 757 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_2_1_1 -fixed false -x 246 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 953 -y 52
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw -fixed false -x 504 -y 2
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_26_iv\[31\] -fixed false -x 881 -y 6
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 717 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_z/o_9 -fixed false -x 70 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_1 -fixed false -x 410 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 -fixed false -x 792 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 1301 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 1203 -y 145
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[15\] -fixed false -x 1264 -y 193
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[23\] -fixed false -x 423 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRl/b3_P_F_6_1_RNIIDRH2 -fixed false -x 75 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 945 -y 52
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[2\] -fixed false -x 745 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRp/b3_P_F_6_1_0 -fixed false -x 72 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT\[8\] -fixed false -x 318 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[476\] -fixed false -x 107 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0 -fixed false -x 750 -y 90
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 860 -y 67
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[4\] -fixed false -x 283 -y 18
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50_i_a2\[13\] -fixed false -x 632 -y 78
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[15\] -fixed false -x 756 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRd/b3_P_F_6_1_0 -fixed false -x 62 -y 18
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE\[7\] -fixed false -x 381 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[453\] -fixed false -x 75 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 886 -y 52
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 -fixed false -x 740 -y 54
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1048 -y 136
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[45\] -fixed false -x 111 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 788 -y 76
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[50\] -fixed false -x 383 -y 7
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 757 -y 73
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[26\] -fixed false -x 675 -y 88
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[2\] -fixed false -x 664 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 1206 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[10\] -fixed false -x 902 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 1151 -y 118
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_1_RNI0Q7J2 -fixed false -x 188 -y 42
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[4\] -fixed false -x 771 -y 61
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b7_yYh03wy6_0_a2_0 -fixed false -x 331 -y 21
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[0\] -fixed false -x 837 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1279 -y 136
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[159\] -fixed false -x 118 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 836 -y 76
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[16\] -fixed false -x 730 -y 49
set_location -inst_name UART_Protocol_0/mko_0/counter_3_i_0_a2_RNI1QSO\[4\] -fixed false -x 503 -y 150
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[1\] -fixed false -x 873 -y 16
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs -fixed false -x 658 -y 75
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer_Z\[3\] -fixed false -x 650 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 1314 -y 123
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[33\] -fixed false -x 797 -y 336
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[12\] -fixed false -x 17 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 860 -y 70
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer_Z\[3\] -fixed false -x 654 -y 46
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[38\] -fixed false -x 1277 -y 309
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13 -fixed false -x 725 -y 54
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[3\] -fixed false -x 981 -y 180
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[9\] -fixed false -x 701 -y 64
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 721 -y 28
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[4\] -fixed false -x 743 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 854 -y 21
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[6\] -fixed false -x 750 -y 82
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_17_iv\[31\] -fixed false -x 876 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[37\] -fixed false -x 125 -y 9
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[3\] -fixed false -x 942 -y 172
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[12\] -fixed false -x 1020 -y 181
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_i\[0\] -fixed false -x 371 -y 28
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_2_iv_0\[31\] -fixed false -x 848 -y 9
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO\[6\] -fixed false -x 639 -y 57
set_location -inst_name Controler_0/ADI_SPI_0/sdio_1 -fixed false -x 639 -y 46
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[98\] -fixed false -x 55 -y 37
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[19\] -fixed false -x 769 -y 43
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 973 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1317 -y 157
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r -fixed false -x 775 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIp/b3_P_F_6_2_1_1 -fixed false -x 187 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 848 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b6_BATJwN_4 -fixed false -x 155 -y 33
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 573 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[39\] -fixed false -x 723 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[78\] -fixed false -x 155 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 948 -y 46
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[6\] -fixed false -x 815 -y 76
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[5\] -fixed false -x 681 -y 49
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns\[4\] -fixed false -x 1150 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[46\] -fixed false -x 184 -y 34
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[14\] -fixed false -x 670 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 1274 -y 142
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0_RNO\[5\] -fixed false -x 372 -y 33
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_1\[6\] -fixed false -x 754 -y 51
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[11\] -fixed false -x 869 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 830 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[6\] -fixed false -x 15 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 967 -y 45
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 781 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_2_1_1 -fixed false -x 183 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1221 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_1 -fixed false -x 215 -y 36
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[5\] -fixed false -x 748 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[11\] -fixed false -x 728 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[9\] -fixed false -x 737 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[21\] -fixed false -x 717 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[12\] -fixed false -x 376 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 671 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[82\] -fixed false -x 24 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[12\] -fixed false -x 40 -y 16
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles\[3\] -fixed false -x 740 -y 61
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[10\] -fixed false -x 646 -y 79
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 844 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[1\] -fixed false -x 690 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSS/b3_P_F_6_1_0 -fixed false -x 208 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 927 -y 115
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16 -fixed false -x 724 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[73\] -fixed false -x 117 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r -fixed false -x 693 -y 103
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[20\] -fixed false -x 329 -y 19
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[21\] -fixed false -x 701 -y 27
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[29\] -fixed false -x 848 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 1242 -y 138
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 1555 -y 123
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 945 -y 79
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[15\] -fixed false -x 828 -y 61
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[20\] -fixed false -x 337 -y 7
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 687 -y 106
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_1_RNIUC782 -fixed false -x 168 -y 39
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[36\] -fixed false -x 301 -y 10
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[15\] -fixed false -x 301 -y 16
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[5\] -fixed false -x 1639 -y 234
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[172\] -fixed false -x 133 -y 34
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_a2_0_0\[0\] -fixed false -x 710 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSS/b6_BATJwN_4 -fixed false -x 204 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 842 -y 66
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 823 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_1_0_RNISKKN2 -fixed false -x 101 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 887 -y 58
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[27\] -fixed false -x 332 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 699 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[37\] -fixed false -x 666 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[19\] -fixed false -x 888 -y 58
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles\[4\] -fixed false -x 683 -y 61
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 799 -y 70
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s\[7\] -fixed false -x 357 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbV/b6_BATJwN_4 -fixed false -x 33 -y 33
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[31\] -fixed false -x 776 -y 42
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[7\] -fixed false -x 1003 -y 180
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[2\] -fixed false -x 1168 -y 181
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 894 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[11\] -fixed false -x 272 -y 18
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b12_voSc3_gmasbb_RNO -fixed false -x 365 -y 27
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[37\] -fixed false -x 389 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[136\] -fixed false -x 83 -y 43
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[0\] -fixed false -x 1280 -y 63
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[21\] -fixed false -x 592 -y 10
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[10\] -fixed false -x 765 -y 64
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[9\] -fixed false -x 804 -y 57
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[25\] -fixed false -x 805 -y 63
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[18\] -fixed false -x 1907 -y 267
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[19\] -fixed false -x 729 -y 31
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[13\] -fixed false -x 665 -y 54
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[7\] -fixed false -x 779 -y 76
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 51 -y 70
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 -fixed false -x 752 -y 42
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[13\] -fixed false -x 761 -y 43
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[3\] -fixed false -x 859 -y 34
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 679 -y 106
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX0\[0\] -fixed false -x 1241 -y 192
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[128\] -fixed false -x 222 -y 16
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[1\] -fixed false -x 638 -y 43
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[6\] -fixed false -x 756 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 852 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 878 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_1_0 -fixed false -x 186 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 775 -y 79
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[4\] -fixed false -x 864 -y 69
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[10\] -fixed false -x 374 -y 4
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[5\] -fixed false -x 845 -y 67
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[166\] -fixed false -x 295 -y 46
set_location -inst_name Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2 -fixed false -x 693 -y 45
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNIS0G01\[20\] -fixed false -x 925 -y 48
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[73\] -fixed false -x 246 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0\[5\] -fixed false -x 356 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[129\] -fixed false -x 52 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 950 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIq/b3_P_F_6_1 -fixed false -x 186 -y 27
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter_RNO\[0\] -fixed false -x 680 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1163 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[110\] -fixed false -x 115 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[250\] -fixed false -x 26 -y 34
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_m4\[2\] -fixed false -x 769 -y 96
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 1010 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 1205 -y 150
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[5\] -fixed false -x 996 -y 181
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[7\] -fixed false -x 365 -y 19
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[17\] -fixed false -x 978 -y 175
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[15\] -fixed false -x 695 -y 61
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[26\] -fixed false -x 931 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 788 -y 126
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[30\] -fixed false -x 667 -y 43
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 626 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[13\] -fixed false -x 874 -y 15
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2 -fixed false -x 733 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRl/b3_P_F_6_1_0 -fixed false -x 82 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[44\] -fixed false -x 181 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[7\] -fixed false -x 885 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAn/b3_P_F_6_1_0 -fixed false -x 60 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[19\] -fixed false -x 371 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[407\] -fixed false -x 27 -y 25
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2 -fixed false -x 594 -y 58
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[2\] -fixed false -x 828 -y 73
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_1 -fixed false -x 437 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[7\] -fixed false -x 373 -y 4
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s\[0\] -fixed false -x 309 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_1_0 -fixed false -x 72 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqV/b3_P_F_6_1_RNITSJF2 -fixed false -x 199 -y 24
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[1\] -fixed false -x 998 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1231 -y 183
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[354\] -fixed false -x 254 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un5_b5_PRWcJ_axbxc1 -fixed false -x 384 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[7\] -fixed false -x 40 -y 19
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[19\] -fixed false -x 798 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2\[1\] -fixed false -x 792 -y 78
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[9\] -fixed false -x 859 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 -fixed false -x 924 -y 45
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[9\] -fixed false -x 755 -y 76
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa -fixed false -x 670 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[16\] -fixed false -x 337 -y 34
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[4\] -fixed false -x 784 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[469\] -fixed false -x 102 -y 34
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 -fixed false -x 757 -y 57
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/un1_b8_jAA_KlCO_0_sqmuxa_1_i_0_a2 -fixed false -x 364 -y 21
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data_RNIF6TP2\[12\] -fixed false -x 626 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[33\] -fixed false -x 166 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_2_1_1_1 -fixed false -x 228 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[167\] -fixed false -x 205 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[378\] -fixed false -x 239 -y 31
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[35\] -fixed false -x 786 -y 36
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[1\] -fixed false -x 703 -y 58
set_location -inst_name Controler_0/REGISTERS_0/state_reg_ns_a2_0_1\[0\] -fixed false -x 758 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1536 -y 123
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2\[3\] -fixed false -x 756 -y 45
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6_1_0\[10\] -fixed false -x 641 -y 78
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 873 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbQ0/b3_P_F_6_2_1_1 -fixed false -x 41 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[5\] -fixed false -x 418 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[179\] -fixed false -x 141 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1249 -y 127
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv\[1\] -fixed false -x 374 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_2_1_1_1 -fixed false -x 233 -y 36
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_i_0_0\[0\] -fixed false -x 786 -y 69
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI3RV21 -fixed false -x 839 -y 63
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2 -fixed false -x 694 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[24\] -fixed false -x 121 -y 25
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[8\] -fixed false -x 651 -y 73
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[33\] -fixed false -x 756 -y 27
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[152\] -fixed false -x 209 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 931 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[8\] -fixed false -x 752 -y 82
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[18\] -fixed false -x 727 -y 79
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[0\] -fixed false -x 354 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[45\] -fixed false -x 178 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 880 -y 76
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[13\] -fixed false -x 1203 -y 193
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[1\] -fixed false -x 684 -y 52
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1\[0\] -fixed false -x 900 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un5_b12_oFTt_v5rb3b4\[107\] -fixed false -x 138 -y 36
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[7\] -fixed false -x 853 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[46\] -fixed false -x 109 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 963 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 841 -y 142
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[1\] -fixed false -x 615 -y 78
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[37\] -fixed false -x 782 -y 36
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 882 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[37\] -fixed false -x 693 -y 18
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[18\] -fixed false -x 912 -y 60
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO\[7\] -fixed false -x 631 -y 48
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer_Z\[6\] -fixed false -x 680 -y 49
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[24\] -fixed false -x 788 -y 46
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s\[5\] -fixed false -x 356 -y 31
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[8\] -fixed false -x 1283 -y 199
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UDRCAP -fixed false -x 340 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[179\] -fixed false -x 134 -y 37
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_\[8\] -fixed false -x 713 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 1289 -y 118
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[72\] -fixed false -x 58 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_2_1_1 -fixed false -x 83 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[174\] -fixed false -x 236 -y 16
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[25\] -fixed false -x 1535 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_2_1_1_1 -fixed false -x 159 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_167 -fixed false -x 106 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 677 -y 28
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_15_iv\[31\] -fixed false -x 884 -y 9
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[29\] -fixed false -x 898 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[171\] -fixed false -x 280 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 774 -y 76
set_location -inst_name Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_0 -fixed false -x 776 -y 48
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[15\] -fixed false -x 722 -y 57
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[19\] -fixed false -x 888 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[184\] -fixed false -x 207 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[10\] -fixed false -x 396 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[0\] -fixed false -x 1153 -y 154
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[2\] -fixed false -x 377 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 701 -y 126
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[28\] -fixed false -x 117 -y 10
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[28\] -fixed false -x 841 -y 70
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[3\] -fixed false -x 778 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[45\] -fixed false -x 187 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_1_RNI1OBE2 -fixed false -x 39 -y 21
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_1\[9\] -fixed false -x 666 -y 75
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG\[4\] -fixed false -x 675 -y 63
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 702 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 922 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 841 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[38\] -fixed false -x 697 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[161\] -fixed false -x 148 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 -fixed false -x 801 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[188\] -fixed false -x 89 -y 10
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[0\] -fixed false -x 597 -y 76
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[2\] -fixed false -x 603 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[496\] -fixed false -x 112 -y 34
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[18\] -fixed false -x 933 -y 48
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_3\[7\] -fixed false -x 601 -y 75
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[25\] -fixed false -x 865 -y 63
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 941 -y 49
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 1542 -y 124
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_4_iv\[31\] -fixed false -x 847 -y 9
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1243 -y 136
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 836 -y 31
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[3\] -fixed false -x 1000 -y 91
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIm/b3_P_F_6_2_1_1 -fixed false -x 213 -y 18
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[19\] -fixed false -x 396 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[8\] -fixed false -x 368 -y 15
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[7\] -fixed false -x 674 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o_4 -fixed false -x 97 -y 27
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[14\] -fixed false -x 621 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAp/b6_BATJwN_4 -fixed false -x 14 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[188\] -fixed false -x 228 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[70\] -fixed false -x 77 -y 19
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0\[6\] -fixed false -x 647 -y 57
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[13\] -fixed false -x 661 -y 64
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2 -fixed false -x 1121 -y 168
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[15\] -fixed false -x 665 -y 64
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int -fixed false -x 696 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[49\] -fixed false -x 179 -y 19
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_0\[9\] -fixed false -x 645 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[49\] -fixed false -x 168 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 689 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[9\] -fixed false -x 771 -y 63
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[39\] -fixed false -x 683 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[30\] -fixed false -x 134 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[11\] -fixed false -x 265 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_1 -fixed false -x 422 -y 21
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 1012 -y 91
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqq/b3_P_F_6_2_1_1_1 -fixed false -x 231 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[11\] -fixed false -x 1257 -y 91
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[32\] -fixed false -x 172 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1\[5\] -fixed false -x 993 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[18\] -fixed false -x 957 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 1635 -y 123
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[12\] -fixed false -x 951 -y 172
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 851 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJq/b3_P_F_6_2_1_1 -fixed false -x 37 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[108\] -fixed false -x 205 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1209 -y 145
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[4\] -fixed false -x 402 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1285 -y 150
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_o2_0_i_a4_i\[0\] -fixed false -x 858 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 723 -y 16
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs -fixed false -x 651 -y 78
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[1\] -fixed false -x 379 -y 7
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_0_0 -fixed false -x 699 -y 84
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[5\] -fixed false -x 374 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[84\] -fixed false -x 40 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a2\[9\] -fixed false -x 283 -y 27
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 53 -y 70
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 948 -y 87
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_1 -fixed false -x 142 -y 30
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[1\] -fixed false -x 1000 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 840 -y 27
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[12\] -fixed false -x 761 -y 64
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[23\] -fixed false -x 870 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGU5/b3_P_F_6_1 -fixed false -x 125 -y 18
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[7\] -fixed false -x 362 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[7\] -fixed false -x 753 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[175\] -fixed false -x 287 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[117\] -fixed false -x 121 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 921 -y 114
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 -fixed false -x 742 -y 84
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 -fixed false -x 787 -y 54
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[11\] -fixed false -x 865 -y 69
set_location -inst_name Controler_0/Command_Decoder_0/cmd_CDb -fixed false -x 776 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1175 -y 145
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[5\] -fixed false -x 766 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[141\] -fixed false -x 79 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbU/b3_P_F_6_1_RNISERL2 -fixed false -x 51 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[286\] -fixed false -x 190 -y 37
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[7\] -fixed false -x 678 -y 52
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[30\] -fixed false -x 365 -y 25
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[26\] -fixed false -x 2117 -y 96
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[17\] -fixed false -x 662 -y 64
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[4\] -fixed false -x 702 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqp/b3_P_F_6_2_1_1_1 -fixed false -x 213 -y 30
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[23\] -fixed false -x 660 -y 43
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[15\] -fixed false -x 698 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 608 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[0\] -fixed false -x 49 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[67\] -fixed false -x 26 -y 16
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[3\] -fixed false -x 798 -y 55
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[1\] -fixed false -x 944 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[119\] -fixed false -x 218 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[13\] -fixed false -x 252 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[70\] -fixed false -x 86 -y 22
set_location -inst_name Controler_0/Command_Decoder_0/un1_decode_vector12_1_o4 -fixed false -x 775 -y 48
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg\[0\] -fixed false -x 785 -y 25
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2\[12\] -fixed false -x 719 -y 57
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 1249 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[4\] -fixed false -x 880 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[4\] -fixed false -x 1813 -y 202
set_location -inst_name Controler_0/Reset_Controler_0/EXT_HMC_Reset_N -fixed false -x 667 -y 57
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[8\] -fixed false -x 705 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2\[0\] -fixed false -x 762 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/dst_req_d_r -fixed false -x 278 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 1275 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[79\] -fixed false -x 52 -y 9
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 806 -y 175
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[34\] -fixed false -x 304 -y 9
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 78 -y 70
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[55\] -fixed false -x 1212 -y 246
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSq/b6_BATJwN_4 -fixed false -x 211 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 -fixed false -x 866 -y 142
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[11\] -fixed false -x 940 -y 175
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[19\] -fixed false -x 875 -y 16
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[11\] -fixed false -x 758 -y 37
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 -fixed false -x 748 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 1282 -y 136
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[0\] -fixed false -x 701 -y 58
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[0\] -fixed false -x 735 -y 85
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 942 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[32\] -fixed false -x 315 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[23\] -fixed false -x 301 -y 30
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13 -fixed false -x 611 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[103\] -fixed false -x 230 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 645 -y 16
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[20\] -fixed false -x 782 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 909 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[134\] -fixed false -x 69 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 885 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 694 -y 172
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[17\] -fixed false -x 704 -y 31
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[8\] -fixed false -x 678 -y 70
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[36\] -fixed false -x 785 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 857 -y 34
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[36\] -fixed false -x 803 -y 43
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 625 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[84\] -fixed false -x 36 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[0\] -fixed false -x 856 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[7\] -fixed false -x 912 -y 55
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[6\] -fixed false -x 600 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 647 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 710 -y 22
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[12\] -fixed false -x 804 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_4/o_11 -fixed false -x 211 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 641 -y 175
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[45\] -fixed false -x 388 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[428\] -fixed false -x 60 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 851 -y 97
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[50\] -fixed false -x 30 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 967 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[346\] -fixed false -x 267 -y 31
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_\[1\] -fixed false -x 765 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157 -fixed false -x 98 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[70\] -fixed false -x 33 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[138\] -fixed false -x 71 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[37\] -fixed false -x 716 -y 25
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[1\] -fixed false -x 660 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2\[5\] -fixed false -x 764 -y 91
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[5\] -fixed false -x 870 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[4\] -fixed false -x 855 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[7\] -fixed false -x 922 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[24\] -fixed false -x 305 -y 28
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[31\] -fixed false -x 728 -y 46
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[9\] -fixed false -x 610 -y 46
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_\[9\] -fixed false -x 738 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[13\] -fixed false -x 664 -y 51
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[14\] -fixed false -x 617 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[31\] -fixed false -x 139 -y 22
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0\[2\] -fixed false -x 880 -y 69
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI8DG01\[26\] -fixed false -x 918 -y 54
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 877 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJn/b6_BATJwN_4 -fixed false -x 106 -y 9
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[7\] -fixed false -x 643 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[2\] -fixed false -x 821 -y 31
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RE_d1 -fixed false -x 950 -y 79
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[9\] -fixed false -x 742 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[57\] -fixed false -x 141 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[175\] -fixed false -x 132 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[3\] -fixed false -x 400 -y 21
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[1\] -fixed false -x 693 -y 52
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 888 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 1238 -y 118
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_\[6\] -fixed false -x 1036 -y 127
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_\[3\] -fixed false -x 1033 -y 127
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[8\] -fixed false -x 169 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[182\] -fixed false -x 213 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 673 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[13\] -fixed false -x 687 -y 25
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[29\] -fixed false -x 726 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[43\] -fixed false -x 172 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[475\] -fixed false -x 98 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_1_0 -fixed false -x 243 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[94\] -fixed false -x 161 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 781 -y 73
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[21\] -fixed false -x 950 -y 51
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 -fixed false -x 789 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[93\] -fixed false -x 106 -y 36
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[41\] -fixed false -x 1189 -y 210
set_location -inst_name Controler_0/ADI_SPI_0/un1_state_reg_11_i_0 -fixed false -x 589 -y 48
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[32\] -fixed false -x 1277 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1\[10\] -fixed false -x 1071 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 846 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUl/b3_P_F_6_2_1_1_1 -fixed false -x 143 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE\[8\] -fixed false -x 375 -y 22
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[29\] -fixed false -x 850 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[1\] -fixed false -x 285 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO_0 -fixed false -x 855 -y 48
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 844 -y 52
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[3\] -fixed false -x 722 -y 145
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa -fixed false -x 822 -y 72
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[9\] -fixed false -x 822 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[398\] -fixed false -x 19 -y 25
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[0\] -fixed false -x 942 -y 175
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[18\] -fixed false -x 943 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[23\] -fixed false -x 679 -y 21
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UDRSH -fixed false -x 339 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2\[10\] -fixed false -x 1070 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 -fixed false -x 70 -y 69
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[1\] -fixed false -x 1242 -y 228
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[12\] -fixed false -x 685 -y 85
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5\[0\] -fixed false -x 758 -y 63
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 867 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[6\] -fixed false -x 1236 -y 256
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[17\] -fixed false -x 729 -y 58
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[22\] -fixed false -x 589 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[17\] -fixed false -x 292 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr\[2\] -fixed false -x 289 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1287 -y 153
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[5\] -fixed false -x 849 -y 72
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 848 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[20\] -fixed false -x 695 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr\[4\] -fixed false -x 292 -y 28
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6_1_0\[11\] -fixed false -x 640 -y 78
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[27\] -fixed false -x 109 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 874 -y 19
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[5\] -fixed false -x 809 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1636 -y 123
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[3\] -fixed false -x 777 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[17\] -fixed false -x 343 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1166 -y 145
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2\[4\] -fixed false -x 606 -y 75
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 -fixed false -x 870 -y 75
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[21\] -fixed false -x 738 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_1 -fixed false -x 84 -y 33
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[12\] -fixed false -x 625 -y 78
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[15\] -fixed false -x 699 -y 52
set_location -inst_name Controler_0/ADI_SPI_1/un1_tx_data_buffer\[5\] -fixed false -x 672 -y 48
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_2_1_1 -fixed false -x 434 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_y/o_10 -fixed false -x 176 -y 30
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[18\] -fixed false -x 774 -y 43
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[3\] -fixed false -x 604 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 875 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4 -fixed false -x 148 -y 24
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[27\] -fixed false -x 847 -y 10
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 968 -y 85
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[120\] -fixed false -x 127 -y 42
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[5\] -fixed false -x 634 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[2\] -fixed false -x 377 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 827 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[194\] -fixed false -x 91 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[128\] -fixed false -x 56 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 1054 -y 136
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 649 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[12\] -fixed false -x 709 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGI5/b6_BATJwN_4 -fixed false -x 189 -y 18
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs -fixed false -x 624 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s\[2\] -fixed false -x 306 -y 28
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 682 -y 106
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO\[11\] -fixed false -x 604 -y 18
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[8\] -fixed false -x 657 -y 88
set_location -inst_name Controler_0/Communication_CMD_MUX_0/un2_communication_req -fixed false -x 762 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_2_1_1 -fixed false -x 183 -y 42
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[35\] -fixed false -x 409 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[31\] -fixed false -x 155 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_1 -fixed false -x 35 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO\[1\] -fixed false -x 279 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[2\] -fixed false -x 1302 -y 193
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[82\] -fixed false -x 279 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 692 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[10\] -fixed false -x 655 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 840 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 624 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[98\] -fixed false -x 104 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[372\] -fixed false -x 247 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[27\] -fixed false -x 676 -y 88
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 708 -y 16
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0\[1\] -fixed false -x 628 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[20\] -fixed false -x 127 -y 25
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[43\] -fixed false -x 632 -y 282
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_2_1_1_1 -fixed false -x 40 -y 27
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[14\] -fixed false -x 657 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1255 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 733 -y 19
set_location -inst_name Controler_0/Command_Decoder_0/counter\[5\] -fixed false -x 722 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 1334 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1318 -y 157
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[7\] -fixed false -x 650 -y 73
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector\[7\] -fixed false -x 773 -y 97
set_location -inst_name Controler_0/ADI_SPI_1/tx_data_buffer_Z\[5\] -fixed false -x 672 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[103\] -fixed false -x 115 -y 37
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 686 -y 106
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIm/b6_BATJwN_4 -fixed false -x 212 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[7\] -fixed false -x 853 -y 21
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI6BG01\[25\] -fixed false -x 943 -y 54
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 -fixed false -x 814 -y 48
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[12\] -fixed false -x 556 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[132\] -fixed false -x 51 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[30\] -fixed false -x 832 -y 16
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2\[1\] -fixed false -x 767 -y 45
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[22\] -fixed false -x 948 -y 55
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[7\] -fixed false -x 608 -y 46
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_i_m2\[19\] -fixed false -x 721 -y 48
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[0\] -fixed false -x 692 -y 18
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[25\] -fixed false -x 734 -y 79
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[6\] -fixed false -x 769 -y 64
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[27\] -fixed false -x 808 -y 70
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_2_1_1_1 -fixed false -x 421 -y 21
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 -fixed false -x 663 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[12\] -fixed false -x 255 -y 15
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUDP11\[4\] -fixed false -x 1007 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 1241 -y 150
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[5\] -fixed false -x 227 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[32\] -fixed false -x 871 -y 66
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[40\] -fixed false -x 246 -y 43
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[11\] -fixed false -x 749 -y 36
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 -fixed false -x 780 -y 48
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[1\] -fixed false -x 620 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[99\] -fixed false -x 30 -y 42
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s\[4\] -fixed false -x 348 -y 31
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[18\] -fixed false -x 678 -y 73
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 873 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI91QG -fixed false -x 1291 -y 135
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[53\] -fixed false -x 211 -y 19
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_2_0_0_a2_1 -fixed false -x 636 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1316 -y 171
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 846 -y 37
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 963 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1251 -y 126
set_location -inst_name Controler_0/ADI_SPI_1/assert_data_3_0_a2 -fixed false -x 695 -y 45
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[17\] -fixed false -x 704 -y 55
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[0\] -fixed false -x 666 -y 57
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[14\] -fixed false -x 688 -y 61
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[10\] -fixed false -x 837 -y 69
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[18\] -fixed false -x 955 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[123\] -fixed false -x 188 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[73\] -fixed false -x 119 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[9\] -fixed false -x 922 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUn/b3_P_F_6_1 -fixed false -x 137 -y 24
set_location -inst_name Controler_0/Command_Decoder_0/counter\[4\] -fixed false -x 721 -y 43
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_23_iv_0\[31\] -fixed false -x 864 -y 6
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 650 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIA3NJ\[10\] -fixed false -x 271 -y 27
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[4\] -fixed false -x 2214 -y 213
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[49\] -fixed false -x 110 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[169\] -fixed false -x 74 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 955 -y 61
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[14\] -fixed false -x 951 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1313 -y 115
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY -fixed false -x 669 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_1 -fixed false -x 60 -y 27
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2 -fixed false -x 895 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[468\] -fixed false -x 104 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 598 -y 28
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[7\] -fixed false -x 779 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[146\] -fixed false -x 75 -y 10
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[40\] -fixed false -x 420 -y 22
set_location -inst_name Controler_0/ADI_SPI_1/counter\[1\] -fixed false -x 673 -y 43
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[8\] -fixed false -x 820 -y 61
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[13\] -fixed false -x 662 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[185\] -fixed false -x 218 -y 22
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg\[2\] -fixed false -x 781 -y 70
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[31\] -fixed false -x 761 -y 27
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[7\] -fixed false -x 616 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[23\] -fixed false -x 842 -y 60
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[56\] -fixed false -x 1534 -y 138
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[90\] -fixed false -x 16 -y 42
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNISINC1 -fixed false -x 693 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 1213 -y 144
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[10\] -fixed false -x 653 -y 73
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 954 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[2\] -fixed false -x 928 -y 61
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIETO11\[0\] -fixed false -x 985 -y 90
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_RNO\[0\] -fixed false -x 639 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/N_873_a2_5 -fixed false -x 220 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 794 -y 64
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[4\] -fixed false -x 694 -y 87
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[25\] -fixed false -x 674 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[30\] -fixed false -x 858 -y 66
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1238 -y 175
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[15\] -fixed false -x 763 -y 42
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse -fixed false -x 832 -y 45
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[0\] -fixed false -x 814 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[0\] -fixed false -x 1381 -y 151
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[113\] -fixed false -x 114 -y 42
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o3\[8\] -fixed false -x 387 -y 33
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 871 -y 58
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[2\] -fixed false -x 769 -y 61
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[124\] -fixed false -x 106 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_1_0 -fixed false -x 144 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[63\] -fixed false -x 27 -y 15
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[17\] -fixed false -x 1053 -y 180
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[1\] -fixed false -x 716 -y 63
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 771 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[5\] -fixed false -x 728 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[13\] -fixed false -x 841 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[127\] -fixed false -x 39 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 854 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[46\] -fixed false -x 176 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 918 -y 79
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 603 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAm/b3_P_F_6_1_0 -fixed false -x 71 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbJ/b3_P_F_6_1_0_RNIC8OM2 -fixed false -x 16 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 666 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO\[0\] -fixed false -x 647 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 643 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[0\] -fixed false -x 821 -y 61
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_r_lnxob/o -fixed false -x 439 -y 21
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 -fixed false -x 780 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[28\] -fixed false -x 698 -y 21
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[17\] -fixed false -x 781 -y 45
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[2\] -fixed false -x 639 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2\[3\] -fixed false -x 1046 -y 118
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[5\] -fixed false -x 958 -y 54
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNO\[3\] -fixed false -x 751 -y 9
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[6\] -fixed false -x 943 -y 79
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[14\] -fixed false -x 878 -y 10
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[15\] -fixed false -x 830 -y 61
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[10\] -fixed false -x 820 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b6_BATJwN_4 -fixed false -x 245 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[12\] -fixed false -x 863 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[192\] -fixed false -x 231 -y 46
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[12\] -fixed false -x 691 -y 85
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/un1_m3 -fixed false -x 389 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 -fixed false -x 942 -y 42
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed -fixed false -x 785 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbV/b3_P_F_6_1_0 -fixed false -x 35 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[29\] -fixed false -x 166 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[1\] -fixed false -x 722 -y 124
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_\[5\] -fixed false -x 1035 -y 127
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 638 -y 30
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[17\] -fixed false -x 1240 -y 192
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk -fixed false -x 693 -y 61
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 1235 -y 151
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[9\] -fixed false -x 753 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[120\] -fixed false -x 302 -y 34
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_0 -fixed false -x 700 -y 78
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[18\] -fixed false -x 328 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 878 -y 25
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[42\] -fixed false -x 804 -y 228
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[495\] -fixed false -x 111 -y 34
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[17\] -fixed false -x 327 -y 19
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[23\] -fixed false -x 683 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_2_1_1_1 -fixed false -x 160 -y 39
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 1016 -y 91
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_2_1_1_1 -fixed false -x 153 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b6_BATJwN_4 -fixed false -x 35 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[2\] -fixed false -x 880 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2\[20\] -fixed false -x 942 -y 45
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[21\] -fixed false -x 1029 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 1292 -y 135
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk1.b9_PSyil9s_2 -fixed false -x 260 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[4\] -fixed false -x 803 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 645 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[446\] -fixed false -x 70 -y 34
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_2\[6\] -fixed false -x 655 -y 57
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[6\] -fixed false -x 645 -y 52
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 957 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[80\] -fixed false -x 93 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 -fixed false -x 845 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 1327 -y 124
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[16\] -fixed false -x 660 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 697 -y 172
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[1\] -fixed false -x 746 -y 54
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 657 -y 22
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[19\] -fixed false -x 991 -y 184
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.un8_b7_nYhI39s_RNIJ9IS6 -fixed false -x 362 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_2_1_1 -fixed false -x 179 -y 36
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[0\] -fixed false -x 804 -y 76
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[7\] -fixed false -x 1004 -y 91
set_location -inst_name Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs -fixed false -x 588 -y 72
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[8\] -fixed false -x 622 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[93\] -fixed false -x 97 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[21\] -fixed false -x 443 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[34\] -fixed false -x 877 -y 64
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 870 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_1 -fixed false -x 165 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/N_873_a2_1 -fixed false -x 304 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUe/b3_P_F_6_2_1_1_1 -fixed false -x 108 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[14\] -fixed false -x 833 -y 64
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 739 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 875 -y 75
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[30\] -fixed false -x 733 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[127\] -fixed false -x 301 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[20\] -fixed false -x 639 -y 24
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[19\] -fixed false -x 716 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRS/b3_P_F_6_2_1_1 -fixed false -x 84 -y 15
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0\[1\] -fixed false -x 886 -y 69
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[30\] -fixed false -x 758 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 881 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[39\] -fixed false -x 657 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[29\] -fixed false -x 878 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 1278 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_2_1_1 -fixed false -x 154 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1295 -y 151
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0\[6\] -fixed false -x 348 -y 33
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[12\] -fixed false -x 630 -y 76
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[12\] -fixed false -x 366 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[90\] -fixed false -x 163 -y 25
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[17\] -fixed false -x 815 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr\[3\] -fixed false -x 296 -y 28
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18 -fixed false -x 632 -y 42
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[117\] -fixed false -x 81 -y 19
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data_RNIN92P2\[7\] -fixed false -x 604 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSp/b3_P_F_6_1 -fixed false -x 239 -y 15
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[3\] -fixed false -x 596 -y 76
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[38\] -fixed false -x 702 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[161\] -fixed false -x 78 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[21\] -fixed false -x 247 -y 15
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[11\] -fixed false -x 703 -y 61
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[7\] -fixed false -x 178 -y 28
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[53\] -fixed false -x 37 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 888 -y 43
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[33\] -fixed false -x 918 -y 315
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1171 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[148\] -fixed false -x 296 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[0\] -fixed false -x 168 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_1_0 -fixed false -x 47 -y 21
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[17\] -fixed false -x 1031 -y 184
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[1\] -fixed false -x 709 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[25\] -fixed false -x 680 -y 27
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[1\] -fixed false -x 387 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[138\] -fixed false -x 82 -y 43
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_3 -fixed false -x 656 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[26\] -fixed false -x 111 -y 9
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UDRUPD -fixed false -x 602 -y 57
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[3\] -fixed false -x 357 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[151\] -fixed false -x 92 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 936 -y 57
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data\[6\] -fixed false -x 912 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[392\] -fixed false -x 29 -y 19
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[1\] -fixed false -x 617 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b6_BATJwN_4 -fixed false -x 191 -y 36
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO\[2\] -fixed false -x 606 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[439\] -fixed false -x 56 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[22\] -fixed false -x 649 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 947 -y 49
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[14\] -fixed false -x 697 -y 52
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 840 -y 67
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[137\] -fixed false -x 183 -y 25
set_location -inst_name Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0 -fixed false -x 646 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_2_1_1 -fixed false -x 63 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 768 -y 127
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_0\[1\] -fixed false -x 1140 -y 174
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[20\] -fixed false -x 736 -y 54
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert -fixed false -x 775 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIn/b3_P_F_6_2_1_1 -fixed false -x 199 -y 15
set_location -inst_name Controler_0/Command_Decoder_0/counter\[18\] -fixed false -x 735 -y 43
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO\[13\] -fixed false -x 665 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[75\] -fixed false -x 102 -y 10
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[18\] -fixed false -x 836 -y 73
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b12_2_St6KCa_jHv\[0\] -fixed false -x 373 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 1309 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 647 -y 31
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[3\] -fixed false -x 678 -y 55
set_location -inst_name Controler_0/ADI_SPI_1/un1_tx_data_buffer\[4\] -fixed false -x 677 -y 48
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[39\] -fixed false -x 389 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[12\] -fixed false -x 896 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT\[7\] -fixed false -x 321 -y 31
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16 -fixed false -x 635 -y 42
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[1\] -fixed false -x 745 -y 82
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[12\] -fixed false -x 379 -y 22
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[11\] -fixed false -x 934 -y 69
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[21\] -fixed false -x 1239 -y 255
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[15\] -fixed false -x 22 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 813 -y 61
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[158\] -fixed false -x 163 -y 19
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[6\] -fixed false -x 649 -y 34
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[11\] -fixed false -x 1019 -y 183
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[15\] -fixed false -x 296 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5\[10\] -fixed false -x 725 -y 90
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[6\] -fixed false -x 942 -y 79
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[20\] -fixed false -x 735 -y 18
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 -fixed false -x 824 -y 33
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 967 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH9\[7\] -fixed false -x 304 -y 22
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[0\] -fixed false -x 820 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[162\] -fixed false -x 294 -y 46
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[5\] -fixed false -x 676 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[65\] -fixed false -x 270 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[3\] -fixed false -x 396 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 774 -y 69
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 57 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[517\] -fixed false -x 168 -y 34
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg\[4\] -fixed false -x 747 -y 46
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[24\] -fixed false -x 331 -y 31
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_\[4\] -fixed false -x 709 -y 127
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[10\] -fixed false -x 739 -y 88
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 957 -y 46
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1\[0\] -fixed false -x 757 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[159\] -fixed false -x 293 -y 46
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_RNIFGUM\[0\] -fixed false -x 744 -y 45
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0_i_2 -fixed false -x 777 -y 48
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 769 -y 69
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[1\] -fixed false -x 799 -y 76
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2\[21\] -fixed false -x 939 -y 45
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse_d1 -fixed false -x 866 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 868 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[386\] -fixed false -x 26 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 882 -y 54
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[1\] -fixed false -x 781 -y 48
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[9\] -fixed false -x 894 -y 64
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[5\] -fixed false -x 659 -y 49
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 877 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1230 -y 183
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[15\] -fixed false -x 751 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_o2 -fixed false -x 917 -y 48
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 909 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1164 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[9\] -fixed false -x 288 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[6\] -fixed false -x 1398 -y 175
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[3\] -fixed false -x 679 -y 54
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[0\] -fixed false -x 774 -y 45
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[27\] -fixed false -x 701 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr_RNO\[1\] -fixed false -x 360 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 693 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/src_ack -fixed false -x 285 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 842 -y 142
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[5\] -fixed false -x 656 -y 34
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[9\] -fixed false -x 1233 -y 198
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[28\] -fixed false -x 314 -y 16
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 -fixed false -x 782 -y 33
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[59\] -fixed false -x 2190 -y 96
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[8\] -fixed false -x 610 -y 21
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[7\] -fixed false -x 1123 -y 166
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[427\] -fixed false -x 62 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0\[8\] -fixed false -x 985 -y 106
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[8\] -fixed false -x 648 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[25\] -fixed false -x 134 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[8\] -fixed false -x 815 -y 63
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[14\] -fixed false -x 1289 -y 199
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 730 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 690 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2\[6\] -fixed false -x 1097 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[21\] -fixed false -x 829 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 640 -y 106
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b5_uU_cL16 -fixed false -x 277 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 822 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_1_RNI41KH2 -fixed false -x 23 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[14\] -fixed false -x 954 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[0\] -fixed false -x 241 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAe/b3_P_F_6_1_RNIPS0G3 -fixed false -x 44 -y 6
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1239 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 1218 -y 150
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[72\] -fixed false -x 61 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[13\] -fixed false -x 223 -y 43
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2\[3\] -fixed false -x 595 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[6\] -fixed false -x 753 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[348\] -fixed false -x 266 -y 31
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[3\] -fixed false -x 685 -y 52
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 740 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 729 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[7\] -fixed false -x 858 -y 43
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[145\] -fixed false -x 192 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b4_oYh0\[0\] -fixed false -x 274 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[52\] -fixed false -x 267 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_2_1_1_1 -fixed false -x 257 -y 36
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[0\] -fixed false -x 676 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_i_RNIRFRCH\[0\] -fixed false -x 256 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1155 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[23\] -fixed false -x 116 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[22\] -fixed false -x 289 -y 15
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1 -fixed false -x 630 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1248 -y 129
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 781 -y 79
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_6_RNIBOAU5 -fixed false -x 364 -y 3
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[168\] -fixed false -x 152 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1216 -y 154
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[19\] -fixed false -x 798 -y 43
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 867 -y 61
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[9\] -fixed false -x 735 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[72\] -fixed false -x 108 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRS/b3_P_F_6_1_0_RNILDCA2 -fixed false -x 95 -y 15
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 -fixed false -x 764 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[14\] -fixed false -x 736 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[9\] -fixed false -x 928 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 1215 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[9\] -fixed false -x 1240 -y 175
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[4\] -fixed false -x 630 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1238 -y 136
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[11\] -fixed false -x 638 -y 55
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[10\] -fixed false -x 634 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 697 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[5\] -fixed false -x 857 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 968 -y 48
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2\[2\] -fixed false -x 611 -y 18
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[51\] -fixed false -x 1558 -y 150
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[17\] -fixed false -x 866 -y 10
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 667 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 810 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[151\] -fixed false -x 131 -y 28
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIATCE1\[6\] -fixed false -x 733 -y 48
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[11\] -fixed false -x 791 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 612 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 711 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk3.b8_vABZ3qsY_RNO -fixed false -x 303 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[144\] -fixed false -x 187 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[120\] -fixed false -x 246 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 872 -y 61
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[9\] -fixed false -x 610 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[7\] -fixed false -x 715 -y 88
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[15\] -fixed false -x 340 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 848 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUS/b3_P_F_6_2_1_1_1 -fixed false -x 115 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[18\] -fixed false -x 856 -y 73
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[7\] -fixed false -x 803 -y 76
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[4\] -fixed false -x 666 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[37\] -fixed false -x 155 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[24\] -fixed false -x 745 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 938 -y 52
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[9\] -fixed false -x 878 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[56\] -fixed false -x 211 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[89\] -fixed false -x 317 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[10\] -fixed false -x 353 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[88\] -fixed false -x 15 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAq/b3_P_F_6_1 -fixed false -x 32 -y 6
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value\[0\] -fixed false -x 634 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 705 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[9\] -fixed false -x 381 -y 31
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter_n4 -fixed false -x 817 -y 72
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[10\] -fixed false -x 640 -y 60
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[17\] -fixed false -x 1266 -y 193
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1244 -y 136
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[23\] -fixed false -x 831 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 758 -y 79
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[30\] -fixed false -x 925 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 873 -y 58
set_location -inst_name Controler_0/ADI_SPI_1/divider_enable_RNI29DG -fixed false -x 698 -y 48
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[10\] -fixed false -x 927 -y 48
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[21\] -fixed false -x 730 -y 52
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 953 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 859 -y 76
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[11\] -fixed false -x 788 -y 57
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[11\] -fixed false -x 1556 -y 175
set_location -inst_name Controler_0/REGISTERS_0/state_reg_RNO\[4\] -fixed false -x 757 -y 48
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[28\] -fixed false -x 951 -y 49
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 889 -y 78
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[8\] -fixed false -x 725 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[20\] -fixed false -x 785 -y 64
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[23\] -fixed false -x 810 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[9\] -fixed false -x 883 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.genblk1\[1\].b13_oRB_MqCD2_t_x\[1\] -fixed false -x 251 -y 22
set_location -inst_name UART_Protocol_1/mko_0/counter\[1\] -fixed false -x 721 -y 73
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[11\] -fixed false -x 300 -y 16
set_location -inst_name Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2 -fixed false -x 644 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[123\] -fixed false -x 38 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 1201 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[75\] -fixed false -x 269 -y 37
set_location -inst_name Controler_0/Reset_Controler_0/state_reg_ns_a2\[4\] -fixed false -x 686 -y 54
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[79\] -fixed false -x 178 -y 37
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[5\] -fixed false -x 654 -y 60
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[14\] -fixed false -x 953 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[8\] -fixed false -x 765 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[35\] -fixed false -x 245 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[34\] -fixed false -x 412 -y 19
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[14\] -fixed false -x 689 -y 75
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 876 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH9\[5\] -fixed false -x 301 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqS/b3_P_F_6_1_0 -fixed false -x 222 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[14\] -fixed false -x 890 -y 57
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state\[9\] -fixed false -x 860 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 966 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_2_1_1 -fixed false -x 82 -y 36
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 853 -y 76
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[24\] -fixed false -x 822 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[88\] -fixed false -x 157 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[13\] -fixed false -x 291 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[3\] -fixed false -x 920 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[55\] -fixed false -x 159 -y 9
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[2\] -fixed false -x 603 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 866 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[48\] -fixed false -x 189 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGS5/b6_BATJwN_4 -fixed false -x 226 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_1_RNI1F542 -fixed false -x 233 -y 30
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[20\] -fixed false -x 724 -y 49
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[4\] -fixed false -x 747 -y 30
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[8\] -fixed false -x 709 -y 85
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[7\] -fixed false -x 607 -y 30
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2\[3\] -fixed false -x 636 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b6_BATJwN_4 -fixed false -x 190 -y 27
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[2\] -fixed false -x 936 -y 81
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 900 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3\[1\] -fixed false -x 281 -y 27
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[19\] -fixed false -x 726 -y 57
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 -fixed false -x 1216 -y 150
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[5\] -fixed false -x 258 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_1_0 -fixed false -x 61 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 969 -y 63
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[0\] -fixed false -x 962 -y 48
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 949 -y 45
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[5\] -fixed false -x 405 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1526 -y 139
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 870 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b6_BATJwN_4 -fixed false -x 106 -y 33
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO\[12\] -fixed false -x 654 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[277\] -fixed false -x 65 -y 37
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[2\] -fixed false -x 867 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[24\] -fixed false -x 751 -y 28
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[0\] -fixed false -x 664 -y 57
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[177\] -fixed false -x 41 -y 10
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[29\] -fixed false -x 663 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 872 -y 24
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[11\] -fixed false -x 653 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[25\] -fixed false -x 128 -y 25
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[21\] -fixed false -x 730 -y 79
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 687 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 1346 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[7\] -fixed false -x 686 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSm/b6_BATJwN_4 -fixed false -x 90 -y 9
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[2\] -fixed false -x 700 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[6\] -fixed false -x 247 -y 28
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[19\] -fixed false -x 721 -y 49
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[9\] -fixed false -x 699 -y 82
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[14\] -fixed false -x 723 -y 79
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 796 -y 37
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[27\] -fixed false -x 512 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 908 -y 115
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg\[2\] -fixed false -x 752 -y 46
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS\[4\] -fixed false -x 813 -y 36
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[26\] -fixed false -x 931 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_1 -fixed false -x 190 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 911 -y 115
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_1_0_RNILLKF2 -fixed false -x 235 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_0_0\[4\] -fixed false -x 274 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[100\] -fixed false -x 27 -y 43
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[7\] -fixed false -x 604 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[180\] -fixed false -x 253 -y 46
set_location -inst_name Controler_0/ADI_SPI_1/counter\[5\] -fixed false -x 686 -y 43
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[2\] -fixed false -x 841 -y 22
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[14\] -fixed false -x 723 -y 52
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ14_0_RNIBUQH1 -fixed false -x 393 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[29\] -fixed false -x 151 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[26\] -fixed false -x 336 -y 7
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[2\] -fixed false -x 663 -y 58
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[2\] -fixed false -x 709 -y 64
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[2\] -fixed false -x 717 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[123\] -fixed false -x 194 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[3\] -fixed false -x 920 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJq/b3_P_F_6_1 -fixed false -x 42 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[15\] -fixed false -x 889 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 881 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[28\] -fixed false -x 780 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[4\] -fixed false -x 363 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 889 -y 75
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2 -fixed false -x 339 -y 19
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data\[13\] -fixed false -x 922 -y 57
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[6\] -fixed false -x 766 -y 43
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_0 -fixed false -x 691 -y 102
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[38\] -fixed false -x 65 -y 16
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[7\] -fixed false -x 714 -y 58
set_location -inst_name Controler_0/Command_Decoder_0/cmd_data_RNIGJ4S2\[15\] -fixed false -x 627 -y 81
set_location -inst_name Controler_0/ADI_SPI_0/state_reg\[3\] -fixed false -x 637 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[10\] -fixed false -x 273 -y 18
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[55\] -fixed false -x 261 -y 180
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_18_iv_0\[31\] -fixed false -x 876 -y 6
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 910 -y 82
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[8\] -fixed false -x 658 -y 61
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_0\[8\] -fixed false -x 638 -y 78
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[28\] -fixed false -x 936 -y 61
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2\[2\] -fixed false -x 763 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[97\] -fixed false -x 137 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[7\] -fixed false -x 16 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[187\] -fixed false -x 230 -y 46
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[32\] -fixed false -x 1172 -y 150
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 889 -y 42
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNIGMLH\[4\] -fixed false -x 673 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[467\] -fixed false -x 107 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[40\] -fixed false -x 189 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_104 -fixed false -x 122 -y 24
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[13\] -fixed false -x 661 -y 84
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 627 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ\[4\] -fixed false -x 249 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 1322 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 953 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[85\] -fixed false -x 44 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 963 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 769 -y 127
set_location -inst_name ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_0_a2_0_1 -fixed false -x 341 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_0_0 -fixed false -x 140 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 906 -y 82
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[17\] -fixed false -x 820 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b7_OSr_J90_RNO -fixed false -x 278 -y 21
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 -fixed false -x 783 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMKPL\[4\] -fixed false -x 620 -y 15
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[42\] -fixed false -x 1194 -y 210
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[6\] -fixed false -x 808 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[36\] -fixed false -x 124 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 944 -y 48
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_RNO\[0\] -fixed false -x 995 -y 180
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[10\] -fixed false -x 641 -y 79
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr\[2\] -fixed false -x 339 -y 28
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 971 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[11\] -fixed false -x 224 -y 46
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1 -fixed false -x 1118 -y 168
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[18\] -fixed false -x 766 -y 84
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[0\] -fixed false -x 625 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_2_RNI7OAU5 -fixed false -x 374 -y 6
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIHC4R1\[2\] -fixed false -x 772 -y 96
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[131\] -fixed false -x 82 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[35\] -fixed false -x 670 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[108\] -fixed false -x 221 -y 28
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[25\] -fixed false -x 1025 -y 115
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7_1\[12\] -fixed false -x 696 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSd/b3_P_F_6_1_0_RNIAC6H2 -fixed false -x 102 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[445\] -fixed false -x 68 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 842 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[37\] -fixed false -x 711 -y 18
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[6\] -fixed false -x 1281 -y 199
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[9\] -fixed false -x 784 -y 25
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[12\] -fixed false -x 718 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b20_i2WM2X_F8tsl_Ae1cdJ4 -fixed false -x 168 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_5 -fixed false -x 371 -y 3
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_1_0 -fixed false -x 175 -y 36
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[0\] -fixed false -x 1006 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[121\] -fixed false -x 163 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 942 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[21\] -fixed false -x 132 -y 25
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_a2_2\[0\] -fixed false -x 757 -y 45
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 834 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_4 -fixed false -x 212 -y 36
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[1\] -fixed false -x 670 -y 58
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 722 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 1286 -y 142
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 961 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[486\] -fixed false -x 185 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[154\] -fixed false -x 291 -y 43
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[9\] -fixed false -x 914 -y 81
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit -fixed false -x 687 -y 61
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[22\] -fixed false -x 733 -y 55
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[12\] -fixed false -x 674 -y 46
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[0\] -fixed false -x 790 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbA/b3_P_F_6_2_1_1 -fixed false -x 50 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 1197 -y 145
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[6\] -fixed false -x 1566 -y 315
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 674 -y 28
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_\[6\] -fixed false -x 1059 -y 124
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_\[3\] -fixed false -x 1056 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[10\] -fixed false -x 1162 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[115\] -fixed false -x 205 -y 31
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2_0\[3\] -fixed false -x 892 -y 48
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 861 -y 76
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[112\] -fixed false -x 143 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRS/b6_BATJwN_4 -fixed false -x 91 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty -fixed false -x 792 -y 70
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[5\] -fixed false -x 797 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSd/b3_P_F_6_1 -fixed false -x 106 -y 15
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[18\] -fixed false -x 762 -y 90
set_location -inst_name Controler_0/Reset_Controler_0/un4_write_signal_0_a2_1 -fixed false -x 626 -y 69
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit\[0\] -fixed false -x 661 -y 31
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[29\] -fixed false -x 810 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_2_1_1_1 -fixed false -x 170 -y 33
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[5\] -fixed false -x 602 -y 73
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 730 -y 16
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[4\] -fixed false -x 761 -y 61
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[6\] -fixed false -x 648 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 1200 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 841 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[36\] -fixed false -x 124 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[8\] -fixed false -x 204 -y 28
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 -fixed false -x 781 -y 51
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[13\] -fixed false -x 945 -y 55
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[24\] -fixed false -x 747 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 1202 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 854 -y 25
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[10\] -fixed false -x 1206 -y 192
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[6\] -fixed false -x 1156 -y 172
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2\[2\] -fixed false -x 618 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0\[7\] -fixed false -x 992 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 1228 -y 151
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 860 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[5\] -fixed false -x 872 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[97\] -fixed false -x 132 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[206\] -fixed false -x 83 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 -fixed false -x 805 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[11\] -fixed false -x 727 -y 127
set_location -inst_name Controler_0/Reset_Controler_0/state_reg\[5\] -fixed false -x 693 -y 55
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data_RNIKSCN\[6\] -fixed false -x 680 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_174 -fixed false -x 147 -y 24
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[22\] -fixed false -x 331 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[17\] -fixed false -x 701 -y 31
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN -fixed false -x 739 -y 10
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[4\] -fixed false -x 673 -y 85
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIp/b3_P_F_6_1_RNI8DB52 -fixed false -x 180 -y 18
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[35\] -fixed false -x 400 -y 16
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[15\] -fixed false -x 694 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[471\] -fixed false -x 99 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[85\] -fixed false -x 44 -y 31
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[1\] -fixed false -x 818 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 82 -y 70
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 877 -y 57
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[39\] -fixed false -x 393 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[23\] -fixed false -x 126 -y 25
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[27\] -fixed false -x 748 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[34\] -fixed false -x 129 -y 10
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[18\] -fixed false -x 1033 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[14\] -fixed false -x 138 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[42\] -fixed false -x 168 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[41\] -fixed false -x 123 -y 10
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1626 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[7\] -fixed false -x 947 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 1288 -y 154
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[438\] -fixed false -x 57 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[8\] -fixed false -x 708 -y 85
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 866 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[6\] -fixed false -x 241 -y 19
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[8\] -fixed false -x 707 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[377\] -fixed false -x 232 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b3_nfs\[2\] -fixed false -x 370 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[342\] -fixed false -x 273 -y 34
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1\[31\] -fixed false -x 832 -y 60
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[15\] -fixed false -x 722 -y 58
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 624 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[37\] -fixed false -x 913 -y 64
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[9\] -fixed false -x 615 -y 82
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data\[7\] -fixed false -x 902 -y 60
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[1\] -fixed false -x 399 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUl/b3_P_F_6_1_0_RNINOKL3 -fixed false -x 142 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGI5/b3_P_F_6_1 -fixed false -x 188 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[89\] -fixed false -x 91 -y 37
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3\[7\] -fixed false -x 960 -y 78
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[14\] -fixed false -x 883 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIV/b3_P_F_6_2_1_1 -fixed false -x 177 -y 15
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[18\] -fixed false -x 834 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[109\] -fixed false -x 210 -y 34
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[13\] -fixed false -x 629 -y 73
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[4\] -fixed false -x 998 -y 180
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[3\] -fixed false -x 620 -y 21
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[11\] -fixed false -x 555 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[31\] -fixed false -x 645 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_2_1_1_1 -fixed false -x 90 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_o2_RNI0AIF1\[13\] -fixed false -x 257 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[10\] -fixed false -x 811 -y 63
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 847 -y 45
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[2\] -fixed false -x 639 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1213 -y 154
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_2_1_1_1 -fixed false -x 425 -y 18
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[6\] -fixed false -x 775 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 811 -y 30
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/STX_Detect -fixed false -x 782 -y 25
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1\[23\] -fixed false -x 1034 -y 96
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 966 -y 49
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[11\] -fixed false -x 745 -y 61
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 851 -y 51
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b7_obT_wvW -fixed false -x 360 -y 36
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 942 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGI5/b3_P_F_6_2_1_1_1 -fixed false -x 190 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI204F1\[4\] -fixed false -x 647 -y 15
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/memre_i_o2 -fixed false -x 955 -y 78
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[5\] -fixed false -x 841 -y 45
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[25\] -fixed false -x 827 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_2_1_1 -fixed false -x 177 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[148\] -fixed false -x 74 -y 10
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[21\] -fixed false -x 806 -y 57
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[40\] -fixed false -x 387 -y 7
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_2\[3\] -fixed false -x 661 -y 51
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 -fixed false -x 777 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_1 -fixed false -x 163 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs\[4\] -fixed false -x 290 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[27\] -fixed false -x 704 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 839 -y 34
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[42\] -fixed false -x 389 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqe/b3_P_F_6_2_1_1 -fixed false -x 221 -y 27
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[9\] -fixed false -x 177 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[23\] -fixed false -x 656 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAd/b3_P_F_6_1_0_RNIOT7P3 -fixed false -x 44 -y 9
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[6\] -fixed false -x 649 -y 73
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[31\] -fixed false -x 832 -y 7
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[9\] -fixed false -x 658 -y 82
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i -fixed false -x 666 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[7\] -fixed false -x 879 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 852 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[4\] -fixed false -x 808 -y 31
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[18\] -fixed false -x 762 -y 30
set_location -inst_name I_1/U0_RGB1 -fixed false -x 580 -y 41
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc -fixed false -x 216 -y 42
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[4\] -fixed false -x 821 -y 78
set_location -inst_name Controler_0/Command_Decoder_0/counter\[10\] -fixed false -x 727 -y 43
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 844 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[297\] -fixed false -x 174 -y 40
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2\[25\] -fixed false -x 941 -y 45
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 1338 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 1349 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1\[4\] -fixed false -x 989 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 1310 -y 157
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[9\] -fixed false -x 661 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1308 -y 156
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[163\] -fixed false -x 207 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 -fixed false -x 850 -y 54
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[8\] -fixed false -x 647 -y 52
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[37\] -fixed false -x 914 -y 63
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 889 -y 73
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[28\] -fixed false -x 743 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3ce\[9\] -fixed false -x 353 -y 33
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_21_iv\[31\] -fixed false -x 883 -y 9
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[14\] -fixed false -x 828 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUe/b3_P_F_6_1 -fixed false -x 110 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1160 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqn/b3_P_F_6_1_RNIBTUB2 -fixed false -x 196 -y 27
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[25\] -fixed false -x 1938 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUl/b3_P_F_6_1 -fixed false -x 136 -y 15
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7_1\[4\] -fixed false -x 678 -y 63
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 834 -y 75
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[14\] -fixed false -x 633 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[54\] -fixed false -x 128 -y 19
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[7\] -fixed false -x 797 -y 42
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[53\] -fixed false -x 1202 -y 228
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO\[5\] -fixed false -x 659 -y 48
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[38\] -fixed false -x 781 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[190\] -fixed false -x 186 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[106\] -fixed false -x 164 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_102 -fixed false -x 55 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 811 -y 55
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[5\] -fixed false -x 608 -y 79
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain\[0\] -fixed false -x 608 -y 58
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 759 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[179\] -fixed false -x 85 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 764 -y 22
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 -fixed false -x 785 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 1236 -y 171
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[59\] -fixed false -x 269 -y 43
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[154\] -fixed false -x 159 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 1328 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 664 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[30\] -fixed false -x 727 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 952 -y 70
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[5\] -fixed false -x 779 -y 45
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[0\] -fixed false -x 659 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[28\] -fixed false -x 303 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0\[9\] -fixed false -x 994 -y 109
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[13\] -fixed false -x 15 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[6\] -fixed false -x 373 -y 30
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[6\] -fixed false -x 1515 -y 288
set_location -inst_name I_1_CLK_GATING_AND2 -fixed false -x 73 -y 3
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[13\] -fixed false -x 691 -y 61
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 786 -y 144
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[0\] -fixed false -x 755 -y 88
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIDDJ32\[3\] -fixed false -x 688 -y 105
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3ce\[9\] -fixed false -x 255 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_131 -fixed false -x 205 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[10\] -fixed false -x 881 -y 16
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3_0\[6\] -fixed false -x 752 -y 51
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty -fixed false -x 793 -y 25
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 -fixed false -x 760 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[388\] -fixed false -x 30 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[9\] -fixed false -x 505 -y 97
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[4\] -fixed false -x 348 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[102\] -fixed false -x 90 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[108\] -fixed false -x 205 -y 33
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[17\] -fixed false -x 809 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[106\] -fixed false -x 113 -y 42
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[15\] -fixed false -x 634 -y 52
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 762 -y 76
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 -fixed false -x 716 -y 72
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[9\] -fixed false -x 652 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2\[7\] -fixed false -x 1060 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 919 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbS/b3_P_F_6_2_1_1 -fixed false -x 68 -y 36
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14 -fixed false -x 604 -y 58
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[3\] -fixed false -x 690 -y 87
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 630 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGId/b3_P_F_6_2_1_1 -fixed false -x 179 -y 15
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[7\] -fixed false -x 834 -y 61
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 -fixed false -x 788 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 1297 -y 118
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_7/o_11 -fixed false -x 255 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 804 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[102\] -fixed false -x 173 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_23 -fixed false -x 385 -y 18
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[12\] -fixed false -x 655 -y 73
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[3\] -fixed false -x 841 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[136\] -fixed false -x 292 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 884 -y 151
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 795 -y 37
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[9\] -fixed false -x 860 -y 10
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_9 -fixed false -x 637 -y 51
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK\[5\] -fixed false -x 609 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 1246 -y 138
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[4\] -fixed false -x 748 -y 82
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[37\] -fixed false -x 686 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 951 -y 52
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 683 -y 106
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[83\] -fixed false -x 38 -y 31
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[2\] -fixed false -x 670 -y 36
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[5\] -fixed false -x 1007 -y 180
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[21\] -fixed false -x 763 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 846 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[125\] -fixed false -x 165 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[2\] -fixed false -x 14 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[163\] -fixed false -x 74 -y 31
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[7\] -fixed false -x 765 -y 43
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_RNO\[0\] -fixed false -x 1034 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[184\] -fixed false -x 102 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 831 -y 76
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[1\] -fixed false -x 616 -y 79
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[19\] -fixed false -x 1565 -y 132
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 851 -y 37
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[11\] -fixed false -x 819 -y 79
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 674 -y 106
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[1\] -fixed false -x 720 -y 90
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[6\] -fixed false -x 707 -y 55
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[0\] -fixed false -x 607 -y 82
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[14\] -fixed false -x 939 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[16\] -fixed false -x 855 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[104\] -fixed false -x 117 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[8\] -fixed false -x 815 -y 64
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[12\] -fixed false -x 684 -y 61
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[21\] -fixed false -x 768 -y 42
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[58\] -fixed false -x 376 -y 42
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[25\] -fixed false -x 831 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[155\] -fixed false -x 203 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[49\] -fixed false -x 180 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 689 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 -fixed false -x 831 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRq/b6_BATJwN_4 -fixed false -x 86 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_172 -fixed false -x 132 -y 21
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[24\] -fixed false -x 946 -y 69
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 894 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[14\] -fixed false -x 363 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[18\] -fixed false -x 242 -y 15
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_3_iv_0\[31\] -fixed false -x 836 -y 6
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 807 -y 55
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[12\] -fixed false -x 375 -y 34
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[5\] -fixed false -x 809 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJV/b3_P_F_6_1_0_RNIEBFO2 -fixed false -x 101 -y 9
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_1\[10\] -fixed false -x 1407 -y 103
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa -fixed false -x 1145 -y 171
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[25\] -fixed false -x 734 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbq/b6_BATJwN_4 -fixed false -x 43 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[28\] -fixed false -x 403 -y 7
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[14\] -fixed false -x 660 -y 27
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_\[5\] -fixed false -x 1058 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[158\] -fixed false -x 96 -y 28
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[8\] -fixed false -x 1241 -y 255
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[3\] -fixed false -x 842 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[10\] -fixed false -x 936 -y 63
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[6\] -fixed false -x 802 -y 61
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[15\] -fixed false -x 721 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1171 -y 175
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0_i_0 -fixed false -x 774 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbq/b3_P_F_6_1 -fixed false -x 40 -y 36
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 850 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[129\] -fixed false -x 58 -y 25
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[2\] -fixed false -x 792 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 599 -y 27
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[40\] -fixed false -x 917 -y 261
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[20\] -fixed false -x 717 -y 46
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[29\] -fixed false -x 784 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[7\] -fixed false -x 349 -y 22
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[53\] -fixed false -x 1312 -y 261
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[7\] -fixed false -x 626 -y 49
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 620 -y 30
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg\[0\] -fixed false -x 791 -y 70
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter_n3 -fixed false -x 818 -y 72
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2\[10\] -fixed false -x 710 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[108\] -fixed false -x 112 -y 42
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[172\] -fixed false -x 103 -y 19
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 958 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJn/b3_P_F_6_1_0 -fixed false -x 102 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[87\] -fixed false -x 86 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIPRHP -fixed false -x 874 -y 54
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 864 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJS/b3_P_F_6_1_0 -fixed false -x 20 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_7/o_9 -fixed false -x 242 -y 33
set_location -inst_name UART_Protocol_0/INV_0 -fixed false -x 806 -y 78
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[29\] -fixed false -x 738 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 787 -y 58
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 829 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 594 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 888 -y 78
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 -fixed false -x 813 -y 48
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[8\] -fixed false -x 918 -y 264
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[7\] -fixed false -x 858 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[3\] -fixed false -x 763 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[491\] -fixed false -x 162 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 616 -y 34
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[27\] -fixed false -x 310 -y 10
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[9\] -fixed false -x 925 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[0\] -fixed false -x 765 -y 79
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[25\] -fixed false -x 748 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 660 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[6\] -fixed false -x 297 -y 22
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[4\] -fixed false -x 2258 -y 213
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[171\] -fixed false -x 84 -y 42
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO\[0\] -fixed false -x 374 -y 33
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[1\] -fixed false -x 717 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[183\] -fixed false -x 215 -y 22
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[17\] -fixed false -x 781 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 1231 -y 145
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[11\] -fixed false -x 1293 -y 193
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 1218 -y 117
set_location -inst_name UART_Protocol_1/mko_0/counter\[25\] -fixed false -x 745 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[32\] -fixed false -x 152 -y 21
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[25\] -fixed false -x 780 -y 45
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[7\] -fixed false -x 678 -y 49
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[6\] -fixed false -x 772 -y 45
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[51\] -fixed false -x 1798 -y 96
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[37\] -fixed false -x 414 -y 16
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[21\] -fixed false -x 768 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 1204 -y 144
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[2\] -fixed false -x 604 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 1227 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[39\] -fixed false -x 841 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_2_0 -fixed false -x 330 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr\[1\] -fixed false -x 266 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[397\] -fixed false -x 41 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[23\] -fixed false -x 337 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1309 -y 157
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[0\] -fixed false -x 744 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO\[7\] -fixed false -x 394 -y 33
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[5\] -fixed false -x 723 -y 84
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 970 -y 88
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[2\] -fixed false -x 626 -y 57
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[42\] -fixed false -x 61 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 847 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqm/b3_P_F_6_1_RNITRR42 -fixed false -x 201 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 858 -y 67
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[8\] -fixed false -x 820 -y 60
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91 -fixed false -x 690 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 925 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[7\] -fixed false -x 911 -y 58
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_2_1_1 -fixed false -x 427 -y 15
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[20\] -fixed false -x 2094 -y 201
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 932 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1243 -y 126
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 867 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[63\] -fixed false -x 82 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[4\] -fixed false -x 396 -y 24
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[27\] -fixed false -x 781 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[9\] -fixed false -x 834 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 820 -y 70
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[0\] -fixed false -x 937 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[34\] -fixed false -x 842 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_2_1_1 -fixed false -x 443 -y 18
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8\[12\] -fixed false -x 630 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNINAKE -fixed false -x 1245 -y 138
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAp/b3_P_F_6_1_0 -fixed false -x 21 -y 9
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b9_OFWNT9_ab -fixed false -x 392 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 -fixed false -x 627 -y 30
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[6\] -fixed false -x 562 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[10\] -fixed false -x 712 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIn/b3_P_F_6_1 -fixed false -x 195 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[11\] -fixed false -x 952 -y 48
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14 -fixed false -x 669 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAd/b3_P_F_6_1_0 -fixed false -x 38 -y 9
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[9\] -fixed false -x 625 -y 73
set_location -inst_name Controler_0/Reset_Controler_0/state_reg\[4\] -fixed false -x 688 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[83\] -fixed false -x 165 -y 22
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_3 -fixed false -x 408 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 772 -y 70
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE -fixed false -x 856 -y 16
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[28\] -fixed false -x 838 -y 7
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int -fixed false -x 785 -y 49
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[0\] -fixed false -x 983 -y 180
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_2_1_1 -fixed false -x 235 -y 33
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int -fixed false -x 719 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT\[3\] -fixed false -x 323 -y 25
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[4\] -fixed false -x 776 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[29\] -fixed false -x 873 -y 72
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[36\] -fixed false -x 707 -y 28
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[31\] -fixed false -x 935 -y 73
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[10\] -fixed false -x 841 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[18\] -fixed false -x 759 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[29\] -fixed false -x 878 -y 57
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0\[10\] -fixed false -x 636 -y 60
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[7\] -fixed false -x 755 -y 55
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[11\] -fixed false -x 755 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[4\] -fixed false -x 747 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 872 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[79\] -fixed false -x 95 -y 22
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[2\] -fixed false -x 606 -y 69
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0\[0\] -fixed false -x 753 -y 9
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[19\] -fixed false -x 834 -y 69
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0\[2\] -fixed false -x 368 -y 27
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b7_OSr_J90_0 -fixed false -x 366 -y 36
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 762 -y 73
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1\[22\] -fixed false -x 1027 -y 114
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 972 -y 84
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 758 -y 76
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 640 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[21\] -fixed false -x 707 -y 24
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[5\] -fixed false -x 648 -y 73
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[24\] -fixed false -x 955 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[3\] -fixed false -x 784 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[35\] -fixed false -x 734 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 766 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[1\] -fixed false -x 322 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[102\] -fixed false -x 114 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[12\] -fixed false -x 956 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[485\] -fixed false -x 180 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 872 -y 64
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_2_1_1 -fixed false -x 422 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1353 -y 118
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[15\] -fixed false -x 648 -y 57
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[13\] -fixed false -x 673 -y 46
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[24\] -fixed false -x 661 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[60\] -fixed false -x 118 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1\[0\] -fixed false -x 1038 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 873 -y 19
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 815 -y 42
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 870 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[133\] -fixed false -x 60 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[101\] -fixed false -x 122 -y 37
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[56\] -fixed false -x 1519 -y 63
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2 -fixed false -x 706 -y 84
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[59\] -fixed false -x 243 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr\[3\] -fixed false -x 268 -y 25
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 708 -y 100
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[45\] -fixed false -x 329 -y 9
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[6\] -fixed false -x 682 -y 49
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[8\] -fixed false -x 883 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[20\] -fixed false -x 127 -y 24
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15 -fixed false -x 609 -y 58
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 -fixed false -x 682 -y 57
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[26\] -fixed false -x 685 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 848 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[33\] -fixed false -x 42 -y 10
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[9\] -fixed false -x 628 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[45\] -fixed false -x 191 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 843 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0\[2\] -fixed false -x 276 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 1313 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[10\] -fixed false -x 1291 -y 136
set_location -inst_name Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1 -fixed false -x 579 -y 12
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 588 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[147\] -fixed false -x 85 -y 27
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[23\] -fixed false -x 930 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2\[10\] -fixed false -x 1191 -y 115
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[50\] -fixed false -x 127 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[8\] -fixed false -x 375 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRS/b3_P_F_6_1 -fixed false -x 89 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[18\] -fixed false -x 358 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 872 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_1_0 -fixed false -x 86 -y 33
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_15_0 -fixed false -x 739 -y 6
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 763 -y 79
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB1 -fixed false -x 586 -y 313
set_location -inst_name Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_1 -fixed false -x 769 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 1151 -y 175
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[34\] -fixed false -x 791 -y 37
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[34\] -fixed false -x 838 -y 46
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 60 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[122\] -fixed false -x 179 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[32\] -fixed false -x 708 -y 30
set_location -inst_name Controler_0/gpio_controler_0/un13_write_signal_1115_tz -fixed false -x 629 -y 69
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_o2_0_i_a4\[0\] -fixed false -x 860 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 1310 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[7\] -fixed false -x 770 -y 69
set_location -inst_name Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0 -fixed false -x 689 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[109\] -fixed false -x 234 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[22\] -fixed false -x 346 -y 10
set_location -inst_name Controler_0/Command_Decoder_0/Has_Answer_2_0dflt -fixed false -x 716 -y 48
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 602 -y 25
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 -fixed false -x 692 -y 72
set_location -inst_name ident_coreinst/FTDI_INST/b8_uKr_IFLY/b10_PfzyLE4_Ft_0_a2_0 -fixed false -x 320 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[2\] -fixed false -x 223 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[0\] -fixed false -x 295 -y 22
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX1\[0\] -fixed false -x 1226 -y 195
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[28\] -fixed false -x 948 -y 51
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[26\] -fixed false -x 806 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 957 -y 115
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 -fixed false -x 811 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[10\] -fixed false -x 1049 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[39\] -fixed false -x 733 -y 15
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[20\] -fixed false -x 808 -y 42
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1 -fixed false -x 586 -y 340
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[109\] -fixed false -x 221 -y 34
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 -fixed false -x 762 -y 60
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[0\] -fixed false -x 797 -y 76
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 808 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2\[30\] -fixed false -x 961 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_1_0_RNID82D2 -fixed false -x 80 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[150\] -fixed false -x 80 -y 10
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1218 -y 118
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[61\] -fixed false -x 132 -y 16
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[10\] -fixed false -x 642 -y 79
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr\[5\] -fixed false -x 338 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 789 -y 63
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[2\] -fixed false -x 750 -y 55
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[2\] -fixed false -x 718 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIl/b3_P_F_6_2_1_1 -fixed false -x 153 -y 9
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[15\] -fixed false -x 1028 -y 183
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 763 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0\[7\] -fixed false -x 357 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO\[4\] -fixed false -x 269 -y 21
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[2\] -fixed false -x 779 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAl/b3_P_F_6_1_0 -fixed false -x 26 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[382\] -fixed false -x 39 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[8\] -fixed false -x 1170 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1212 -y 153
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[11\] -fixed false -x 242 -y 19
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI0E541\[20\] -fixed false -x 921 -y 60
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[9\] -fixed false -x 747 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[137\] -fixed false -x 81 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 875 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 883 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[42\] -fixed false -x 331 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[28\] -fixed false -x 790 -y 64
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[5\] -fixed false -x 682 -y 85
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIS8JB2\[0\] -fixed false -x 375 -y 6
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[20\] -fixed false -x 710 -y 30
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[15\] -fixed false -x 760 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_2_1_1 -fixed false -x 193 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 1316 -y 151
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2 -fixed false -x 700 -y 87
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[32\] -fixed false -x 726 -y 28
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/state\[1\] -fixed false -x 746 -y 58
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_20_0_0 -fixed false -x 735 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[437\] -fixed false -x 51 -y 31
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_RNIGL9C\[5\] -fixed false -x 743 -y 51
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 878 -y 142
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[6\] -fixed false -x 1559 -y 124
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[1\] -fixed false -x 600 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 644 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_2_1_1_1 -fixed false -x 181 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[36\] -fixed false -x 170 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[5\] -fixed false -x 877 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi -fixed false -x 674 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 1204 -y 150
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[6\] -fixed false -x 750 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[6\] -fixed false -x 218 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[13\] -fixed false -x 873 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[306\] -fixed false -x 179 -y 37
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1 -fixed false -x 577 -y 368
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[1\] -fixed false -x 693 -y 51
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[17\] -fixed false -x 870 -y 201
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNIA64H -fixed false -x 1317 -y 150
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 836 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0\[4\] -fixed false -x 1032 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[7\] -fixed false -x 708 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[92\] -fixed false -x 93 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[86\] -fixed false -x 20 -y 43
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[14\] -fixed false -x 743 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[145\] -fixed false -x 79 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[247\] -fixed false -x 22 -y 34
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0\[1\] -fixed false -x 607 -y 18
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[45\] -fixed false -x 64 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_110 -fixed false -x 223 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[2\] -fixed false -x 748 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[12\] -fixed false -x 873 -y 46
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_3\[6\] -fixed false -x 617 -y 75
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 687 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[129\] -fixed false -x 74 -y 25
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0_0\[0\] -fixed false -x 750 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_2_1_1 -fixed false -x 230 -y 36
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[17\] -fixed false -x 882 -y 16
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[13\] -fixed false -x 618 -y 82
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[12\] -fixed false -x 883 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[157\] -fixed false -x 112 -y 31
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z\[2\] -fixed false -x 890 -y 49
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[26\] -fixed false -x 685 -y 25
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[10\] -fixed false -x 707 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 846 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_2_1_1 -fixed false -x 243 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[10\] -fixed false -x 377 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[20\] -fixed false -x 324 -y 30
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO\[9\] -fixed false -x 817 -y 78
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[33\] -fixed false -x 411 -y 16
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_9_iv_0\[31\] -fixed false -x 759 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 765 -y 19
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 -fixed false -x 661 -y 36
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_5\[15\] -fixed false -x 647 -y 75
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[19\] -fixed false -x 726 -y 58
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[6\] -fixed false -x 773 -y 46
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0 -fixed false -x 768 -y 18
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 693 -y 99
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[30\] -fixed false -x 679 -y 88
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b4_oYh0\[1\] -fixed false -x 378 -y 34
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[15\] -fixed false -x 357 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[140\] -fixed false -x 111 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 1297 -y 192
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[26\] -fixed false -x 893 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1524 -y 139
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 678 -y 25
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[30\] -fixed false -x 931 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[4\] -fixed false -x 245 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2\[0\] -fixed false -x 637 -y 174
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[18\] -fixed false -x 397 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[141\] -fixed false -x 89 -y 28
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI4I541\[22\] -fixed false -x 896 -y 60
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2\[1\] -fixed false -x 700 -y 54
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[118\] -fixed false -x 63 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 782 -y 79
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[10\] -fixed false -x 757 -y 37
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6\[8\] -fixed false -x 637 -y 78
set_location -inst_name UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 -fixed false -x 720 -y 75
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[29\] -fixed false -x 692 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[144\] -fixed false -x 81 -y 9
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[13\] -fixed false -x 974 -y 175
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[8\] -fixed false -x 658 -y 57
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\] -fixed false -x 703 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_1_RNI74OJ2 -fixed false -x 173 -y 42
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[14\] -fixed false -x 686 -y 84
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[39\] -fixed false -x 429 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[20\] -fixed false -x 364 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 1233 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 -fixed false -x 746 -y 22
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[17\] -fixed false -x 761 -y 84
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[39\] -fixed false -x 780 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b3_nfs_RNIQD7I1\[0\] -fixed false -x 389 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set_RNO -fixed false -x 843 -y 57
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[17\] -fixed false -x 297 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[36\] -fixed false -x 165 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1222 -y 145
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9 -fixed false -x 593 -y 58
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 814 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[175\] -fixed false -x 110 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[6\] -fixed false -x 650 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[16\] -fixed false -x 299 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_1\[4\] -fixed false -x 380 -y 36
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[31\] -fixed false -x 824 -y 42
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2 -fixed false -x 700 -y 48
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[12\] -fixed false -x 649 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 940 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 790 -y 76
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[52\] -fixed false -x 1242 -y 195
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[9\] -fixed false -x 898 -y 192
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_\[7\] -fixed false -x 736 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO\[4\] -fixed false -x 627 -y 48
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[6\] -fixed false -x 675 -y 69
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2\[31\] -fixed false -x 962 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[84\] -fixed false -x 13 -y 43
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[4\] -fixed false -x 921 -y 171
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[0\] -fixed false -x 702 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[8\] -fixed false -x 908 -y 73
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[10\] -fixed false -x 947 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_B/o_9 -fixed false -x 45 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[39\] -fixed false -x 159 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[4\] -fixed false -x 997 -y 106
set_location -inst_name ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2_0_0 -fixed false -x 332 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_2_1_1 -fixed false -x 438 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[128\] -fixed false -x 203 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_1 -fixed false -x 42 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1\[3\] -fixed false -x 1045 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/REN_d1 -fixed false -x 934 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[36\] -fixed false -x 710 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[10\] -fixed false -x 240 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[77\] -fixed false -x 148 -y 19
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 965 -y 88
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[2\] -fixed false -x 663 -y 54
set_location -inst_name UART_Protocol_1/mko_0/counter\[4\] -fixed false -x 724 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[97\] -fixed false -x 113 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[25\] -fixed false -x 926 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[75\] -fixed false -x 50 -y 9
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/un22_i_a3_2\[2\] -fixed false -x 380 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_2_1_1_1 -fixed false -x 29 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[16\] -fixed false -x 739 -y 16
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_\[11\] -fixed false -x 1041 -y 127
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[28\] -fixed false -x 733 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[82\] -fixed false -x 150 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[12\] -fixed false -x 275 -y 19
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[4\] -fixed false -x 763 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[169\] -fixed false -x 154 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[28\] -fixed false -x 678 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[61\] -fixed false -x 72 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[22\] -fixed false -x 938 -y 48
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIPRHP -fixed false -x 847 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[25\] -fixed false -x 232 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b8_jAA_KlCO_0_sqmuxa_7_RNISN601 -fixed false -x 254 -y 21
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO -fixed false -x 650 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[31\] -fixed false -x 760 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJV/b3_P_F_6_1 -fixed false -x 105 -y 9
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1\[4\] -fixed false -x 674 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1525 -y 139
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[18\] -fixed false -x 765 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 1232 -y 151
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0\[0\] -fixed false -x 709 -y 54
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[11\] -fixed false -x 689 -y 85
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[32\] -fixed false -x 886 -y 63
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[6\] -fixed false -x 945 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[36\] -fixed false -x 165 -y 28
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse_d1 -fixed false -x 959 -y 79
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2\[1\] -fixed false -x 616 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[125\] -fixed false -x 235 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[10\] -fixed false -x 692 -y 81
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[6\] -fixed false -x 773 -y 61
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[5\] -fixed false -x 713 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 775 -y 127
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[43\] -fixed false -x 1163 -y 153
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[4\] -fixed false -x 750 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 747 -y 28
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[19\] -fixed false -x 728 -y 52
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[9\] -fixed false -x 759 -y 64
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID_RNIAT661\[4\] -fixed false -x 729 -y 48
set_location -inst_name Controler_0/Command_Decoder_0/cmd_data_RNIUHD81\[15\] -fixed false -x 662 -y 45
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1\[7\] -fixed false -x 731 -y 84
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 793 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJA/b3_P_F_6_1_0 -fixed false -x 129 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[3\] -fixed false -x 861 -y 64
set_location -inst_name Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1 -fixed false -x 751 -y 48
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_\[8\] -fixed false -x 1038 -y 127
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[35\] -fixed false -x 836 -y 45
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/state\[1\] -fixed false -x 687 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1291 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQm0/b3_P_F_6_1_0_RNI08KM2 -fixed false -x 236 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[26\] -fixed false -x 782 -y 57
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[0\] -fixed false -x 699 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[226\] -fixed false -x 104 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[21\] -fixed false -x 700 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[133\] -fixed false -x 188 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_x/o_11 -fixed false -x 199 -y 36
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[6\] -fixed false -x 654 -y 64
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[14\] -fixed false -x 620 -y 78
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 -fixed false -x 803 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[39\] -fixed false -x 762 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[24\] -fixed false -x 338 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[38\] -fixed false -x 727 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_91 -fixed false -x 102 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[441\] -fixed false -x 63 -y 34
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361\[2\] -fixed false -x 756 -y 57
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10 -fixed false -x 592 -y 58
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[14\] -fixed false -x 630 -y 73
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[25\] -fixed false -x 1937 -y 42
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[12\] -fixed false -x 846 -y 69
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[32\] -fixed false -x 724 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 637 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 771 -y 127
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[2\] -fixed false -x 695 -y 52
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[33\] -fixed false -x 854 -y 64
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[37\] -fixed false -x 827 -y 42
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_12_iv\[31\] -fixed false -x 871 -y 6
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[6\] -fixed false -x 1304 -y 252
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO\[2\] -fixed false -x 786 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[67\] -fixed false -x 26 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 785 -y 144
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[10\] -fixed false -x 933 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[32\] -fixed false -x 46 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[22\] -fixed false -x 950 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[347\] -fixed false -x 268 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[145\] -fixed false -x 108 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[20\] -fixed false -x 796 -y 61
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 829 -y 31
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[20\] -fixed false -x 1026 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[96\] -fixed false -x 201 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[22\] -fixed false -x 825 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUp/b3_P_F_6_1_RNIG9BI3 -fixed false -x 120 -y 18
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[9\] -fixed false -x 819 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[75\] -fixed false -x 77 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRS/b3_P_F_6_1_0 -fixed false -x 87 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[5\] -fixed false -x 1254 -y 129
set_location -inst_name Controler_0/Reset_Controler_0/state_reg\[3\] -fixed false -x 687 -y 55
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_5_iv_0\[31\] -fixed false -x 756 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[112\] -fixed false -x 118 -y 43
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[16\] -fixed false -x 808 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[15\] -fixed false -x 649 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[2\] -fixed false -x 748 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 807 -y 174
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 64 -y 70
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 845 -y 16
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[46\] -fixed false -x 28 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[4\] -fixed false -x 739 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b6_BATJwN_4 -fixed false -x 157 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[46\] -fixed false -x 327 -y 10
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa -fixed false -x 742 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[168\] -fixed false -x 278 -y 46
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe -fixed false -x 661 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[315\] -fixed false -x 162 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[3\] -fixed false -x 221 -y 46
set_location -inst_name Controler_0/gpio_controler_0/un3_write_signal_RNIDQ4U1 -fixed false -x 633 -y 69
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_24 -fixed false -x 349 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b5_iSWcC_i_a3_1 -fixed false -x 273 -y 24
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[2\] -fixed false -x 651 -y 88
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[8\] -fixed false -x 700 -y 19
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 944 -y 79
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[8\] -fixed false -x 716 -y 85
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 796 -y 69
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[23\] -fixed false -x 743 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[39\] -fixed false -x 150 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/un1_b12_uRrc2XfY_rbN21_i -fixed false -x 321 -y 24
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[11\] -fixed false -x 704 -y 63
set_location -inst_name Controler_0/ADI_SPI_1/un1_tx_data_buffer\[2\] -fixed false -x 685 -y 45
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[1\] -fixed false -x 602 -y 46
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6\[13\] -fixed false -x 603 -y 72
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[10\] -fixed false -x 379 -y 30
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 694 -y 102
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 654 -y 105
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[39\] -fixed false -x 1005 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 786 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_158 -fixed false -x 146 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[5\] -fixed false -x 254 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[23\] -fixed false -x 731 -y 33
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[29\] -fixed false -x 949 -y 78
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[10\] -fixed false -x 933 -y 61
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9_2_0 -fixed false -x 910 -y 75
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[39\] -fixed false -x 894 -y 57
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 886 -y 76
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_\[11\] -fixed false -x 1052 -y 109
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data_RNIR5U01\[12\] -fixed false -x 653 -y 45
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 652 -y 172
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2 -fixed false -x 733 -y 54
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[2\] -fixed false -x 613 -y 70
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 -fixed false -x 762 -y 63
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[30\] -fixed false -x 777 -y 63
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[4\] -fixed false -x 1025 -y 174
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4 -fixed false -x 378 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[11\] -fixed false -x 722 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[0\] -fixed false -x 970 -y 49
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 838 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[6\] -fixed false -x 965 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[22\] -fixed false -x 93 -y 28
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer\[1\] -fixed false -x 652 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqp/b3_P_F_6_2_1_1 -fixed false -x 209 -y 30
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[18\] -fixed false -x 990 -y 184
set_location -inst_name Controler_0/Command_Decoder_0/Not_Decode_Value -fixed false -x 772 -y 49
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b5_uU_cL_RNI7NHO -fixed false -x 368 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSq/b3_P_F_6_1_RNILB6E2 -fixed false -x 198 -y 15
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_2\[13\] -fixed false -x 703 -y 51
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[4\] -fixed false -x 643 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[7\] -fixed false -x 907 -y 61
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[19\] -fixed false -x 691 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[31\] -fixed false -x 830 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 841 -y 58
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[14\] -fixed false -x 674 -y 73
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2 -fixed false -x 698 -y 42
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8 -fixed false -x 591 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_2_1_1 -fixed false -x 44 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 1312 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[10\] -fixed false -x 1195 -y 211
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQl0/b3_P_F_6_2_1_1_1 -fixed false -x 159 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 865 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[2\] -fixed false -x 257 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[30\] -fixed false -x 855 -y 75
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[2\] -fixed false -x 1004 -y 175
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO\[15\] -fixed false -x 637 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[406\] -fixed false -x 14 -y 25
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[1\] -fixed false -x 745 -y 79
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 794 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[136\] -fixed false -x 34 -y 25
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[13\] -fixed false -x 662 -y 84
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 597 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_2_1_1_1 -fixed false -x 184 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[71\] -fixed false -x 62 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[5\] -fixed false -x 1053 -y 127
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr\[1\] -fixed false -x 400 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[10\] -fixed false -x 771 -y 76
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17 -fixed false -x 624 -y 42
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[8\] -fixed false -x 567 -y 315
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1214 -y 153
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_2_1_1 -fixed false -x 440 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[154\] -fixed false -x 81 -y 31
set_location -inst_name Communication_Switch_0/DataFifo_RD_u -fixed false -x 889 -y 48
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[2\] -fixed false -x 764 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[3\] -fixed false -x 59 -y 16
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[10\] -fixed false -x 971 -y 175
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[5\] -fixed false -x 356 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[14\] -fixed false -x 138 -y 22
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[7\] -fixed false -x 682 -y 54
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[8\] -fixed false -x 550 -y 315
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1165 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0\[5\] -fixed false -x 990 -y 106
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[11\] -fixed false -x 656 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 782 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[165\] -fixed false -x 80 -y 43
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 887 -y 79
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[22\] -fixed false -x 697 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[18\] -fixed false -x 352 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGA5/b3_P_F_6_1 -fixed false -x 15 -y 9
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 -fixed false -x 605 -y 18
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[7\] -fixed false -x 756 -y 64
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[30\] -fixed false -x 926 -y 70
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO\[11\] -fixed false -x 642 -y 60
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer\[2\] -fixed false -x 651 -y 45
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[27\] -fixed false -x 404 -y 7
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[14\] -fixed false -x 692 -y 70
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\] -fixed false -x 775 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1236 -y 127
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[10\] -fixed false -x 697 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[192\] -fixed false -x 187 -y 15
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Reset_N_0_a2 -fixed false -x 1150 -y 171
set_location -inst_name Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT -fixed false -x 645 -y 64
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[7\] -fixed false -x 605 -y 31
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[9\] -fixed false -x 667 -y 48
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[2\] -fixed false -x 1061 -y 144
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[132\] -fixed false -x 291 -y 34
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 -fixed false -x 612 -y 48
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[33\] -fixed false -x 760 -y 27
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[24\] -fixed false -x 332 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2\[0\] -fixed false -x 636 -y 171
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[96\] -fixed false -x 105 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 793 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[171\] -fixed false -x 237 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 595 -y 28
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_RNI7G7S\[0\] -fixed false -x 746 -y 45
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[178\] -fixed false -x 25 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[168\] -fixed false -x 214 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b4_oYh0\[3\] -fixed false -x 281 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[95\] -fixed false -x 28 -y 42
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[6\] -fixed false -x 607 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 776 -y 142
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[1\] -fixed false -x 699 -y 58
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[9\] -fixed false -x 753 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[7\] -fixed false -x 248 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 1243 -y 171
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_3\[11\] -fixed false -x 657 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGR5/b6_BATJwN_4 -fixed false -x 81 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[10\] -fixed false -x 38 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 835 -y 76
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 -fixed false -x 785 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RE_d1 -fixed false -x 707 -y 22
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[23\] -fixed false -x 732 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[118\] -fixed false -x 210 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 881 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 1294 -y 118
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[3\] -fixed false -x 244 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 732 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[132\] -fixed false -x 36 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 1242 -y 127
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b6_BATJwN_4 -fixed false -x 100 -y 33
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[3\] -fixed false -x 730 -y 10
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[8\] -fixed false -x 1241 -y 157
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[7\] -fixed false -x 888 -y 61
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 931 -y 58
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 840 -y 22
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[8\] -fixed false -x 763 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIm/b3_P_F_6_2_1_1_1 -fixed false -x 214 -y 18
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[2\] -fixed false -x 777 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[3\] -fixed false -x 244 -y 28
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[13\] -fixed false -x 660 -y 55
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[22\] -fixed false -x 770 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSe/b3_P_F_6_1_RNIR9282 -fixed false -x 207 -y 15
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[1\] -fixed false -x 716 -y 64
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[8\] -fixed false -x 872 -y 7
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[4\] -fixed false -x 605 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_1_RNI2EPT1 -fixed false -x 241 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 803 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJq/b3_P_F_6_1_RNI4VKA2 -fixed false -x 49 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 864 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_1_RNI510B2 -fixed false -x 98 -y 33
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[7\] -fixed false -x 946 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqq/b3_P_F_6_1 -fixed false -x 234 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[5\] -fixed false -x 755 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un1_b5_PRWcJ_3_RNIG8E11 -fixed false -x 243 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/dst_req_d_RNI2S3F -fixed false -x 361 -y 36
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[18\] -fixed false -x 912 -y 61
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[20\] -fixed false -x 828 -y 7
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[33\] -fixed false -x 706 -y 22
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[3\] -fixed false -x 789 -y 52
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[5\] -fixed false -x 648 -y 54
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[16\] -fixed false -x 977 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 792 -y 69
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[32\] -fixed false -x 435 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 665 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 902 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRm/b6_BATJwN_4 -fixed false -x 111 -y 15
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2\[31\] -fixed false -x 851 -y 69
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UDRCAP -fixed false -x 323 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 714 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 926 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[11\] -fixed false -x 710 -y 85
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[81\] -fixed false -x 47 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[11\] -fixed false -x 875 -y 70
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_ns\[2\] -fixed false -x 752 -y 45
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set -fixed false -x 770 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[1\] -fixed false -x 294 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[7\] -fixed false -x 757 -y 24
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[21\] -fixed false -x 810 -y 57
set_location -inst_name Controler_0/Communication_CMD_MUX_0/Communication_vote_vector\[0\] -fixed false -x 759 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[153\] -fixed false -x 290 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 806 -y 30
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[26\] -fixed false -x 786 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_4 -fixed false -x 336 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[266\] -fixed false -x 46 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 794 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 673 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_1_0 -fixed false -x 188 -y 36
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 676 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[10\] -fixed false -x 1045 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[20\] -fixed false -x 1026 -y 96
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[38\] -fixed false -x 683 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIVBR51 -fixed false -x 923 -y 114
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[116\] -fixed false -x 304 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[21\] -fixed false -x 806 -y 58
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[11\] -fixed false -x 650 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[47\] -fixed false -x 140 -y 18
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_30_0_a3_0_a4 -fixed false -x 737 -y 6
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[12\] -fixed false -x 861 -y 69
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[7\] -fixed false -x 879 -y 7
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[0\] -fixed false -x 633 -y 57
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[14\] -fixed false -x 806 -y 64
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[25\] -fixed false -x 721 -y 7
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[2\] -fixed false -x 605 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 1540 -y 124
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_\[6\] -fixed false -x 786 -y 97
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_\[3\] -fixed false -x 783 -y 97
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[13\] -fixed false -x 628 -y 79
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[4\] -fixed false -x 621 -y 69
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[22\] -fixed false -x 163 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[104\] -fixed false -x 130 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b6_BATJwN_4 -fixed false -x 148 -y 36
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO -fixed false -x 770 -y 63
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[5\] -fixed false -x 714 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 -fixed false -x 1245 -y 139
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[20\] -fixed false -x 869 -y 70
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[5\] -fixed false -x 921 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJU/b3_P_F_6_2_1_1_1 -fixed false -x 51 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[13\] -fixed false -x 874 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.genblk1\[1\].b13_oRB_MqCD2_t_x_RNI1F7A2\[1\] -fixed false -x 390 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[0\] -fixed false -x 836 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_1_RNIFLM52 -fixed false -x 79 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_z/o -fixed false -x 60 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNIPM6E -fixed false -x 1244 -y 117
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[98\] -fixed false -x 112 -y 37
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[26\] -fixed false -x 524 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[111\] -fixed false -x 211 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1238 -y 157
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[32\] -fixed false -x 682 -y 28
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[8\] -fixed false -x 571 -y 336
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 780 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_x/o_9 -fixed false -x 200 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 879 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[67\] -fixed false -x 268 -y 37
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nWR -fixed false -x 730 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[181\] -fixed false -x 220 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[173\] -fixed false -x 139 -y 36
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 81 -y 70
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[6\] -fixed false -x 935 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 1268 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[82\] -fixed false -x 43 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 849 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 811 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[147\] -fixed false -x 73 -y 10
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1284 -y 150
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b7_OSr_J90 -fixed false -x 281 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[13\] -fixed false -x 688 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 -fixed false -x 756 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[287\] -fixed false -x 168 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[7\] -fixed false -x 290 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1257 -y 129
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[2\] -fixed false -x 1559 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbU/b3_P_F_6_1_0 -fixed false -x 51 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_2_1_1 -fixed false -x 175 -y 42
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 872 -y 55
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 -fixed false -x 721 -y 63
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 642 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[1\] -fixed false -x 737 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[18\] -fixed false -x 45 -y 7
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2\[2\] -fixed false -x 921 -y 72
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 59 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[355\] -fixed false -x 262 -y 37
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[6\] -fixed false -x 608 -y 73
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[6\] -fixed false -x 727 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[4\] -fixed false -x 722 -y 90
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data_RNI3U7O3\[7\] -fixed false -x 601 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 1312 -y 123
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[36\] -fixed false -x 158 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[136\] -fixed false -x 63 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 692 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[308\] -fixed false -x 158 -y 40
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary\[2\] -fixed false -x 626 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[99\] -fixed false -x 109 -y 30
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[19\] -fixed false -x 910 -y 63
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4\[2\] -fixed false -x 1005 -y 183
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 1018 -y 91
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[16\] -fixed false -x 353 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqm/b3_P_F_6_2_1_1 -fixed false -x 193 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIS/b3_P_F_6_1_0_RNI560L2 -fixed false -x 188 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[19\] -fixed false -x 775 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 1292 -y 142
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[8\] -fixed false -x 860 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 618 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIe/b3_P_F_6_1 -fixed false -x 179 -y 24
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[12\] -fixed false -x 624 -y 79
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[19\] -fixed false -x 679 -y 73
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 909 -y 57
set_location -inst_name Controler_0/Communication_ANW_MUX_0/communication_vote_vector7 -fixed false -x 831 -y 45
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[36\] -fixed false -x 885 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbV/b3_P_F_6_1 -fixed false -x 29 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[275\] -fixed false -x 71 -y 37
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[5\] -fixed false -x 753 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIl/b3_P_F_6_1 -fixed false -x 148 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[141\] -fixed false -x 290 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[2\] -fixed false -x 313 -y 19
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[17\] -fixed false -x 821 -y 43
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[10\] -fixed false -x 823 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_1 -fixed false -x 34 -y 18
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[9\] -fixed false -x 1006 -y 91
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[273\] -fixed false -x 64 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 637 -y 30
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[10\] -fixed false -x 176 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[3\] -fixed false -x 428 -y 22
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[12\] -fixed false -x 676 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO -fixed false -x 960 -y 42
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[7\] -fixed false -x 879 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[1\] -fixed false -x 57 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 686 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_1 -fixed false -x 104 -y 30
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[7\] -fixed false -x 673 -y 52
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 849 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 1309 -y 151
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 799 -y 78
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[8\] -fixed false -x 1153 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI7SIN -fixed false -x 688 -y 171
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[28\] -fixed false -x 737 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b10_nYhI3_umjB_RNIE2MG6 -fixed false -x 255 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[11\] -fixed false -x 646 -y 24
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i -fixed false -x 630 -y 60
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[0\] -fixed false -x 398 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 876 -y 45
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO\[2\] -fixed false -x 688 -y 57
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1153 -y 145
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[19\] -fixed false -x 769 -y 42
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_6_iv_0\[31\] -fixed false -x 721 -y 6
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0 -fixed false -x 702 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[104\] -fixed false -x 227 -y 28
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[9\] -fixed false -x 808 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk9.un1_b7_PKJa_9u_1_or -fixed false -x 218 -y 42
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ\[2\] -fixed false -x 391 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 1229 -y 151
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[518\] -fixed false -x 169 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 926 -y 58
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5\[0\] -fixed false -x 825 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[83\] -fixed false -x 38 -y 30
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer\[3\] -fixed false -x 650 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[31\] -fixed false -x 130 -y 10
set_location -inst_name Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i -fixed false -x 632 -y 60
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[1\] -fixed false -x 399 -y 21
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_0_a6_0_0\[1\] -fixed false -x 1147 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[149\] -fixed false -x 93 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse -fixed false -x 866 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[9\] -fixed false -x 249 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 661 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 850 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set -fixed false -x 1213 -y 151
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_B/o_8 -fixed false -x 48 -y 33
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[2\] -fixed false -x 372 -y 7
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[15\] -fixed false -x 904 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[170\] -fixed false -x 277 -y 46
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[14\] -fixed false -x 338 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[8\] -fixed false -x 750 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[1\] -fixed false -x 278 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 788 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr10 -fixed false -x 314 -y 24
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[114\] -fixed false -x 59 -y 19
set_location -inst_name Controler_0/Command_Decoder_0/counter\[11\] -fixed false -x 728 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[10\] -fixed false -x 848 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[9\] -fixed false -x 804 -y 58
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 840 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 907 -y 58
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[8\] -fixed false -x 636 -y 58
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[10\] -fixed false -x 644 -y 61
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg\[0\] -fixed false -x 759 -y 61
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 900 -y 57
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[30\] -fixed false -x 780 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[145\] -fixed false -x 289 -y 37
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2\[13\] -fixed false -x 629 -y 78
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[20\] -fixed false -x 1028 -y 181
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[139\] -fixed false -x 186 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[6\] -fixed false -x 764 -y 75
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[34\] -fixed false -x 736 -y 16
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[37\] -fixed false -x 782 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 -fixed false -x 861 -y 141
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[1\] -fixed false -x 917 -y 175
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[5\] -fixed false -x 398 -y 24
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 -fixed false -x 674 -y 57
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 -fixed false -x 783 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF_0_0 -fixed false -x 378 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[0\] -fixed false -x 1258 -y 175
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[7\] -fixed false -x 826 -y 73
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[19\] -fixed false -x 793 -y 55
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 819 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[191\] -fixed false -x 85 -y 10
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_o3_0_o4\[5\] -fixed false -x 733 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[177\] -fixed false -x 286 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_15_3_i_m2 -fixed false -x 312 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[77\] -fixed false -x 278 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[6\] -fixed false -x 916 -y 58
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2\[1\] -fixed false -x 689 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/src_ack -fixed false -x 277 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[37\] -fixed false -x 244 -y 43
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[8\] -fixed false -x 332 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 619 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 -fixed false -x 720 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAn/b3_P_F_6_1 -fixed false -x 65 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[110\] -fixed false -x 224 -y 28
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[2\] -fixed false -x 331 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[3\] -fixed false -x 249 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[13\] -fixed false -x 787 -y 57
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 864 -y 70
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Other_Detect -fixed false -x 621 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_h/o_10 -fixed false -x 91 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_7 -fixed false -x 174 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0\[10\] -fixed false -x 808 -y 91
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_7_iv\[31\] -fixed false -x 765 -y 9
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 984 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1314 -y 115
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[13\] -fixed false -x 367 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[145\] -fixed false -x 77 -y 9
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1223 -y 154
set_location -inst_name ident_coreinst/comm_block_INST/b14_PLF_KDy1_qE33z_4 -fixed false -x 342 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[124\] -fixed false -x 166 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[43\] -fixed false -x 384 -y 18
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[3\] -fixed false -x 635 -y 22
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[109\] -fixed false -x 124 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[1\] -fixed false -x 814 -y 175
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 843 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2\[2\] -fixed false -x 847 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 867 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 -fixed false -x 655 -y 27
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[14\] -fixed false -x 764 -y 87
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2\[6\] -fixed false -x 703 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_2_1_1_1 -fixed false -x 236 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2\[0\] -fixed false -x 744 -y 75
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[12\] -fixed false -x 758 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[139\] -fixed false -x 32 -y 25
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 969 -y 88
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter_RNO\[0\] -fixed false -x 1018 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 872 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[10\] -fixed false -x 38 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_1 -fixed false -x 427 -y 18
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[12\] -fixed false -x 1128 -y 171
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[0\] -fixed false -x 1015 -y 187
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[27\] -fixed false -x 897 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[11\] -fixed false -x 1052 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[6\] -fixed false -x 871 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[481\] -fixed false -x 152 -y 34
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[16\] -fixed false -x 1021 -y 169
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[45\] -fixed false -x 186 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[17\] -fixed false -x 88 -y 22
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[38\] -fixed false -x 784 -y 37
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[20\] -fixed false -x 850 -y 69
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[38\] -fixed false -x 826 -y 43
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[32\] -fixed false -x 790 -y 43
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[32\] -fixed false -x 830 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[29\] -fixed false -x 738 -y 19
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[6\] -fixed false -x 679 -y 52
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[2\] -fixed false -x 609 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO -fixed false -x 791 -y 141
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[13\] -fixed false -x 789 -y 57
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 647 -y 172
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[3\] -fixed false -x 791 -y 25
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[8\] -fixed false -x 637 -y 79
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[25\] -fixed false -x 158 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGS5/b3_P_F_6_2_1_1_1 -fixed false -x 219 -y 15
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[8\] -fixed false -x 615 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[159\] -fixed false -x 103 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[12\] -fixed false -x 17 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1153 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 795 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[49\] -fixed false -x 144 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 765 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbS/b6_BATJwN_4 -fixed false -x 61 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[25\] -fixed false -x 22 -y 10
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 79 -y 70
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2\[20\] -fixed false -x 1029 -y 114
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[387\] -fixed false -x 27 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1311 -y 172
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[4\] -fixed false -x 865 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 834 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[23\] -fixed false -x 637 -y 21
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_0_sqmuxa_0_a3_0_a4 -fixed false -x 733 -y 6
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[1\] -fixed false -x 944 -y 54
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[6\] -fixed false -x 887 -y 61
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1219 -y 151
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[8\] -fixed false -x 974 -y 82
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0\[0\] -fixed false -x 767 -y 63
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[21\] -fixed false -x 1021 -y 255
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbJ/b6_BATJwN_4 -fixed false -x 23 -y 36
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 947 -y 79
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[3\] -fixed false -x 705 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[4\] -fixed false -x 56 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_1_0 -fixed false -x 434 -y 21
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[24\] -fixed false -x 721 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[180\] -fixed false -x 214 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[35\] -fixed false -x 390 -y 15
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[41\] -fixed false -x 62 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[6\] -fixed false -x 49 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/dst_req -fixed false -x 284 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 827 -y 31
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_\[5\] -fixed false -x 785 -y 97
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[10\] -fixed false -x 825 -y 57
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_RNO\[1\] -fixed false -x 638 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0\[0\] -fixed false -x 1034 -y 106
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[6\] -fixed false -x 639 -y 58
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[3\] -fixed false -x 782 -y 49
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[1\] -fixed false -x 807 -y 42
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_comm\[2\] -fixed false -x 769 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[23\] -fixed false -x 301 -y 31
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 948 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 683 -y 171
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[17\] -fixed false -x 932 -y 52
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[3\] -fixed false -x 934 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[153\] -fixed false -x 105 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 876 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIAHRU7\[5\] -fixed false -x 224 -y 42
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[17\] -fixed false -x 932 -y 51
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[29\] -fixed false -x 330 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[326\] -fixed false -x 238 -y 34
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[17\] -fixed false -x 761 -y 85
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[148\] -fixed false -x 86 -y 28
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[11\] -fixed false -x 1260 -y 193
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[19\] -fixed false -x 365 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 901 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 1238 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1161 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 1285 -y 117
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[56\] -fixed false -x 1386 -y 138
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 1631 -y 124
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[2\] -fixed false -x 353 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[14\] -fixed false -x 681 -y 87
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_\[10\] -fixed false -x 1040 -y 127
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[2\] -fixed false -x 721 -y 90
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 1299 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 1232 -y 118
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[6\] -fixed false -x 753 -y 52
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 862 -y 37
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[0\] -fixed false -x 1034 -y 175
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[6\] -fixed false -x 756 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[8\] -fixed false -x 1315 -y 156
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[4\] -fixed false -x 1555 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_cnst_0\[9\] -fixed false -x 1037 -y 171
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX0\[0\] -fixed false -x 1177 -y 201
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[24\] -fixed false -x 334 -y 31
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[10\] -fixed false -x 709 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[405\] -fixed false -x 17 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[91\] -fixed false -x 158 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 928 -y 115
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1271 -y 145
set_location -inst_name Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6 -fixed false -x 613 -y 72
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs_RNIPPL9\[1\] -fixed false -x 363 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_v_mzCDYXs_1_sqmuxa_1 -fixed false -x 226 -y 36
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 885 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 723 -y 28
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[14\] -fixed false -x 927 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_2_1_1 -fixed false -x 57 -y 30
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[6\] -fixed false -x 872 -y 10
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[13\] -fixed false -x 794 -y 55
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[5\] -fixed false -x 754 -y 55
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[23\] -fixed false -x 343 -y 10
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36\[1\]_CLK_GATING_AND2 -fixed false -x 610 -y 57
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 855 -y 66
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF -fixed false -x 872 -y 75
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 841 -y 27
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[47\] -fixed false -x 328 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_2_1_1_1 -fixed false -x 178 -y 36
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[3\] -fixed false -x 669 -y 84
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 961 -y 84
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_6\[3\] -fixed false -x 688 -y 51
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 872 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[4\] -fixed false -x 281 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_1_0 -fixed false -x 85 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[25\] -fixed false -x 753 -y 22
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[74\] -fixed false -x 241 -y 37
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed -fixed false -x 618 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[295\] -fixed false -x 187 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[42\] -fixed false -x 171 -y 22
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2\[2\] -fixed false -x 665 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQ50/b3_P_F_6_1_0 -fixed false -x 150 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 1273 -y 144
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_i_m2\[16\] -fixed false -x 730 -y 48
set_location -inst_name Controler_0/ADI_SPI_0/sdio_cl -fixed false -x 636 -y 49
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[17\] -fixed false -x 368 -y 10
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4\[0\] -fixed false -x 667 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b4_oYh0\[0\] -fixed false -x 287 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_2_1_1 -fixed false -x 170 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[293\] -fixed false -x 184 -y 43
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[18\] -fixed false -x 737 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[21\] -fixed false -x 707 -y 25
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[2\] -fixed false -x 606 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 866 -y 64
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b6_Ocm0rW\[2\] -fixed false -x 367 -y 33
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 -fixed false -x 653 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[78\] -fixed false -x 112 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[35\] -fixed false -x 654 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 697 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect -fixed false -x 887 -y 97
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[1\] -fixed false -x 671 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAn/b6_BATJwN_4 -fixed false -x 40 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[113\] -fixed false -x 219 -y 25
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[14\] -fixed false -x 1047 -y 174
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[32\] -fixed false -x 694 -y 25
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[0\] -fixed false -x 674 -y 54
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1152 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 617 -y 28
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2\[4\] -fixed false -x 616 -y 69
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[33\] -fixed false -x 720 -y 28
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[2\] -fixed false -x 774 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[7\] -fixed false -x 912 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAl/b3_P_F_6_1_RNIGIDI3 -fixed false -x 33 -y 9
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[4\] -fixed false -x 842 -y 70
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[10\] -fixed false -x 801 -y 334
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1256 -y 127
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[5\] -fixed false -x 55 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[32\] -fixed false -x 335 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[15\] -fixed false -x 772 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[146\] -fixed false -x 81 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 1255 -y 129
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[130\] -fixed false -x 50 -y 25
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[6\] -fixed false -x 761 -y 52
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_4 -fixed false -x 315 -y 18
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[22\] -fixed false -x 732 -y 54
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[22\] -fixed false -x 827 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_1_0 -fixed false -x 163 -y 36
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[1\] -fixed false -x 608 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[6\] -fixed false -x 1305 -y 193
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 1203 -y 150
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_1_0 -fixed false -x 246 -y 36
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 805 -y 55
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[7\] -fixed false -x 626 -y 48
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[10\] -fixed false -x 883 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_2_1_1_1 -fixed false -x 103 -y 33
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[9\] -fixed false -x 1116 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 878 -y 52
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 850 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1319 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 651 -y 172
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 936 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 902 -y 115
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[30\] -fixed false -x 819 -y 61
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg\[3\] -fixed false -x 749 -y 46
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[11\] -fixed false -x 1152 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 874 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[10\] -fixed false -x 754 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2\[9\] -fixed false -x 1039 -y 124
set_location -inst_name Controler_0/Communication_ANW_MUX_0/communication_vote_vector8 -fixed false -x 839 -y 45
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[7\] -fixed false -x 883 -y 7
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[14\] -fixed false -x 400 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[27\] -fixed false -x 332 -y 16
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_21_iv_0\[31\] -fixed false -x 885 -y 9
set_location -inst_name Controler_0/Command_Decoder_0/cmd_data_RNISI531\[15\] -fixed false -x 661 -y 45
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[13\] -fixed false -x 629 -y 79
set_location -inst_name UART_Protocol_1/mko_0/counter_5_s_25_RNO -fixed false -x 751 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[302\] -fixed false -x 172 -y 40
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 -fixed false -x 716 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[7\] -fixed false -x 24 -y 10
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[27\] -fixed false -x 705 -y 27
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[7\] -fixed false -x 1282 -y 199
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12 -fixed false -x 606 -y 58
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[18\] -fixed false -x 786 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT\[6\] -fixed false -x 315 -y 31
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[18\] -fixed false -x 720 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b5_uU_cL -fixed false -x 285 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b10_nYhI3_umjBce -fixed false -x 364 -y 30
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 -fixed false -x 612 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[2\] -fixed false -x 853 -y 43
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 698 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_1_0_RNI8KK22 -fixed false -x 237 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 819 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[5\] -fixed false -x 903 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[178\] -fixed false -x 135 -y 34
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[0\] -fixed false -x 688 -y 52
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[24\] -fixed false -x 839 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[12\] -fixed false -x 765 -y 84
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2\[11\] -fixed false -x 708 -y 57
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 806 -y 31
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[174\] -fixed false -x 39 -y 10
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_3\[0\] -fixed false -x 896 -y 48
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 870 -y 58
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[21\] -fixed false -x 685 -y 63
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 885 -y 52
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 912 -y 73
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[2\] -fixed false -x 1230 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[10\] -fixed false -x 769 -y 76
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[15\] -fixed false -x 649 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[150\] -fixed false -x 177 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[8\] -fixed false -x 247 -y 18
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[7\] -fixed false -x 999 -y 183
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data\[9\] -fixed false -x 895 -y 63
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R -fixed false -x 698 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[3\] -fixed false -x 13 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[37\] -fixed false -x 865 -y 66
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_\[6\] -fixed false -x 1047 -y 109
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_\[3\] -fixed false -x 1044 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[1\] -fixed false -x 809 -y 58
set_location -inst_name ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_0_a2_2 -fixed false -x 315 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[18\] -fixed false -x 386 -y 4
set_location -inst_name ident_coreinst/IICE_INST/b20_i2WM2X_F8tsl_Ae1cdJ4_fast -fixed false -x 172 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1174 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[26\] -fixed false -x 21 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[33\] -fixed false -x 949 -y 58
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 949 -y 51
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 762 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[2\] -fixed false -x 705 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 880 -y 150
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[6\] -fixed false -x 372 -y 4
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[26\] -fixed false -x 110 -y 34
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[9\] -fixed false -x 83 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[40\] -fixed false -x 123 -y 19
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[5\] -fixed false -x 762 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 745 -y 28
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[29\] -fixed false -x 950 -y 54
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO\[2\] -fixed false -x 782 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[1\] -fixed false -x 847 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[37\] -fixed false -x 211 -y 31
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[16\] -fixed false -x 933 -y 51
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 -fixed false -x 678 -y 75
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[22\] -fixed false -x 703 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbS/b3_P_F_6_1_RNIUAMN2 -fixed false -x 67 -y 36
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_buffer\[4\] -fixed false -x 689 -y 52
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[27\] -fixed false -x 724 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[8\] -fixed false -x 1069 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[33\] -fixed false -x 728 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 866 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 886 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 866 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[17\] -fixed false -x 14 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[21\] -fixed false -x 712 -y 22
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[28\] -fixed false -x 326 -y 28
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[13\] -fixed false -x 187 -y 31
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[15\] -fixed false -x 844 -y 72
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 847 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[8\] -fixed false -x 727 -y 30
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[27\] -fixed false -x 325 -y 28
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[4\] -fixed false -x 719 -y 64
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[20\] -fixed false -x 687 -y 64
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50\[8\] -fixed false -x 649 -y 78
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv\[0\] -fixed false -x 705 -y 84
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[6\] -fixed false -x 589 -y 73
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 807 -y 28
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[12\] -fixed false -x 1201 -y 193
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2\[22\] -fixed false -x 940 -y 45
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[29\] -fixed false -x 889 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[8\] -fixed false -x 720 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 596 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[19\] -fixed false -x 360 -y 10
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[7\] -fixed false -x 331 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1159 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9 -fixed false -x 769 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 636 -y 174
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_\[8\] -fixed false -x 1061 -y 124
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[13\] -fixed false -x 1134 -y 172
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 919 -y 48
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2\[4\] -fixed false -x 639 -y 72
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 750 -y 28
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[12\] -fixed false -x 691 -y 70
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[9\] -fixed false -x 998 -y 183
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[12\] -fixed false -x 649 -y 54
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 818 -y 70
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[9\] -fixed false -x 413 -y 19
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free -fixed false -x 951 -y 181
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[9\] -fixed false -x 852 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[16\] -fixed false -x 402 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 1280 -y 142
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 -fixed false -x 863 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 792 -y 79
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[14\] -fixed false -x 1020 -y 183
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[27\] -fixed false -x 951 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 1340 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[31\] -fixed false -x 650 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[366\] -fixed false -x 249 -y 31
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[5\] -fixed false -x 762 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJR/b3_P_F_6_1 -fixed false -x 27 -y 33
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1\[0\] -fixed false -x 818 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 1053 -y 136
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[28\] -fixed false -x 846 -y 67
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 1191 -y 145
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[26\] -fixed false -x 723 -y 46
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[20\] -fixed false -x 686 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJn/b3_P_F_6_1 -fixed false -x 65 -y 6
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[0\] -fixed false -x 231 -y 22
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[57\] -fixed false -x 1773 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_0_0\[4\] -fixed false -x 373 -y 36
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[30\] -fixed false -x 1043 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[11\] -fixed false -x 737 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 774 -y 127
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[12\] -fixed false -x 685 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_2_1_1 -fixed false -x 174 -y 39
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 958 -y 69
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 851 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[138\] -fixed false -x 181 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 1225 -y 151
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[0\] -fixed false -x 749 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[58\] -fixed false -x 200 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0\[7\] -fixed false -x 1059 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[18\] -fixed false -x 21 -y 16
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\] -fixed false -x 704 -y 73
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[9\] -fixed false -x 1176 -y 201
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[42\] -fixed false -x 168 -y 21
set_location -inst_name Controler_0/ADI_SPI_0/counter\[8\] -fixed false -x 596 -y 52
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 1226 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs\[0\] -fixed false -x 298 -y 28
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[6\] -fixed false -x 80 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 862 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[100\] -fixed false -x 27 -y 42
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[19\] -fixed false -x 958 -y 172
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[13\] -fixed false -x 1050 -y 183
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[13\] -fixed false -x 662 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[5\] -fixed false -x 749 -y 97
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[13\] -fixed false -x 650 -y 43
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[4\] -fixed false -x 623 -y 52
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\] -fixed false -x 708 -y 73
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 847 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b8_jAA_KlCO_0_sqmuxa_7 -fixed false -x 251 -y 27
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[21\] -fixed false -x 352 -y 10
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 895 -y 76
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[3\] -fixed false -x 750 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_2_1_1_1 -fixed false -x 88 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[8\] -fixed false -x 746 -y 76
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[14\] -fixed false -x 711 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[2\] -fixed false -x 944 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 844 -y 55
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[0\] -fixed false -x 1279 -y 138
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[7\] -fixed false -x 1154 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 859 -y 69
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[3\] -fixed false -x 396 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 773 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 1310 -y 156
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[6\] -fixed false -x 701 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[139\] -fixed false -x 79 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_2_1_1 -fixed false -x 412 -y 21
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[5\] -fixed false -x 1126 -y 172
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[8\] -fixed false -x 716 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.un27_b7_nYhI39s_4 -fixed false -x 308 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1250 -y 127
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[11\] -fixed false -x 774 -y 81
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 859 -y 37
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[13\] -fixed false -x 885 -y 7
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO\[9\] -fixed false -x 663 -y 48
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data_RNIF97O3\[2\] -fixed false -x 605 -y 81
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[28\] -fixed false -x 939 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[3\] -fixed false -x 768 -y 76
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[10\] -fixed false -x 709 -y 57
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_sqmuxa_i_a4_0 -fixed false -x 743 -y 9
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[0\] -fixed false -x 615 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[36\] -fixed false -x 700 -y 25
set_location -inst_name UART_Protocol_1/mko_0/counter\[12\] -fixed false -x 732 -y 73
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer\[15\] -fixed false -x 677 -y 45
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_2_1_1_1 -fixed false -x 426 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[50\] -fixed false -x 175 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[18\] -fixed false -x 835 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 925 -y 63
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[9\] -fixed false -x 640 -y 79
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[35\] -fixed false -x 722 -y 24
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[3\] -fixed false -x 604 -y 73
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[10\] -fixed false -x 1003 -y 183
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[236\] -fixed false -x 48 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[18\] -fixed false -x 933 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[426\] -fixed false -x 71 -y 28
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[6\] -fixed false -x 702 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[13\] -fixed false -x 24 -y 7
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[10\] -fixed false -x 750 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[33\] -fixed false -x 653 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 877 -y 24
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[1\] -fixed false -x 940 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[74\] -fixed false -x 111 -y 25
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[5\] -fixed false -x 612 -y 55
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 871 -y 24
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2_0 -fixed false -x 643 -y 48
set_location -inst_name Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2 -fixed false -x 639 -y 45
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[34\] -fixed false -x 933 -y 57
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.un8_b7_nYhI39s_RNIBV9O2 -fixed false -x 391 -y 27
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2 -fixed false -x 756 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[2\] -fixed false -x 718 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b6_BATJwN_4 -fixed false -x 194 -y 30
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[1\] -fixed false -x 724 -y 10
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_\[10\] -fixed false -x 1051 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 852 -y 73
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[7\] -fixed false -x 946 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqn/b3_P_F_6_2_1_1 -fixed false -x 194 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 704 -y 126
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s\[3\] -fixed false -x 350 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 614 -y 28
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[6\] -fixed false -x 1148 -y 175
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[10\] -fixed false -x 746 -y 36
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 -fixed false -x 761 -y 46
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[21\] -fixed false -x 813 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[164\] -fixed false -x 116 -y 31
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[1\] -fixed false -x 809 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_1 -fixed false -x 47 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[141\] -fixed false -x 181 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[29\] -fixed false -x 386 -y 10
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 867 -y 75
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIEHJ6\[12\] -fixed false -x 701 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 1239 -y 118
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector\[1\] -fixed false -x 758 -y 52
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[1\] -fixed false -x 420 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 654 -y 174
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF_0_0_RNI8GEG1 -fixed false -x 366 -y 30
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg\[3\] -fixed false -x 784 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[96\] -fixed false -x 31 -y 43
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[27\] -fixed false -x 783 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[87\] -fixed false -x 164 -y 22
set_location -inst_name Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable -fixed false -x 849 -y 51
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 883 -y 24
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO -fixed false -x 625 -y 69
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_0_1\[1\] -fixed false -x 362 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[86\] -fixed false -x 316 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[8\] -fixed false -x 602 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_1_0 -fixed false -x 441 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_2_1_1 -fixed false -x 75 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b6_BATJwN_4 -fixed false -x 24 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[66\] -fixed false -x 94 -y 16
set_location -inst_name Controler_0/Reset_Controler_0/un8_write_signal -fixed false -x 638 -y 63
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[8\] -fixed false -x 334 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[10\] -fixed false -x 600 -y 28
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer\[12\] -fixed false -x 676 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[4\] -fixed false -x 220 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[12\] -fixed false -x 773 -y 63
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[26\] -fixed false -x 827 -y 57
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer\[11\] -fixed false -x 680 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW\[2\] -fixed false -x 286 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_y/o_9 -fixed false -x 174 -y 30
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[2\] -fixed false -x 665 -y 84
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[5\] -fixed false -x 710 -y 63
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[10\] -fixed false -x 650 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[7\] -fixed false -x 264 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 969 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 -fixed false -x 884 -y 144
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_a2_2 -fixed false -x 690 -y 102
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[30\] -fixed false -x 631 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGA5/b3_P_F_6_2_1_1 -fixed false -x 12 -y 9
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[8\] -fixed false -x 921 -y 79
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 -fixed false -x 660 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[25\] -fixed false -x 871 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[161\] -fixed false -x 78 -y 31
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 -fixed false -x 758 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[118\] -fixed false -x 211 -y 25
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[2\] -fixed false -x 665 -y 85
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ37_1_0 -fixed false -x 243 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[119\] -fixed false -x 230 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[112\] -fixed false -x 303 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[13\] -fixed false -x 271 -y 19
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[4\] -fixed false -x 943 -y 172
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[42\] -fixed false -x 814 -y 207
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[1\] -fixed false -x 752 -y 27
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 972 -y 85
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQp0/b3_P_F_6_2_1_1_1 -fixed false -x 156 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[15\] -fixed false -x 357 -y 16
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[1\] -fixed false -x 230 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO\[1\] -fixed false -x 266 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[35\] -fixed false -x 435 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJn/b3_P_F_6_2_1_1 -fixed false -x 99 -y 9
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 873 -y 76
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_96_cLqgOF5 -fixed false -x 357 -y 18
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[19\] -fixed false -x 325 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 760 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[1\] -fixed false -x 1170 -y 184
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 940 -y 49
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 641 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 787 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 795 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1222 -y 154
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[81\] -fixed false -x 14 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[47\] -fixed false -x 185 -y 34
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_0\[7\] -fixed false -x 610 -y 75
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 929 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[103\] -fixed false -x 109 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ\[4\] -fixed false -x 390 -y 25
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[2\] -fixed false -x 315 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbJ/b3_P_F_6_2_1_1 -fixed false -x 13 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 1548 -y 124
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 954 -y 88
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[12\] -fixed false -x 875 -y 10
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 867 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[2\] -fixed false -x 658 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[107\] -fixed false -x 111 -y 42
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse -fixed false -x 685 -y 69
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_RNO -fixed false -x 742 -y 9
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_\[5\] -fixed false -x 1046 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[0\] -fixed false -x 541 -y 16
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[10\] -fixed false -x 933 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[41\] -fixed false -x 185 -y 25
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[13\] -fixed false -x 640 -y 55
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[6\] -fixed false -x 795 -y 76
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_\[9\] -fixed false -x 1039 -y 127
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[11\] -fixed false -x 377 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 870 -y 19
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6\[9\] -fixed false -x 639 -y 78
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 870 -y 60
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 638 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[37\] -fixed false -x 60 -y 16
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[169\] -fixed false -x 122 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[25\] -fixed false -x 816 -y 76
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[12\] -fixed false -x 858 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[15\] -fixed false -x 120 -y 22
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[4\] -fixed false -x 699 -y 55
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[29\] -fixed false -x 742 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs_RNICFF8\[1\] -fixed false -x 284 -y 27
set_location -inst_name UART_Protocol_0/mko_0/counter\[15\] -fixed false -x 487 -y 151
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_2_1_1_1 -fixed false -x 118 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[18\] -fixed false -x 297 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[94\] -fixed false -x 29 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[106\] -fixed false -x 121 -y 37
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[9\] -fixed false -x 700 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT\[5\] -fixed false -x 314 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[59\] -fixed false -x 144 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[9\] -fixed false -x 688 -y 16
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[0\] -fixed false -x 650 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_2_1_1_1 -fixed false -x 192 -y 30
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[17\] -fixed false -x 728 -y 58
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[2\] -fixed false -x 1010 -y 181
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u -fixed false -x 742 -y 54
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 812 -y 28
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[2\] -fixed false -x 668 -y 54
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[4\] -fixed false -x 545 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[24\] -fixed false -x 673 -y 88
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[23\] -fixed false -x 721 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[81\] -fixed false -x 14 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[41\] -fixed false -x 123 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJI/b3_P_F_6_1_0 -fixed false -x 17 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 812 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 -fixed false -x 795 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[28\] -fixed false -x 363 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[19\] -fixed false -x 91 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[1\] -fixed false -x 659 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 1167 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1\[4\] -fixed false -x 976 -y 69
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[9\] -fixed false -x 703 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_1 -fixed false -x 232 -y 33
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[37\] -fixed false -x 1025 -y 342
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_1 -fixed false -x 337 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert -fixed false -x 906 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 1243 -y 135
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[17\] -fixed false -x 714 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_3 -fixed false -x 136 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[8\] -fixed false -x 386 -y 34
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/dst_req_d_RNI04HQ -fixed false -x 362 -y 36
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 636 -y 30
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_96_cLqgOF6 -fixed false -x 348 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1\[0\] -fixed false -x 637 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[17\] -fixed false -x 910 -y 61
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 951 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 1354 -y 118
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[121\] -fixed false -x 103 -y 10
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[4\] -fixed false -x 228 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 1293 -y 142
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[10\] -fixed false -x 794 -y 184
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[10\] -fixed false -x 657 -y 55
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[7\] -fixed false -x 652 -y 34
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 950 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[328\] -fixed false -x 235 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 702 -y 126
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM_RNIPKS45\[0\] -fixed false -x 373 -y 6
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\] -fixed false -x 776 -y 55
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 877 -y 79
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[18\] -fixed false -x 817 -y 57
set_location -inst_name Controler_0/Reset_Controler_0/un1_state_reg_1_1 -fixed false -x 628 -y 60
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[9\] -fixed false -x 819 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[130\] -fixed false -x 54 -y 25
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[24\] -fixed false -x 805 -y 43
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI49G01\[24\] -fixed false -x 937 -y 54
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[7\] -fixed false -x 1056 -y 145
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[2\] -fixed false -x 776 -y 46
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[1\] -fixed false -x 790 -y 52
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.un1_b5_PRWcJ_2_0 -fixed false -x 386 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[245\] -fixed false -x 18 -y 34
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[0\] -fixed false -x 1126 -y 166
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 952 -y 115
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 919 -y 73
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3\[0\] -fixed false -x 691 -y 57
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[0\] -fixed false -x 698 -y 58
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b7_OSr_J90 -fixed false -x 364 -y 37
set_location -inst_name Controler_0/ADI_SPI_0/counter_3\[0\] -fixed false -x 591 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[119\] -fixed false -x 126 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[243\] -fixed false -x 21 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[154\] -fixed false -x 98 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 841 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0\[4\] -fixed false -x 995 -y 106
set_location -inst_name ident_coreinst/FTDI_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2_0 -fixed false -x 327 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[5\] -fixed false -x 716 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[9\] -fixed false -x 769 -y 70
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[16\] -fixed false -x 713 -y 46
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[3\] -fixed false -x 747 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[279\] -fixed false -x 166 -y 40
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 876 -y 52
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[23\] -fixed false -x 672 -y 82
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[32\] -fixed false -x 726 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIe/b3_P_F_6_1_0_RNIO6862 -fixed false -x 180 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[466\] -fixed false -x 98 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_1_0 -fixed false -x 239 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 638 -y 171
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o -fixed false -x 168 -y 27
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[0\] -fixed false -x 708 -y 64
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[8\] -fixed false -x 715 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[124\] -fixed false -x 195 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r -fixed false -x 850 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[87\] -fixed false -x 92 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 1302 -y 118
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[33\] -fixed false -x 440 -y 22
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[23\] -fixed false -x 843 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[158\] -fixed false -x 97 -y 28
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1\[2\] -fixed false -x 683 -y 51
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[33\] -fixed false -x 440 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 661 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 -fixed false -x 677 -y 171
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[8\] -fixed false -x 864 -y 7
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 819 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[29\] -fixed false -x 31 -y 10
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[18\] -fixed false -x 1941 -y 237
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[12\] -fixed false -x 639 -y 55
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[10\] -fixed false -x 863 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 1332 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1220 -y 153
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_2_1_1_1 -fixed false -x 438 -y 18
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[9\] -fixed false -x 1116 -y 172
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[27\] -fixed false -x 326 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[3\] -fixed false -x 714 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 1226 -y 151
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[33\] -fixed false -x 391 -y 15
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[11\] -fixed false -x 630 -y 52
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[10\] -fixed false -x 640 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJm/b3_P_F_6_2_1_1 -fixed false -x 71 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[500\] -fixed false -x 144 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[3\] -fixed false -x 806 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[14\] -fixed false -x 833 -y 76
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 894 -y 78
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[25\] -fixed false -x 663 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_2_1_1_1 -fixed false -x 188 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[12\] -fixed false -x 895 -y 36
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[15\] -fixed false -x 692 -y 61
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNIVUTH\[2\] -fixed false -x 883 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[46\] -fixed false -x 169 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b3_nfs\[4\] -fixed false -x 366 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[7\] -fixed false -x 879 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_p/o -fixed false -x 33 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_1 -fixed false -x 171 -y 39
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 961 -y 64
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[36\] -fixed false -x 883 -y 63
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0\[2\] -fixed false -x 680 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m6 -fixed false -x 328 -y 21
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[7\] -fixed false -x 683 -y 63
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO -fixed false -x 707 -y 99
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[55\] -fixed false -x 192 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0\[6\] -fixed false -x 320 -y 27
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_RNO\[4\] -fixed false -x 744 -y 48
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2\[0\] -fixed false -x 615 -y 75
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 673 -y 27
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[31\] -fixed false -x 851 -y 70
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[23\] -fixed false -x 748 -y 30
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb_0_sqmuxa_fast -fixed false -x 315 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[272\] -fixed false -x 61 -y 37
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[43\] -fixed false -x 632 -y 288
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 788 -y 64
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_\[6\] -fixed false -x 988 -y 109
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_\[3\] -fixed false -x 985 -y 109
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_1 -fixed false -x 163 -y 39
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[11\] -fixed false -x 44 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1_RNIS7CC1 -fixed false -x 673 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1318 -y 172
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[2\] -fixed false -x 726 -y 88
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[5\] -fixed false -x 1019 -y 187
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i -fixed false -x 697 -y 48
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 841 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[30\] -fixed false -x 664 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[87\] -fixed false -x 92 -y 36
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[13\] -fixed false -x 763 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[4\] -fixed false -x 1065 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[5\] -fixed false -x 55 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGql/b3_P_F_6_2_1_1_1 -fixed false -x 235 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAe/b3_P_F_6_1 -fixed false -x 38 -y 6
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[9\] -fixed false -x 884 -y 45
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 798 -y 64
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[17\] -fixed false -x 396 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAl/b3_P_F_6_1 -fixed false -x 31 -y 9
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_17_iv_0\[31\] -fixed false -x 878 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[12\] -fixed false -x 27 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[13\] -fixed false -x 102 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[166\] -fixed false -x 151 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[137\] -fixed false -x 62 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1312 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[70\] -fixed false -x 157 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[94\] -fixed false -x 111 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[39\] -fixed false -x 894 -y 58
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[77\] -fixed false -x 242 -y 37
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[21\] -fixed false -x 165 -y 34
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r -fixed false -x 964 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAq/b3_P_F_6_2_1_1 -fixed false -x 27 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[58\] -fixed false -x 158 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[207\] -fixed false -x 80 -y 19
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[2\] -fixed false -x 604 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[48\] -fixed false -x 114 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[159\] -fixed false -x 213 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[67\] -fixed false -x 69 -y 22
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[6\] -fixed false -x 945 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[180\] -fixed false -x 204 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUS/b3_P_F_6_1_RNID20I3 -fixed false -x 109 -y 18
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[6\] -fixed false -x 595 -y 10
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary\[1\] -fixed false -x 621 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[15\] -fixed false -x 351 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[66\] -fixed false -x 25 -y 15
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX1\[0\] -fixed false -x 1245 -y 198
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 1238 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[26\] -fixed false -x 882 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_0_6 -fixed false -x 139 -y 30
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO -fixed false -x 964 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1236 -y 135
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[16\] -fixed false -x 1026 -y 183
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_4dflt -fixed false -x 763 -y 51
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[16\] -fixed false -x 914 -y 57
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b15_vABZ3qsY_ub3Rme3 -fixed false -x 343 -y 24
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[13\] -fixed false -x 687 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[7\] -fixed false -x 225 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[9\] -fixed false -x 1068 -y 124
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIFL97\[10\] -fixed false -x 821 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIn/b3_P_F_6_2_1_1_1 -fixed false -x 200 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUq/b3_P_F_6_1_RNIQ4C93 -fixed false -x 134 -y 18
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[25\] -fixed false -x 807 -y 58
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO -fixed false -x 735 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_132 -fixed false -x 194 -y 21
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[21\] -fixed false -x 851 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 1147 -y 175
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[5\] -fixed false -x 866 -y 25
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[8\] -fixed false -x 556 -y 19
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[30\] -fixed false -x 924 -y 70
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[13\] -fixed false -x 750 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[39\] -fixed false -x 885 -y 58
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[3\] -fixed false -x 714 -y 84
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 -fixed false -x 663 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[111\] -fixed false -x 110 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[162\] -fixed false -x 179 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1525 -y 138
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b6_BATJwN_4 -fixed false -x 259 -y 36
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_8dflt -fixed false -x 766 -y 51
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[4\] -fixed false -x 701 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[19\] -fixed false -x 706 -y 19
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[29\] -fixed false -x 786 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[166\] -fixed false -x 78 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 -fixed false -x 923 -y 136
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[7\] -fixed false -x 677 -y 55
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[5\] -fixed false -x 606 -y 78
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[54\] -fixed false -x 42 -y 25
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b8_nv_ZmCtY -fixed false -x 345 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIm/b3_P_F_6_1_0_RNIS73G2 -fixed false -x 204 -y 18
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_6\[4\] -fixed false -x 673 -y 63
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_status_err -fixed false -x 768 -y 37
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[10\] -fixed false -x 699 -y 61
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[14\] -fixed false -x 686 -y 85
set_location -inst_name Controler_0/ADI_SPI_0/assert_data -fixed false -x 644 -y 46
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[29\] -fixed false -x 325 -y 16
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_8_iv\[31\] -fixed false -x 720 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[10\] -fixed false -x 37 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 799 -y 79
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 778 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[21\] -fixed false -x 664 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[9\] -fixed false -x 860 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[23\] -fixed false -x 833 -y 61
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[5\] -fixed false -x 753 -y 54
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[88\] -fixed false -x 197 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[152\] -fixed false -x 84 -y 28
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data\[5\] -fixed false -x 829 -y 63
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO -fixed false -x 754 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUl/b6_BATJwN_4 -fixed false -x 133 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 837 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 615 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 913 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 756 -y 22
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[2\] -fixed false -x 1010 -y 175
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[12\] -fixed false -x 1021 -y 183
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 1310 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0\[11\] -fixed false -x 766 -y 91
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_1_0 -fixed false -x 98 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o2_RNI2UUP\[7\] -fixed false -x 387 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_RNIVR895\[0\] -fixed false -x 355 -y 21
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data_RNIT4661\[12\] -fixed false -x 649 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[368\] -fixed false -x 245 -y 34
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 684 -y 106
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b6_BATJwN_4 -fixed false -x 83 -y 36
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[12\] -fixed false -x 820 -y 79
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[10\] -fixed false -x 613 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbI/b3_P_F_6_2_1_1 -fixed false -x 64 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b22_O2yyf_fG2_MiQA1E6_r_zu/o -fixed false -x 37 -y 9
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[36\] -fixed false -x 870 -y 66
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[7\] -fixed false -x 36 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[32\] -fixed false -x 399 -y 16
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_0\[6\] -fixed false -x 614 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[7\] -fixed false -x 688 -y 87
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[36\] -fixed false -x 716 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[16\] -fixed false -x 248 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[56\] -fixed false -x 268 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[425\] -fixed false -x 49 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[49\] -fixed false -x 179 -y 18
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2\[1\] -fixed false -x 793 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 896 -y 73
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[19\] -fixed false -x 698 -y 30
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[9\] -fixed false -x 554 -y 16
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[2\] -fixed false -x 1000 -y 180
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[6\] -fixed false -x 616 -y 22
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_0_o4 -fixed false -x 745 -y 84
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 841 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b6_BATJwN_4 -fixed false -x 50 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[103\] -fixed false -x 109 -y 42
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0 -fixed false -x 699 -y 57
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1309 -y 156
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 1165 -y 174
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[54\] -fixed false -x 1305 -y 192
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[150\] -fixed false -x 120 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 836 -y 52
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[30\] -fixed false -x 907 -y 57
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set -fixed false -x 891 -y 58
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[8\] -fixed false -x 913 -y 82
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[3\] -fixed false -x 1133 -y 172
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[14\] -fixed false -x 689 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGq5/b3_P_F_6_1 -fixed false -x 204 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[96\] -fixed false -x 105 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[15\] -fixed false -x 954 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIS/b3_P_F_6_2_1_1 -fixed false -x 187 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[19\] -fixed false -x 290 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[138\] -fixed false -x 290 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[71\] -fixed false -x 54 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2 -fixed false -x 301 -y 24
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIT8O2\[0\] -fixed false -x 811 -y 78
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[29\] -fixed false -x 895 -y 60
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[5\] -fixed false -x 849 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 1277 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[50\] -fixed false -x 160 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqV/b3_P_F_6_2_1_1 -fixed false -x 202 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[164\] -fixed false -x 213 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set -fixed false -x 1315 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[10\] -fixed false -x 755 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSm/b3_P_F_6_2_1_1_1 -fixed false -x 89 -y 9
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[8\] -fixed false -x 883 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[27\] -fixed false -x 231 -y 43
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[25\] -fixed false -x 952 -y 78
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[0\] -fixed false -x 759 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[61\] -fixed false -x 72 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[149\] -fixed false -x 83 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_2_1_1_1 -fixed false -x 97 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[7\] -fixed false -x 710 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[17\] -fixed false -x 385 -y 4
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1290 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 784 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 1318 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[14\] -fixed false -x 1263 -y 193
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI1PV21 -fixed false -x 905 -y 60
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/busy -fixed false -x 685 -y 58
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[17\] -fixed false -x 910 -y 58
set_location -inst_name Controler_0/ADI_SPI_1/rx_data_frame\[7\] -fixed false -x 694 -y 49
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 628 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[21\] -fixed false -x 101 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 616 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[54\] -fixed false -x 209 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[299\] -fixed false -x 175 -y 40
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[181\] -fixed false -x 105 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1\[4\] -fixed false -x 1058 -y 145
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[27\] -fixed false -x 709 -y 25
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2\[2\] -fixed false -x 620 -y 69
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[2\] -fixed false -x 770 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1145 -y 174
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 920 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_2_1_1 -fixed false -x 176 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 -fixed false -x 1245 -y 117
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[274\] -fixed false -x 66 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[8\] -fixed false -x 1241 -y 256
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[1\] -fixed false -x 1267 -y 139
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[16\] -fixed false -x 851 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP5L41 -fixed false -x 1286 -y 117
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[18\] -fixed false -x 667 -y 82
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 659 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 840 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[18\] -fixed false -x 290 -y 19
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[2\] -fixed false -x 677 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[401\] -fixed false -x 15 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 1221 -y 150
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQm0/b3_P_F_6_1_0 -fixed false -x 228 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[57\] -fixed false -x 202 -y 19
set_location -inst_name UART_Protocol_1/INV_0 -fixed false -x 764 -y 60
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[17\] -fixed false -x 1030 -y 184
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[23\] -fixed false -x 948 -y 60
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[9\] -fixed false -x 670 -y 54
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_RNO\[5\] -fixed false -x 646 -y 75
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[10\] -fixed false -x 753 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[55\] -fixed false -x 208 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ\[1\] -fixed false -x 247 -y 22
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[8\] -fixed false -x 678 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[171\] -fixed false -x 192 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[1\] -fixed false -x 398 -y 31
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 -fixed false -x 751 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[307\] -fixed false -x 172 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[336\] -fixed false -x 243 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 787 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[322\] -fixed false -x 239 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[144\] -fixed false -x 83 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o3\[10\] -fixed false -x 269 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[1\] -fixed false -x 279 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[3\] -fixed false -x 732 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[12\] -fixed false -x 246 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b6_BATJwN_4 -fixed false -x 228 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[13\] -fixed false -x 271 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[3\] -fixed false -x 750 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 841 -y 76
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 878 -y 45
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[29\] -fixed false -x 889 -y 63
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[16\] -fixed false -x 948 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[191\] -fixed false -x 229 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set -fixed false -x 749 -y 22
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[15\] -fixed false -x 675 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_2_1_1 -fixed false -x 99 -y 33
set_location -inst_name Controler_0/ADI_SPI_1/state_reg\[4\] -fixed false -x 700 -y 49
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 618 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 1244 -y 127
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_1_RNIUUF72 -fixed false -x 169 -y 42
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2\[2\] -fixed false -x 782 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGId/b3_P_F_6_2_1_1_1 -fixed false -x 173 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH919 -fixed false -x 313 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[292\] -fixed false -x 186 -y 43
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i -fixed false -x 744 -y 90
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_\[5\] -fixed false -x 987 -y 109
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[178\] -fixed false -x 171 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 1237 -y 127
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[34\] -fixed false -x 385 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_1_0_RNI1KJE2 -fixed false -x 87 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[129\] -fixed false -x 37 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[154\] -fixed false -x 100 -y 28
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[10\] -fixed false -x 683 -y 81
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 848 -y 55
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 949 -y 46
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[1\] -fixed false -x 355 -y 16
set_location -inst_name Controler_0/ADI_SPI_1/sdio_1_RNO -fixed false -x 687 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[88\] -fixed false -x 94 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[3\] -fixed false -x 719 -y 85
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[0\] -fixed false -x 768 -y 28
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa -fixed false -x 786 -y 60
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 958 -y 52
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2\[5\] -fixed false -x 1035 -y 124
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[39\] -fixed false -x 389 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[9\] -fixed false -x 682 -y 81
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\] -fixed false -x 780 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[63\] -fixed false -x 267 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 1213 -y 153
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_frame\[1\] -fixed false -x 694 -y 52
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[27\] -fixed false -x 854 -y 70
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[8\] -fixed false -x 716 -y 58
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[7\] -fixed false -x 882 -y 45
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 707 -y 127
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[93\] -fixed false -x 110 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_1_0 -fixed false -x 432 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[11\] -fixed false -x 952 -y 49
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[15\] -fixed false -x 949 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqd/b3_P_F_6_2_1_1 -fixed false -x 194 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[29\] -fixed false -x 868 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 766 -y 145
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[15\] -fixed false -x 666 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqe/b3_P_F_6_2_1_1_1 -fixed false -x 227 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQe0/b3_P_F_6_2_1_1_1 -fixed false -x 155 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[33\] -fixed false -x 649 -y 24
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[41\] -fixed false -x 1938 -y 336
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 879 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_h/o_9 -fixed false -x 86 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGA5/b3_P_F_6_2_1_1_1 -fixed false -x 13 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[34\] -fixed false -x 721 -y 21
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 933 -y 63
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 849 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b5_uU_cL -fixed false -x 277 -y 31
set_location -inst_name Communication_Switch_0/Communication_vote_vector\[1\] -fixed false -x 746 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUV/b3_P_F_6_1 -fixed false -x 137 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10 -fixed false -x 828 -y 21
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[11\] -fixed false -x 720 -y 52
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[6\] -fixed false -x 763 -y 73
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 -fixed false -x 734 -y 57
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[27\] -fixed false -x 841 -y 66
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[9\] -fixed false -x 608 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 872 -y 63
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[7\] -fixed false -x 640 -y 22
set_location -inst_name Controler_0/gpio_controler_0/un16_write_signal -fixed false -x 652 -y 69
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[24\] -fixed false -x 822 -y 61
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[10\] -fixed false -x 720 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_1_0_RNINARI2 -fixed false -x 185 -y 42
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2\[2\] -fixed false -x 637 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[51\] -fixed false -x 130 -y 19
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer\[1\] -fixed false -x 1117 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 677 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[13\] -fixed false -x 274 -y 19
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_3\[0\] -fixed false -x 747 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[155\] -fixed false -x 123 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 696 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[8\] -fixed false -x 511 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[5\] -fixed false -x 1051 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_cnst_0\[8\] -fixed false -x 1064 -y 171
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[7\] -fixed false -x 604 -y 75
set_location -inst_name ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_0_a2_0_2 -fixed false -x 333 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[94\] -fixed false -x 99 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout -fixed false -x 887 -y 54
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[33\] -fixed false -x 391 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_1_0_RNIE0BL2 -fixed false -x 67 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_161 -fixed false -x 152 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[14\] -fixed false -x 864 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 1206 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[1\] -fixed false -x 50 -y 7
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[9\] -fixed false -x 1233 -y 199
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1 -fixed false -x 624 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[1\] -fixed false -x 662 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[107\] -fixed false -x 228 -y 37
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[22\] -fixed false -x 958 -y 78
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[18\] -fixed false -x 720 -y 57
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[37\] -fixed false -x 709 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[35\] -fixed false -x 303 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_2_1_1 -fixed false -x 25 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[149\] -fixed false -x 109 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[6\] -fixed false -x 840 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[11\] -fixed false -x 685 -y 87
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[32\] -fixed false -x 882 -y 64
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[8\] -fixed false -x 896 -y 78
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[10\] -fixed false -x 741 -y 363
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 -fixed false -x 662 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[169\] -fixed false -x 182 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 781 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[130\] -fixed false -x 80 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIl/b3_P_F_6_1_RNIFSK82 -fixed false -x 155 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[3\] -fixed false -x 52 -y 7
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[11\] -fixed false -x 710 -y 84
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[10\] -fixed false -x 855 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[12\] -fixed false -x 217 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[9\] -fixed false -x 61 -y 7
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 831 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[68\] -fixed false -x 64 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[4\] -fixed false -x 269 -y 22
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO\[12\] -fixed false -x 785 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r4_0_a2 -fixed false -x 885 -y 54
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[15\] -fixed false -x 907 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[190\] -fixed false -x 186 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[15\] -fixed false -x 889 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[412\] -fixed false -x 31 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 921 -y 64
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0\[0\] -fixed false -x 777 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[465\] -fixed false -x 99 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 929 -y 115
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[3\] -fixed false -x 842 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[285\] -fixed false -x 183 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[149\] -fixed false -x 109 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[39\] -fixed false -x 753 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQp0/b3_P_F_6_2_1_1 -fixed false -x 162 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[7\] -fixed false -x 805 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 758 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[7\] -fixed false -x 378 -y 30
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa -fixed false -x 649 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 617 -y 34
set_location -inst_name Controler_0/Communication_ANW_MUX_0/Communication_vote_vector\[0\] -fixed false -x 828 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 801 -y 70
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[23\] -fixed false -x 720 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[283\] -fixed false -x 182 -y 37
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[3\] -fixed false -x 711 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 958 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[0\] -fixed false -x 1018 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[174\] -fixed false -x 134 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 793 -y 24
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3\[0\] -fixed false -x 1282 -y 192
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_a2_3\[0\] -fixed false -x 751 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_6 -fixed false -x 138 -y 30
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i -fixed false -x 643 -y 63
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[5\] -fixed false -x 758 -y 75
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\] -fixed false -x 697 -y 73
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[10\] -fixed false -x 683 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[5\] -fixed false -x 903 -y 57
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s\[6\] -fixed false -x 358 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 710 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[15\] -fixed false -x 840 -y 73
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b6_Ocm0rW_1\[2\] -fixed false -x 377 -y 33
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask\[0\] -fixed false -x 599 -y 76
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[2\] -fixed false -x 754 -y 79
set_location -inst_name Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i -fixed false -x 615 -y 51
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_i_m2\[17\] -fixed false -x 704 -y 54
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 939 -y 64
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 844 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[1\] -fixed false -x 878 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 1247 -y 117
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[161\] -fixed false -x 292 -y 46
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[14\] -fixed false -x 362 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[37\] -fixed false -x 387 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[35\] -fixed false -x 900 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 840 -y 43
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2\[3\] -fixed false -x 890 -y 48
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[3\] -fixed false -x 808 -y 76
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[1\] -fixed false -x 769 -y 46
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_RNITTD7\[1\] -fixed false -x 669 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[7\] -fixed false -x 36 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[89\] -fixed false -x 85 -y 37
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[1\] -fixed false -x 999 -y 180
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[121\] -fixed false -x 120 -y 42
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_rep\[8\] -fixed false -x 1160 -y 172
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[4\] -fixed false -x 348 -y 16
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[3\] -fixed false -x 1031 -y 174
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_19_iv_0\[31\] -fixed false -x 871 -y 9
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[123\] -fixed false -x 107 -y 16
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[19\] -fixed false -x 668 -y 82
set_location -inst_name Controler_0/Command_Decoder_0/counter\[7\] -fixed false -x 724 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/dst_req_d -fixed false -x 368 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[3\] -fixed false -x 426 -y 19
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0\[0\] -fixed false -x 678 -y 60
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[36\] -fixed false -x 1164 -y 183
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_1 -fixed false -x 171 -y 42
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[10\] -fixed false -x 371 -y 19
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[26\] -fixed false -x 816 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbn/b6_BATJwN_4 -fixed false -x 15 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[2\] -fixed false -x 351 -y 22
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[19\] -fixed false -x 157 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 938 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b8_uKr_IFLY/b10_PfzyLE4_Ft_0_a2_0 -fixed false -x 309 -y 24
set_location -inst_name Controler_0/Command_Decoder_0/cmd_status_err -fixed false -x 780 -y 37
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[11\] -fixed false -x 930 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[73\] -fixed false -x 267 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1\[16\] -fixed false -x 652 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 757 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[33\] -fixed false -x 243 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[32\] -fixed false -x 434 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAS/b3_P_F_6_1_0 -fixed false -x 26 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[153\] -fixed false -x 82 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[4\] -fixed false -x 505 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[6\] -fixed false -x 872 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1250 -y 130
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_\[3\] -fixed false -x 717 -y 127
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[511\] -fixed false -x 203 -y 31
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_28_iv\[31\] -fixed false -x 841 -y 9
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2\[0\] -fixed false -x 784 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQS0/b3_P_F_6_2_1_1_1 -fixed false -x 112 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_2S5I_vPL9 -fixed false -x 254 -y 27
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_1\[6\] -fixed false -x 669 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqn/b3_P_F_6_1 -fixed false -x 203 -y 27
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[13\] -fixed false -x 1023 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[9\] -fixed false -x 914 -y 82
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[7\] -fixed false -x 79 -y 237
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[39\] -fixed false -x 908 -y 64
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[0\] -fixed false -x 812 -y 76
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[19\] -fixed false -x 875 -y 7
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[1\] -fixed false -x 802 -y 79
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[37\] -fixed false -x 419 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_25 -fixed false -x 350 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[16\] -fixed false -x 855 -y 61
set_location -inst_name Controler_0/ADI_SPI_1/sdio_cl_RNO -fixed false -x 692 -y 45
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[27\] -fixed false -x 504 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_1_0_RNIMA1G2 -fixed false -x 203 -y 30
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[9\] -fixed false -x 926 -y 180
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[362\] -fixed false -x 254 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 762 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[20\] -fixed false -x 345 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[294\] -fixed false -x 181 -y 43
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[9\] -fixed false -x 663 -y 49
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_current_state/b7_OSr_J90 -fixed false -x 366 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z\[2\] -fixed false -x 1298 -y 193
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAd/b6_BATJwN_4 -fixed false -x 45 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[8\] -fixed false -x 939 -y 63
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[35\] -fixed false -x 370 -y 264
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[165\] -fixed false -x 291 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_94 -fixed false -x 100 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 1311 -y 123
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o2\[1\] -fixed false -x 283 -y 24
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[9\] -fixed false -x 670 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[105\] -fixed false -x 116 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[39\] -fixed false -x 757 -y 18
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[7\] -fixed false -x 992 -y 181
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[14\] -fixed false -x 672 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 -fixed false -x 1215 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 852 -y 70
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[10\] -fixed false -x 626 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 1310 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[5\] -fixed false -x 680 -y 84
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 955 -y 46
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[7\] -fixed false -x 661 -y 46
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[39\] -fixed false -x 818 -y 42
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[29\] -fixed false -x 786 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 787 -y 141
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[35\] -fixed false -x 753 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 1335 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[13\] -fixed false -x 660 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIDK1E\[9\] -fixed false -x 242 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[19\] -fixed false -x 922 -y 55
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[6\] -fixed false -x 878 -y 15
set_location -inst_name Communication_Switch_0/state_reg\[0\] -fixed false -x 715 -y 49
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[9\] -fixed false -x 381 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[24\] -fixed false -x 903 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[41\] -fixed false -x 175 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_4/o_9 -fixed false -x 170 -y 27
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[7\] -fixed false -x 751 -y 82
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[0\] -fixed false -x 696 -y 54
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[12\] -fixed false -x 654 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJn/b3_P_F_6_2_1_1 -fixed false -x 66 -y 6
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[13\] -fixed false -x 1042 -y 174
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[2\] -fixed false -x 751 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[18\] -fixed false -x 242 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[16\] -fixed false -x 763 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[6\] -fixed false -x 353 -y 22
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[0\] -fixed false -x 680 -y 76
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2\[1\] -fixed false -x 603 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[1\] -fixed false -x 745 -y 30
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0_a2_0_0\[1\] -fixed false -x 898 -y 48
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[18\] -fixed false -x 958 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_2_1_1 -fixed false -x 251 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[24\] -fixed false -x 111 -y 22
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[11\] -fixed false -x 616 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b22_O2yyf_fG2_MiQA1E6_r_zu/o_6 -fixed false -x 36 -y 6
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[23\] -fixed false -x 815 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[61\] -fixed false -x 275 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqS/b3_P_F_6_2_1_1_1 -fixed false -x 223 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[12\] -fixed false -x 729 -y 34
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5 -fixed false -x 590 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[135\] -fixed false -x 83 -y 25
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[4\] -fixed false -x 678 -y 64
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[13\] -fixed false -x 377 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_0\[0\] -fixed false -x 737 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_1 -fixed false -x 247 -y 36
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[2\] -fixed false -x 663 -y 57
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 714 -y 19
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 -fixed false -x 716 -y 54
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[9\] -fixed false -x 746 -y 60
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[0\] -fixed false -x 709 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[161\] -fixed false -x 131 -y 31
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[55\] -fixed false -x 1252 -y 234
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b6_BATJwN_4 -fixed false -x 174 -y 33
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[8\] -fixed false -x 968 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[112\] -fixed false -x 225 -y 34
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO\[9\] -fixed false -x 759 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_1_RNI6GLE2 -fixed false -x 94 -y 33
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[22\] -fixed false -x 329 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[95\] -fixed false -x 315 -y 37
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2 -fixed false -x 704 -y 87
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[436\] -fixed false -x 54 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 938 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 -fixed false -x 829 -y 21
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[15\] -fixed false -x 867 -y 7
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[8\] -fixed false -x 749 -y 61
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO -fixed false -x 770 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[82\] -fixed false -x 43 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_2_1_1 -fixed false -x 71 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[20\] -fixed false -x 848 -y 67
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[39\] -fixed false -x 679 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_1 -fixed false -x 37 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[31\] -fixed false -x 333 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 1166 -y 175
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[1\] -fixed false -x 1276 -y 199
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[3\] -fixed false -x 1057 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[22\] -fixed false -x 302 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[10\] -fixed false -x 1111 -y 166
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 828 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b4_oYh0\[3\] -fixed false -x 370 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[37\] -fixed false -x 660 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[10\] -fixed false -x 722 -y 27
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_\[7\] -fixed false -x 712 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 826 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[1\] -fixed false -x 431 -y 22
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[0\] -fixed false -x 706 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 867 -y 55
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[11\] -fixed false -x 823 -y 78
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2\[8\] -fixed false -x 760 -y 45
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[4\] -fixed false -x 757 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 846 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3_0_0\[6\] -fixed false -x 272 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUm/b3_P_F_6_1 -fixed false -x 160 -y 24
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[2\] -fixed false -x 698 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQn0/b3_P_F_6_1_0_RNIPAL83 -fixed false -x 171 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 860 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[16\] -fixed false -x 402 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[43\] -fixed false -x 134 -y 19
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[20\] -fixed false -x 782 -y 45
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[151\] -fixed false -x 213 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1220 -y 145
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[1\] -fixed false -x 811 -y 76
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 944 -y 78
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_\[9\] -fixed false -x 1062 -y 124
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb\[4\] -fixed false -x 403 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[31\] -fixed false -x 870 -y 57
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3\[15\] -fixed false -x 684 -y 84
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[8\] -fixed false -x 653 -y 60
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[14\] -fixed false -x 698 -y 52
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[30\] -fixed false -x 777 -y 64
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_\[8\] -fixed false -x 788 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[142\] -fixed false -x 80 -y 27
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[43\] -fixed false -x 735 -y 288
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[22\] -fixed false -x 1030 -y 181
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[6\] -fixed false -x 698 -y 61
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[15\] -fixed false -x 688 -y 75
set_location -inst_name UART_Protocol_1/mko_0/counter\[19\] -fixed false -x 739 -y 73
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[32\] -fixed false -x 662 -y 19
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[9\] -fixed false -x 1017 -y 181
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[59\] -fixed false -x 161 -y 10
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[0\] -fixed false -x 752 -y 79
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[3\] -fixed false -x 916 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[70\] -fixed false -x 33 -y 16
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[13\] -fixed false -x 661 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJU/b3_P_F_6_1 -fixed false -x 48 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[452\] -fixed false -x 76 -y 34
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.un1_b5_OvyH3 -fixed false -x 321 -y 21
set_location -inst_name Communication_Switch_0/state_reg\[2\] -fixed false -x 711 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[473\] -fixed false -x 97 -y 31
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[4\] -fixed false -x 741 -y 30
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[3\] -fixed false -x 1006 -y 180
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGql/b3_P_F_6_2_1_1 -fixed false -x 234 -y 24
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[5\] -fixed false -x 1672 -y 228
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 916 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[34\] -fixed false -x 727 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_1_0 -fixed false -x 187 -y 42
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNICFE01\[19\] -fixed false -x 914 -y 54
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[35\] -fixed false -x 674 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[14\] -fixed false -x 253 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[16\] -fixed false -x 362 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[0\] -fixed false -x 850 -y 37
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[28\] -fixed false -x 844 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_2_1_1 -fixed false -x 162 -y 39
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[3\] -fixed false -x 669 -y 49
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[24\] -fixed false -x 434 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[119\] -fixed false -x 169 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a5_0 -fixed false -x 132 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 789 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1\[2\] -fixed false -x 1050 -y 127
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_2_1_1_1 -fixed false -x 165 -y 39
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[22\] -fixed false -x 326 -y 30
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[2\] -fixed false -x 651 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[249\] -fixed false -x 25 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_2_1_1_1 -fixed false -x 177 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[12\] -fixed false -x 246 -y 18
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_0\[6\] -fixed false -x 760 -y 51
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 834 -y 30
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[28\] -fixed false -x 817 -y 43
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[22\] -fixed false -x 814 -y 43
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\] -fixed false -x 769 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ\[2\] -fixed false -x 244 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/m16 -fixed false -x 327 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b11_oRB_MqCD2_y_5 -fixed false -x 384 -y 21
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[20\] -fixed false -x 703 -y 30
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 -fixed false -x 651 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[11\] -fixed false -x 852 -y 16
set_location -inst_name Controler_0/Reset_Controler_0/state_reg\[0\] -fixed false -x 694 -y 55
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[39\] -fixed false -x 657 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[21\] -fixed false -x 943 -y 57
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[57\] -fixed false -x 38 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[504\] -fixed false -x 186 -y 31
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[6\] -fixed false -x 1279 -y 309
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[1\] -fixed false -x 777 -y 58
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[17\] -fixed false -x 838 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[84\] -fixed false -x 162 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 805 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[11\] -fixed false -x 43 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 957 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 1283 -y 118
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIQCCE1\[2\] -fixed false -x 730 -y 45
set_location -inst_name Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT_1 -fixed false -x 577 -y 5
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/fsm_timer\[2\] -fixed false -x 747 -y 58
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[5\] -fixed false -x 774 -y 61
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0\[0\] -fixed false -x 1037 -y 106
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[9\] -fixed false -x 894 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_7/o_8 -fixed false -x 258 -y 33
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[9\] -fixed false -x 659 -y 76
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[38\] -fixed false -x 77 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 703 -y 126
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[12\] -fixed false -x 631 -y 52
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[30\] -fixed false -x 739 -y 52
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_3 -fixed false -x 362 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[4\] -fixed false -x 871 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[71\] -fixed false -x 266 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[19\] -fixed false -x 337 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[8\] -fixed false -x 289 -y 24
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[13\] -fixed false -x 710 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[520\] -fixed false -x 170 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[31\] -fixed false -x 242 -y 43
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_9_iv\[31\] -fixed false -x 764 -y 9
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 1309 -y 123
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJA/b6_BATJwN_4 -fixed false -x 122 -y 15
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[9\] -fixed false -x 706 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[21\] -fixed false -x 939 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_1_RNIHHPC2 -fixed false -x 13 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUn/b3_P_F_6_1_0_RNII56K3 -fixed false -x 134 -y 24
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[3\] -fixed false -x 1243 -y 255
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 1202 -y 150
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s\[1\] -fixed false -x 357 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 895 -y 73
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/INT_sclk -fixed false -x 742 -y 55
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[34\] -fixed false -x 731 -y 22
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[5\] -fixed false -x 745 -y 49
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[19\] -fixed false -x 868 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[12\] -fixed false -x 865 -y 60
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[3\] -fixed false -x 853 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2\[5\] -fixed false -x 851 -y 45
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[13\] -fixed false -x 843 -y 72
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 967 -y 88
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 810 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_2_1_1_1 -fixed false -x 66 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 927 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[90\] -fixed false -x 56 -y 37
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2\[3\] -fixed false -x 776 -y 57
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[0\] -fixed false -x 781 -y 82
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[3\] -fixed false -x 836 -y 69
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 799 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[48\] -fixed false -x 386 -y 7
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 673 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 1313 -y 151
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[242\] -fixed false -x 14 -y 34
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[5\] -fixed false -x 425 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 876 -y 57
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[11\] -fixed false -x 755 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[13\] -fixed false -x 963 -y 45
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer\[12\] -fixed false -x 674 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAe/b6_BATJwN_4 -fixed false -x 43 -y 6
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[12\] -fixed false -x 723 -y 33
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO -fixed false -x 805 -y 48
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 62 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGU5/b3_P_F_6_1_0_RNIBENA3 -fixed false -x 124 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b7_OSr_J90_RNO_0 -fixed false -x 276 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1218 -y 145
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_o2\[5\] -fixed false -x 755 -y 51
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b7_yYh03wy6_0_a2_RNIPTHR2 -fixed false -x 369 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[19\] -fixed false -x 944 -y 52
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[28\] -fixed false -x 732 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[107\] -fixed false -x 138 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 933 -y 46
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[8\] -fixed false -x 737 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 904 -y 82
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs -fixed false -x 588 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_z/o_11 -fixed false -x 59 -y 33
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a2\[11\] -fixed false -x 382 -y 33
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[2\] -fixed false -x 800 -y 42
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[1\] -fixed false -x 768 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 1326 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[338\] -fixed false -x 247 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_4/o_10 -fixed false -x 212 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[6\] -fixed false -x 815 -y 31
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value\[2\] -fixed false -x 774 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[34\] -fixed false -x 38 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[168\] -fixed false -x 77 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[16\] -fixed false -x 13 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[8\] -fixed false -x 1376 -y 139
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[7\] -fixed false -x 1015 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[119\] -fixed false -x 212 -y 25
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 961 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b4_oYh0\[2\] -fixed false -x 286 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 1316 -y 156
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[227\] -fixed false -x 154 -y 10
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[20\] -fixed false -x 839 -y 7
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o2_4 -fixed false -x 884 -y 42
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 882 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 1234 -y 151
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[3\] -fixed false -x 610 -y 55
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[17\] -fixed false -x 866 -y 67
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[11\] -fixed false -x 1052 -y 183
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[11\] -fixed false -x 617 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[0\] -fixed false -x 280 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[86\] -fixed false -x 47 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[16\] -fixed false -x 113 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[142\] -fixed false -x 76 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[270\] -fixed false -x 37 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[146\] -fixed false -x 75 -y 9
set_location -inst_name ident_coreinst/FTDI_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2 -fixed false -x 419 -y 21
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\] -fixed false -x 705 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[5\] -fixed false -x 1055 -y 127
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[3\] -fixed false -x 700 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 773 -y 127
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_1_RNI5EAP1 -fixed false -x 431 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 914 -y 73
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[15\] -fixed false -x 724 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO\[7\] -fixed false -x 264 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[0\] -fixed false -x 766 -y 79
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[10\] -fixed false -x 189 -y 336
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[16\] -fixed false -x 1381 -y 150
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[20\] -fixed false -x 310 -y 31
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[4\] -fixed false -x 662 -y 70
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 935 -y 43
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[31\] -fixed false -x 924 -y 73
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 654 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[14\] -fixed false -x 732 -y 22
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[0\] -fixed false -x 771 -y 28
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[4\] -fixed false -x 611 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_1 -fixed false -x 189 -y 36
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[15\] -fixed false -x 754 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 777 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[374\] -fixed false -x 251 -y 31
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[19\] -fixed false -x 806 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[134\] -fixed false -x 186 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 768 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1317 -y 172
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[14\] -fixed false -x 1020 -y 184
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[0\] -fixed false -x 1238 -y 126
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[2\] -fixed false -x 684 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[86\] -fixed false -x 37 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[28\] -fixed false -x 331 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[38\] -fixed false -x 864 -y 67
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIUHH41 -fixed false -x 705 -y 126
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[7\] -fixed false -x 669 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[19\] -fixed false -x 230 -y 43
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\] -fixed false -x 701 -y 73
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_2\[8\] -fixed false -x 650 -y 57
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[15\] -fixed false -x 612 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 -fixed false -x 789 -y 142
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2\[8\] -fixed false -x 716 -y 57
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/REN_d1_RNIT6I31 -fixed false -x 933 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[26\] -fixed false -x 111 -y 10
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b8_jAA_KlCO_1 -fixed false -x 395 -y 21
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 793 -y 64
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[1\] -fixed false -x 772 -y 28
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_RNO\[4\] -fixed false -x 645 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[55\] -fixed false -x 201 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 -fixed false -x 903 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[12\] -fixed false -x 143 -y 31
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[1\] -fixed false -x 622 -y 79
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[3\] -fixed false -x 708 -y 70
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[14\] -fixed false -x 735 -y 10
set_location -inst_name UART_Protocol_1/mko_0/counter\[5\] -fixed false -x 725 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 638 -y 174
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[7\] -fixed false -x 704 -y 46
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[11\] -fixed false -x 656 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr\[1\] -fixed false -x 287 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[8\] -fixed false -x 42 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 795 -y 79
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_31_iv_0\[31\] -fixed false -x 882 -y 9
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 -fixed false -x 721 -y 84
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNITKV21 -fixed false -x 828 -y 63
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[28\] -fixed false -x 734 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 -fixed false -x 968 -y 114
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[17\] -fixed false -x 956 -y 172
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_BE_1\[0\] -fixed false -x 880 -y 7
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 887 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty -fixed false -x 654 -y 28
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 -fixed false -x 786 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 811 -y 175
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 966 -y 88
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr\[0\] -fixed false -x 366 -y 34
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer\[1\] -fixed false -x 1009 -y 175
set_location -inst_name UART_Protocol_1/mko_0/counter_3_i_0_a2\[4\] -fixed false -x 747 -y 72
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_\[10\] -fixed false -x 790 -y 97
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[11\] -fixed false -x 999 -y 181
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[8\] -fixed false -x 642 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJV/b3_P_F_6_1_0 -fixed false -x 98 -y 9
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_5 -fixed false -x 359 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[133\] -fixed false -x 68 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[148\] -fixed false -x 74 -y 9
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[12\] -fixed false -x 949 -y 16
set_location -inst_name Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable -fixed false -x 840 -y 48
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[34\] -fixed false -x 680 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 1315 -y 171
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[10\] -fixed false -x 998 -y 181
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 1621 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 614 -y 33
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UDRUPD -fixed false -x 607 -y 57
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[12\] -fixed false -x 380 -y 30
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[14\] -fixed false -x 761 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[0\] -fixed false -x 711 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_0_a2_3 -fixed false -x 409 -y 21
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[7\] -fixed false -x 835 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[5\] -fixed false -x 870 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 848 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_1 -fixed false -x 243 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[78\] -fixed false -x 49 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[493\] -fixed false -x 166 -y 34
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[20\] -fixed false -x 290 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[37\] -fixed false -x 125 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[86\] -fixed false -x 41 -y 30
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[5\] -fixed false -x 944 -y 172
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[12\] -fixed false -x 889 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 824 -y 28
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 -fixed false -x 686 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[10\] -fixed false -x 839 -y 28
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_1\[9\] -fixed false -x 662 -y 51
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_27 -fixed false -x 351 -y 9
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2\[1\] -fixed false -x 613 -y 75
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1_i_m2\[28\] -fixed false -x 951 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[42\] -fixed false -x 133 -y 19
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_iv\[31\] -fixed false -x 843 -y 9
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_1_RNI7J1R2 -fixed false -x 413 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[25\] -fixed false -x 362 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[31\] -fixed false -x 401 -y 7
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 846 -y 55
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 955 -y 52
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[34\] -fixed false -x 737 -y 16
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo -fixed false -x 1035 -y 172
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned\[0\] -fixed false -x 1243 -y 175
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 -fixed false -x 963 -y 81
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[12\] -fixed false -x 733 -y 88
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_0\[13\] -fixed false -x 381 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 1046 -y 135
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 -fixed false -x 625 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[17\] -fixed false -x 241 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[24\] -fixed false -x 115 -y 10
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[11\] -fixed false -x 664 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[12\] -fixed false -x 744 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[10\] -fixed false -x 399 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 1290 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNI8BPD -fixed false -x 792 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[3\] -fixed false -x 282 -y 18
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[18\] -fixed false -x 795 -y 42
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[0\] -fixed false -x 676 -y 54
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_ns_0\[4\] -fixed false -x 789 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_2_1_1 -fixed false -x 91 -y 33
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[13\] -fixed false -x 690 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[244\] -fixed false -x 17 -y 34
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[26\] -fixed false -x 888 -y 63
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[3\] -fixed false -x 1131 -y 171
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[30\] -fixed false -x 1043 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[3\] -fixed false -x 730 -y 19
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[5\] -fixed false -x 804 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[91\] -fixed false -x 24 -y 43
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2\[4\] -fixed false -x 970 -y 82
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[23\] -fixed false -x 326 -y 7
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 -fixed false -x 783 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[421\] -fixed false -x 52 -y 28
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[13\] -fixed false -x 741 -y 85
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[2\] -fixed false -x 58 -y 16
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[10\] -fixed false -x 934 -y 48
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[2\] -fixed false -x 879 -y 52
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[46\] -fixed false -x 327 -y 9
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[13\] -fixed false -x 653 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[136\] -fixed false -x 63 -y 24
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/state\[0\] -fixed false -x 686 -y 58
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[13\] -fixed false -x 794 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 1291 -y 118
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[118\] -fixed false -x 300 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 765 -y 76
set_location -inst_name Controler_0/ADI_SPI_1/sclk_4 -fixed false -x 684 -y 45
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 813 -y 54
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[2\] -fixed false -x 938 -y 63
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[12\] -fixed false -x 651 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/N_873_a2_6 -fixed false -x 211 -y 36
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[28\] -fixed false -x 788 -y 43
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[31\] -fixed false -x 521 -y 16
set_location -inst_name Controler_0/Reset_Controler_0/un11_write_signal_2_0_a2 -fixed false -x 626 -y 60
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[5\] -fixed false -x 362 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[32\] -fixed false -x 699 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 640 -y 34
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[14\] -fixed false -x 651 -y 43
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa -fixed false -x 646 -y 54
set_location -inst_name Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13 -fixed false -x 645 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[327\] -fixed false -x 230 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJV/b3_P_F_6_2_1_1 -fixed false -x 58 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSS/b3_P_F_6_1 -fixed false -x 205 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_1_0 -fixed false -x 241 -y 36
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[48\] -fixed false -x 1256 -y 255
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b8_jAA_KlCO_0_sqmuxa_7_RNIPALQ -fixed false -x 241 -y 24
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[11\] -fixed false -x 627 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[17\] -fixed false -x 26 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_2_1_1 -fixed false -x 47 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[4\] -fixed false -x 612 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[171\] -fixed false -x 142 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[13\] -fixed false -x 397 -y 18
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[19\] -fixed false -x 1026 -y 115
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[26\] -fixed false -x 746 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[6\] -fixed false -x 349 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[4\] -fixed false -x 959 -y 49
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[24\] -fixed false -x 288 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 1289 -y 154
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty -fixed false -x 782 -y 28
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg\[2\] -fixed false -x 713 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 873 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[28\] -fixed false -x 843 -y 66
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO -fixed false -x 808 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[267\] -fixed false -x 38 -y 37
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[15\] -fixed false -x 976 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[80\] -fixed false -x 151 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[43\] -fixed false -x 326 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_C/o_9 -fixed false -x 143 -y 18
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[8\] -fixed false -x 962 -y 85
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z\[1\] -fixed false -x 894 -y 49
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 1241 -y 118
set_location -inst_name Controler_0/gpio_controler_0/state_reg_ns\[0\] -fixed false -x 691 -y 54
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_22_iv_0\[31\] -fixed false -x 860 -y 9
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[38\] -fixed false -x 1278 -y 309
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[435\] -fixed false -x 53 -y 31
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[0\] -fixed false -x 686 -y 51
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[9\] -fixed false -x 852 -y 30
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[31\] -fixed false -x 829 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[154\] -fixed false -x 97 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbU/b3_P_F_6_1 -fixed false -x 59 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO -fixed false -x 801 -y 174
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[34\] -fixed false -x 726 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[11\] -fixed false -x 676 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[32\] -fixed false -x 886 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2\[0\] -fixed false -x 853 -y 24
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[6\] -fixed false -x 729 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[35\] -fixed false -x 847 -y 63
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[3\] -fixed false -x 714 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/un22_i_a3_2\[0\] -fixed false -x 375 -y 33
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[18\] -fixed false -x 366 -y 10
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 667 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[5\] -fixed false -x 847 -y 66
set_location -inst_name Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4\[1\] -fixed false -x 833 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQd0/b3_P_F_6_1_0 -fixed false -x 159 -y 18
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[0\] -fixed false -x 633 -y 58
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[30\] -fixed false -x 793 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 785 -y 73
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[35\] -fixed false -x 934 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[183\] -fixed false -x 210 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[110\] -fixed false -x 115 -y 43
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[1\] -fixed false -x 625 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[59\] -fixed false -x 221 -y 16
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[13\] -fixed false -x 794 -y 43
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[1\] -fixed false -x 725 -y 88
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[137\] -fixed false -x 174 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[4\] -fixed false -x 862 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbI/b3_P_F_6_1_0_RNIRASF2 -fixed false -x 66 -y 36
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[13\] -fixed false -x 921 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr10 -fixed false -x 300 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[37\] -fixed false -x 686 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[27\] -fixed false -x 798 -y 63
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2\[21\] -fixed false -x 1020 -y 114
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[35\] -fixed false -x 752 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_7_RNI2C4T2 -fixed false -x 390 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2\[8\] -fixed false -x 823 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr_RNO\[0\] -fixed false -x 282 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_1 -fixed false -x 76 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[60\] -fixed false -x 156 -y 10
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[18\] -fixed false -x 1033 -y 183
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2\[1\] -fixed false -x 637 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2 -fixed false -x 707 -y 87
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO\[0\] -fixed false -x 693 -y 57
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.un8_b7_nYhI39s -fixed false -x 351 -y 30
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[9\] -fixed false -x 718 -y 75
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\] -fixed false -x 777 -y 55
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[14\] -fixed false -x 658 -y 49
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[2\] -fixed false -x 717 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[0\] -fixed false -x 652 -y 22
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_0\[0\] -fixed false -x 876 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[0\] -fixed false -x 841 -y 61
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[29\] -fixed false -x 749 -y 10
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[12\] -fixed false -x 657 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[290\] -fixed false -x 179 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 -fixed false -x 826 -y 51
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO\[1\] -fixed false -x 694 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[29\] -fixed false -x 301 -y 19
set_location -inst_name Controler_0/Command_Decoder_0/un1_decode_vector12_1_a4 -fixed false -x 770 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 663 -y 172
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[38\] -fixed false -x 725 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[108\] -fixed false -x 220 -y 34
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_\[8\] -fixed false -x 1049 -y 109
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[32\] -fixed false -x 147 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[103\] -fixed false -x 158 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[79\] -fixed false -x 52 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 758 -y 78
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0\[12\] -fixed false -x 655 -y 48
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[14\] -fixed false -x 832 -y 78
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[6\] -fixed false -x 883 -y 52
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2\[7\] -fixed false -x 603 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[2\] -fixed false -x 675 -y 106
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[107\] -fixed false -x 98 -y 19
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i -fixed false -x 638 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[89\] -fixed false -x 91 -y 36
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 980 -y 85
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[12\] -fixed false -x 751 -y 61
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[9\] -fixed false -x 717 -y 82
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 824 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[394\] -fixed false -x 43 -y 25
set_location -inst_name Controler_0/ADI_SPI_1/state_reg\[3\] -fixed false -x 686 -y 49
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[25\] -fixed false -x 925 -y 57
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 63 -y 70
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\] -fixed false -x 773 -y 55
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 798 -y 46
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[11\] -fixed false -x 656 -y 76
set_location -inst_name ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_0_a2_1 -fixed false -x 338 -y 24
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[9\] -fixed false -x 928 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[30\] -fixed false -x 30 -y 10
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[5\] -fixed false -x 663 -y 24
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1\[31\] -fixed false -x 849 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1\[5\] -fixed false -x 1038 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[17\] -fixed false -x 813 -y 64
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[35\] -fixed false -x 728 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b6_BATJwN_4 -fixed false -x 182 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[137\] -fixed false -x 24 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 869 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_2_1_1_1 -fixed false -x 187 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[10\] -fixed false -x 697 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[13\] -fixed false -x 924 -y 57
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 675 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 668 -y 25
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 937 -y 78
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[9\] -fixed false -x 813 -y 28
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[18\] -fixed false -x 817 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_2_1_1_1 -fixed false -x 26 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[8\] -fixed false -x 854 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[101\] -fixed false -x 229 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z\[7\] -fixed false -x 1158 -y 154
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[4\] -fixed false -x 328 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJd/b3_P_F_6_2_1_1 -fixed false -x 53 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[0\] -fixed false -x 86 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 762 -y 19
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[0\] -fixed false -x 709 -y 79
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[40\] -fixed false -x 1016 -y 183
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[11\] -fixed false -x 759 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[10\] -fixed false -x 701 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[332\] -fixed false -x 231 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b10_nYhI3_umjB_1 -fixed false -x 262 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 739 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 873 -y 142
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[36\] -fixed false -x 400 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[184\] -fixed false -x 185 -y 15
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[13\] -fixed false -x 634 -y 78
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 -fixed false -x 659 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[128\] -fixed false -x 72 -y 25
set_location -inst_name Controler_0/Command_Decoder_0/counter\[29\] -fixed false -x 746 -y 43
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[2\] -fixed false -x 654 -y 33
set_location -inst_name UART_Protocol_1/mko_0/counter\[18\] -fixed false -x 738 -y 73
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs -fixed false -x 600 -y 75
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[11\] -fixed false -x 882 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[18\] -fixed false -x 370 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1155 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[2\] -fixed false -x 951 -y 43
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[8\] -fixed false -x 756 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[289\] -fixed false -x 170 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[141\] -fixed false -x 68 -y 28
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[90\] -fixed false -x 202 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[98\] -fixed false -x 26 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[38\] -fixed false -x 164 -y 27
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data\[2\] -fixed false -x 931 -y 60
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ14_0_RNIS11M -fixed false -x 385 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[155\] -fixed false -x 72 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[7\] -fixed false -x 847 -y 73
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[153\] -fixed false -x 160 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set -fixed false -x 790 -y 142
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[8\] -fixed false -x 252 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 1296 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0\[0\] -fixed false -x 654 -y 171
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[77\] -fixed false -x 99 -y 22
set_location -inst_name Controler_0/ADI_SPI_0/op_eq.divider_enable38 -fixed false -x 598 -y 51
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[1\] -fixed false -x 975 -y 180
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 848 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1312 -y 115
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[51\] -fixed false -x 1557 -y 174
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[26\] -fixed false -x 337 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[30\] -fixed false -x 735 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGql/b6_BATJwN_4 -fixed false -x 236 -y 24
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[15\] -fixed false -x 739 -y 85
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[10\] -fixed false -x 655 -y 63
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 887 -y 52
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 -fixed false -x 776 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAm/b3_P_F_6_2_1_1_1 -fixed false -x 70 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQn0/b6_BATJwN_4 -fixed false -x 163 -y 18
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[19\] -fixed false -x 759 -y 84
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[7\] -fixed false -x 729 -y 19
set_location -inst_name Controler_0/ADI_SPI_1/un1_tx_data_buffer\[1\] -fixed false -x 691 -y 45
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[7\] -fixed false -x 799 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSS/b3_P_F_6_1_0_RNI89Q62 -fixed false -x 206 -y 15
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[14\] -fixed false -x 799 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[64\] -fixed false -x 81 -y 16
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[22\] -fixed false -x 659 -y 43
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[13\] -fixed false -x 603 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[148\] -fixed false -x 82 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[18\] -fixed false -x 858 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[12\] -fixed false -x 1229 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_5 -fixed false -x 204 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[30\] -fixed false -x 144 -y 22
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 951 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 879 -y 150
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[8\] -fixed false -x 849 -y 25
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_\[6\] -fixed false -x 735 -y 97
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_\[3\] -fixed false -x 732 -y 97
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[10\] -fixed false -x 861 -y 10
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[12\] -fixed false -x 687 -y 85
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[17\] -fixed false -x 812 -y 57
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 542 -y 16
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[6\] -fixed false -x 676 -y 51
set_location -inst_name UART_Protocol_0/mko_0/counter_3_i_0_a2\[4\] -fixed false -x 468 -y 150
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[2\] -fixed false -x 676 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[461\] -fixed false -x 95 -y 34
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[9\] -fixed false -x 614 -y 82
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[11\] -fixed false -x 930 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[29\] -fixed false -x 110 -y 9
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[9\] -fixed false -x 1040 -y 180
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[5\] -fixed false -x 1233 -y 118
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[19\] -fixed false -x 935 -y 175
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[16\] -fixed false -x 665 -y 82
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[35\] -fixed false -x 674 -y 25
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_10_iv_0\[31\] -fixed false -x 757 -y 9
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 840 -y 76
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24 -fixed false -x 722 -y 54
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 787 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[6\] -fixed false -x 725 -y 22
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[30\] -fixed false -x 909 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[282\] -fixed false -x 185 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqe/b3_P_F_6_1 -fixed false -x 224 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[53\] -fixed false -x 203 -y 18
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[5\] -fixed false -x 697 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[153\] -fixed false -x 106 -y 28
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[15\] -fixed false -x 753 -y 16
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[126\] -fixed false -x 224 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[84\] -fixed false -x 87 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s\[5\] -fixed false -x 302 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGql/b3_P_F_6_1 -fixed false -x 230 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_1 -fixed false -x 262 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_119 -fixed false -x 153 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_113 -fixed false -x 62 -y 21
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[10\] -fixed false -x 840 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[90\] -fixed false -x 89 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[367\] -fixed false -x 248 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 805 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSn/b3_P_F_6_2_1_1_1 -fixed false -x 96 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 788 -y 79
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[16\] -fixed false -x 826 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[92\] -fixed false -x 86 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[4\] -fixed false -x 859 -y 61
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[34\] -fixed false -x 1195 -y 192
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_RNIVUTH\[2\] -fixed false -x 787 -y 69
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[8\] -fixed false -x 926 -y 54
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO -fixed false -x 756 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[8\] -fixed false -x 729 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIE5J11\[1\] -fixed false -x 370 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[45\] -fixed false -x 178 -y 22
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[10\] -fixed false -x 690 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 1152 -y 118
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5\[4\] -fixed false -x 723 -y 90
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[0\] -fixed false -x 48 -y 7
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r -fixed false -x 1216 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQm0/b3_P_F_6_2_1_1 -fixed false -x 238 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 746 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[7\] -fixed false -x 371 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[16\] -fixed false -x 748 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_1_RNIDPR32 -fixed false -x 61 -y 33
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_0\[2\] -fixed false -x 674 -y 51
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[5\] -fixed false -x 650 -y 60
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data\[0\] -fixed false -x 940 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_p/o_8 -fixed false -x 25 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[1\] -fixed false -x 659 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1255 -y 130
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[0\] -fixed false -x 398 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b6_BATJwN_4 -fixed false -x 245 -y 36
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[11\] -fixed false -x 927 -y 175
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_13_iv\[31\] -fixed false -x 831 -y 6
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[15\] -fixed false -x 921 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[20\] -fixed false -x 59 -y 9
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 672 -y 25
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[7\] -fixed false -x 799 -y 183
set_location -inst_name Controler_0/Command_Decoder_0/cmd_data_RNILHCU3\[15\] -fixed false -x 628 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_1 -fixed false -x 262 -y 33
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4 -fixed false -x 589 -y 58
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[149\] -fixed false -x 213 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 872 -y 70
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[23\] -fixed false -x 690 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[10\] -fixed false -x 256 -y 16
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[11\] -fixed false -x 822 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b6_BATJwN_4 -fixed false -x 168 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 768 -y 123
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[5\] -fixed false -x 877 -y 15
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2 -fixed false -x 695 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[95\] -fixed false -x 180 -y 37
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6\[5\] -fixed false -x 602 -y 72
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 962 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[8\] -fixed false -x 746 -y 75
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[29\] -fixed false -x 666 -y 43
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[12\] -fixed false -x 696 -y 70
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_3\[9\] -fixed false -x 654 -y 75
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0 -fixed false -x 640 -y 48
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[39\] -fixed false -x 385 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b6_BATJwN_4 -fixed false -x 62 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_2_1_1_1 -fixed false -x 66 -y 27
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[8\] -fixed false -x 959 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_1_0 -fixed false -x 267 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT\[1\] -fixed false -x 347 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[36\] -fixed false -x 716 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 824 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_1_0 -fixed false -x 248 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[37\] -fixed false -x 302 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[1\] -fixed false -x 764 -y 79
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 807 -y 61
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 777 -y 73
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/busy_RNO -fixed false -x 748 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAS/b3_P_F_6_1_0_RNI6SOE3 -fixed false -x 34 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIV/b3_P_F_6_1 -fixed false -x 169 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2\[3\] -fixed false -x 863 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r1\[14\] -fixed false -x 268 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 1200 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[3\] -fixed false -x 1062 -y 145
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 831 -y 70
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[4\] -fixed false -x 746 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[205\] -fixed false -x 72 -y 22
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[15\] -fixed false -x 689 -y 70
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_a6_0_2 -fixed false -x 684 -y 102
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[8\] -fixed false -x 549 -y 16
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[0\] -fixed false -x 590 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[101\] -fixed false -x 95 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1310 -y 115
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_120 -fixed false -x 200 -y 21
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[13\] -fixed false -x 673 -y 45
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1\[10\] -fixed false -x 805 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 962 -y 115
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_nv_cLqgOF -fixed false -x 343 -y 18
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[31\] -fixed false -x 957 -y 54
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[11\] -fixed false -x 1574 -y 207
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[203\] -fixed false -x 78 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 954 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b6_BATJwN_4 -fixed false -x 37 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/fifo_valid_RNITCPB1 -fixed false -x 935 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[53\] -fixed false -x 165 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[12\] -fixed false -x 876 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[28\] -fixed false -x 801 -y 61
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO\[4\] -fixed false -x 711 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[64\] -fixed false -x 65 -y 19
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_\[7\] -fixed false -x 1037 -y 127
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[17\] -fixed false -x 1027 -y 183
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[7\] -fixed false -x 600 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_157_i_a3_3 -fixed false -x 134 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[20\] -fixed false -x 955 -y 45
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[3\] -fixed false -x 783 -y 73
set_location -inst_name Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2 -fixed false -x 688 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[144\] -fixed false -x 83 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[0\] -fixed false -x 714 -y 21
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[68\] -fixed false -x 255 -y 34
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[3\] -fixed false -x 594 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[140\] -fixed false -x 288 -y 37
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data\[18\] -fixed false -x 937 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[164\] -fixed false -x 130 -y 34
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0\[1\] -fixed false -x 657 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbq/b3_P_F_6_1_RNIST1F2 -fixed false -x 45 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[12\] -fixed false -x 1633 -y 124
set_location -inst_name Controler_0/Reset_Controler_0/SET_PULSE_INT -fixed false -x 624 -y 61
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 806 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_2_1_1 -fixed false -x 167 -y 39
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[2\] -fixed false -x 645 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[515\] -fixed false -x 176 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 711 -y 16
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[2\] -fixed false -x 699 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 968 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[156\] -fixed false -x 290 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[21\] -fixed false -x 101 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[7\] -fixed false -x 835 -y 30
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[0\] -fixed false -x 327 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[33\] -fixed false -x 643 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[91\] -fixed false -x 95 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1\[11\] -fixed false -x 878 -y 97
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[0\] -fixed false -x 385 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[168\] -fixed false -x 145 -y 31
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[5\] -fixed false -x 778 -y 58
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[23\] -fixed false -x 810 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_4/o -fixed false -x 204 -y 27
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[11\] -fixed false -x 679 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[147\] -fixed false -x 297 -y 37
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2_0 -fixed false -x 641 -y 48
set_location -inst_name Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N -fixed false -x 646 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[34\] -fixed false -x 163 -y 28
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock -fixed false -x 653 -y 34
set_location -inst_name Communication_Switch_0/Communication_vote_vector\[2\] -fixed false -x 745 -y 70
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[5\] -fixed false -x 797 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[13\] -fixed false -x 886 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[2\] -fixed false -x 403 -y 30
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[1\] -fixed false -x 999 -y 174
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[1\] -fixed false -x 778 -y 45
set_location -inst_name UART_Protocol_0/mko_0/counter\[9\] -fixed false -x 481 -y 151
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4 -fixed false -x 660 -y 57
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[26\] -fixed false -x 735 -y 79
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[14\] -fixed false -x 734 -y 85
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_2_1_1 -fixed false -x 191 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[23\] -fixed false -x 229 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0_RNO\[5\] -fixed false -x 264 -y 24
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[3\] -fixed false -x 712 -y 75
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 901 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2\[2\] -fixed false -x 1054 -y 127
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[443\] -fixed false -x 65 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[2\] -fixed false -x 887 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[47\] -fixed false -x 384 -y 7
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[12\] -fixed false -x 688 -y 70
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[31\] -fixed false -x 719 -y 28
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[14\] -fixed false -x 658 -y 54
set_location -inst_name UART_Protocol_0/mko_0/counter\[1\] -fixed false -x 473 -y 151
set_location -inst_name Controler_0/gpio_controler_0/state_reg\[0\] -fixed false -x 689 -y 55
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[15\] -fixed false -x 871 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[13\] -fixed false -x 968 -y 45
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 844 -y 142
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[26\] -fixed false -x 433 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[24\] -fixed false -x 783 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[6\] -fixed false -x 374 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[19\] -fixed false -x 92 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[0\] -fixed false -x 56 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[30\] -fixed false -x 756 -y 18
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7_2\[5\] -fixed false -x 686 -y 75
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 873 -y 55
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[36\] -fixed false -x 955 -y 64
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[15\] -fixed false -x 866 -y 63
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[33\] -fixed false -x 854 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO -fixed false -x 1244 -y 138
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 756 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQ50/b6_BATJwN_4 -fixed false -x 146 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[114\] -fixed false -x 119 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[30\] -fixed false -x 334 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[98\] -fixed false -x 104 -y 36
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[8\] -fixed false -x 620 -y 82
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[1\] -fixed false -x 314 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 886 -y 144
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[37\] -fixed false -x 384 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[57\] -fixed false -x 214 -y 19
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_14_iv_0\[31\] -fixed false -x 873 -y 9
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state\[0\] -fixed false -x 782 -y 55
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[2\] -fixed false -x 786 -y 52
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_sqmuxa_i_a4_0_RNIS2F71 -fixed false -x 735 -y 9
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[6\] -fixed false -x 922 -y 175
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[12\] -fixed false -x 885 -y 37
set_location -inst_name Controler_0/ADI_SPI_0/op_eq.divider_enable38_5 -fixed false -x 599 -y 51
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[22\] -fixed false -x 1712 -y 207
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT\[0\] -fixed false -x 320 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 846 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 651 -y 27
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[3\] -fixed false -x 807 -y 76
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[24\] -fixed false -x 691 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGR5/b3_P_F_6_2_1_1_1 -fixed false -x 76 -y 21
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 -fixed false -x 668 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[284\] -fixed false -x 189 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[8\] -fixed false -x 836 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[181\] -fixed false -x 208 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSd/b3_P_F_6_2_1_1_1 -fixed false -x 97 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk1.b9_PSyil9s_2_RNIQA4J -fixed false -x 240 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set_RNO -fixed false -x 872 -y 15
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[12\] -fixed false -x 954 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[20\] -fixed false -x 743 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[31\] -fixed false -x 960 -y 45
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[0\] -fixed false -x 780 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[20\] -fixed false -x 305 -y 31
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[4\] -fixed false -x 605 -y 70
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r -fixed false -x 862 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[13\] -fixed false -x 871 -y 69
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 735 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[8\] -fixed false -x 926 -y 55
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[32\] -fixed false -x 1272 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[84\] -fixed false -x 277 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[5\] -fixed false -x 871 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[26\] -fixed false -x 783 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[2\] -fixed false -x 293 -y 22
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[1\] -fixed false -x 760 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0\[7\] -fixed false -x 718 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[14\] -fixed false -x 929 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 -fixed false -x 789 -y 141
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[2\] -fixed false -x 853 -y 34
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 760 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[16\] -fixed false -x 953 -y 48
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/state\[0\] -fixed false -x 752 -y 58
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 847 -y 30
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[11\] -fixed false -x 767 -y 82
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_\[5\] -fixed false -x 734 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[180\] -fixed false -x 216 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[23\] -fixed false -x 950 -y 60
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[6\] -fixed false -x 775 -y 61
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[14\] -fixed false -x 890 -y 58
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[11\] -fixed false -x 950 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[17\] -fixed false -x 866 -y 66
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[22\] -fixed false -x 325 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[45\] -fixed false -x 266 -y 46
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[14\] -fixed false -x 661 -y 61
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[8\] -fixed false -x 670 -y 70
set_location -inst_name Controler_0/Command_Decoder_0/state_reg\[4\] -fixed false -x 744 -y 49
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[15\] -fixed false -x 830 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_7 -fixed false -x 227 -y 42
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[27\] -fixed false -x 851 -y 10
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 -fixed false -x 694 -y 72
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep -fixed false -x 601 -y 58
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_2_iv\[31\] -fixed false -x 849 -y 9
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect -fixed false -x 745 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_1_RNI0N6M2 -fixed false -x 186 -y 36
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[132\] -fixed false -x 215 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[5\] -fixed false -x 361 -y 4
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[30\] -fixed false -x 908 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[83\] -fixed false -x 84 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 1150 -y 118
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2\[3\] -fixed false -x 661 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 800 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 798 -y 175
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[27\] -fixed false -x 385 -y 10
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[12\] -fixed false -x 1041 -y 174
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b9_OFWNT9_ab_0 -fixed false -x 386 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[78\] -fixed false -x 97 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[16\] -fixed false -x 764 -y 19
set_location -inst_name Controler_0/ADI_SPI_0/wr_addr_buffer\[8\] -fixed false -x 666 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 1338 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[69\] -fixed false -x 24 -y 16
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1_0\[10\] -fixed false -x 1162 -y 171
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 945 -y 81
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_0dflt -fixed false -x 750 -y 51
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 1294 -y 135
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[10\] -fixed false -x 720 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[162\] -fixed false -x 125 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[6\] -fixed false -x 726 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 1238 -y 138
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[4\] -fixed false -x 789 -y 75
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un5_b5_PRWcJ_axbxc2 -fixed false -x 391 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[0\] -fixed false -x 354 -y 10
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 779 -y 127
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data\[4\] -fixed false -x 903 -y 60
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 847 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b10_nYhI3_umjBce_RNO -fixed false -x 253 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 790 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[88\] -fixed false -x 314 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 868 -y 58
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI6K541\[23\] -fixed false -x 926 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[6\] -fixed false -x 1231 -y 151
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 734 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[36\] -fixed false -x 661 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[240\] -fixed false -x 37 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[1\] -fixed false -x 859 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1237 -y 135
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[51\] -fixed false -x 170 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[81\] -fixed false -x 39 -y 31
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2\[3\] -fixed false -x 618 -y 21
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[102\] -fixed false -x 31 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[17\] -fixed false -x 674 -y 19
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 -fixed false -x 676 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_m2s2_0 -fixed false -x 778 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 1308 -y 151
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_\[8\] -fixed false -x 990 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z\[7\] -fixed false -x 1189 -y 133
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[93\] -fixed false -x 53 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_1_0_RNIC56K2 -fixed false -x 436 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 930 -y 115
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[6\] -fixed false -x 1156 -y 171
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[15\] -fixed false -x 637 -y 58
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2\[5\] -fixed false -x 893 -y 48
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[12\] -fixed false -x 1129 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_2_1_1_1 -fixed false -x 76 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[39\] -fixed false -x 394 -y 16
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[5\] -fixed false -x 1491 -y 153
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 835 -y 69
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[18\] -fixed false -x 938 -y 70
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte\[7\] -fixed false -x 633 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_1_0_RNID1KG2 -fixed false -x 249 -y 36
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock -fixed false -x 770 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b22_O2yyf_fG2_MiQA1E6_r_zu/o_7 -fixed false -x 61 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[344\] -fixed false -x 273 -y 31
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[48\] -fixed false -x 1050 -y 342
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[97\] -fixed false -x 132 -y 37
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_1 -fixed false -x 351 -y 18
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[0\] -fixed false -x 775 -y 58
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[16\] -fixed false -x 721 -y 57
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 625 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[87\] -fixed false -x 21 -y 43
set_location -inst_name UART_Protocol_1/mko_0/MKO_OUT -fixed false -x 746 -y 73
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[17\] -fixed false -x 916 -y 69
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[14\] -fixed false -x 687 -y 70
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[9\] -fixed false -x 930 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[131\] -fixed false -x 49 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 802 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[29\] -fixed false -x 880 -y 15
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 970 -y 85
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[39\] -fixed false -x 724 -y 25
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[1\] -fixed false -x 949 -y 82
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[9\] -fixed false -x 844 -y 76
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 818 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIm/b3_P_F_6_1 -fixed false -x 206 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[2\] -fixed false -x 863 -y 46
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[2\] -fixed false -x 368 -y 28
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[3\] -fixed false -x 657 -y 34
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT\[0\] -fixed false -x 340 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[18\] -fixed false -x 336 -y 31
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[4\] -fixed false -x 1038 -y 171
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[191\] -fixed false -x 180 -y 16
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[8\] -fixed false -x 944 -y 69
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[38\] -fixed false -x 697 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[2\] -fixed false -x 689 -y 19
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data\[4\] -fixed false -x 824 -y 73
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[36\] -fixed false -x 669 -y 25
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 673 -y 106
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[63\] -fixed false -x 65 -y 22
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[20\] -fixed false -x 657 -y 43
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI4I541\[22\] -fixed false -x 918 -y 57
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI47E01\[15\] -fixed false -x 923 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[7\] -fixed false -x 292 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[6\] -fixed false -x 823 -y 70
set_location -inst_name Controler_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty -fixed false -x 764 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[2\] -fixed false -x 843 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 1295 -y 118
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[143\] -fixed false -x 118 -y 28
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[9\] -fixed false -x 710 -y 76
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set -fixed false -x 925 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 943 -y 114
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[35\] -fixed false -x 847 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 856 -y 24
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data\[1\] -fixed false -x 936 -y 69
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[43\] -fixed false -x 697 -y 288
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[23\] -fixed false -x 773 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 815 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[3\] -fixed false -x 1311 -y 157
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[106\] -fixed false -x 113 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO\[3\] -fixed false -x 264 -y 21
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[6\] -fixed false -x 769 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_2_1_1 -fixed false -x 185 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[60\] -fixed false -x 99 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 919 -y 114
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[0\] -fixed false -x 1028 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[21\] -fixed false -x 228 -y 43
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[111\] -fixed false -x 99 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1\[5\] -fixed false -x 1093 -y 100
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[167\] -fixed false -x 118 -y 22
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[57\] -fixed false -x 1416 -y 201
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[11\] -fixed false -x 1570 -y 180
set_location -inst_name Communication_Switch_0/read_data_frame_4_f0\[2\] -fixed false -x 751 -y 69
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[26\] -fixed false -x 347 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[19\] -fixed false -x 803 -y 64
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 674 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1161 -y 145
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[35\] -fixed false -x 1153 -y 189
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[39\] -fixed false -x 122 -y 9
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0\[2\] -fixed false -x 895 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[33\] -fixed false -x 212 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[10\] -fixed false -x 779 -y 79
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[15\] -fixed false -x 817 -y 64
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_\[9\] -fixed false -x 789 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[35\] -fixed false -x 722 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en -fixed false -x 917 -y 114
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_Z\[9\] -fixed false -x 352 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[1\] -fixed false -x 263 -y 19
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 -fixed false -x 735 -y 84
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[4\] -fixed false -x 808 -y 28
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[20\] -fixed false -x 812 -y 34
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/un1_b3_ORb10_1_or -fixed false -x 316 -y 21
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[18\] -fixed false -x 833 -y 7
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[3\] -fixed false -x 914 -y 75
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[27\] -fixed false -x 799 -y 55
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[35\] -fixed false -x 742 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIOTQ11 -fixed false -x 879 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[185\] -fixed false -x 194 -y 22
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[41\] -fixed false -x 2176 -y 318
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_1 -fixed false -x 159 -y 39
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 641 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[38\] -fixed false -x 762 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM -fixed false -x 746 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[3\] -fixed false -x 611 -y 28
set_location -inst_name Controler_0/ADI_SPI_0/counter\[5\] -fixed false -x 593 -y 52
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[11\] -fixed false -x 748 -y 61
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[16\] -fixed false -x 360 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[237\] -fixed false -x 50 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUp/b3_P_F_6_1 -fixed false -x 129 -y 18
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg\[4\] -fixed false -x 886 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[35\] -fixed false -x 670 -y 18
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[13\] -fixed false -x 952 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 772 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 808 -y 175
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[9\] -fixed false -x 717 -y 58
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[29\] -fixed false -x 808 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_2_1_1_1 -fixed false -x 240 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[3\] -fixed false -x 950 -y 48
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[21\] -fixed false -x 865 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[6\] -fixed false -x 1207 -y 150
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_2_1_1 -fixed false -x 69 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_2_1_1_1 -fixed false -x 109 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid -fixed false -x 702 -y 127
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[18\] -fixed false -x 727 -y 52
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2\[8\] -fixed false -x 876 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[13\] -fixed false -x 754 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 1330 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/N_873_a2 -fixed false -x 225 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQe0/b3_P_F_6_1_0 -fixed false -x 153 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[30\] -fixed false -x 121 -y 9
set_location -inst_name UART_Protocol_1/mko_0/counter\[22\] -fixed false -x 742 -y 73
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[37\] -fixed false -x 660 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[178\] -fixed false -x 140 -y 37
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[4\] -fixed false -x 715 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 950 -y 114
set_location -inst_name Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6 -fixed false -x 612 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[176\] -fixed false -x 136 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b22_O2yyf_fG2_MiQA1E6_r_zu/o_9 -fixed false -x 39 -y 6
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 831 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[6\] -fixed false -x 804 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[17\] -fixed false -x 641 -y 21
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[7\] -fixed false -x 746 -y 78
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[15\] -fixed false -x 1799 -y 96
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[106\] -fixed false -x 131 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[17\] -fixed false -x 350 -y 25
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0\[9\] -fixed false -x 668 -y 48
set_location -inst_name Controler_0/Command_Decoder_0/counter\[13\] -fixed false -x 730 -y 43
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[12\] -fixed false -x 949 -y 48
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2\[12\] -fixed false -x 634 -y 75
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[2\] -fixed false -x 769 -y 58
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_cnst_i\[5\] -fixed false -x 1067 -y 171
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 -fixed false -x 1245 -y 118
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[30\] -fixed false -x 145 -y 22
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[182\] -fixed false -x 40 -y 7
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[39\] -fixed false -x 723 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[36\] -fixed false -x 870 -y 67
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[8\] -fixed false -x 252 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 1200 -y 150
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[131\] -fixed false -x 289 -y 34
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 709 -y 100
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[5\] -fixed false -x 779 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[185\] -fixed false -x 184 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1\[3\] -fixed false -x 1103 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 1293 -y 141
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg\[4\] -fixed false -x 899 -y 49
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[5\] -fixed false -x 590 -y 73
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[27\] -fixed false -x 687 -y 73
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[10\] -fixed false -x 825 -y 58
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[26\] -fixed false -x 763 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 801 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[11\] -fixed false -x 270 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[30\] -fixed false -x 658 -y 16
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UDRCAP -fixed false -x 338 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[4\] -fixed false -x 371 -y 4
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0\[0\] -fixed false -x 775 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 781 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbV/b3_P_F_6_2_1_1_1 -fixed false -x 34 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 1272 -y 144
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[114\] -fixed false -x 175 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 735 -y 22
set_location -inst_name Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i -fixed false -x 645 -y 63
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[19\] -fixed false -x 724 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[4\] -fixed false -x 55 -y 7
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg\[13\] -fixed false -x 783 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[167\] -fixed false -x 76 -y 43
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_RNO\[9\] -fixed false -x 754 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 -fixed false -x 1325 -y 114
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 -fixed false -x 673 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_1_0 -fixed false -x 252 -y 36
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2\[5\] -fixed false -x 780 -y 75
set_location -inst_name Controler_0/Command_Decoder_0/Not_Decode_Value_RNO -fixed false -x 772 -y 48
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 -fixed false -x 960 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_2_1_1 -fixed false -x 268 -y 33
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[42\] -fixed false -x 389 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[134\] -fixed false -x 64 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[35\] -fixed false -x 442 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 845 -y 142
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[11\] -fixed false -x 1579 -y 207
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[1\] -fixed false -x 276 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[10\] -fixed false -x 1311 -y 151
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect -fixed false -x 1000 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[39\] -fixed false -x 754 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0\[4\] -fixed false -x 1067 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[27\] -fixed false -x 149 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[10\] -fixed false -x 860 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[1\] -fixed false -x 849 -y 97
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter\[0\] -fixed false -x 788 -y 61
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[40\] -fixed false -x 932 -y 282
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1245 -y 175
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_1\[5\] -fixed false -x 747 -y 51
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[11\] -fixed false -x 1051 -y 184
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[16\] -fixed false -x 953 -y 49
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b4_oYh0\[2\] -fixed false -x 364 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[73\] -fixed false -x 55 -y 10
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse -fixed false -x 959 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 1282 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[7\] -fixed false -x 956 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 921 -y 73
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[12\] -fixed false -x 949 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_1 -fixed false -x 43 -y 27
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[22\] -fixed false -x 699 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 684 -y 16
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state\[5\] -fixed false -x 1126 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[33\] -fixed false -x 853 -y 64
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[26\] -fixed false -x 728 -y 33
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 904 -y 73
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 844 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUV/b6_BATJwN_4 -fixed false -x 139 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[135\] -fixed false -x 288 -y 34
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs -fixed false -x 623 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_115 -fixed false -x 101 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[16\] -fixed false -x 89 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 641 -y 31
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state\[1\] -fixed false -x 790 -y 55
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[24\] -fixed false -x 945 -y 69
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[72\] -fixed false -x 263 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[34\] -fixed false -x 711 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 -fixed false -x 708 -y 25
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING\[12\] -fixed false -x 633 -y 79
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO\[0\] -fixed false -x 698 -y 84
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 783 -y 144
set_location -inst_name Controler_0/ADI_SPI_1/ss_n -fixed false -x 696 -y 49
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[11\] -fixed false -x 887 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQl0/b3_P_F_6_1_0_RNIUPJE3 -fixed false -x 157 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQm0/b3_P_F_6_2_1_1_1 -fixed false -x 239 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_7/o_10 -fixed false -x 261 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 886 -y 142
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[3\] -fixed false -x 975 -y 184
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_2_1_1 -fixed false -x 239 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[3\] -fixed false -x 291 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[9\] -fixed false -x 918 -y 82
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[9\] -fixed false -x 606 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[7\] -fixed false -x 678 -y 21
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[3\] -fixed false -x 1983 -y 255
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6 -fixed false -x 588 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1255 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2\[6\] -fixed false -x 853 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 695 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[177\] -fixed false -x 140 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 926 -y 43
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter\[4\] -fixed false -x 1054 -y 172
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr\[11\] -fixed false -x 870 -y 37
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[29\] -fixed false -x 324 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_r_lnxob/o_8 -fixed false -x 425 -y 15
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[3\] -fixed false -x 596 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[133\] -fixed false -x 29 -y 25
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray\[10\] -fixed false -x 979 -y 82
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 -fixed false -x 733 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ\[0\] -fixed false -x 236 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr\[2\] -fixed false -x 367 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[140\] -fixed false -x 103 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 851 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[71\] -fixed false -x 162 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIMF1K1 -fixed false -x 1220 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[31\] -fixed false -x 778 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[48\] -fixed false -x 179 -y 22
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m5 -fixed false -x 757 -y 51
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0_RNO\[0\] -fixed false -x 770 -y 96
set_location -inst_name Controler_0/Command_Decoder_0/counter\[27\] -fixed false -x 744 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[431\] -fixed false -x 70 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0\[11\] -fixed false -x 884 -y 97
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[21\] -fixed false -x 777 -y 43
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[9\] -fixed false -x 610 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[33\] -fixed false -x 399 -y 7
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[30\] -fixed false -x 862 -y 76
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0 -fixed false -x 753 -y 57
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[14\] -fixed false -x 948 -y 48
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[6\] -fixed false -x 329 -y 22
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r\[1\] -fixed false -x 718 -y 100
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[54\] -fixed false -x 265 -y 46
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[2\] -fixed false -x 752 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b11_oRB_MqCD2_y_11 -fixed false -x 246 -y 21
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_\[11\] -fixed false -x 740 -y 124
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[16\] -fixed false -x 676 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 926 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[13\] -fixed false -x 932 -y 57
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 702 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[9\] -fixed false -x 743 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[8\] -fixed false -x 884 -y 79
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[9\] -fixed false -x 600 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[483\] -fixed false -x 153 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[121\] -fixed false -x 199 -y 25
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[4\] -fixed false -x 810 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set -fixed false -x 803 -y 175
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 944 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[337\] -fixed false -x 250 -y 37
set_location -inst_name UART_Protocol_1/mko_0/counter\[10\] -fixed false -x 730 -y 73
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 867 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[14\] -fixed false -x 737 -y 22
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4\[8\] -fixed false -x 709 -y 84
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 -fixed false -x 914 -y 48
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[3\] -fixed false -x 917 -y 76
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[8\] -fixed false -x 696 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIV/b3_P_F_6_2_1_1_1 -fixed false -x 175 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[4\] -fixed false -x 798 -y 57
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[52\] -fixed false -x 1243 -y 156
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[7\] -fixed false -x 662 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_1 -fixed false -x 61 -y 30
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4J7S\[8\] -fixed false -x 707 -y 105
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b4_oYh0\[2\] -fixed false -x 269 -y 25
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[3\] -fixed false -x 665 -y 51
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[3\] -fixed false -x 718 -y 85
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[25\] -fixed false -x 691 -y 25
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2\[0\] -fixed false -x 715 -y 99
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[27\] -fixed false -x 148 -y 22
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[22\] -fixed false -x 684 -y 64
set_location -inst_name Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2 -fixed false -x 837 -y 45
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0\[13\] -fixed false -x 670 -y 48
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[31\] -fixed false -x 829 -y 61
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[10\] -fixed false -x 697 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 1295 -y 154
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQS0/b3_P_F_6_1_0 -fixed false -x 114 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[43\] -fixed false -x 426 -y 22
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\] -fixed false -x 699 -y 73
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[3\] -fixed false -x 800 -y 76
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[27\] -fixed false -x 809 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_1_0 -fixed false -x 14 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2\[7\] -fixed false -x 857 -y 30
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0\[4\] -fixed false -x 628 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0\[1\] -fixed false -x 276 -y 31
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[12\] -fixed false -x 943 -y 61
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[14\] -fixed false -x 662 -y 61
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[2\] -fixed false -x 697 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[126\] -fixed false -x 167 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 1220 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 -fixed false -x 912 -y 48
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3\[19\] -fixed false -x 1022 -y 183
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[1\] -fixed false -x 335 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_1_0 -fixed false -x 65 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[47\] -fixed false -x 112 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[39\] -fixed false -x 175 -y 25
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[7\] -fixed false -x 1035 -y 180
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[84\] -fixed false -x 13 -y 42
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[39\] -fixed false -x 397 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[13\] -fixed false -x 928 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_2_1_1 -fixed false -x 67 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1215 -y 154
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[171\] -fixed false -x 132 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 855 -y 25
set_location -inst_name UART_Protocol_1/mko_0/counter\[14\] -fixed false -x 734 -y 73
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 871 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqd/b3_P_F_6_1_RNI8T442 -fixed false -x 193 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[6\] -fixed false -x 671 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[20\] -fixed false -x 890 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[101\] -fixed false -x 127 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[58\] -fixed false -x 265 -y 43
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[0\] -fixed false -x 664 -y 58
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[20\] -fixed false -x 691 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[12\] -fixed false -x 379 -y 21
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2\[30\] -fixed false -x 819 -y 60
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[13\] -fixed false -x 945 -y 54
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 -fixed false -x 615 -y 21
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[156\] -fixed false -x 167 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 648 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[9\] -fixed false -x 926 -y 63
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4\[3\] -fixed false -x 655 -y 33
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_1\[12\] -fixed false -x 625 -y 75
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[16\] -fixed false -x 557 -y 16
set_location -inst_name Controler_0/ADI_SPI_0/op_eq.divider_enable38_4 -fixed false -x 590 -y 48
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[5\] -fixed false -x 667 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[73\] -fixed false -x 117 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.un27_b7_nYhI39s_5 -fixed false -x 304 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[14\] -fixed false -x 25 -y 7
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 884 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[16\] -fixed false -x 294 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[7\] -fixed false -x 917 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_164 -fixed false -x 109 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 893 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1165 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 1312 -y 151
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[15\] -fixed false -x 840 -y 72
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[29\] -fixed false -x 871 -y 72
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 -fixed false -x 809 -y 64
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[17\] -fixed false -x 867 -y 66
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 981 -y 82
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[55\] -fixed false -x 254 -y 234
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_807_i -fixed false -x 637 -y 45
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 1236 -y 151
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[2\] -fixed false -x 664 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[104\] -fixed false -x 118 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[14\] -fixed false -x 369 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 871 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 841 -y 55
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[11\] -fixed false -x 654 -y 73
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[23\] -fixed false -x 831 -y 61
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2 -fixed false -x 739 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[151\] -fixed false -x 82 -y 10
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[20\] -fixed false -x 870 -y 69
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 693 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[10\] -fixed false -x 942 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 946 -y 114
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[44\] -fixed false -x 181 -y 33
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[28\] -fixed false -x 740 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 805 -y 174
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets\[1\] -fixed false -x 625 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 1314 -y 124
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset -fixed false -x 699 -y 79
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[20\] -fixed false -x 639 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0\[1\] -fixed false -x 357 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[38\] -fixed false -x 765 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5\[0\] -fixed false -x 404 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[3\] -fixed false -x 36 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[97\] -fixed false -x 313 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 880 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[1\] -fixed false -x 1207 -y 193
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[0\] -fixed false -x 1135 -y 60
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[13\] -fixed false -x 679 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_1_0_RNIUGFP2 -fixed false -x 187 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 867 -y 25
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 961 -y 85
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 843 -y 28
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_12_6dflt -fixed false -x 761 -y 51
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1\[8\] -fixed false -x 658 -y 60
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_o2\[9\] -fixed false -x 362 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0\[0\] -fixed false -x 278 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[17\] -fixed false -x 361 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT\[2\] -fixed false -x 321 -y 25
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[42\] -fixed false -x 773 -y 228
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[9\] -fixed false -x 822 -y 76
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[8\] -fixed false -x 928 -y 69
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[8\] -fixed false -x 883 -y 33
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[15\] -fixed false -x 596 -y 10
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[18\] -fixed false -x 397 -y 21
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 -fixed false -x 604 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIM17I -fixed false -x 1355 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[1\] -fixed false -x 620 -y 33
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[28\] -fixed false -x 817 -y 42
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[7\] -fixed false -x 563 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[15\] -fixed false -x 826 -y 64
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[3\] -fixed false -x 943 -y 82
set_location -inst_name Controler_0/ADI_SPI_1/assert_data -fixed false -x 695 -y 46
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 691 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 1276 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2\[0\] -fixed false -x 920 -y 72
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[2\] -fixed false -x 848 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[280\] -fixed false -x 156 -y 40
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_1_0 -fixed false -x 168 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[310\] -fixed false -x 161 -y 40
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[7\] -fixed false -x 731 -y 88
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_EXT_Mask\[11\] -fixed false -x 664 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[124\] -fixed false -x 184 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[57\] -fixed false -x 202 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[51\] -fixed false -x 157 -y 9
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_2\[0\] -fixed false -x 665 -y 57
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2\[9\] -fixed false -x 660 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbA/b3_P_F_6_1_RNI5U762 -fixed false -x 48 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[3\] -fixed false -x 380 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[4\] -fixed false -x 1292 -y 118
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[27\] -fixed false -x 781 -y 43
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[23\] -fixed false -x 792 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[7\] -fixed false -x 601 -y 166
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[16\] -fixed false -x 948 -y 45
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[3\] -fixed false -x 795 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_1_0 -fixed false -x 166 -y 36
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[4\] -fixed false -x 747 -y 54
set_location -inst_name ident_coreinst/FTDI_INST/b8_uKr_IFLY/b3_PLF_15_5_i_m2_2_0 -fixed false -x 350 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[9\] -fixed false -x 878 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/un1_re_set6_i_o2 -fixed false -x 926 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3\[2\] -fixed false -x 284 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[21\] -fixed false -x 799 -y 58
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 -fixed false -x 826 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b6_BATJwN_4 -fixed false -x 238 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[384\] -fixed false -x 45 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[4\] -fixed false -x 504 -y 145
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[75\] -fixed false -x 232 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 877 -y 142
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[3\] -fixed false -x 775 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[7\] -fixed false -x 920 -y 79
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 761 -y 19
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[5\] -fixed false -x 882 -y 7
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[14\] -fixed false -x 195 -y 31
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[2\] -fixed false -x 655 -y 46
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[10\] -fixed false -x 791 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[225\] -fixed false -x 99 -y 10
set_location -inst_name Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2\[14\] -fixed false -x 672 -y 45
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[10\] -fixed false -x 1152 -y 174
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[6\] -fixed false -x 772 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[223\] -fixed false -x 101 -y 10
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 644 -y 106
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_1 -fixed false -x 265 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b11_oRB_MqCD2_y_11_3 -fixed false -x 234 -y 18
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2\[1\] -fixed false -x 819 -y 78
set_location -inst_name Controler_0/Command_Decoder_0/counter\[12\] -fixed false -x 729 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[4\] -fixed false -x 12 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 878 -y 150
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbU/b3_P_F_6_2_1_1 -fixed false -x 52 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[6\] -fixed false -x 752 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[22\] -fixed false -x 712 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[21\] -fixed false -x 116 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[209\] -fixed false -x 73 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[26\] -fixed false -x 651 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 1210 -y 151
set_location -inst_name UART_Protocol_0/mko_0/counter\[2\] -fixed false -x 474 -y 151
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[152\] -fixed false -x 288 -y 43
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[11\] -fixed false -x 1043 -y 174
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7_1\[14\] -fixed false -x 691 -y 75
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[12\] -fixed false -x 931 -y 48
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[0\] -fixed false -x 913 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITTP61 -fixed false -x 1336 -y 123
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[162\] -fixed false -x 143 -y 25
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO\[5\] -fixed false -x 753 -y 84
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO\[14\] -fixed false -x 658 -y 48
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 945 -y 64
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[6\] -fixed false -x 935 -y 69
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[21\] -fixed false -x 353 -y 31
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0_a4_2\[0\] -fixed false -x 752 -y 9
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft -fixed false -x 1340 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNIB1G87\[3\] -fixed false -x 222 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQq0/b3_P_F_6_2_1_1_1 -fixed false -x 116 -y 24
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36\[1\]/U0_RGB1 -fixed false -x 578 -y 149
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b5_uU_cL_RNIEVED -fixed false -x 283 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[99\] -fixed false -x 184 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO -fixed false -x 904 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[111\] -fixed false -x 245 -y 37
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[52\] -fixed false -x 1797 -y 180
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_2_1_1_1 -fixed false -x 58 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 874 -y 61
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 -fixed false -x 885 -y 141
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2 -fixed false -x 1148 -y 171
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece\[1\] -fixed false -x 660 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_1 -fixed false -x 237 -y 36
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_20_0_0_o2 -fixed false -x 734 -y 6
set_location -inst_name Controler_0/ADI_SPI_0/counter\[0\] -fixed false -x 591 -y 49
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 969 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 1308 -y 123
set_location -inst_name UART_Protocol_0/mko_0/counter_5_s_25_RNO -fixed false -x 470 -y 150
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_1_RNI6OAU5 -fixed false -x 365 -y 3
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING\[0\] -fixed false -x 589 -y 76
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy_RNO\[0\] -fixed false -x 952 -y 15
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_\[9\] -fixed false -x 1050 -y 109
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[161\] -fixed false -x 206 -y 19
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[16\] -fixed false -x 789 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[181\] -fixed false -x 206 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUd/b3_P_F_6_1 -fixed false -x 138 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_2_1_1_1 -fixed false -x 151 -y 33
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[8\] -fixed false -x 627 -y 52
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_\[7\] -fixed false -x 1060 -y 124
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[3\] -fixed false -x 859 -y 33
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[37\] -fixed false -x 302 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3_0\[5\] -fixed false -x 275 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[51\] -fixed false -x 172 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[30\] -fixed false -x 825 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[7\] -fixed false -x 248 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 874 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[3\] -fixed false -x 856 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[5\] -fixed false -x 956 -y 55
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[9\] -fixed false -x 666 -y 21
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[10\] -fixed false -x 700 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[9\] -fixed false -x 222 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_1_RNIQ5JA2 -fixed false -x 46 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[132\] -fixed false -x 55 -y 24
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[8\] -fixed false -x 715 -y 85
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[4\] -fixed false -x 630 -y 48
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI7VV21 -fixed false -x 881 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[118\] -fixed false -x 261 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[175\] -fixed false -x 228 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[1\] -fixed false -x 774 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[9\] -fixed false -x 1237 -y 118
set_location -inst_name Controler_0/gpio_controler_0/Outputs_6_1_0\[5\] -fixed false -x 601 -y 72
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[18\] -fixed false -x 667 -y 88
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[7\] -fixed false -x 335 -y 22
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY -fixed false -x 7 -y 4
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[138\] -fixed false -x 178 -y 16
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[27\] -fixed false -x 932 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 705 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[37\] -fixed false -x 694 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[134\] -fixed false -x 36 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[202\] -fixed false -x 83 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[8\] -fixed false -x 12 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b12_voSc3_gmasbb -fixed false -x 286 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_2_1_1 -fixed false -x 28 -y 24
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 -fixed false -x 993 -y 81
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2_0_a2_RNI5TV21 -fixed false -x 838 -y 63
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 -fixed false -x 763 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_1_0_RNIEKPF2 -fixed false -x 236 -y 36
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4 -fixed false -x 1152 -y 162
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2 -fixed false -x 190 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/dst_req_r -fixed false -x 284 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_2_1_1 -fixed false -x 255 -y 36
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[10\] -fixed false -x 1030 -y 174
set_location -inst_name Controler_0/Reset_Controler_0/state_reg\[2\] -fixed false -x 684 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAV/b3_P_F_6_1 -fixed false -x 28 -y 9
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 641 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1\[11\] -fixed false -x 760 -y 91
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[5\] -fixed false -x 760 -y 97
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO -fixed false -x 862 -y 141
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[5\] -fixed false -x 700 -y 70
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[26\] -fixed false -x 741 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 -fixed false -x 861 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[23\] -fixed false -x 874 -y 73
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[28\] -fixed false -x 668 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[22\] -fixed false -x 865 -y 15
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[50\] -fixed false -x 1975 -y 291
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[11\] -fixed false -x 660 -y 82
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 646 -y 34
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0\[0\] -fixed false -x 776 -y 60
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[29\] -fixed false -x 846 -y 73
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[26\] -fixed false -x 936 -y 46
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[0\] -fixed false -x 1006 -y 175
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\] -fixed false -x 771 -y 55
set_location -inst_name UART_Protocol_0/mko_0/counter\[25\] -fixed false -x 497 -y 151
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[8\] -fixed false -x 817 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJd/b3_P_F_6_1_0_RNIR3DO2 -fixed false -x 55 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_1_RNI50E62 -fixed false -x 244 -y 33
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[113\] -fixed false -x 72 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[65\] -fixed false -x 87 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[9\] -fixed false -x 349 -y 25
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[15\] -fixed false -x 807 -y 34
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[108\] -fixed false -x 101 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 845 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[105\] -fixed false -x 124 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGq5/b3_P_F_6_1_0_RNI46G22 -fixed false -x 210 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_2_1_1_1 -fixed false -x 40 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[17\] -fixed false -x 396 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[2\] -fixed false -x 277 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[2\] -fixed false -x 276 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[37\] -fixed false -x 881 -y 64
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1\[16\] -fixed false -x 884 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[167\] -fixed false -x 151 -y 37
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[1\] -fixed false -x 658 -y 34
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO\[0\] -fixed false -x 686 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_162 -fixed false -x 120 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_1 -fixed false -x 318 -y 24
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[2\] -fixed false -x 978 -y 85
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer\[8\] -fixed false -x 993 -y 181
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 -fixed false -x 745 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[157\] -fixed false -x 104 -y 27
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter_c1 -fixed false -x 780 -y 60
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[11\] -fixed false -x 647 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[63\] -fixed false -x 27 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[150\] -fixed false -x 110 -y 25
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[0\] -fixed false -x 1119 -y 169
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[9\] -fixed false -x 853 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b7_OSr_J90_RNO -fixed false -x 281 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[140\] -fixed false -x 73 -y 42
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/N_m2_0_a2_4 -fixed false -x 335 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[4\] -fixed false -x 865 -y 46
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_1_0_RNII5522 -fixed false -x 425 -y 21
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8\[13\] -fixed false -x 626 -y 75
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1 -fixed false -x 14 -y 164
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[24\] -fixed false -x 655 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 1228 -y 145
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[27\] -fixed false -x 898 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[7\] -fixed false -x 748 -y 124
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[11\] -fixed false -x 804 -y 70
set_location -inst_name Controler_0/Command_Decoder_0/Perif_BUSY_5 -fixed false -x 719 -y 48
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[10\] -fixed false -x 879 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 754 -y 64
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[35\] -fixed false -x 932 -y 63
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[12\] -fixed false -x 886 -y 43
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 -fixed false -x 672 -y 57
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[6\] -fixed false -x 397 -y 24
set_location -inst_name Communication_Switch_0/read_data_frame_1\[1\] -fixed false -x 748 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAn/b3_P_F_6_2_1_1_1 -fixed false -x 66 -y 15
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0 -fixed false -x 700 -y 84
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 822 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_2_1_1 -fixed false -x 247 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqS/b3_P_F_6_2_1_1 -fixed false -x 218 -y 27
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[6\] -fixed false -x 674 -y 84
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2\[2\] -fixed false -x 794 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0\[8\] -fixed false -x 1055 -y 109
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 891 -y 73
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o2\[8\] -fixed false -x 373 -y 33
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[19\] -fixed false -x 1794 -y 96
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q\[25\] -fixed false -x 828 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[10\] -fixed false -x 927 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[35\] -fixed false -x 167 -y 28
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer\[5\] -fixed false -x 681 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r -fixed false -x 1288 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[167\] -fixed false -x 150 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[33\] -fixed false -x 696 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[35\] -fixed false -x 839 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQq0/b6_BATJwN_4 -fixed false -x 115 -y 24
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0\[13\] -fixed false -x 787 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[91\] -fixed false -x 84 -y 37
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[30\] -fixed false -x 928 -y 54
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[1\] -fixed false -x 1120 -y 169
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/counter\[1\] -fixed false -x 783 -y 61
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0\[14\] -fixed false -x 693 -y 84
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[4\] -fixed false -x 711 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 772 -y 79
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[16\] -fixed false -x 914 -y 58
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[16\] -fixed false -x 1035 -y 183
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[76\] -fixed false -x 233 -y 37
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs -fixed false -x 613 -y 78
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[22\] -fixed false -x 327 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[39\] -fixed false -x 150 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[0\] -fixed false -x 647 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[156\] -fixed false -x 73 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[350\] -fixed false -x 260 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RE_d1 -fixed false -x 922 -y 49
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Other_Detect -fixed false -x 790 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 816 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[10\] -fixed false -x 71 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[15\] -fixed false -x 295 -y 31
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[8\] -fixed false -x 651 -y 79
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_RNO\[2\] -fixed false -x 752 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b9_PSyil9s_2 -fixed false -x 258 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 -fixed false -x 1226 -y 153
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[31\] -fixed false -x 929 -y 60
set_location -inst_name Controler_0/Command_Decoder_0/counter\[16\] -fixed false -x 733 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 956 -y 115
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[15\] -fixed false -x 292 -y 31
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u -fixed false -x 693 -y 60
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[8\] -fixed false -x 637 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[265\] -fixed false -x 51 -y 37
set_location -inst_name ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[5\] -fixed false -x 324 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 1158 -y 118
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[1\] -fixed false -x 866 -y 19
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[8\] -fixed false -x 1016 -y 181
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[12\] -fixed false -x 661 -y 88
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data\[8\] -fixed false -x 751 -y 37
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4\[3\] -fixed false -x 782 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRm/b3_P_F_6_2_1_1_1 -fixed false -x 124 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[263\] -fixed false -x 54 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[11\] -fixed false -x 1239 -y 139
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJn/b3_P_F_6_1_0_RNIDSPK2 -fixed false -x 96 -y 9
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r -fixed false -x 949 -y 115
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6_2_2\[9\] -fixed false -x 667 -y 51
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 625 -y 24
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 715 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[39\] -fixed false -x 846 -y 64
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_16_iv_0\[31\] -fixed false -x 867 -y 6
set_location -inst_name Controler_0/REGISTERS_0/state_reg_ns_i_a2\[5\] -fixed false -x 756 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[108\] -fixed false -x 112 -y 43
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[5\] -fixed false -x 656 -y 55
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0 -fixed false -x 704 -y 48
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[0\] -fixed false -x 612 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbV/b3_P_F_6_2_1_1 -fixed false -x 28 -y 33
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un5_b5_PRWcJ_ac0_3 -fixed false -x 385 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[10\] -fixed false -x 910 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 882 -y 144
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[13\] -fixed false -x 688 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 -fixed false -x 1240 -y 150
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r\[6\] -fixed false -x 752 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[14\] -fixed false -x 868 -y 61
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[48\] -fixed false -x 325 -y 9
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[16\] -fixed false -x 348 -y 25
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 687 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[31\] -fixed false -x 849 -y 70
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[8\] -fixed false -x 929 -y 69
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO\[17\] -fixed false -x 728 -y 57
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 752 -y 64
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[38\] -fixed false -x 1355 -y 315
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[2\] -fixed false -x 711 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2\[1\] -fixed false -x 764 -y 78
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[1\] -fixed false -x 686 -y 87
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[150\] -fixed false -x 72 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1247 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 604 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 1238 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[5\] -fixed false -x 869 -y 73
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel\[2\] -fixed false -x 798 -y 76
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[10\] -fixed false -x 632 -y 28
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[1\] -fixed false -x 706 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 1216 -y 117
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[166\] -fixed false -x 127 -y 34
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[7\] -fixed false -x 734 -y 27
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1\[5\] -fixed false -x 1040 -y 174
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7_2\[12\] -fixed false -x 693 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAS/b6_BATJwN_4 -fixed false -x 31 -y 6
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 809 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[204\] -fixed false -x 79 -y 22
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[15\] -fixed false -x 658 -y 73
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns\[13\] -fixed false -x 781 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_2_1_1_1 -fixed false -x 19 -y 24
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 -fixed false -x 759 -y 33
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[18\] -fixed false -x 692 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[185\] -fixed false -x 199 -y 21
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[5\] -fixed false -x 710 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_2_1_1 -fixed false -x 249 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 -fixed false -x 790 -y 126
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_1_0 -fixed false -x 24 -y 24
set_location -inst_name Controler_0/gpio_controler_0/TMP_OR_Counter_Input\[1\] -fixed false -x 600 -y 70
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 748 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[147\] -fixed false -x 73 -y 9
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[1\] -fixed false -x 698 -y 46
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[25\] -fixed false -x 952 -y 79
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[7\] -fixed false -x 720 -y 84
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[16\] -fixed false -x 248 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_x/o_10 -fixed false -x 192 -y 36
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[3\] -fixed false -x 646 -y 73
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_\[11\] -fixed false -x 740 -y 97
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[31\] -fixed false -x 313 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[24\] -fixed false -x 783 -y 64
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 -fixed false -x 827 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_127_0_a5_2 -fixed false -x 146 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[9\] -fixed false -x 911 -y 70
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 -fixed false -x 827 -y 78
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[58\] -fixed false -x 366 -y 63
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 968 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b6_BATJwN_4 -fixed false -x 159 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[2\] -fixed false -x 1240 -y 138
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIP76E1 -fixed false -x 881 -y 144
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3\[1\] -fixed false -x 854 -y 33
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[29\] -fixed false -x 848 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[39\] -fixed false -x 884 -y 57
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[21\] -fixed false -x 799 -y 57
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[10\] -fixed false -x 686 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[67\] -fixed false -x 51 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 954 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 1220 -y 151
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[195\] -fixed false -x 84 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[36\] -fixed false -x 883 -y 64
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_1\[1\] -fixed false -x 371 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUm/b3_P_F_6_1_RNI443D3 -fixed false -x 156 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_0_1\[1\] -fixed false -x 278 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 639 -y 106
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_1_0_RNIH0M32 -fixed false -x 177 -y 39
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[30\] -fixed false -x 300 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[48\] -fixed false -x 122 -y 21
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[13\] -fixed false -x 924 -y 58
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[12\] -fixed false -x 668 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[14\] -fixed false -x 254 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 1313 -y 150
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[9\] -fixed false -x 668 -y 70
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[10\] -fixed false -x 876 -y 145
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE\[5\] -fixed false -x 374 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[19\] -fixed false -x 730 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame\[15\] -fixed false -x 694 -y 85
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[7\] -fixed false -x 886 -y 97
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary\[2\] -fixed false -x 633 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[80\] -fixed false -x 88 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 954 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[34\] -fixed false -x 930 -y 57
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[42\] -fixed false -x 422 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 -fixed false -x 863 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[82\] -fixed false -x 91 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[190\] -fixed false -x 228 -y 46
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[7\] -fixed false -x 799 -y 184
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 1543 -y 124
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[99\] -fixed false -x 39 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[33\] -fixed false -x 166 -y 28
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[7\] -fixed false -x 668 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAm/b3_P_F_6_1 -fixed false -x 64 -y 15
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO\[2\] -fixed false -x 635 -y 57
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[27\] -fixed false -x 714 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[7\] -fixed false -x 1250 -y 126
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[56\] -fixed false -x 199 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[7\] -fixed false -x 883 -y 79
set_location -inst_name Controler_0/ADI_SPI_1/sdio_1 -fixed false -x 693 -y 49
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C -fixed false -x 770 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[2\] -fixed false -x 57 -y 7
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAd/b3_P_F_6_2_1_1_1 -fixed false -x 36 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[74\] -fixed false -x 100 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 758 -y 144
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rx\[11\] -fixed false -x 685 -y 70
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[7\] -fixed false -x 758 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[21\] -fixed false -x 117 -y 22
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[52\] -fixed false -x 34 -y 28
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C\[3\] -fixed false -x 744 -y 51
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[4\] -fixed false -x 622 -y 19
set_location -inst_name Controler_0/ADI_SPI_1/sclk -fixed false -x 684 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[100\] -fixed false -x 128 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 970 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1246 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[9\] -fixed false -x 919 -y 82
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 903 -y 81
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s\[0\] -fixed false -x 355 -y 31
set_location -inst_name Controler_0/Command_Decoder_0/decode_vector_RNIDI9C\[2\] -fixed false -x 753 -y 51
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[6\] -fixed false -x 703 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[3\] -fixed false -x 787 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 -fixed false -x 1216 -y 151
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_2_1_1 -fixed false -x 51 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_2_1_1 -fixed false -x 170 -y 39
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_2_1_1 -fixed false -x 233 -y 33
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[8\] -fixed false -x 965 -y 85
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[5\] -fixed false -x 786 -y 79
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1\[3\] -fixed false -x 695 -y 51
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[173\] -fixed false -x 47 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b6_BATJwN_4 -fixed false -x 96 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIBF9L\[11\] -fixed false -x 270 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set -fixed false -x 1326 -y 115
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[7\] -fixed false -x 723 -y 34
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[10\] -fixed false -x 752 -y 61
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_6_iv\[31\] -fixed false -x 727 -y 6
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[23\] -fixed false -x 330 -y 31
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_CH_FA_DATA_2_sqmuxa_0_0 -fixed false -x 744 -y 9
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[19\] -fixed false -x 674 -y 27
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer\[13\] -fixed false -x 684 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJU/b3_P_F_6_1_0 -fixed false -x 55 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[7\] -fixed false -x 909 -y 70
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[1\] -fixed false -x 1127 -y 169
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_4 -fixed false -x 377 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJV/b3_P_F_6_1 -fixed false -x 59 -y 6
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 835 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_o3\[2\] -fixed false -x 260 -y 24
set_location -inst_name Controler_0/gpio_controler_0/state_reg_ns_a2\[4\] -fixed false -x 692 -y 54
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[5\] -fixed false -x 1353 -y 100
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[9\] -fixed false -x 741 -y 24
set_location -inst_name Controler_0/Command_Decoder_0/counter\[14\] -fixed false -x 731 -y 43
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[0\] -fixed false -x 698 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 697 -y 127
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[4\] -fixed false -x 842 -y 69
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_3\[9\] -fixed false -x 709 -y 75
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_7_4 -fixed false -x 401 -y 24
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18 -fixed false -x 721 -y 54
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D -fixed false -x 589 -y 54
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[34\] -fixed false -x 646 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[24\] -fixed false -x 307 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 1237 -y 126
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[14\] -fixed false -x 667 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[60\] -fixed false -x 152 -y 16
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO\[1\] -fixed false -x 687 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[111\] -fixed false -x 302 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[14\] -fixed false -x 1239 -y 151
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[62\] -fixed false -x 155 -y 16
set_location -inst_name Communication_Switch_0/state_reg\[1\] -fixed false -x 710 -y 49
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 950 -y 88
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[6\] -fixed false -x 956 -y 57
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 695 -y 25
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[9\] -fixed false -x 801 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[3\] -fixed false -x 905 -y 70
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2_i_m2 -fixed false -x 708 -y 99
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 631 -y 25
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[14\] -fixed false -x 833 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[516\] -fixed false -x 171 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[6\] -fixed false -x 1173 -y 175
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[23\] -fixed false -x 552 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[34\] -fixed false -x 163 -y 27
set_location -inst_name ident_coreinst/comm_block_INST/b14_PLF_KDy1_qE33z_7 -fixed false -x 335 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 864 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b6_BATJwN_4 -fixed false -x 77 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_1_0_RNI3LVA2 -fixed false -x 31 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT\[2\] -fixed false -x 337 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_1_0_RNIAVFB2 -fixed false -x 33 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJQ0/b3_P_F_6_2_1_1 -fixed false -x 56 -y 21
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2 -fixed false -x 596 -y 48
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[0\] -fixed false -x 788 -y 52
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[28\] -fixed false -x 33 -y 10
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_10 -fixed false -x 745 -y 87
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[22\] -fixed false -x 938 -y 49
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 865 -y 55
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[13\] -fixed false -x 992 -y 183
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[81\] -fixed false -x 88 -y 31
set_location -inst_name Controler_0/Command_Decoder_0/Perif_BUSY_4 -fixed false -x 714 -y 54
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[1\] -fixed false -x 724 -y 33
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_1 -fixed false -x 423 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO -fixed false -x 253 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid -fixed false -x 918 -y 115
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.un1_b7_PKJa_9u_1_or_0 -fixed false -x 383 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbS/b3_P_F_6_2_1_1_1 -fixed false -x 60 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[103\] -fixed false -x 115 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 1269 -y 145
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[9\] -fixed false -x 741 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[11\] -fixed false -x 859 -y 66
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[9\] -fixed false -x 779 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 608 -y 25
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[16\] -fixed false -x 760 -y 84
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[57\] -fixed false -x 1240 -y 174
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_\[9\] -fixed false -x 991 -y 109
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty -fixed false -x 920 -y 115
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_5_iv\[31\] -fixed false -x 763 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 -fixed false -x 797 -y 69
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[39\] -fixed false -x 121 -y 150
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[9\] -fixed false -x 736 -y 24
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[10\] -fixed false -x 949 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0\[7\] -fixed false -x 1055 -y 106
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[8\] -fixed false -x 725 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2\[10\] -fixed false -x 899 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[91\] -fixed false -x 69 -y 37
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[0\] -fixed false -x 768 -y 27
set_location -inst_name Controler_0/ADI_SPI_0/un1_tx_data_buffer\[4\] -fixed false -x 679 -y 48
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[33\] -fixed false -x 683 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 670 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[160\] -fixed false -x 289 -y 46
set_location -inst_name Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 -fixed false -x 754 -y 42
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[37\] -fixed false -x 739 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[12\] -fixed false -x 289 -y 19
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[5\] -fixed false -x 678 -y 106
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a2\[11\] -fixed false -x 274 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[36\] -fixed false -x 703 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[52\] -fixed false -x 196 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[18\] -fixed false -x 707 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 765 -y 145
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 737 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[1\] -fixed false -x 867 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_2_1_1_1 -fixed false -x 177 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[109\] -fixed false -x 108 -y 42
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[18\] -fixed false -x 692 -y 63
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[26\] -fixed false -x 895 -y 58
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[1\] -fixed false -x 623 -y 34
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk4.b11_oGA_BXsO_OS/genblk1.genblk1.b13_PLy_2grFt_FH9\[6\] -fixed false -x 376 -y 19
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 808 -y 55
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[5\] -fixed false -x 937 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[115\] -fixed false -x 301 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0\[8\] -fixed false -x 742 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[15\] -fixed false -x 638 -y 25
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[9\] -fixed false -x 819 -y 42
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[22\] -fixed false -x 659 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[27\] -fixed false -x 361 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 1350 -y 100
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 958 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_1 -fixed false -x 58 -y 27
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0\[11\] -fixed false -x 638 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[34\] -fixed false -x 726 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 1209 -y 118
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[9\] -fixed false -x 817 -y 79
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[11\] -fixed false -x 1276 -y 171
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAq/b6_BATJwN_4 -fixed false -x 35 -y 6
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 1238 -y 135
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[0\] -fixed false -x 912 -y 175
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[0\] -fixed false -x 915 -y 76
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[7\] -fixed false -x 906 -y 57
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b10_8Kz_fFfsjX -fixed false -x 336 -y 21
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[2\] -fixed false -x 688 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[4\] -fixed false -x 290 -y 22
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[12\] -fixed false -x 1048 -y 184
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[167\] -fixed false -x 276 -y 46
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[9\] -fixed false -x 718 -y 52
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[51\] -fixed false -x 1781 -y 69
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[21\] -fixed false -x 797 -y 58
set_location -inst_name Data_Block_0/Communication_Builder_0/op_ge.un8_frame_counter_golto4 -fixed false -x 1033 -y 171
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[36\] -fixed false -x 361 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIq/b3_P_F_6_2_1_1_1 -fixed false -x 180 -y 27
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO -fixed false -x 699 -y 78
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[2\] -fixed false -x 1147 -y 172
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_\[9\] -fixed false -x 714 -y 127
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[7\] -fixed false -x 394 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2\[6\] -fixed false -x 896 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJV/b6_BATJwN_4 -fixed false -x 57 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[163\] -fixed false -x 124 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[82\] -fixed false -x 12 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIp/b3_P_F_6_1 -fixed false -x 192 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[8\] -fixed false -x 289 -y 22
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[17\] -fixed false -x 201 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[11\] -fixed false -x 364 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[5\] -fixed false -x 398 -y 25
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[16\] -fixed false -x 661 -y 18
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[2\] -fixed false -x 664 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[61\] -fixed false -x 153 -y 16
set_location -inst_name Controler_0/ADI_SPI_1/counter_3\[3\] -fixed false -x 694 -y 42
set_location -inst_name Controler_0/Communication_ANW_MUX_0/Fifo_Full_u_1 -fixed false -x 848 -y 51
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0\[8\] -fixed false -x 645 -y 57
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[29\] -fixed false -x 821 -y 34
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr\[1\] -fixed false -x 778 -y 46
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2\[4\] -fixed false -x 982 -y 82
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 1239 -y 138
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[211\] -fixed false -x 79 -y 19
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_6\[2\] -fixed false -x 672 -y 51
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[29\] -fixed false -x 703 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[7\] -fixed false -x 920 -y 46
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[42\] -fixed false -x 1160 -y 210
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[25\] -fixed false -x 766 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 805 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 941 -y 58
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[80\] -fixed false -x 38 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[10\] -fixed false -x 34 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 816 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 906 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[120\] -fixed false -x 164 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIp/b3_P_F_6_2_1_1_1 -fixed false -x 185 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[97\] -fixed false -x 32 -y 43
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_LENGTH\[14\] -fixed false -x 641 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 785 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2\[11\] -fixed false -x 758 -y 91
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[38\] -fixed false -x 781 -y 36
set_location -inst_name Communication_Switch_0/Communication_vote_vector_RNIMRQD1\[1\] -fixed false -x 753 -y 69
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[31\] -fixed false -x 762 -y 28
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[134\] -fixed false -x 176 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[31\] -fixed false -x 438 -y 19
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[22\] -fixed false -x 719 -y 46
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[19\] -fixed false -x 1855 -y 69
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[19\] -fixed false -x 396 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 1154 -y 118
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_1 -fixed false -x 190 -y 42
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[3\] -fixed false -x 591 -y 76
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[6\] -fixed false -x 729 -y 21
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[11\] -fixed false -x 690 -y 85
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[8\] -fixed false -x 997 -y 183
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame\[15\] -fixed false -x 654 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1\[4\] -fixed false -x 1045 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[179\] -fixed false -x 141 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[42\] -fixed false -x 190 -y 33
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[28\] -fixed false -x 677 -y 82
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[20\] -fixed false -x 782 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[111\] -fixed false -x 211 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO -fixed false -x 752 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[5\] -fixed false -x 621 -y 31
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[53\] -fixed false -x 1260 -y 255
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[55\] -fixed false -x 39 -y 25
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[15\] -fixed false -x 835 -y 46
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[33\] -fixed false -x 787 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_h/o -fixed false -x 104 -y 18
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[2\] -fixed false -x 380 -y 7
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 676 -y 106
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[16\] -fixed false -x 1265 -y 193
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_RNIBCIE/U0_RGB1 -fixed false -x 576 -y 13
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[10\] -fixed false -x 601 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0\[6\] -fixed false -x 1044 -y 118
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 775 -y 142
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[3\] -fixed false -x 730 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 652 -y 175
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets\[12\] -fixed false -x 651 -y 61
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter\[5\] -fixed false -x 1055 -y 172
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[0\] -fixed false -x 915 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[8\] -fixed false -x 67 -y 7
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[14\] -fixed false -x 1810 -y 234
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_\[11\] -fixed false -x 791 -y 97
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[9\] -fixed false -x 639 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1225 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIEJ5N -fixed false -x 799 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[142\] -fixed false -x 114 -y 28
set_location -inst_name Data_Block_0/Communication_Builder_0/next_state_1\[3\] -fixed false -x 1146 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2\[4\] -fixed false -x 805 -y 30
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[6\] -fixed false -x 679 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_2_1_1 -fixed false -x 156 -y 36
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0\[8\] -fixed false -x 810 -y 78
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO\[10\] -fixed false -x 393 -y 33
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[168\] -fixed false -x 137 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout -fixed false -x 1215 -y 117
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[5\] -fixed false -x 834 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[73\] -fixed false -x 107 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[143\] -fixed false -x 72 -y 9
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 866 -y 61
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[24\] -fixed false -x 786 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[135\] -fixed false -x 72 -y 42
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[11\] -fixed false -x 646 -y 25
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[104\] -fixed false -x 34 -y 34
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[2\] -fixed false -x 918 -y 175
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO -fixed false -x 1225 -y 117
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a3_0_a4\[1\] -fixed false -x 859 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_1 -fixed false -x 95 -y 33
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 -fixed false -x 809 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[17\] -fixed false -x 241 -y 16
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned\[15\] -fixed false -x 954 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[28\] -fixed false -x 846 -y 66
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 885 -y 142
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_RNINUMA1 -fixed false -x 1048 -y 171
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[96\] -fixed false -x 108 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0\[9\] -fixed false -x 1190 -y 115
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[31\] -fixed false -x 680 -y 82
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[183\] -fixed false -x 210 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO -fixed false -x 733 -y 126
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[11\] -fixed false -x 361 -y 19
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[8\] -fixed false -x 966 -y 79
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[9\] -fixed false -x 703 -y 63
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[13\] -fixed false -x 1262 -y 193
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_\[8\] -fixed false -x 737 -y 97
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_2_1_1_1 -fixed false -x 274 -y 33
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[6\] -fixed false -x 634 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[28\] -fixed false -x 437 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[1\] -fixed false -x 797 -y 79
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO\[0\] -fixed false -x 825 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[131\] -fixed false -x 192 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 845 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 843 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[101\] -fixed false -x 95 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr\[6\] -fixed false -x 319 -y 31
set_location -inst_name Controler_0/ADI_SPI_0/sclk -fixed false -x 595 -y 49
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[14\] -fixed false -x 806 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[104\] -fixed false -x 166 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[2\] -fixed false -x 856 -y 34
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv\[12\] -fixed false -x 691 -y 84
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[10\] -fixed false -x 836 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[77\] -fixed false -x 128 -y 21
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[3\] -fixed false -x 784 -y 79
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[19\] -fixed false -x 805 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 914 -y 79
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[71\] -fixed false -x 257 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[9\] -fixed false -x 649 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[94\] -fixed false -x 103 -y 37
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0\[3\] -fixed false -x 740 -y 60
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_0\[11\] -fixed false -x 647 -y 78
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Size_Buffer\[18\] -fixed false -x 953 -y 175
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[25\] -fixed false -x 384 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_2_1_1 -fixed false -x 75 -y 33
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[6\] -fixed false -x 726 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray\[1\] -fixed false -x 597 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[26\] -fixed false -x 730 -y 30
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2\[9\] -fixed false -x 715 -y 57
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\] -fixed false -x 702 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGS5/b3_P_F_6_2_1_1 -fixed false -x 217 -y 15
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[2\] -fixed false -x 827 -y 79
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[7\] -fixed false -x 915 -y 54
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[16\] -fixed false -x 222 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[82\] -fixed false -x 42 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[15\] -fixed false -x 638 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGJm/b3_P_F_6_1 -fixed false -x 68 -y 6
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 -fixed false -x 857 -y 141
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value\[0\] -fixed false -x 629 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[4\] -fixed false -x 315 -y 28
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[7\] -fixed false -x 818 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[403\] -fixed false -x 22 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[186\] -fixed false -x 227 -y 22
set_location -inst_name Controler_0/gpio_controler_0/Outputs_RNO\[4\] -fixed false -x 600 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_2_1_1_1 -fixed false -x 49 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[25\] -fixed false -x 108 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_2_1_1 -fixed false -x 27 -y 18
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r\[10\] -fixed false -x 820 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[32\] -fixed false -x 912 -y 63
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_set_RNO -fixed false -x 956 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 858 -y 97
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 -fixed false -x 732 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[94\] -fixed false -x 103 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[0\] -fixed false -x 220 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUV/b3_P_F_6_1_RNI45RN3 -fixed false -x 140 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[8\] -fixed false -x 508 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[23\] -fixed false -x 748 -y 28
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[28\] -fixed false -x 820 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_1_0 -fixed false -x 256 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[6\] -fixed false -x 861 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[23\] -fixed false -x 679 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[149\] -fixed false -x 115 -y 28
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[5\] -fixed false -x 746 -y 46
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[18\] -fixed false -x 364 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_p/o_11 -fixed false -x 24 -y 27
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[10\] -fixed false -x 702 -y 61
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[23\] -fixed false -x 328 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk2.b3_nUT\[3\] -fixed false -x 336 -y 28
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 -fixed false -x 601 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNO\[8\] -fixed false -x 386 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[229\] -fixed false -x 145 -y 10
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set -fixed false -x 706 -y 100
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1\[10\] -fixed false -x 1189 -y 115
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[319\] -fixed false -x 172 -y 43
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1\[6\] -fixed false -x 678 -y 51
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[169\] -fixed false -x 74 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_423_fast -fixed false -x 318 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[1\] -fixed false -x 620 -y 34
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples\[0\] -fixed false -x 768 -y 46
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[5\] -fixed false -x 595 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_C/o_8 -fixed false -x 142 -y 18
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[8\] -fixed false -x 821 -y 79
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[52\] -fixed false -x 1709 -y 180
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO -fixed false -x 790 -y 45
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data\[3\] -fixed false -x 919 -y 57
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 -fixed false -x 841 -y 144
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[2\] -fixed false -x 709 -y 63
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[0\] -fixed false -x 751 -y 55
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[18\] -fixed false -x 766 -y 31
set_location -inst_name UART_Protocol_0/mko_0/counter\[8\] -fixed false -x 480 -y 151
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[77\] -fixed false -x 129 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_1_0_RNI16S92 -fixed false -x 182 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[81\] -fixed false -x 149 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[2\] -fixed false -x 708 -y 18
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold\[1\] -fixed false -x 747 -y 88
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_0\[5\] -fixed false -x 1573 -y 208
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRER91 -fixed false -x 1290 -y 141
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_2_1_1_1 -fixed false -x 106 -y 30
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[36\] -fixed false -x 301 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[14\] -fixed false -x 725 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 1292 -y 154
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx\[20\] -fixed false -x 737 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_1_RNIH5MB2 -fixed false -x 256 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 773 -y 142
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4\[12\] -fixed false -x 942 -y 51
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[6\] -fixed false -x 935 -y 54
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[19\] -fixed false -x 913 -y 55
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[14\] -fixed false -x 801 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[0\] -fixed false -x 1348 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[1\] -fixed false -x 885 -y 76
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[30\] -fixed false -x 669 -y 28
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[6\] -fixed false -x 730 -y 88
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[1\] -fixed false -x 849 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqV/b6_BATJwN_4 -fixed false -x 201 -y 24
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_ss0 -fixed false -x 776 -y 96
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_1 -fixed false -x 149 -y 33
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[33\] -fixed false -x 1163 -y 255
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr\[3\] -fixed false -x 279 -y 25
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles\[0\] -fixed false -x 678 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[109\] -fixed false -x 300 -y 37
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[6\] -fixed false -x 745 -y 55
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b8_FZFFLXYE\[6\] -fixed false -x 382 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[4\] -fixed false -x 965 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[44\] -fixed false -x 139 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[5\] -fixed false -x 869 -y 34
set_location -inst_name Controler_0/ADI_SPI_0/counter\[2\] -fixed false -x 590 -y 52
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 632 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_1 -fixed false -x 74 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[145\] -fixed false -x 180 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[6\] -fixed false -x 292 -y 25
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[8\] -fixed false -x 360 -y 19
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable -fixed false -x 741 -y 55
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[9\] -fixed false -x 862 -y 10
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[9\] -fixed false -x 861 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b7_yYh03wy6_0_a2_RNIPTHR2_0 -fixed false -x 371 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[80\] -fixed false -x 74 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[222\] -fixed false -x 107 -y 10
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[33\] -fixed false -x 300 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[35\] -fixed false -x 157 -y 28
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[23\] -fixed false -x 690 -y 64
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[2\] -fixed false -x 181 -y 144
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data_RNIMUCN\[7\] -fixed false -x 674 -y 48
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO -fixed false -x 692 -y 60
set_location -inst_name Controler_0/ADI_SPI_1/wr_addr_buffer\[8\] -fixed false -x 664 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO -fixed false -x 1215 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 1287 -y 154
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[7\] -fixed false -x 979 -y 184
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 -fixed false -x 787 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_1 -fixed false -x 241 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[47\] -fixed false -x 264 -y 46
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs -fixed false -x 626 -y 78
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[12\] -fixed false -x 916 -y 60
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[184\] -fixed false -x 47 -y 7
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 651 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r4_0_a2 -fixed false -x 875 -y 15
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[0\] -fixed false -x 961 -y 175
set_location -inst_name Controler_0/Reset_Controler_0/un1_write_signal_1_0 -fixed false -x 641 -y 63
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 962 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[156\] -fixed false -x 105 -y 28
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[23\] -fixed false -x 624 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[12\] -fixed false -x 858 -y 70
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[0\] -fixed false -x 847 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[163\] -fixed false -x 160 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[71\] -fixed false -x 34 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r\[7\] -fixed false -x 832 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQd0/b6_BATJwN_4 -fixed false -x 166 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b6_BATJwN_4 -fixed false -x 93 -y 33
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_1 -fixed false -x 349 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[251\] -fixed false -x 27 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_i_a3_1\[0\] -fixed false -x 278 -y 24
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[29\] -fixed false -x 678 -y 82
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[3\] -fixed false -x 952 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 1547 -y 124
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[0\] -fixed false -x 780 -y 81
set_location -inst_name Controler_0/ADI_SPI_1/un1_wr_addr_buffer\[0\] -fixed false -x 648 -y 45
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[9\] -fixed false -x 969 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[136\] -fixed false -x 61 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 1541 -y 124
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value\[2\] -fixed false -x 624 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[31\] -fixed false -x 28 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[509\] -fixed false -x 190 -y 31
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[15\] -fixed false -x 701 -y 51
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[53\] -fixed false -x 1274 -y 309
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt\[0\] -fixed false -x 665 -y 31
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[56\] -fixed false -x 45 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[35\] -fixed false -x 173 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[13\] -fixed false -x 1214 -y 118
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2\[8\] -fixed false -x 648 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[113\] -fixed false -x 114 -y 43
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[31\] -fixed false -x 763 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[62\] -fixed false -x 264 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[11\] -fixed false -x 927 -y 64
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 971 -y 85
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[235\] -fixed false -x 55 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[200\] -fixed false -x 81 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b6_BATJwN_4 -fixed false -x 68 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[56\] -fixed false -x 199 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[14\] -fixed false -x 967 -y 115
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[160\] -fixed false -x 121 -y 31
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO\[2\] -fixed false -x 774 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[233\] -fixed false -x 128 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF_0_o2 -fixed false -x 392 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[14\] -fixed false -x 270 -y 19
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0\[1\] -fixed false -x 679 -y 60
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 843 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[115\] -fixed false -x 216 -y 30
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[3\] -fixed false -x 826 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[7\] -fixed false -x 933 -y 43
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[44\] -fixed false -x 387 -y 19
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[1\] -fixed false -x 944 -y 64
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[1\] -fixed false -x 857 -y 64
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[9\] -fixed false -x 744 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[17\] -fixed false -x 92 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[33\] -fixed false -x 728 -y 18
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r\[28\] -fixed false -x 704 -y 22
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[5\] -fixed false -x 600 -y 166
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[2\] -fixed false -x 622 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[8\] -fixed false -x 216 -y 46
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/Decode_data\[20\] -fixed false -x 757 -y 16
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 -fixed false -x 780 -y 51
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 1258 -y 130
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNI6OLB2\[9\] -fixed false -x 1020 -y 171
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[34\] -fixed false -x 207 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[32\] -fixed false -x 724 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[375\] -fixed false -x 236 -y 31
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data\[25\] -fixed false -x 761 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[503\] -fixed false -x 149 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[304\] -fixed false -x 171 -y 37
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events\[31\] -fixed false -x 680 -y 88
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 847 -y 67
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[116\] -fixed false -x 82 -y 19
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[22\] -fixed false -x 1627 -y 216
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[0\] -fixed false -x 837 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJU/b3_P_F_6_1_RNI4GEH2 -fixed false -x 59 -y 21
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[32\] -fixed false -x 1153 -y 153
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/dst_req_r -fixed false -x 284 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[6\] -fixed false -x 606 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[158\] -fixed false -x 80 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[34\] -fixed false -x 407 -y 16
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid -fixed false -x 797 -y 70
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ -fixed false -x 785 -y 63
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[11\] -fixed false -x 929 -y 64
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[21\] -fixed false -x 384 -y 4
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b\[4\] -fixed false -x 724 -y 7
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[15\] -fixed false -x 867 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJQ0/b6_BATJwN_4 -fixed false -x 57 -y 21
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[2\] -fixed false -x 229 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_q/o_11 -fixed false -x 193 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[69\] -fixed false -x 74 -y 19
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 -fixed false -x 783 -y 48
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[1\] -fixed false -x 367 -y 4
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[28\] -fixed false -x 737 -y 79
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[26\] -fixed false -x 747 -y 21
set_location -inst_name Controler_0/Reset_Controler_0/PULSE_INT_Mask\[11\] -fixed false -x 642 -y 61
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame -fixed false -x 745 -y 91
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[13\] -fixed false -x 324 -y 19
set_location -inst_name Controler_0/Command_Decoder_0/cmd_data\[16\] -fixed false -x 787 -y 46
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[3\] -fixed false -x 377 -y 7
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[12\] -fixed false -x 709 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2\[10\] -fixed false -x 887 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[8\] -fixed false -x 1247 -y 136
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5\[3\] -fixed false -x 712 -y 84
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[19\] -fixed false -x 694 -y 64
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 -fixed false -x 899 -y 72
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[31\] -fixed false -x 855 -y 73
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[30\] -fixed false -x 336 -y 16
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2\[13\] -fixed false -x 864 -y 43
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 929 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKJR/b3_P_F_6_2_1_1_1 -fixed false -x 32 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1\[0\] -fixed false -x 721 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b8_2S5I_CuY_RNO_0 -fixed false -x 245 -y 21
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_2\[5\] -fixed false -x 1014 -y 319
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr\[2\] -fixed false -x 398 -y 28
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[2\] -fixed false -x 927 -y 52
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[10\] -fixed false -x 947 -y 64
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1\[9\] -fixed false -x 614 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[0\] -fixed false -x 1247 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[7\] -fixed false -x 1232 -y 184
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_i\[0\] -fixed false -x 284 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[12\] -fixed false -x 958 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 1318 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 871 -y 142
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[15\] -fixed false -x 622 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[10\] -fixed false -x 1285 -y 136
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M\[13\] -fixed false -x 679 -y 85
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[7\] -fixed false -x 899 -y 79
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL\[8\] -fixed false -x 753 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[4\] -fixed false -x 833 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 782 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[7\] -fixed false -x 642 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 856 -y 97
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[8\] -fixed false -x 646 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSq/b3_P_F_6_2_1_1 -fixed false -x 210 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 842 -y 96
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[12\] -fixed false -x 935 -y 48
set_location -inst_name Communication_Switch_0/state_reg\[5\] -fixed false -x 712 -y 49
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\] -fixed false -x 774 -y 55
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[28\] -fixed false -x 308 -y 10
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2\[5\] -fixed false -x 612 -y 75
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG_RNO\[49\] -fixed false -x 324 -y 9
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 -fixed false -x 755 -y 57
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[32\] -fixed false -x 684 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4\[21\] -fixed false -x 702 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIn/b3_P_F_6_1_RNIA9672 -fixed false -x 201 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 1238 -y 139
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[0\] -fixed false -x 1273 -y 142
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable -fixed false -x 749 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[6\] -fixed false -x 37 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_0_a3_3\[13\] -fixed false -x 372 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[9\] -fixed false -x 804 -y 175
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 800 -y 63
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte\[2\] -fixed false -x 793 -y 76
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[26\] -fixed false -x 856 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_r -fixed false -x 253 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[9\] -fixed false -x 288 -y 28
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO\[22\] -fixed false -x 684 -y 63
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[17\] -fixed false -x 700 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_1 -fixed false -x 107 -y 33
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg\[0\] -fixed false -x 805 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[269\] -fixed false -x 42 -y 37
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[3\] -fixed false -x 976 -y 85
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/counter_RNO\[0\] -fixed false -x 819 -y 72
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGSV/b3_P_F_6_2_1_1_1 -fixed false -x 107 -y 15
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i -fixed false -x 764 -y 57
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4\[0\] -fixed false -x 1001 -y 174
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[8\] -fixed false -x 869 -y 46
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[11\] -fixed false -x 983 -y 184
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[29\] -fixed false -x 890 -y 63
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[7\] -fixed false -x 851 -y 61
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2\[6\] -fixed false -x 802 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[8\] -fixed false -x 728 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[19\] -fixed false -x 240 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/un1_m2_i_a3 -fixed false -x 395 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 781 -y 144
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[359\] -fixed false -x 255 -y 31
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[10\] -fixed false -x 549 -y 363
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0\[0\] -fixed false -x 840 -y 96
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[147\] -fixed false -x 211 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[1\] -fixed false -x 322 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 1294 -y 154
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter\[10\] -fixed false -x 670 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[19\] -fixed false -x 288 -y 19
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/txBuffer\[14\] -fixed false -x 727 -y 58
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3 -fixed false -x 741 -y 54
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q\[3\] -fixed false -x 922 -y 69
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[7\] -fixed false -x 923 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGId/b3_P_F_6_1 -fixed false -x 176 -y 15
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\] -fixed false -x 706 -y 73
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[6\] -fixed false -x 803 -y 61
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[4\] -fixed false -x 1204 -y 151
set_location -inst_name Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs -fixed false -x 619 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[72\] -fixed false -x 265 -y 37
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg\[5\] -fixed false -x 1140 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbn/b3_P_F_6_2_1_1_1 -fixed false -x 14 -y 36
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[120\] -fixed false -x 91 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 -fixed false -x 659 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[61\] -fixed false -x 73 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[6\] -fixed false -x 1246 -y 127
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 865 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[32\] -fixed false -x 241 -y 43
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg\[7\] -fixed false -x 768 -y 61
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[1\] -fixed false -x 1632 -y 336
set_location -inst_name Controler_0/REGISTERS_0/state_reg\[3\] -fixed false -x 758 -y 49
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[160\] -fixed false -x 121 -y 34
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer\[8\] -fixed false -x 1209 -y 193
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[224\] -fixed false -x 105 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[153\] -fixed false -x 124 -y 28
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count\[0\] -fixed false -x 662 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1278 -y 136
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[90\] -fixed false -x 95 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3\[10\] -fixed false -x 885 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 1231 -y 118
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAm/b3_P_F_6_1_0_RNIDSU93 -fixed false -x 68 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[9\] -fixed false -x 853 -y 61
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[11\] -fixed false -x 933 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b21_O2yyf_fG2_MiQA1E6_r_x/o_8 -fixed false -x 193 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/un1_b12_oFTt_v5rb3b4\[29\] -fixed false -x 330 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[8\] -fixed false -x 312 -y 28
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[51\] -fixed false -x 1677 -y 114
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[11\] -fixed false -x 688 -y 100
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[165\] -fixed false -x 129 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[23\] -fixed false -x 15 -y 10
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[17\] -fixed false -x 820 -y 75
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg\[1\]\[4\] -fixed false -x 899 -y 76
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 -fixed false -x 862 -y 54
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[11\] -fixed false -x 378 -y 21
set_location -inst_name Data_Block_0/Communication_Builder_0/Read_Sample_3\[9\] -fixed false -x 1513 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[262\] -fixed false -x 48 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbJ/b3_P_F_6_1_0 -fixed false -x 19 -y 36
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b6_BATJwN_4 -fixed false -x 408 -y 21
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI2G541\[21\] -fixed false -x 918 -y 60
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/genblk1.b3_nfs\[3\] -fixed false -x 401 -y 28
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg\[3\] -fixed false -x 613 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO -fixed false -x 941 -y 42
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_1_0 -fixed false -x 426 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[0\] -fixed false -x 949 -y 43
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[8\] -fixed false -x 669 -y 172
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned\[3\] -fixed false -x 1252 -y 193
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO\[0\] -fixed false -x 805 -y 78
set_location -inst_name Controler_0/Reset_Controler_0/EXT_ADC_Reset_N -fixed false -x 673 -y 54
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r\[14\] -fixed false -x 886 -y 16
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[13\] -fixed false -x 940 -y 70
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[11\] -fixed false -x 671 -y 76
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_\[7\] -fixed false -x 787 -y 97
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_5\[0\] -fixed false -x 750 -y 48
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[11\] -fixed false -x 707 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_10\[0\] -fixed false -x 284 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[156\] -fixed false -x 105 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.un3_b12_oFTt_v5rb3b4_117 -fixed false -x 148 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[91\] -fixed false -x 24 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0\[4\] -fixed false -x 859 -y 97
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 818 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[10\] -fixed false -x 1256 -y 126
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[18\] -fixed false -x 774 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 1240 -y 139
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbq/b3_P_F_6_2_1_1 -fixed false -x 37 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXsc_0 -fixed false -x 213 -y 36
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[6\] -fixed false -x 852 -y 60
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[21\] -fixed false -x 336 -y 10
set_location -inst_name UART_Protocol_0/mko_0/counter\[12\] -fixed false -x 484 -y 151
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b9_OFWNT9_ab_0_1_0 -fixed false -x 384 -y 30
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 869 -y 142
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[8\] -fixed false -x 854 -y 61
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 1283 -y 142
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0\[2\] -fixed false -x 738 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[34\] -fixed false -x 730 -y 21
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[5\] -fixed false -x 867 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[118\] -fixed false -x 217 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[5\] -fixed false -x 801 -y 57
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[16\] -fixed false -x 1812 -y 201
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Enable_RNO -fixed false -x 1022 -y 171
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[26\] -fixed false -x 398 -y 7
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[26\] -fixed false -x 627 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[27\] -fixed false -x 650 -y 21
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[15\] -fixed false -x 654 -y 57
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[10\] -fixed false -x 1550 -y 124
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER\[12\] -fixed false -x 628 -y 73
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_buffer\[0\] -fixed false -x 696 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQl0/b6_BATJwN_4 -fixed false -x 163 -y 21
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q\[13\] -fixed false -x 758 -y 42
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1\[14\] -fixed false -x 1046 -y 184
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIV/b3_P_F_6_1_RNIS8RA2 -fixed false -x 172 -y 15
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[4\] -fixed false -x 1012 -y 181
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_1\[1\] -fixed false -x 691 -y 51
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[13\] -fixed false -x 803 -y 54
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI25E01\[14\] -fixed false -x 927 -y 54
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0\[5\] -fixed false -x 749 -y 51
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 -fixed false -x 1355 -y 118
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[19\] -fixed false -x 906 -y 61
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 769 -y 34
set_location -inst_name Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0\[32\] -fixed false -x 719 -y 30
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7\[13\] -fixed false -x 684 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[93\] -fixed false -x 313 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_2_1_1_1 -fixed false -x 69 -y 27
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number\[12\] -fixed false -x 1004 -y 183
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[22\] -fixed false -x 731 -y 52
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[10\] -fixed false -x 710 -y 58
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r\[38\] -fixed false -x 680 -y 19
set_location -inst_name Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv\[12\] -fixed false -x 651 -y 60
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQq0/b3_P_F_6_1 -fixed false -x 111 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2\[0\] -fixed false -x 882 -y 75
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0\[10\] -fixed false -x 755 -y 84
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F\[17\] -fixed false -x 1030 -y 183
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF56 -fixed false -x 254 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[40\] -fixed false -x 71 -y 16
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[11\] -fixed false -x 681 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[104\] -fixed false -x 312 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[166\] -fixed false -x 127 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[124\] -fixed false -x 157 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 -fixed false -x 804 -y 72
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[2\] -fixed false -x 782 -y 73
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIF3F1\[0\] -fixed false -x 615 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO -fixed false -x 770 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 647 -y 106
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b12_PSyi_KyDbLbb\[7\] -fixed false -x 372 -y 22
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[7\] -fixed false -x 729 -y 18
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[4\] -fixed false -x 794 -y 58
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[3\] -fixed false -x 697 -y 58
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r0\[20\] -fixed false -x 336 -y 34
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[9\] -fixed false -x 922 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[3\] -fixed false -x 916 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[35\] -fixed false -x 120 -y 9
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[6\] -fixed false -x 967 -y 48
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[3\] -fixed false -x 1624 -y 124
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b12_oFTt_v5rb3b4_39 -fixed false -x 356 -y 9
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[43\] -fixed false -x 388 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_2_1_1_1 -fixed false -x 266 -y 33
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[13\] -fixed false -x 614 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[85\] -fixed false -x 32 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[15\] -fixed false -x 116 -y 19
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0\[15\] -fixed false -x 644 -y 57
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[11\] -fixed false -x 416 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[25\] -fixed false -x 871 -y 64
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[26\] -fixed false -x 360 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[5\] -fixed false -x 857 -y 28
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_0 -fixed false -x 69 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[182\] -fixed false -x 183 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 1203 -y 151
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[7\] -fixed false -x 799 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[186\] -fixed false -x 182 -y 15
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[6\] -fixed false -x 419 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[8\] -fixed false -x 268 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[128\] -fixed false -x 48 -y 25
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[7\] -fixed false -x 1172 -y 175
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[3\] -fixed false -x 714 -y 64
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[12\] -fixed false -x 1053 -y 183
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[395\] -fixed false -x 47 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[5\] -fixed false -x 288 -y 22
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples\[9\] -fixed false -x 751 -y 85
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[7\] -fixed false -x 849 -y 60
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[1\] -fixed false -x 1229 -y 118
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty -fixed false -x 883 -y 55
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[8\] -fixed false -x 359 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[10\] -fixed false -x 886 -y 79
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 -fixed false -x 1234 -y 144
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[22\] -fixed false -x 707 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 852 -y 76
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[5\] -fixed false -x 1545 -y 124
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_1_0_RNIQK2S1 -fixed false -x 253 -y 36
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[35\] -fixed false -x 849 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[106\] -fixed false -x 125 -y 31
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter\[6\] -fixed false -x 1014 -y 181
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[1\] -fixed false -x 644 -y 73
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[176\] -fixed false -x 36 -y 10
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[4\] -fixed false -x 1217 -y 154
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1\[3\] -fixed false -x 1049 -y 106
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[164\] -fixed false -x 135 -y 25
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 842 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[181\] -fixed false -x 216 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[34\] -fixed false -x 842 -y 64
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter\[2\] -fixed false -x 794 -y 34
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[25\] -fixed false -x 790 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[158\] -fixed false -x 288 -y 46
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[26\] -fixed false -x 731 -y 31
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame\[4\] -fixed false -x 645 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[32\] -fixed false -x 152 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout\[30\] -fixed false -x 960 -y 49
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame\[11\] -fixed false -x 708 -y 58
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[5\] -fixed false -x 786 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[8\] -fixed false -x 1317 -y 115
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_2\[10\] -fixed false -x 652 -y 78
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[107\] -fixed false -x 111 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[7\] -fixed false -x 855 -y 31
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r\[11\] -fixed false -x 934 -y 70
set_location -inst_name Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame\[10\] -fixed false -x 702 -y 70
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[1\] -fixed false -x 830 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2\[5\] -fixed false -x 715 -y 21
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[12\] -fixed false -x 949 -y 49
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q\[8\] -fixed false -x 804 -y 42
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b5_PRWcJ14 -fixed false -x 395 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 810 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2\[9\] -fixed false -x 721 -y 145
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[11\] -fixed false -x 651 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[18\] -fixed false -x 94 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_voSc3_rGt -fixed false -x 252 -y 21
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2\[29\] -fixed false -x 811 -y 57
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[1\] -fixed false -x 1167 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[174\] -fixed false -x 133 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[2\] -fixed false -x 851 -y 64
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[5\] -fixed false -x 795 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[11\] -fixed false -x 43 -y 16
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift\[3\] -fixed false -x 770 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[1\] -fixed false -x 353 -y 19
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0\[8\] -fixed false -x 716 -y 84
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z\[3\] -fixed false -x 802 -y 55
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 877 -y 150
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGA5/b6_BATJwN_4 -fixed false -x 23 -y 9
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[37\] -fixed false -x 916 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0\[10\] -fixed false -x 1188 -y 115
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[311\] -fixed false -x 162 -y 40
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1\[7\] -fixed false -x 912 -y 54
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[13\] -fixed false -x 902 -y 63
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[30\] -fixed false -x 817 -y 76
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[5\] -fixed false -x 656 -y 33
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[133\] -fixed false -x 81 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[10\] -fixed false -x 849 -y 34
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z\[7\] -fixed false -x 1267 -y 256
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 -fixed false -x 832 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[126\] -fixed false -x 106 -y 31
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[1\] -fixed false -x 710 -y 79
set_location -inst_name Controler_0/ADI_SPI_1/counter_3\[1\] -fixed false -x 673 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[37\] -fixed false -x 711 -y 19
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv\[8\] -fixed false -x 642 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_2_1_1_1 -fixed false -x 189 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[113\] -fixed false -x 224 -y 30
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_rep\[1\] -fixed false -x 610 -y 58
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 1235 -y 144
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[72\] -fixed false -x 61 -y 21
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[29\] -fixed false -x 397 -y 7
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_iv_0\[31\] -fixed false -x 835 -y 6
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[178\] -fixed false -x 100 -y 37
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[25\] -fixed false -x 698 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[1\] -fixed false -x 944 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[28\] -fixed false -x 324 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[155\] -fixed false -x 96 -y 34
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8\[8\] -fixed false -x 661 -y 75
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[9\] -fixed false -x 601 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[12\] -fixed false -x 1345 -y 118
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2\[5\] -fixed false -x 949 -y 87
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[22\] -fixed false -x 897 -y 61
set_location -inst_name UART_Protocol_1/mko_0/counter\[17\] -fixed false -x 737 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0\[9\] -fixed false -x 1043 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[23\] -fixed false -x 637 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[188\] -fixed false -x 181 -y 15
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER\[0\] -fixed false -x 643 -y 73
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[130\] -fixed false -x 54 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[5\] -fixed false -x 696 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAm/b6_BATJwN_4 -fixed false -x 63 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2\[0\] -fixed false -x 847 -y 21
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 845 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[264\] -fixed false -x 52 -y 37
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIOTQ11 -fixed false -x 845 -y 57
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b7_nYJ_BFM\[32\] -fixed false -x 396 -y 7
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[3\] -fixed false -x 830 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[16\] -fixed false -x 311 -y 28
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2\[5\] -fixed false -x 906 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr_RNO_0\[0\] -fixed false -x 270 -y 24
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2 -fixed false -x 605 -y 57
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr\[3\] -fixed false -x 405 -y 28
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b3_nUT\[3\] -fixed false -x 348 -y 28
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_Number_Buffer\[16\] -fixed false -x 1027 -y 184
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRn/b3_P_F_6_2_1_1_1 -fixed false -x 67 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[185\] -fixed false -x 101 -y 16
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[2\] -fixed false -x 927 -y 73
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_14_iv\[31\] -fixed false -x 866 -y 9
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\] -fixed false -x 778 -y 55
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[13\] -fixed false -x 873 -y 63
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg\[5\] -fixed false -x 952 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_2_1_1_1 -fixed false -x 36 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[9\] -fixed false -x 423 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[170\] -fixed false -x 229 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqV/b3_P_F_6_1 -fixed false -x 203 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[88\] -fixed false -x 90 -y 36
set_location -inst_name Controler_0/ADI_SPI_0/un1_state_reg_9_i_0 -fixed false -x 645 -y 48
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIO67S\[4\] -fixed false -x 689 -y 105
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[8\] -fixed false -x 1158 -y 172
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[15\] -fixed false -x 253 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 782 -y 127
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2\[7\] -fixed false -x 714 -y 57
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[20\] -fixed false -x 783 -y 46
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[172\] -fixed false -x 94 -y 43
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M\[11\] -fixed false -x 735 -y 88
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/iicestat_reg_r0\[12\] -fixed false -x 275 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/un1_b9_2FszJ_rG1_1_RNO -fixed false -x 252 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft\[6\] -fixed false -x 859 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1229 -y 184
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2\[11\] -fixed false -x 729 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[16\] -fixed false -x 730 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1\[9\] -fixed false -x 720 -y 124
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[25\] -fixed false -x 911 -y 64
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_7_2\[4\] -fixed false -x 676 -y 63
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[107\] -fixed false -x 216 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b6_BATJwN_4 -fixed false -x 36 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[69\] -fixed false -x 264 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[122\] -fixed false -x 221 -y 31
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk9.b3_PfG\[18\] -fixed false -x 293 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[21\] -fixed false -x 406 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 656 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[7\] -fixed false -x 956 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[105\] -fixed false -x 120 -y 37
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[8\] -fixed false -x 402 -y 24
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[114\] -fixed false -x 178 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[1\] -fixed false -x 950 -y 43
set_location -inst_name Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0 -fixed false -x 636 -y 45
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[39\] -fixed false -x 841 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[16\] -fixed false -x 13 -y 16
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[132\] -fixed false -x 55 -y 25
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 -fixed false -x 696 -y 75
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2\[4\] -fixed false -x 756 -y 75
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[51\] -fixed false -x 29 -y 28
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[6\] -fixed false -x 786 -y 73
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9 -fixed false -x 902 -y 75
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer\[5\] -fixed false -x 696 -y 58
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[14\] -fixed false -x 975 -y 175
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[5\] -fixed false -x 1000 -y 183
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1_RNI69E01\[16\] -fixed false -x 928 -y 51
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[24\] -fixed false -x 847 -y 60
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L\[15\] -fixed false -x 684 -y 85
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg\[1\]\[10\] -fixed false -x 609 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGQV0/b3_P_F_6_1 -fixed false -x 166 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set -fixed false -x 1241 -y 139
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[0\] -fixed false -x 656 -y 22
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[7\] -fixed false -x 907 -y 60
set_location -inst_name Controler_0/ADI_SPI_0/rx_data_buffer\[2\] -fixed false -x 674 -y 52
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_2\[1\] -fixed false -x 714 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_1_0 -fixed false -x 57 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_3 -fixed false -x 313 -y 24
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter\[10\] -fixed false -x 926 -y 175
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[91\] -fixed false -x 312 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r\[3\] -fixed false -x 1242 -y 139
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data\[3\] -fixed false -x 781 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[118\] -fixed false -x 213 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[27\] -fixed false -x 655 -y 21
set_location -inst_name Controler_0/ADI_SPI_0/tx_data_buffer\[1\] -fixed false -x 690 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[1\] -fixed false -x 754 -y 28
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data\[14\] -fixed false -x 697 -y 51
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 1216 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[37\] -fixed false -x 719 -y 25
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer\[5\] -fixed false -x 710 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4_i_m2\[27\] -fixed false -x 961 -y 45
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_1 -fixed false -x 12 -y 24
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[29\] -fixed false -x 895 -y 61
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1\[1\] -fixed false -x 938 -y 45
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft -fixed false -x 828 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[31\] -fixed false -x 853 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[9\] -fixed false -x 804 -y 174
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[2\] -fixed false -x 841 -y 21
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r\[14\] -fixed false -x 759 -y 43
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[22\] -fixed false -x 12 -y 10
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_50\[10\] -fixed false -x 650 -y 78
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cmd_r0\[2\] -fixed false -x 373 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[0\] -fixed false -x 1275 -y 136
set_location -inst_name Controler_0/Reset_Controler_0/read_data_frame_6\[1\] -fixed false -x 670 -y 57
set_location -inst_name ident_coreinst/FTDI_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b6_BATJwN_4 -fixed false -x 429 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[127\] -fixed false -x 75 -y 25
set_location -inst_name Controler_0/ADI_SPI_1/data_counter\[25\] -fixed false -x 722 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[4\] -fixed false -x 780 -y 144
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[11\] -fixed false -x 896 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cmd_r0\[4\] -fixed false -x 363 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[103\] -fixed false -x 115 -y 31
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[21\] -fixed false -x 662 -y 25
set_location -inst_name Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned\[18\] -fixed false -x 979 -y 175
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN\[16\] -fixed false -x 344 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[38\] -fixed false -x 212 -y 31
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter\[26\] -fixed false -x 735 -y 52
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[9\] -fixed false -x 829 -y 30
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[0\] -fixed false -x 841 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[23\] -fixed false -x 827 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b10_nYhI3_umjB -fixed false -x 262 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_1_0 -fixed false -x 54 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b6_BATJwN_4 -fixed false -x 259 -y 30
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2\[5\] -fixed false -x 687 -y 18
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[31\] -fixed false -x 835 -y 7
set_location -inst_name Controler_0/Command_Decoder_0/state_reg_ns_i_2\[0\] -fixed false -x 758 -y 45
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 -fixed false -x 662 -y 30
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_1_0 -fixed false -x 81 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[3\] -fixed false -x 693 -y 172
set_location -inst_name Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx\[17\] -fixed false -x 663 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0\[5\] -fixed false -x 1092 -y 100
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z\[36\] -fixed false -x 880 -y 64
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[172\] -fixed false -x 144 -y 31
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/data_buf\[30\] -fixed false -x 842 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[61\] -fixed false -x 97 -y 16
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 -fixed false -x 623 -y 21
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[16\] -fixed false -x 617 -y 46
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[12\] -fixed false -x 794 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[38\] -fixed false -x 156 -y 28
set_location -inst_name Controler_0/gpio_controler_0/Outputs\[7\] -fixed false -x 601 -y 82
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_9\[12\] -fixed false -x 701 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout\[10\] -fixed false -x 1210 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[5\] -fixed false -x 48 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 -fixed false -x 788 -y 141
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[191\] -fixed false -x 180 -y 15
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg\[1\]\[7\] -fixed false -x 967 -y 79
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/cmd_r0\[3\] -fixed false -x 372 -y 28
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE\[0\] -fixed false -x 607 -y 55
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAp/b3_P_F_6_1 -fixed false -x 22 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b6_BATJwN_4 -fixed false -x 201 -y 30
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT\[21\] -fixed false -x 914 -y 261
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1\[9\] -fixed false -x 741 -y 97
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[6\] -fixed false -x 607 -y 25
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[134\] -fixed false -x 30 -y 25
set_location -inst_name Controler_0/Command_Decoder_0/counter\[15\] -fixed false -x 732 -y 43
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r -fixed false -x 957 -y 79
set_location -inst_name Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16\[12\] -fixed false -x 613 -y 81
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[59\] -fixed false -x 176 -y 19
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data\[6\] -fixed false -x 876 -y 60
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter\[17\] -fixed false -x 726 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[14\] -fixed false -x 18 -y 16
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM\[1\] -fixed false -x 658 -y 33
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r\[39\] -fixed false -x 636 -y 22
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg\[10\] -fixed false -x 605 -y 28
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_1\[10\] -fixed false -x 644 -y 75
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r\[8\] -fixed false -x 693 -y 127
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b6_nUT_fF_0_o2_RNIR2P21 -fixed false -x 384 -y 27
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[11\] -fixed false -x 697 -y 61
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/un1_b13_nAzGfFM_sLsv3_10_0 -fixed false -x 360 -y 30
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[4\] -fixed false -x 772 -y 34
set_location -inst_name Controler_0/ADI_SPI_0/data_counter\[22\] -fixed false -x 623 -y 46
set_location -inst_name ident_coreinst/IICE_INST/mdiclink_reg\[142\] -fixed false -x 193 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[11\] -fixed false -x 736 -y 22
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[2\] -fixed false -x 736 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle -fixed false -x 841 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[423\] -fixed false -x 54 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1\[6\] -fixed false -x 1092 -y 127
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGAe/b3_P_F_6_2_1_1 -fixed false -x 45 -y 6
set_location -inst_name USB_3_Protocol_0/Synchronizer_0/Chain\[1\] -fixed false -x 728 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 782 -y 27
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3\[2\] -fixed false -x 1144 -y 174
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 -fixed false -x 1273 -y 135
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2\[12\] -fixed false -x 683 -y 87
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2\[0\] -fixed false -x 960 -y 84
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 851 -y 46
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIEHJ6\[12\] -fixed false -x 766 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[9\] -fixed false -x 866 -y 58
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout\[36\] -fixed false -x 703 -y 16
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_lm_0\[8\] -fixed false -x 359 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[414\] -fixed false -x 41 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2_0 -fixed false -x 325 -y 24
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk1.b9_PSyil9s_2_RNIMCBU -fixed false -x 393 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[182\] -fixed false -x 212 -y 22
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft\[4\] -fixed false -x 856 -y 19
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[10\] -fixed false -x 240 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[10\] -fixed false -x 611 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4\[37\] -fixed false -x 913 -y 63
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[9\] -fixed false -x 369 -y 16
set_location -inst_name Data_Block_0/FIFOs_Reader_0/state_reg_RNISU6T\[4\] -fixed false -x 961 -y 180
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[79\] -fixed false -x 276 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIPMLG -fixed false -x 790 -y 141
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 -fixed false -x 769 -y 45
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[6\] -fixed false -x 870 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_2_1_1 -fixed false -x 229 -y 36
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_3\[13\] -fixed false -x 627 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[39\] -fixed false -x 240 -y 43
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[13\] -fixed false -x 1135 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO -fixed false -x 887 -y 51
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1\[3\] -fixed false -x 725 -y 127
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3 -fixed false -x 737 -y 54
set_location -inst_name ident_coreinst/FTDI_INST/b8_uKr_IFLY/b9_vbTtJX_ab_0_a2 -fixed false -x 346 -y 24
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value\[1\] -fixed false -x 627 -y 19
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[4\] -fixed false -x 1813 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGRd/b3_P_F_6_2_1_1_1 -fixed false -x 65 -y 18
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[351\] -fixed false -x 261 -y 37
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[2\] -fixed false -x 853 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_2_1_1_1 -fixed false -x 250 -y 30
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/Decode_data\[5\] -fixed false -x 617 -y 19
set_location -inst_name Controler_0/Answer_Encoder_0/periph_data_6\[6\] -fixed false -x 681 -y 51
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[11\] -fixed false -x 1632 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[2\] -fixed false -x 791 -y 145
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[3\] -fixed false -x 53 -y 7
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[11\] -fixed false -x 1285 -y 171
set_location -inst_name Controler_0/Communication_ANW_MUX_0/Fifo_Full_u -fixed false -x 850 -y 51
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[35\] -fixed false -x 764 -y 201
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_ID\[0\] -fixed false -x 727 -y 49
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size\[8\] -fixed false -x 914 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b22_O2yyf_fG2_MiQA1E6_r_zu/o_8 -fixed false -x 43 -y 9
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\] -fixed false -x 698 -y 73
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_a3_1\[4\] -fixed false -x 382 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[112\] -fixed false -x 212 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGU5/b3_P_F_6_2_1_1 -fixed false -x 130 -y 18
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L\[6\] -fixed false -x 714 -y 88
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 -fixed false -x 807 -y 78
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q\[9\] -fixed false -x 705 -y 21
set_location -inst_name Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2\[13\] -fixed false -x 1054 -y 183
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr\[4\] -fixed false -x 312 -y 31
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[4\] -fixed false -x 643 -y 106
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[3\] -fixed false -x 312 -y 19
set_location -inst_name Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2\[13\] -fixed false -x 633 -y 75
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data\[49\] -fixed false -x 1390 -y 216
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[12\] -fixed false -x 1128 -y 172
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT\[24\] -fixed false -x 1968 -y 42
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1\[22\] -fixed false -x 842 -y 75
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 -fixed false -x 788 -y 21
set_location -inst_name Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs\[6\] -fixed false -x 602 -y 79
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11\[3\] -fixed false -x 635 -y 21
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r\[13\] -fixed false -x 1230 -y 145
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO\[0\] -fixed false -x 840 -y 18
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_\[7\] -fixed false -x 1048 -y 109
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[38\] -fixed false -x 765 -y 27
set_location -inst_name ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[6\] -fixed false -x 319 -y 19
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 796 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r\[1\] -fixed false -x 746 -y 64
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[5\] -fixed false -x 781 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[160\] -fixed false -x 122 -y 34
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter\[17\] -fixed false -x 989 -y 184
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[154\] -fixed false -x 81 -y 30
set_location -inst_name Communication_Switch_0/DataFifo_RD_1_1 -fixed false -x 746 -y 69
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[2\] -fixed false -x 876 -y 75
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[115\] -fixed false -x 125 -y 43
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout\[8\] -fixed false -x 937 -y 64
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 -fixed false -x 865 -y 51
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[10\] -fixed false -x 935 -y 115
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q\[24\] -fixed false -x 744 -y 30
set_location -inst_name Controler_0/Answer_Encoder_0/cmd_CDb -fixed false -x 754 -y 46
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z\[12\] -fixed false -x 931 -y 49
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[17\] -fixed false -x 867 -y 67
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0\[5\] -fixed false -x 1042 -y 124
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1\[1\] -fixed false -x 1243 -y 138
set_location -inst_name UART_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1\[17\] -fixed false -x 913 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_1_0 -fixed false -x 237 -y 33
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4\[0\] -fixed false -x 664 -y 36
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGIl/b6_BATJwN_4 -fixed false -x 150 -y 9
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[69\] -fixed false -x 24 -y 15
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 -fixed false -x 770 -y 45
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1\[0\] -fixed false -x 754 -y 15
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value\[3\] -fixed false -x 631 -y 19
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4\[4\] -fixed false -x 784 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr\[7\] -fixed false -x 868 -y 46
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2\[6\] -fixed false -x 810 -y 31
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i -fixed false -x 588 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[95\] -fixed false -x 107 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[190\] -fixed false -x 88 -y 10
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg\[7\] -fixed false -x 1163 -y 172
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[11\] -fixed false -x 672 -y 172
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 -fixed false -x 657 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGqm/b3_P_F_6_1 -fixed false -x 192 -y 27
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_1_0_RNIONLO2 -fixed false -x 172 -y 33
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[30\] -fixed false -x 312 -y 16
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2\[37\] -fixed false -x 1192 -y 210
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1\[0\] -fixed false -x 610 -y 70
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r\[38\] -fixed false -x 922 -y 64
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r\[8\] -fixed false -x 1356 -y 100
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[70\] -fixed false -x 71 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[12\] -fixed false -x 434 -y 19
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[12\] -fixed false -x 1300 -y 118
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[174\] -fixed false -x 142 -y 37
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[72\] -fixed false -x 103 -y 22
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[99\] -fixed false -x 143 -y 37
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 -fixed false -x 1212 -y 144
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2 -fixed false -x 720 -y 54
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[19\] -fixed false -x 956 -y 49
set_location -inst_name Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0\[14\] -fixed false -x 656 -y 48
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[150\] -fixed false -x 124 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 -fixed false -x 789 -y 27
set_location -inst_name UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer\[28\] -fixed false -x 798 -y 61
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_28_i_i_o2 -fixed false -x 740 -y 9
set_location -inst_name Data_Block_0/Communication_Builder_0/wait_next_state\[9\] -fixed false -x 1124 -y 172
set_location -inst_name USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2\[0\] -fixed false -x 929 -y 51
set_location -inst_name UART_Protocol_1/mko_0/counter\[16\] -fixed false -x 736 -y 73
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1\[11\] -fixed false -x 876 -y 150
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[99\] -fixed false -x 109 -y 31
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/rx\[7\] -fixed false -x 704 -y 61
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un4_b12_oFTt_v5rb3b4\[76\] -fixed false -x 108 -y 15
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk2.b8_nczQ_DYg\[123\] -fixed false -x 134 -y 31
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_1\[0\] -fixed false -x 841 -y 18
set_location -inst_name Controler_0/Answer_Encoder_0/state_reg_RNO\[4\] -fixed false -x 747 -y 45
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr\[5\] -fixed false -x 881 -y 79
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_2_1_1 -fixed false -x 64 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft\[2\] -fixed false -x 831 -y 28
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft\[13\] -fixed false -x 854 -y 142
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[220\] -fixed false -x 130 -y 16
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r\[5\] -fixed false -x 883 -y 151
set_location -inst_name UART_Protocol_1/Communication_TX_Arbiter2_0/TX_Fifo_Data\[19\] -fixed false -x 908 -y 60
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_\[11\] -fixed false -x 993 -y 109
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[176\] -fixed false -x 174 -y 28
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[60\] -fixed false -x 156 -y 9
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1\[16\] -fixed false -x 829 -y 78
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter\[12\] -fixed false -x 649 -y 43
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE\[0\] -fixed false -x 619 -y 52
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO -fixed false -x 887 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout\[35\] -fixed false -x 932 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r\[22\] -fixed false -x 940 -y 46
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Data_0_\[10\] -fixed false -x 715 -y 127
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1\[7\] -fixed false -x 994 -y 106
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout\[5\] -fixed false -x 946 -y 49
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events\[26\] -fixed false -x 675 -y 82
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr\[0\] -fixed false -x 829 -y 34
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout\[2\] -fixed false -x 859 -y 70
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3\[6\] -fixed false -x 894 -y 75
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/iicestat_reg_r1\[4\] -fixed false -x 406 -y 31
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[239\] -fixed false -x 57 -y 22
set_location -inst_name ident_coreinst/FTDI_INST/mdiclink_reg\[21\] -fixed false -x 324 -y 7
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout\[9\] -fixed false -x 1244 -y 172
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15 -fixed false -x 670 -y 42
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk4.b9_oRB_IFM_2\[187\] -fixed false -x 237 -y 19
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/genblk5.b11_oGA_BXsO_OT/genblk1.genblk1.b13_PLy_2grFt_FH9\[38\] -fixed false -x 396 -y 16
set_location -inst_name Controler_0/gpio_controler_0/Inputs_Last\[0\] -fixed false -x 588 -y 76
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[47\] -fixed false -x 184 -y 19
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 -fixed false -x 764 -y 46
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO -fixed false -x 1315 -y 150
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4\[9\] -fixed false -x 611 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[55\] -fixed false -x 159 -y 10
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout_RNIICUL -fixed false -x 842 -y 57
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[345\] -fixed false -x 270 -y 31
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r\[9\] -fixed false -x 742 -y 25
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout\[22\] -fixed false -x 821 -y 64
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3\[5\] -fixed false -x 866 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[324\] -fixed false -x 233 -y 34
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[40\] -fixed false -x 127 -y 10
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4\[4\] -fixed false -x 866 -y 69
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[0\] -fixed false -x 941 -y 57
set_location -inst_name UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5\[18\] -fixed false -x 834 -y 72
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1\[33\] -fixed false -x 949 -y 57
set_location -inst_name Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER -fixed false -x 624 -y 70
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/un1_b8_jAA_KlCO_0_sqmuxa_1_2 -fixed false -x 259 -y 21
set_location -inst_name ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b9_1LbcgKGUp/b6_BATJwN_4 -fixed false -x 123 -y 18
set_location -inst_name Controler_0/Command_Decoder_0/AE_CMD_Data_RNIAMTD2\[2\] -fixed false -x 602 -y 81
set_location -inst_name USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA\[30\] -fixed false -x 746 -y 10
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0\[3\] -fixed false -x 285 -y 28
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 -fixed false -x 876 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 -fixed false -x 768 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 -fixed false -x 948 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 -fixed false -x 1560 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 -fixed false -x 432 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 -fixed false -x 768 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 -fixed false -x 840 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 -fixed false -x 360 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 -fixed false -x 1560 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 540 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 -fixed false -x 912 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 -fixed false -x 840 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 -fixed false -x 1860 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 -fixed false -x 2076 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 -fixed false -x 840 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 -fixed false -x 72 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 -fixed false -x 1236 -y 41
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 876 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 -fixed false -x 2436 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 -fixed false -x 1380 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 -fixed false -x 876 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 -fixed false -x 360 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 -fixed false -x 1128 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 -fixed false -x 1632 -y 341
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 540 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 -fixed false -x 360 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 -fixed false -x 1560 -y 287
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 1128 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 -fixed false -x 0 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 -fixed false -x 984 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 -fixed false -x 948 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 -fixed false -x 432 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 -fixed false -x 2040 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 -fixed false -x 1344 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 -fixed false -x 108 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 -fixed false -x 1128 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 -fixed false -x 1932 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 -fixed false -x 2004 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 -fixed false -x 1488 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 -fixed false -x 1632 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 -fixed false -x 624 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 -fixed false -x 1788 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 -fixed false -x 1560 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 -fixed false -x 660 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 -fixed false -x 1020 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 -fixed false -x 396 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 -fixed false -x 2364 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 -fixed false -x 2256 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 -fixed false -x 216 -y 287
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C3 -fixed false -x 1056 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 -fixed false -x 180 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 -fixed false -x 2112 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 -fixed false -x 1344 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 -fixed false -x 180 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 -fixed false -x 0 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 -fixed false -x 768 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 -fixed false -x 1488 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 -fixed false -x 696 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 -fixed false -x 288 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 1380 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 -fixed false -x 2400 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 -fixed false -x 588 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 -fixed false -x 588 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 1452 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 -fixed false -x 1236 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 -fixed false -x 2076 -y 260
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0_INST_HI1 -fixed false -x 288 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 -fixed false -x 396 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 -fixed false -x 2220 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 -fixed false -x 2076 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 -fixed false -x 1596 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 -fixed false -x 2364 -y 149
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 1272 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 -fixed false -x 1752 -y 233
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 1524 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 -fixed false -x 840 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 -fixed false -x 1524 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 -fixed false -x 2292 -y 233
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 1416 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 -fixed false -x 1860 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 -fixed false -x 1452 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 912 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 -fixed false -x 540 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 -fixed false -x 1488 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 -fixed false -x 1272 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 -fixed false -x 2436 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 -fixed false -x 912 -y 341
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 1596 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 -fixed false -x 1092 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 -fixed false -x 1524 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 -fixed false -x 1380 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 -fixed false -x 2436 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 -fixed false -x 1752 -y 68
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C9 -fixed false -x 768 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 -fixed false -x 252 -y 149
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 804 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 -fixed false -x 1560 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 1560 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 -fixed false -x 1344 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 696 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 -fixed false -x 1524 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 -fixed false -x 2292 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 -fixed false -x 1524 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 -fixed false -x 2148 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 -fixed false -x 1596 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 -fixed false -x 216 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 -fixed false -x 396 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 -fixed false -x 36 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 -fixed false -x 2436 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 -fixed false -x 1668 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 -fixed false -x 588 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 -fixed false -x 180 -y 341
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 -fixed false -x 804 -y 68
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_1_INST_HI1 -fixed false -x 36 -y 14
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0 -fixed false -x 0 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 -fixed false -x 1752 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 -fixed false -x 504 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 -fixed false -x 1164 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 -fixed false -x 108 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 -fixed false -x 432 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 -fixed false -x 1824 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 -fixed false -x 804 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 -fixed false -x 1200 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 -fixed false -x 0 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 -fixed false -x 144 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 -fixed false -x 2256 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 -fixed false -x 1344 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 -fixed false -x 840 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 -fixed false -x 1788 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 -fixed false -x 2112 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 -fixed false -x 1596 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 -fixed false -x 1344 -y 68
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C8 -fixed false -x 948 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 -fixed false -x 288 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 -fixed false -x 2184 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 -fixed false -x 1968 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 -fixed false -x 588 -y 287
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 1056 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 -fixed false -x 2148 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 -fixed false -x 1824 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 -fixed false -x 1524 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 -fixed false -x 468 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 -fixed false -x 1056 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 -fixed false -x 1236 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 -fixed false -x 696 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 -fixed false -x 1128 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 -fixed false -x 2292 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 -fixed false -x 1056 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 -fixed false -x 2184 -y 41
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_1 -fixed false -x 324 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 -fixed false -x 1896 -y 341
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 588 -y 95
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 1308 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 -fixed false -x 2256 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 -fixed false -x 732 -y 260
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_2_INST_HI1 -fixed false -x 108 -y 41
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 1488 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 -fixed false -x 540 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 -fixed false -x 768 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 1128 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 -fixed false -x 1236 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 -fixed false -x 1128 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 -fixed false -x 1860 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 -fixed false -x 108 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 -fixed false -x 180 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 -fixed false -x 1596 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 -fixed false -x 288 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 -fixed false -x 1560 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 -fixed false -x 324 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 -fixed false -x 144 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 -fixed false -x 180 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 -fixed false -x 2220 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 -fixed false -x 1452 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 -fixed false -x 1452 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 -fixed false -x 252 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 -fixed false -x 912 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 -fixed false -x 1128 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 -fixed false -x 1752 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 -fixed false -x 2076 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 -fixed false -x 660 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 -fixed false -x 252 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 -fixed false -x 2004 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 -fixed false -x 2292 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 -fixed false -x 1968 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 -fixed false -x 324 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 -fixed false -x 252 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 -fixed false -x 1668 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 1092 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 -fixed false -x 624 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 -fixed false -x 396 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 -fixed false -x 1272 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 -fixed false -x 2148 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 -fixed false -x 1824 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 1380 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 -fixed false -x 1164 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 -fixed false -x 0 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 -fixed false -x 396 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 -fixed false -x 2328 -y 233
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 660 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 -fixed false -x 588 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 -fixed false -x 2292 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 -fixed false -x 1896 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 -fixed false -x 432 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 -fixed false -x 1308 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 -fixed false -x 1488 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 -fixed false -x 1380 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 -fixed false -x 396 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 -fixed false -x 1968 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 -fixed false -x 1380 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 -fixed false -x 2328 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 -fixed false -x 1668 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 -fixed false -x 1752 -y 368
set_location -inst_name Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 -fixed false -x 1020 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 -fixed false -x 2004 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 -fixed false -x 1488 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 -fixed false -x 1092 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 -fixed false -x 504 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 -fixed false -x 2076 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 -fixed false -x 1752 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 -fixed false -x 2436 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 -fixed false -x 1632 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 -fixed false -x 2400 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 -fixed false -x 288 -y 233
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 1164 -y 149
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 1128 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 -fixed false -x 1896 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 -fixed false -x 1632 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 -fixed false -x 1704 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 -fixed false -x 1968 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 -fixed false -x 2328 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 -fixed false -x 984 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 -fixed false -x 2328 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 -fixed false -x 1860 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 -fixed false -x 2004 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 -fixed false -x 2004 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 396 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 -fixed false -x 2292 -y 149
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 -fixed false -x 768 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 -fixed false -x 288 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 -fixed false -x 588 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 -fixed false -x 1668 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 1092 -y 95
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 1524 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 -fixed false -x 984 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 -fixed false -x 984 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 -fixed false -x 108 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 -fixed false -x 1056 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 -fixed false -x 360 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 1272 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 -fixed false -x 588 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 624 -y 179
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C11 -fixed false -x 1056 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 -fixed false -x 2292 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 -fixed false -x 504 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 -fixed false -x 2436 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 -fixed false -x 1704 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 -fixed false -x 2220 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 -fixed false -x 1056 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 -fixed false -x 1968 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 -fixed false -x 324 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 1164 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 -fixed false -x 1968 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 -fixed false -x 216 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 -fixed false -x 1860 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 -fixed false -x 1380 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 -fixed false -x 2256 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 -fixed false -x 1632 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 -fixed false -x 108 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 -fixed false -x 948 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 -fixed false -x 180 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 -fixed false -x 1524 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 -fixed false -x 1452 -y 368
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 1200 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 -fixed false -x 2148 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 -fixed false -x 1896 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 -fixed false -x 0 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 -fixed false -x 2436 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 -fixed false -x 2256 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 -fixed false -x 2364 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 -fixed false -x 768 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 -fixed false -x 216 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 -fixed false -x 1824 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 -fixed false -x 2220 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 -fixed false -x 1164 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 -fixed false -x 1968 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 -fixed false -x 984 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 -fixed false -x 1524 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 -fixed false -x 216 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 -fixed false -x 1788 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 -fixed false -x 1860 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 1308 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 -fixed false -x 2184 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 -fixed false -x 2364 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 -fixed false -x 1200 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 -fixed false -x 1452 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 1452 -y 149
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 696 -y 95
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_3_INST_HI1 -fixed false -x 72 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 -fixed false -x 696 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 -fixed false -x 324 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 -fixed false -x 1308 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 660 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 -fixed false -x 660 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 -fixed false -x 1596 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 -fixed false -x 624 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 -fixed false -x 0 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 -fixed false -x 1824 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 -fixed false -x 2040 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 -fixed false -x 2148 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 -fixed false -x 2040 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 -fixed false -x 1932 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 -fixed false -x 1860 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 -fixed false -x 468 -y 260
set_location -inst_name Controler_0/REGISTERS_0/memory_memory_0_0 -fixed false -x 660 -y 41
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 1632 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 -fixed false -x 1860 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 -fixed false -x 1752 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 -fixed false -x 252 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 -fixed false -x 396 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 948 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 -fixed false -x 1200 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 660 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 -fixed false -x 2400 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 -fixed false -x 288 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 -fixed false -x 468 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 -fixed false -x 1452 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 1236 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 -fixed false -x 72 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 -fixed false -x 1272 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 -fixed false -x 144 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 -fixed false -x 1488 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 -fixed false -x 1056 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 -fixed false -x 732 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 -fixed false -x 2400 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 -fixed false -x 2040 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 -fixed false -x 1668 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 -fixed false -x 912 -y 287
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 660 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 -fixed false -x 1632 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 -fixed false -x 912 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 504 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 -fixed false -x 1416 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 -fixed false -x 2004 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 -fixed false -x 2076 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 -fixed false -x 360 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 -fixed false -x 2400 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 -fixed false -x 2400 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 -fixed false -x 1824 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 -fixed false -x 1896 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 -fixed false -x 540 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 -fixed false -x 1092 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 -fixed false -x 2148 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 912 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 -fixed false -x 2148 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 -fixed false -x 1824 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 -fixed false -x 1416 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 -fixed false -x 468 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 -fixed false -x 1452 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 -fixed false -x 108 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 -fixed false -x 1020 -y 368
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 840 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 -fixed false -x 1344 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 -fixed false -x 108 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 -fixed false -x 1200 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 -fixed false -x 1632 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 -fixed false -x 1788 -y 41
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 -fixed false -x 768 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 -fixed false -x 504 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 -fixed false -x 2040 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 -fixed false -x 36 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 -fixed false -x 1932 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 -fixed false -x 2364 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 -fixed false -x 144 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 -fixed false -x 1272 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 -fixed false -x 1668 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 -fixed false -x 1020 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 -fixed false -x 876 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 -fixed false -x 360 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 -fixed false -x 468 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 -fixed false -x 1560 -y 314
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_1_INST_HI1 -fixed false -x 216 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 -fixed false -x 588 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 -fixed false -x 696 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 -fixed false -x 2076 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 -fixed false -x 2184 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 -fixed false -x 2148 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 -fixed false -x 324 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 -fixed false -x 1344 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 -fixed false -x 2364 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 -fixed false -x 1524 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 -fixed false -x 768 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 588 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 -fixed false -x 1968 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 -fixed false -x 732 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 -fixed false -x 1200 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 -fixed false -x 1272 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 -fixed false -x 360 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 -fixed false -x 1380 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 -fixed false -x 432 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 -fixed false -x 2184 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 -fixed false -x 2076 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 -fixed false -x 948 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 -fixed false -x 2040 -y 314
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_1 -fixed false -x 144 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 -fixed false -x 1416 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 -fixed false -x 36 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 -fixed false -x 1932 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 -fixed false -x 180 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 -fixed false -x 1752 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 -fixed false -x 1236 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 -fixed false -x 540 -y 368
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0 -fixed false -x 984 -y 95
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 504 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 -fixed false -x 2436 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 -fixed false -x 1164 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 -fixed false -x 1668 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 -fixed false -x 2040 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 -fixed false -x 2148 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 -fixed false -x 1488 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 -fixed false -x 1596 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 -fixed false -x 1752 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 -fixed false -x 1164 -y 206
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 -fixed false -x 72 -y 68
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C1 -fixed false -x 912 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 -fixed false -x 432 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 -fixed false -x 2040 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 -fixed false -x 1164 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 -fixed false -x 216 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 -fixed false -x 360 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 -fixed false -x 1968 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 -fixed false -x 1344 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 -fixed false -x 108 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 -fixed false -x 732 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 -fixed false -x 540 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 -fixed false -x 0 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 -fixed false -x 1596 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 -fixed false -x 1752 -y 341
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 1488 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 -fixed false -x 1704 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 -fixed false -x 1896 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 -fixed false -x 1560 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 -fixed false -x 1968 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 -fixed false -x 2364 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 -fixed false -x 1272 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 -fixed false -x 1788 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 -fixed false -x 36 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 -fixed false -x 36 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 768 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 -fixed false -x 1380 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 -fixed false -x 2076 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 -fixed false -x 2400 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 -fixed false -x 252 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 -fixed false -x 2184 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 -fixed false -x 1416 -y 341
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_4 -fixed false -x 72 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 -fixed false -x 876 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 -fixed false -x 1308 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 -fixed false -x 696 -y 206
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C6 -fixed false -x 1092 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 -fixed false -x 1752 -y 41
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C2 -fixed false -x 1020 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 -fixed false -x 216 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 -fixed false -x 216 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 -fixed false -x 504 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 -fixed false -x 2004 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 -fixed false -x 324 -y 149
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 1164 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 -fixed false -x 804 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 -fixed false -x 1596 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 -fixed false -x 2220 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 -fixed false -x 2328 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 -fixed false -x 360 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 -fixed false -x 324 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 -fixed false -x 876 -y 314
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C14 -fixed false -x 984 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 -fixed false -x 696 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 -fixed false -x 1056 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 -fixed false -x 2184 -y 149
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 840 -y 122
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 948 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 -fixed false -x 2328 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 -fixed false -x 2040 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 -fixed false -x 2004 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 -fixed false -x 1788 -y 122
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_2 -fixed false -x 0 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 -fixed false -x 72 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 588 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 -fixed false -x 2220 -y 341
set_location -inst_name Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 -fixed false -x 984 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 1236 -y 122
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 624 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 -fixed false -x 2220 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 -fixed false -x 2076 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 -fixed false -x 2220 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 -fixed false -x 144 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 -fixed false -x 108 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 -fixed false -x 1308 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 -fixed false -x 1824 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 -fixed false -x 2040 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 -fixed false -x 984 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 -fixed false -x 2292 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 -fixed false -x 432 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 -fixed false -x 1932 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 1056 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 -fixed false -x 1704 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 -fixed false -x 660 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 -fixed false -x 1164 -y 314
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C7 -fixed false -x 876 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 -fixed false -x 1932 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 -fixed false -x 2004 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 -fixed false -x 1452 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 -fixed false -x 1488 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 -fixed false -x 1704 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 -fixed false -x 696 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 -fixed false -x 432 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 -fixed false -x 1020 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 -fixed false -x 2292 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 1344 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 -fixed false -x 1824 -y 68
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C12 -fixed false -x 732 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 -fixed false -x 1932 -y 341
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 -fixed false -x 804 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 -fixed false -x 2112 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 -fixed false -x 396 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 -fixed false -x 432 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 -fixed false -x 1704 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 -fixed false -x 360 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 -fixed false -x 252 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 -fixed false -x 1704 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 -fixed false -x 1668 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 -fixed false -x 2292 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 -fixed false -x 540 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 -fixed false -x 1128 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 -fixed false -x 1236 -y 287
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 -fixed false -x 948 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 -fixed false -x 2148 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 -fixed false -x 396 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 -fixed false -x 216 -y 68
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 -fixed false -x 912 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 -fixed false -x 1860 -y 206
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 -fixed false -x 660 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 -fixed false -x 1896 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 -fixed false -x 1596 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 -fixed false -x 1632 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 -fixed false -x 1272 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 -fixed false -x 1308 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 -fixed false -x 1380 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 -fixed false -x 1344 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 -fixed false -x 1128 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 -fixed false -x 216 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 588 -y 149
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 -fixed false -x 696 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 -fixed false -x 288 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 -fixed false -x 1164 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 -fixed false -x 1632 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 -fixed false -x 2220 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 -fixed false -x 504 -y 341
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_3 -fixed false -x 36 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 -fixed false -x 1860 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 -fixed false -x 288 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 -fixed false -x 1596 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 -fixed false -x 1824 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 -fixed false -x 1896 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 624 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 -fixed false -x 1560 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 -fixed false -x 2004 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 -fixed false -x 1308 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 -fixed false -x 540 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 -fixed false -x 432 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 1344 -y 149
set_location -inst_name Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 -fixed false -x 948 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 -fixed false -x 768 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 -fixed false -x 1632 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 -fixed false -x 840 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 -fixed false -x 1752 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 -fixed false -x 144 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 -fixed false -x 1416 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 1416 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 -fixed false -x 2040 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 -fixed false -x 1860 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 -fixed false -x 1632 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 -fixed false -x 1632 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 -fixed false -x 360 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 -fixed false -x 1704 -y 95
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 504 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 -fixed false -x 1932 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 -fixed false -x 2256 -y 341
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 732 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 -fixed false -x 696 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 -fixed false -x 768 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 -fixed false -x 1308 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 -fixed false -x 1668 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 -fixed false -x 1524 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 1092 -y 149
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 1200 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 -fixed false -x 1704 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 -fixed false -x 2112 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 -fixed false -x 1092 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 -fixed false -x 504 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 -fixed false -x 876 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 -fixed false -x 360 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 -fixed false -x 2400 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 -fixed false -x 1092 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 -fixed false -x 1488 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 -fixed false -x 2112 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 -fixed false -x 1128 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 -fixed false -x 912 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 -fixed false -x 2148 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 -fixed false -x 1560 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 -fixed false -x 1932 -y 368
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 540 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 -fixed false -x 1272 -y 14
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 -fixed false -x 504 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 -fixed false -x 324 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 -fixed false -x 1416 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 -fixed false -x 1788 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 -fixed false -x 804 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 -fixed false -x 1236 -y 68
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C5 -fixed false -x 876 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 -fixed false -x 36 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 -fixed false -x 2076 -y 341
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 1020 -y 122
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 -fixed false -x 540 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 -fixed false -x 1452 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 -fixed false -x 2112 -y 341
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 504 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 -fixed false -x 1056 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 -fixed false -x 252 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 -fixed false -x 1236 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 -fixed false -x 1092 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 -fixed false -x 2004 -y 95
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C4 -fixed false -x 984 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 -fixed false -x 624 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 -fixed false -x 2328 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 -fixed false -x 504 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 -fixed false -x 2112 -y 95
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 1308 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 -fixed false -x 840 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 1200 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 -fixed false -x 324 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 -fixed false -x 0 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 -fixed false -x 2400 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 -fixed false -x 1560 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 -fixed false -x 324 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 -fixed false -x 1128 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 -fixed false -x 2184 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 -fixed false -x 180 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 -fixed false -x 72 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 -fixed false -x 2256 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 -fixed false -x 324 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 -fixed false -x 1896 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 -fixed false -x 2256 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 -fixed false -x 1560 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 -fixed false -x 1596 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 -fixed false -x 1020 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 -fixed false -x 1896 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 -fixed false -x 2256 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 -fixed false -x 804 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 -fixed false -x 1416 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 -fixed false -x 2220 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 -fixed false -x 624 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 -fixed false -x 2364 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 -fixed false -x 468 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 -fixed false -x 2076 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 -fixed false -x 1968 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 -fixed false -x 948 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 -fixed false -x 1596 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 -fixed false -x 984 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 -fixed false -x 1968 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 -fixed false -x 1896 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 -fixed false -x 2148 -y 14
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0 -fixed false -x 252 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 -fixed false -x 768 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 -fixed false -x 396 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 -fixed false -x 1788 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 -fixed false -x 1968 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 -fixed false -x 1488 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 -fixed false -x 732 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 -fixed false -x 1704 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 -fixed false -x 432 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 -fixed false -x 840 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 -fixed false -x 1932 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 -fixed false -x 288 -y 149
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C0 -fixed false -x 948 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 -fixed false -x 1896 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 -fixed false -x 1824 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 -fixed false -x 876 -y 341
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 876 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 -fixed false -x 1932 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 -fixed false -x 36 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 -fixed false -x 1200 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 -fixed false -x 984 -y 287
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C10 -fixed false -x 840 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 -fixed false -x 1092 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 -fixed false -x 660 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 -fixed false -x 1128 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 -fixed false -x 1932 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 -fixed false -x 1092 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 -fixed false -x 468 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 -fixed false -x 2112 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 -fixed false -x 1860 -y 41
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 624 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 -fixed false -x 2112 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 -fixed false -x 1308 -y 41
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 468 -y 149
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1 -fixed false -x 1020 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 -fixed false -x 288 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 -fixed false -x 1092 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 -fixed false -x 180 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 -fixed false -x 1860 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 -fixed false -x 144 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 -fixed false -x 468 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 -fixed false -x 1704 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 -fixed false -x 72 -y 260
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 -fixed false -x 36 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 -fixed false -x 1788 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 -fixed false -x 2184 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 732 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 -fixed false -x 1788 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 -fixed false -x 1272 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 -fixed false -x 2112 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 -fixed false -x 504 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 -fixed false -x 1488 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 -fixed false -x 2112 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 -fixed false -x 1380 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 -fixed false -x 1668 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 876 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 -fixed false -x 2400 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 -fixed false -x 252 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 -fixed false -x 1380 -y 95
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0_INST_HI1 -fixed false -x 108 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 -fixed false -x 252 -y 41
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 468 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 -fixed false -x 1092 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 -fixed false -x 696 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 1488 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 -fixed false -x 984 -y 68
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 -fixed false -x 696 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 -fixed false -x 2436 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 -fixed false -x 1896 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 -fixed false -x 1524 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 -fixed false -x 2220 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 -fixed false -x 2040 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 -fixed false -x 2364 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 -fixed false -x 624 -y 368
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C15 -fixed false -x 840 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 -fixed false -x 1272 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 -fixed false -x 2184 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 -fixed false -x 804 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 -fixed false -x 1200 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 -fixed false -x 1824 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 -fixed false -x 1056 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 -fixed false -x 804 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 -fixed false -x 732 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 -fixed false -x 1200 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 -fixed false -x 468 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 1272 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 -fixed false -x 2184 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 -fixed false -x 1932 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 -fixed false -x 468 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 -fixed false -x 1200 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 -fixed false -x 72 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 -fixed false -x 2328 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 -fixed false -x 1236 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 -fixed false -x 324 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 -fixed false -x 1752 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 -fixed false -x 1452 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 -fixed false -x 72 -y 122
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C13 -fixed false -x 804 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 -fixed false -x 1344 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 -fixed false -x 216 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 -fixed false -x 2040 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 -fixed false -x 1788 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 -fixed false -x 144 -y 149
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 -fixed false -x 804 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 -fixed false -x 396 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 -fixed false -x 1164 -y 41
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 -fixed false -x 1344 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 -fixed false -x 1668 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 -fixed false -x 1308 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 -fixed false -x 180 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 660 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 -fixed false -x 660 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 -fixed false -x 1824 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 -fixed false -x 2220 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 -fixed false -x 624 -y 41
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 -fixed false -x 732 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 -fixed false -x 1452 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 -fixed false -x 468 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 -fixed false -x 2112 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 -fixed false -x 288 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 -fixed false -x 2184 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 -fixed false -x 1020 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 -fixed false -x 1896 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 -fixed false -x 2292 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 -fixed false -x 2184 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 -fixed false -x 432 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 -fixed false -x 1164 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 -fixed false -x 1416 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 -fixed false -x 1308 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 -fixed false -x 1524 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 -fixed false -x 1128 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 -fixed false -x 1668 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 -fixed false -x 804 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 -fixed false -x 1056 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 -fixed false -x 1020 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 -fixed false -x 324 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 -fixed false -x 1236 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 -fixed false -x 1200 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 -fixed false -x 180 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 -fixed false -x 1380 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 -fixed false -x 144 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 -fixed false -x 1416 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 -fixed false -x 624 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 -fixed false -x 2004 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 -fixed false -x 1788 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 -fixed false -x 1200 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 -fixed false -x 2256 -y 14
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 -fixed false -x 1452 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 -fixed false -x 2148 -y 287
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 -fixed false -x 768 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 -fixed false -x 540 -y 41
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 984 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 -fixed false -x 2112 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 -fixed false -x 2040 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 -fixed false -x 2004 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 -fixed false -x 948 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 -fixed false -x 840 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 -fixed false -x 1344 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 -fixed false -x 1704 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 -fixed false -x 1860 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 -fixed false -x 2076 -y 41
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 432 -y 95
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 -fixed false -x 540 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 -fixed false -x 912 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 -fixed false -x 1524 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 -fixed false -x 360 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 -fixed false -x 36 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 -fixed false -x 1596 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 -fixed false -x 72 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 -fixed false -x 732 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 -fixed false -x 2076 -y 314
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 -fixed false -x 948 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 -fixed false -x 1704 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 -fixed false -x 732 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 -fixed false -x 1380 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 -fixed false -x 180 -y 233
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 1056 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 -fixed false -x 2400 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 -fixed false -x 1416 -y 368
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 -fixed false -x 1560 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 -fixed false -x 216 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 -fixed false -x 660 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 -fixed false -x 2256 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 -fixed false -x 1788 -y 95
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C1 -fixed false -x 588 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 -fixed false -x 2256 -y 149
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 468 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 -fixed false -x 1824 -y 206
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 -fixed false -x 1416 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 -fixed false -x 1968 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 -fixed false -x 2184 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 -fixed false -x 360 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 -fixed false -x 2328 -y 206
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1 -fixed false -x 912 -y 14
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 -fixed false -x 588 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 -fixed false -x 1164 -y 68
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 732 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 -fixed false -x 2364 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 -fixed false -x 0 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 -fixed false -x 2256 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 -fixed false -x 876 -y 206
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 -fixed false -x 876 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 -fixed false -x 36 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 -fixed false -x 1704 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 -fixed false -x 288 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 -fixed false -x 2220 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 -fixed false -x 540 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 -fixed false -x 912 -y 149
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C0 -fixed false -x 624 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 -fixed false -x 252 -y 68
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 -fixed false -x 1788 -y 149
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 1020 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 -fixed false -x 2148 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 -fixed false -x 144 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 -fixed false -x 624 -y 260
set_location -inst_name Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 -fixed false -x 912 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 -fixed false -x 432 -y 287
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0 -fixed false -x 1020 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 -fixed false -x 1668 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 -fixed false -x 1416 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 -fixed false -x 1272 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 -fixed false -x 1752 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 696 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 -fixed false -x 2112 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 -fixed false -x 144 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 -fixed false -x 252 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 -fixed false -x 108 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 -fixed false -x 1308 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 -fixed false -x 288 -y 179
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 -fixed false -x 396 -y 95
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 -fixed false -x 1020 -y 260
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 -fixed false -x 252 -y 260
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 -fixed false -x 732 -y 41
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 -fixed false -x 1932 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 -fixed false -x 2004 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 -fixed false -x 1236 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 -fixed false -x 2328 -y 314
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 -fixed false -x 2364 -y 206
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 -fixed false -x 2220 -y 179
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 -fixed false -x 804 -y 260
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 -fixed false -x 804 -y 122
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 -fixed false -x 1668 -y 287
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_4_INST_HI1 -fixed false -x 180 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 -fixed false -x 2328 -y 149
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 -fixed false -x 2328 -y 341
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 -fixed false -x 948 -y 287
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 -fixed false -x 396 -y 368
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 -fixed false -x 1632 -y 14
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 -fixed false -x 72 -y 233
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 -fixed false -x 1236 -y 149
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy -fixed false -x 732 -y 63
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0 -fixed false -x 1287 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 900 -y 72
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_s_891 -fixed false -x 1049 -y 171
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIV4PJ4\[8\] -fixed false -x 1008 -y 90
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5__4_cry_3 -fixed false -x 1044 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0 -fixed false -x 840 -y 141
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C\[10\] -fixed false -x 1248 -y 192
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0 -fixed false -x 639 -y 51
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3\[8\] -fixed false -x 636 -y 15
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 948 -y 69
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_894 -fixed false -x 1275 -y 198
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 -fixed false -x 696 -y 72
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7__4_cry_3 -fixed false -x 985 -y 108
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J -fixed false -x 689 -y 171
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC -fixed false -x 1274 -y 135
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 -fixed false -x 768 -y 54
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD -fixed false -x 756 -y 72
set_location -inst_name Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0 -fixed false -x 959 -y 171
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 639 -y 171
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 768 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 771 -y 123
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b14_2_St6KCa_jHv_914_1_RNIM4B62 -fixed false -x 240 -y 27
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN -fixed false -x 828 -y 33
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3\[8\] -fixed false -x 744 -y 63
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F -fixed false -x 792 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 842 -y 144
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK -fixed false -x 791 -y 27
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_892 -fixed false -x 985 -y 180
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL -fixed false -x 977 -y 81
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy\[0\] -fixed false -x 648 -y 87
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1028 -fixed false -x 876 -y 78
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 1620 -y 123
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 852 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK -fixed false -x 636 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3\[8\] -fixed false -x 901 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0 -fixed false -x 1272 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 1287 -y 114
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD -fixed false -x 767 -y 33
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91 -fixed false -x 887 -y 72
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter_s_1026 -fixed false -x 792 -y 33
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0 -fixed false -x 771 -y 141
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0 -fixed false -x 1308 -y 114
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 -fixed false -x 828 -y 51
set_location -inst_name Controler_0/ADI_SPI_0/un1_counter_s_1_1334 -fixed false -x 588 -y 51
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91 -fixed false -x 780 -y 78
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1 -fixed false -x 708 -y 78
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 -fixed false -x 873 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 639 -y 174
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 852 -y 54
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI9T2O -fixed false -x 925 -y 42
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter_s_890 -fixed false -x 1008 -y 180
set_location -inst_name UART_Protocol_0/mko_0/counter_5_cry_0_0 -fixed false -x 472 -y 150
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 1227 -y 153
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I -fixed false -x 1320 -y 123
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 -fixed false -x 864 -y 54
set_location -inst_name Controler_0/ADI_SPI_1/un1_counter_s_1_1335 -fixed false -x 681 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 792 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 1539 -y 123
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy\[0\] -fixed false -x 615 -y 72
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD -fixed false -x 828 -y 27
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI0A6F -fixed false -x 840 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 1044 -y 105
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD -fixed false -x 612 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD -fixed false -x 912 -y 78
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy -fixed false -x 947 -y 42
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332 -fixed false -x 672 -y 60
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333 -fixed false -x 732 -y 60
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 840 -y 33
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNIUK4H9\[1\] -fixed false -x 600 -y 45
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71 -fixed false -x 804 -y 51
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0 -fixed false -x 924 -y 114
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter_s_1026 -fixed false -x 660 -y 72
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy\[0\] -fixed false -x 840 -y 15
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 828 -y 24
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 -fixed false -x 966 -y 81
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 -fixed false -x 840 -y 54
set_location -inst_name UART_Protocol_1/mko_0/counter_5_cry_0_0 -fixed false -x 720 -y 72
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_889 -fixed false -x 1008 -y 174
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_cry\[0\] -fixed false -x 309 -y 27
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy -fixed false -x 72 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 1323 -y 126
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy -fixed false -x 792 -y 45
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0\[10\] -fixed false -x 960 -y 174
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.genblk1\[1\].b13_oRB_MqCD2_t_x_RNIQNPF1\[1\] -fixed false -x 372 -y 24
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 912 -y 51
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter_RNIDALO9\[31\] -fixed false -x 708 -y 51
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D\[8\] -fixed false -x 540 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 744 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 1189 -y 144
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 741 -y 123
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 690 -y 105
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE -fixed false -x 768 -y 126
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy\[0\] -fixed false -x 936 -y 15
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN -fixed false -x 600 -y 24
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0 -fixed false -x 744 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 1032 -y 123
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_0_cy -fixed false -x 360 -y 6
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED -fixed false -x 648 -y 81
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 984 -y 105
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331 -fixed false -x 618 -y 51
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r_RNI8SRG -fixed false -x 867 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 816 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 -fixed false -x 876 -y 51
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0 -fixed false -x 709 -y 81
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_893 -fixed false -x 972 -y 183
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy -fixed false -x 888 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A -fixed false -x 1227 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy -fixed false -x 564 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0 -fixed false -x 660 -y 171
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1027 -fixed false -x 636 -y 33
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI9T2O_0 -fixed false -x 912 -y 45
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_888 -fixed false -x 948 -y 81
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0 -fixed false -x 747 -y 87
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0 -fixed false -x 708 -y 87
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 1047 -y 135
set_location -inst_name Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0 -fixed false -x 939 -y 171
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_895 -fixed false -x 916 -y 174
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIR0GI\[8\] -fixed false -x 914 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1028 -fixed false -x 780 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M -fixed false -x 867 -y 141
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4__4_cry_2 -fixed false -x 1056 -y 123
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 1149 -y 117
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0 -fixed false -x 627 -y 54
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 900 -y 114
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 720 -y 126
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF -fixed false -x 960 -y 87
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy -fixed false -x 744 -y 18
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 -fixed false -x 1044 -y 126
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNIT42K4\[1\] -fixed false -x 696 -y 45
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 662 -y 174
set_location -inst_name Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_897 -fixed false -x 708 -y 126
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6__4_cry_2 -fixed false -x 732 -y 123
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_s_1145 -fixed false -x 816 -y 24
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D\[8\] -fixed false -x 720 -y 15
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy -fixed false -x 49 -y 69
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 1347 -y 99
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI1P0N -fixed false -x 864 -y 18
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 900 -y 78
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter_RNID4BBB\[31\] -fixed false -x 636 -y 42
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 816 -y 69
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_v_mzCDYXs_1_sqmuxa_1_RNI629R -fixed false -x 216 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 865 -y 144
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72\[8\] -fixed false -x 792 -y 36
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0 -fixed false -x 1224 -y 150
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIH8FK2\[8\] -fixed false -x 996 -y 90
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1027 -fixed false -x 804 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 1200 -y 117
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_cry\[0\] -fixed false -x 348 -y 27
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F -fixed false -x 864 -y 78
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM -fixed false -x 676 -y 99
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 844 -y 96
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 638 -y 105
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNICP9Q -fixed false -x 858 -y 36
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2__4_cry_2 -fixed false -x 732 -y 96
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0 -fixed false -x 672 -y 105
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330 -fixed false -x 606 -y 54
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 768 -y 72
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA -fixed false -x 1216 -y 144
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21 -fixed false -x 804 -y 24
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 1278 -y 144
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 804 -y 54
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_s_1146 -fixed false -x 861 -y 45
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 -fixed false -x 624 -y 27
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI -fixed false -x 952 -y 114
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3__4_cry_3 -fixed false -x 1033 -y 126
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1\[8\] -fixed false -x 624 -y 15
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 1332 -y 117
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 -fixed false -x 600 -y 27
set_location -inst_name Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1 -fixed false -x 1137 -y 171
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\] -fixed false -x 804 -y 45
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 759 -y 144
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1__4_cry_3 -fixed false -x 783 -y 96
set_location -inst_name Controler_0/Command_Decoder_0/counter_s_1329 -fixed false -x 717 -y 42
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 816 -y 51
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 684 -y 126
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\] -fixed false -x 960 -y 63
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy\[0\] -fixed false -x 642 -y 72
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer_s_896 -fixed false -x 1116 -y 165
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0 -fixed false -x 851 -y 42
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 -fixed false -x 927 -y 117
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy -fixed false -x 732 -y 45
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[27\] -fixed false -x 507 -y 63
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[35\] -fixed false -x 440 -y 264
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[22\] -fixed false -x 1610 -y 216
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[33\] -fixed false -x 912 -y 315
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[49\] -fixed false -x 1935 -y 336
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[21\] -fixed false -x 1010 -y 261
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[20\] -fixed false -x 2095 -y 201
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[2\] -fixed false -x 162 -y 183
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[43\] -fixed false -x 705 -y 288
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[54\] -fixed false -x 2019 -y 306
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[59\] -fixed false -x 2059 -y 96
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[55\] -fixed false -x 255 -y 174
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[37\] -fixed false -x 1023 -y 342
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[0\] -fixed false -x 1275 -y 63
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[3\] -fixed false -x 1820 -y 234
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[56\] -fixed false -x 1515 -y 63
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[32\] -fixed false -x 1273 -y 63
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[1\] -fixed false -x 1572 -y 336
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[42\] -fixed false -x 809 -y 213
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[41\] -fixed false -x 1932 -y 336
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[40\] -fixed false -x 912 -y 261
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[18\] -fixed false -x 1900 -y 240
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux -fixed false -x 768 -y 57
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[16\] -fixed false -x 2199 -y 174
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[48\] -fixed false -x 1059 -y 342
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[19\] -fixed false -x 1791 -y 96
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[9\] -fixed false -x 429 -y 210
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[58\] -fixed false -x 387 -y 63
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[4\] -fixed false -x 2208 -y 216
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[52\] -fixed false -x 1795 -y 195
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[8\] -fixed false -x 569 -y 315
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[53\] -fixed false -x 1275 -y 309
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[51\] -fixed false -x 1788 -y 96
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[6\] -fixed false -x 1515 -y 306
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[17\] -fixed false -x 868 -y 180
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[5\] -fixed false -x 1647 -y 228
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[50\] -fixed false -x 2013 -y 288
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[26\] -fixed false -x 2112 -y 96
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux -fixed false -x 792 -y 75
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[11\] -fixed false -x 1577 -y 207
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[10\] -fixed false -x 741 -y 333
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[7\] -fixed false -x 153 -y 237
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[24\] -fixed false -x 1935 -y 42
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[38\] -fixed false -x 1272 -y 309
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux\[57\] -fixed false -x 1512 -y 63
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[25\] -fixed false -x 1932 -y 42
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[36\] -fixed false -x 2196 -y 174
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[23\] -fixed false -x 432 -y 96
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[34\] -fixed false -x 288 -y 309
set_location -inst_name Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux\[39\] -fixed false -x 232 -y 150
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB10 -fixed false -x 1744 -y 178
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB11 -fixed false -x 1750 -y 178
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB12 -fixed false -x 580 -y 148
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB13 -fixed false -x 586 -y 148
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB14 -fixed false -x 1744 -y 148
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB15 -fixed false -x 586 -y 121
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB16 -fixed false -x 1744 -y 121
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB17 -fixed false -x 580 -y 94
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB18 -fixed false -x 586 -y 94
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB19 -fixed false -x 1744 -y 94
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB2 -fixed false -x 1744 -y 313
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB20 -fixed false -x 1750 -y 94
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB21 -fixed false -x 580 -y 67
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB22 -fixed false -x 586 -y 67
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB23 -fixed false -x 1744 -y 67
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB24 -fixed false -x 586 -y 40
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB25 -fixed false -x 580 -y 13
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB26 -fixed false -x 586 -y 13
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB3 -fixed false -x 586 -y 286
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB4 -fixed false -x 586 -y 259
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB5 -fixed false -x 586 -y 232
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB6 -fixed false -x 1750 -y 232
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB7 -fixed false -x 1744 -y 205
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB8 -fixed false -x 1750 -y 205
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB9 -fixed false -x 586 -y 178
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0 -fixed false -x 583 -y 368
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1 -fixed false -x 1742 -y 368
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB10 -fixed false -x 1748 -y 314
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB11 -fixed false -x 577 -y 287
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB12 -fixed false -x 583 -y 287
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB13 -fixed false -x 1742 -y 287
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB14 -fixed false -x 1748 -y 287
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB15 -fixed false -x 577 -y 260
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB16 -fixed false -x 583 -y 260
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB17 -fixed false -x 1742 -y 260
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB18 -fixed false -x 1748 -y 260
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB19 -fixed false -x 577 -y 233
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB2 -fixed false -x 1748 -y 368
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB20 -fixed false -x 583 -y 233
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB21 -fixed false -x 1742 -y 233
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB22 -fixed false -x 1748 -y 233
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB23 -fixed false -x 577 -y 206
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB24 -fixed false -x 583 -y 206
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB25 -fixed false -x 1742 -y 206
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26 -fixed false -x 1748 -y 206
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB27 -fixed false -x 577 -y 179
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB28 -fixed false -x 583 -y 179
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB29 -fixed false -x 1742 -y 179
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3 -fixed false -x 577 -y 341
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB30 -fixed false -x 1748 -y 179
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB31 -fixed false -x 577 -y 149
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB32 -fixed false -x 583 -y 149
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB33 -fixed false -x 1742 -y 149
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB34 -fixed false -x 1748 -y 149
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB35 -fixed false -x 577 -y 122
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB36 -fixed false -x 583 -y 122
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB37 -fixed false -x 1742 -y 122
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB38 -fixed false -x 1748 -y 122
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB39 -fixed false -x 577 -y 95
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4 -fixed false -x 583 -y 341
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB40 -fixed false -x 583 -y 95
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB41 -fixed false -x 1742 -y 95
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42 -fixed false -x 1748 -y 95
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB43 -fixed false -x 577 -y 68
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB44 -fixed false -x 583 -y 68
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45 -fixed false -x 1742 -y 68
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB46 -fixed false -x 1748 -y 68
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB47 -fixed false -x 577 -y 41
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB48 -fixed false -x 583 -y 41
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49 -fixed false -x 1742 -y 41
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB5 -fixed false -x 1742 -y 341
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB50 -fixed false -x 1748 -y 41
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB51 -fixed false -x 577 -y 14
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB52 -fixed false -x 583 -y 14
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB53 -fixed false -x 1742 -y 14
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB54 -fixed false -x 1748 -y 14
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB6 -fixed false -x 1748 -y 341
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB7 -fixed false -x 577 -y 314
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8 -fixed false -x 583 -y 314
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9 -fixed false -x 1742 -y 314
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0 -fixed false -x 582 -y 93
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1 -fixed false -x 582 -y 66
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2 -fixed false -x 582 -y 39
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3 -fixed false -x 576 -y 12
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB4 -fixed false -x 582 -y 12
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36\[1\]/U0_RGB1_RGB0 -fixed false -x 584 -y 95
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36\[1\]/U0_RGB1_RGB1 -fixed false -x 584 -y 68
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36\[1\]/U0_RGB1_RGB2 -fixed false -x 584 -y 41
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36\[1\]/U0_RGB1_RGB3 -fixed false -x 578 -y 14
set_location -inst_name Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36\[1\]/U0_RGB1_RGB4 -fixed false -x 584 -y 14
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_RNIVIS3/U0_RGB1_RGB0 -fixed false -x 579 -y 13
set_location -inst_name ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB0 -fixed false -x 581 -y 12
set_location -inst_name I_1/U0_RGB1_RGB0 -fixed false -x 586 -y 41
set_location -inst_name I_1/U0_RGB1_RGB1 -fixed false -x 580 -y 14
set_location -inst_name I_1/U0_RGB1_RGB2 -fixed false -x 586 -y 14
set_location -inst_name Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0 -fixed false -x 1171 -y 163
set_location -inst_name Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0 -fixed false -x 1166 -y 163
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter_RNID4BBB\[31\]_CC_0 -fixed false -x 636 -y 44
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter_RNID4BBB\[31\]_CC_1 -fixed false -x 648 -y 44
set_location -inst_name Controler_0/ADI_SPI_0/addr_counter_RNID4BBB\[31\]_CC_2 -fixed false -x 660 -y 44
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNIUK4H9\[1\]_CC_0 -fixed false -x 600 -y 47
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNIUK4H9\[1\]_CC_1 -fixed false -x 612 -y 47
set_location -inst_name Controler_0/ADI_SPI_0/state_reg_RNIUK4H9\[1\]_CC_2 -fixed false -x 624 -y 47
set_location -inst_name Controler_0/ADI_SPI_0/un1_counter_s_1_1334_CC_0 -fixed false -x 588 -y 53
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter_RNIDALO9\[31\]_CC_0 -fixed false -x 708 -y 53
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter_RNIDALO9\[31\]_CC_1 -fixed false -x 720 -y 53
set_location -inst_name Controler_0/ADI_SPI_1/addr_counter_RNIDALO9\[31\]_CC_2 -fixed false -x 732 -y 53
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNIT42K4\[1\]_CC_0 -fixed false -x 696 -y 47
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNIT42K4\[1\]_CC_1 -fixed false -x 708 -y 47
set_location -inst_name Controler_0/ADI_SPI_1/state_reg_RNIT42K4\[1\]_CC_2 -fixed false -x 720 -y 47
set_location -inst_name Controler_0/ADI_SPI_1/un1_counter_s_1_1335_CC_0 -fixed false -x 681 -y 44
set_location -inst_name Controler_0/ADI_SPI_1/un1_counter_s_1_1335_CC_1 -fixed false -x 684 -y 44
set_location -inst_name Controler_0/Command_Decoder_0/counter_s_1329_CC_0 -fixed false -x 717 -y 44
set_location -inst_name Controler_0/Command_Decoder_0/counter_s_1329_CC_1 -fixed false -x 720 -y 44
set_location -inst_name Controler_0/Command_Decoder_0/counter_s_1329_CC_2 -fixed false -x 732 -y 44
set_location -inst_name Controler_0/Command_Decoder_0/counter_s_1329_CC_3 -fixed false -x 744 -y 44
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 -fixed false -x 767 -y 35
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_1 -fixed false -x 768 -y 35
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72\[8\]_CC_0 -fixed false -x 792 -y 38
set_location -inst_name Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 804 -y 47
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0 -fixed false -x 804 -y 53
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 -fixed false -x 792 -y 47
set_location -inst_name Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 -fixed false -x 732 -y 47
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy\[0\]_CC_0 -fixed false -x 615 -y 74
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy\[0\]_CC_1 -fixed false -x 624 -y 74
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy\[0\]_CC_0 -fixed false -x 642 -y 74
set_location -inst_name Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy\[0\]_CC_1 -fixed false -x 648 -y 74
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_0 -fixed false -x 606 -y 56
set_location -inst_name Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_1 -fixed false -x 612 -y 56
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_0 -fixed false -x 618 -y 53
set_location -inst_name Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_1 -fixed false -x 624 -y 53
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0 -fixed false -x 627 -y 56
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1 -fixed false -x 636 -y 56
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0 -fixed false -x 639 -y 53
set_location -inst_name Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1 -fixed false -x 648 -y 53
set_location -inst_name Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333_CC_0 -fixed false -x 732 -y 62
set_location -inst_name Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332_CC_0 -fixed false -x 672 -y 62
set_location -inst_name Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_889_CC_0 -fixed false -x 1008 -y 176
set_location -inst_name Data_Block_0/Communication_Builder_0/Frame_Counter_s_891_CC_0 -fixed false -x 1049 -y 173
set_location -inst_name Data_Block_0/Communication_Builder_0/fsm_timer_s_896_CC_0 -fixed false -x 1116 -y 167
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter_s_890_CC_0 -fixed false -x 1008 -y 182
set_location -inst_name Data_Block_0/Communication_Builder_0/Packet_Counter_s_890_CC_1 -fixed false -x 1020 -y 182
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C\[10\]_CC_0 -fixed false -x 1248 -y 194
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C\[10\]_CC_1 -fixed false -x 1260 -y 194
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0\[10\]_CC_0 -fixed false -x 960 -y 176
set_location -inst_name Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0\[10\]_CC_1 -fixed false -x 972 -y 176
set_location -inst_name Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_0 -fixed false -x 959 -y 173
set_location -inst_name Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_1 -fixed false -x 960 -y 173
set_location -inst_name Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_2 -fixed false -x 972 -y 173
set_location -inst_name Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_0 -fixed false -x 1137 -y 173
set_location -inst_name Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_1 -fixed false -x 1140 -y 173
set_location -inst_name Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_0 -fixed false -x 939 -y 173
set_location -inst_name Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_1 -fixed false -x 948 -y 173
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_0 -fixed false -x 977 -y 83
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_1 -fixed false -x 984 -y 83
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_0 -fixed false -x 960 -y 89
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIV4PJ4\[8\]_CC_0 -fixed false -x 1008 -y 92
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIH8FK2\[8\]_CC_0 -fixed false -x 996 -y 92
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_888_CC_0 -fixed false -x 948 -y 83
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 -fixed false -x 966 -y 83
set_location -inst_name Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 -fixed false -x 972 -y 83
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_893_CC_0 -fixed false -x 972 -y 185
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_893_CC_1 -fixed false -x 984 -y 185
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_892_CC_0 -fixed false -x 985 -y 182
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_895_CC_0 -fixed false -x 916 -y 176
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_895_CC_1 -fixed false -x 924 -y 176
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_894_CC_0 -fixed false -x 1275 -y 200
set_location -inst_name Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_894_CC_1 -fixed false -x 1284 -y 200
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_0 -fixed false -x 660 -y 173
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_1 -fixed false -x 672 -y 173
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_0 -fixed false -x 689 -y 173
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_1 -fixed false -x 696 -y 173
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 639 -y 176
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 648 -y 176
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 639 -y 173
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 648 -y 173
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 662 -y 176
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 672 -y 176
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_0 -fixed false -x 924 -y 116
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_1 -fixed false -x 936 -y 116
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_0 -fixed false -x 952 -y 116
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_1 -fixed false -x 960 -y 116
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 844 -y 98
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 852 -y 98
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 900 -y 116
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 912 -y 116
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 927 -y 119
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 936 -y 119
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_0 -fixed false -x 771 -y 143
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_1 -fixed false -x 780 -y 143
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_0 -fixed false -x 768 -y 128
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_1 -fixed false -x 780 -y 128
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 684 -y 128
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 696 -y 128
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 638 -y 107
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 648 -y 107
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 771 -y 125
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 780 -y 125
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_0 -fixed false -x 1224 -y 152
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_1 -fixed false -x 1236 -y 152
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_0 -fixed false -x 1216 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_1 -fixed false -x 1224 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1047 -y 137
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1056 -y 137
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1189 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1200 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 1227 -y 155
set_location -inst_name Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 1236 -y 155
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 720 -y 128
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 732 -y 128
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 792 -y 98
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 804 -y 98
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 744 -y 98
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 756 -y 98
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 1032 -y 125
set_location -inst_name Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 1044 -y 125
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_0 -fixed false -x 1272 -y 143
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_1 -fixed false -x 1284 -y 143
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_0 -fixed false -x 1274 -y 137
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_1 -fixed false -x 1284 -y 137
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1539 -y 125
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1548 -y 125
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1620 -y 125
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1632 -y 125
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 1278 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 1284 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_0 -fixed false -x 1287 -y 119
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_1 -fixed false -x 1296 -y 119
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_0 -fixed false -x 1227 -y 119
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_1 -fixed false -x 1236 -y 119
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1200 -y 119
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1212 -y 119
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1149 -y 119
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1152 -y 119
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 1287 -y 116
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 1296 -y 116
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_0 -fixed false -x 840 -y 143
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_1 -fixed false -x 852 -y 143
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_0 -fixed false -x 867 -y 143
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_1 -fixed false -x 876 -y 143
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 759 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 768 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 865 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 876 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 842 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 852 -y 146
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_0 -fixed false -x 1308 -y 116
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_1 -fixed false -x 1320 -y 116
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_0 -fixed false -x 1320 -y 125
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_1 -fixed false -x 1332 -y 125
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1332 -y 119
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1344 -y 119
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 1347 -y 101
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 1356 -y 101
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 1323 -y 128
set_location -inst_name Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 1332 -y 128
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 1044 -y 128
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 1056 -y 128
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 1044 -y 107
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 1056 -y 107
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 741 -y 125
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 744 -y 125
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 -fixed false -x 984 -y 107
set_location -inst_name Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 -fixed false -x 996 -y 107
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1__4_cry_3_CC_0 -fixed false -x 783 -y 98
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2__4_cry_2_CC_0 -fixed false -x 732 -y 98
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3__4_cry_3_CC_0 -fixed false -x 1033 -y 128
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4__4_cry_2_CC_0 -fixed false -x 1056 -y 125
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5__4_cry_3_CC_0 -fixed false -x 1044 -y 110
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6__4_cry_2_CC_0 -fixed false -x 732 -y 125
set_location -inst_name Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7__4_cry_3_CC_0 -fixed false -x 985 -y 110
set_location -inst_name Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_897_CC_0 -fixed false -x 708 -y 128
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0 -fixed false -x 672 -y 107
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1 -fixed false -x 684 -y 107
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0 -fixed false -x 676 -y 101
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1 -fixed false -x 684 -y 101
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 -fixed false -x 49 -y 71
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_1 -fixed false -x 60 -y 71
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 -fixed false -x 72 -y 71
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_1 -fixed false -x 84 -y 71
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 690 -y 107
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 -fixed false -x 696 -y 107
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy\[0\]_CC_0 -fixed false -x 648 -y 89
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy\[0\]_CC_1 -fixed false -x 660 -y 89
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy\[0\]_CC_2 -fixed false -x 672 -y 89
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0 -fixed false -x 708 -y 89
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1 -fixed false -x 720 -y 89
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2 -fixed false -x 732 -y 89
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0 -fixed false -x 709 -y 83
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1 -fixed false -x 720 -y 83
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2 -fixed false -x 732 -y 83
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1_CC_0 -fixed false -x 708 -y 80
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1_CC_1 -fixed false -x 720 -y 80
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1_CC_2 -fixed false -x 732 -y 80
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0 -fixed false -x 648 -y 83
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1 -fixed false -x 660 -y 83
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2 -fixed false -x 672 -y 83
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0 -fixed false -x 744 -y 83
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1 -fixed false -x 756 -y 83
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0 -fixed false -x 747 -y 89
set_location -inst_name Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1 -fixed false -x 756 -y 89
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/b6_SoWyQD/genblk4.genblk1\[1\].b13_oRB_MqCD2_t_x_RNIQNPF1\[1\]_CC_0 -fixed false -x 372 -y 26
set_location -inst_name ident_coreinst/FTDI_INST/b3_SoW/un1_genblk9.b9_v_mzCDYXs_cry_0_cy_CC_0 -fixed false -x 360 -y 8
set_location -inst_name ident_coreinst/FTDI_INST/b5_nUTGT/genblk4.b7_nYhI39s_cry\[0\]_CC_0 -fixed false -x 348 -y 29
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b14_2_St6KCa_jHv_914_1_RNIM4B62_CC_0 -fixed false -x 240 -y 29
set_location -inst_name ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/b9_v_mzCDYXs_1_sqmuxa_1_RNI629R_CC_0 -fixed false -x 216 -y 38
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_cry\[0\]_CC_0 -fixed false -x 309 -y 29
set_location -inst_name ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_cry\[0\]_CC_1 -fixed false -x 312 -y 29
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 -fixed false -x 612 -y 29
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 -fixed false -x 636 -y 29
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 -fixed false -x 600 -y 26
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D\[8\]_CC_0 -fixed false -x 540 -y 17
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 -fixed false -x 564 -y 17
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1027_CC_0 -fixed false -x 636 -y 35
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 624 -y 29
set_location -inst_name UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 600 -y 29
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 -fixed false -x 912 -y 80
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 -fixed false -x 864 -y 80
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91_CC_0 -fixed false -x 887 -y 74
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91_CC_1 -fixed false -x 888 -y 74
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3\[8\]_CC_0 -fixed false -x 901 -y 71
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 -fixed false -x 888 -y 71
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1028_CC_0 -fixed false -x 876 -y 80
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 900 -y 80
set_location -inst_name UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 900 -y 74
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 -fixed false -x 864 -y 56
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 -fixed false -x 876 -y 53
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 816 -y 71
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 804 -y 56
set_location -inst_name UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 852 -y 56
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 -fixed false -x 696 -y 74
set_location -inst_name UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 -fixed false -x 708 -y 74
set_location -inst_name UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0 -fixed false -x 472 -y 152
set_location -inst_name UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1 -fixed false -x 480 -y 152
set_location -inst_name UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2 -fixed false -x 492 -y 152
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter_s_1026_CC_0 -fixed false -x 660 -y 74
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter_s_1026_CC_1 -fixed false -x 672 -y 74
set_location -inst_name UART_Protocol_0/UART_RX_Protocol_0/counter_s_1026_CC_2 -fixed false -x 684 -y 74
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 -fixed false -x 828 -y 29
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 -fixed false -x 791 -y 29
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_1 -fixed false -x 792 -y 29
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 -fixed false -x 828 -y 35
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D\[8\]_CC_0 -fixed false -x 720 -y 17
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 -fixed false -x 744 -y 20
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1027_CC_0 -fixed false -x 804 -y 29
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 816 -y 29
set_location -inst_name UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 840 -y 35
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 -fixed false -x 756 -y 74
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 -fixed false -x 792 -y 74
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNID8F91_CC_0 -fixed false -x 780 -y 80
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3\[8\]_CC_0 -fixed false -x 744 -y 65
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 -fixed false -x 732 -y 65
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_1028_CC_0 -fixed false -x 780 -y 74
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 768 -y 74
set_location -inst_name UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 768 -y 80
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 -fixed false -x 828 -y 53
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 -fixed false -x 840 -y 56
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 960 -y 65
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 948 -y 71
set_location -inst_name UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 816 -y 53
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 -fixed false -x 768 -y 56
set_location -inst_name UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 -fixed false -x 780 -y 56
set_location -inst_name UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0 -fixed false -x 720 -y 74
set_location -inst_name UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1 -fixed false -x 732 -y 74
set_location -inst_name UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2 -fixed false -x 744 -y 74
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter_s_1026_CC_0 -fixed false -x 792 -y 35
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter_s_1026_CC_1 -fixed false -x 804 -y 35
set_location -inst_name UART_Protocol_1/UART_RX_Protocol_0/counter_s_1026_CC_2 -fixed false -x 816 -y 35
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI9T2O_0_CC_0 -fixed false -x 912 -y 47
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI9T2O_CC_0 -fixed false -x 925 -y 44
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI9T2O_CC_1 -fixed false -x 936 -y 44
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 -fixed false -x 947 -y 44
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_1 -fixed false -x 948 -y 44
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIR0GI\[8\]_CC_0 -fixed false -x 914 -y 44
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIR0GI\[8\]_CC_1 -fixed false -x 924 -y 44
set_location -inst_name USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 -fixed false -x 912 -y 53
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI0A6F_CC_0 -fixed false -x 840 -y 26
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21_CC_0 -fixed false -x 804 -y 26
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI1P0N_CC_0 -fixed false -x 864 -y 20
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3\[8\]_CC_0 -fixed false -x 636 -y 17
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1\[8\]_CC_0 -fixed false -x 624 -y 17
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_s_1145_CC_0 -fixed false -x 816 -y 26
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 -fixed false -x 828 -y 26
set_location -inst_name USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 -fixed false -x 852 -y 20
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNICP9Q_CC_0 -fixed false -x 858 -y 38
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNICP9Q_CC_1 -fixed false -x 864 -y 38
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r_RNI8SRG_CC_0 -fixed false -x 867 -y 44
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r_RNI8SRG_CC_1 -fixed false -x 876 -y 44
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy\[0\]_CC_0 -fixed false -x 840 -y 17
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy\[0\]_CC_1 -fixed false -x 852 -y 17
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy\[0\]_CC_0 -fixed false -x 936 -y 17
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy\[0\]_CC_1 -fixed false -x 948 -y 17
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_s_1146_CC_0 -fixed false -x 861 -y 47
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_s_1146_CC_1 -fixed false -x 864 -y 47
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 -fixed false -x 873 -y 38
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_1 -fixed false -x 876 -y 38
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0_CC_0 -fixed false -x 851 -y 44
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0_CC_1 -fixed false -x 852 -y 44
set_location -inst_name USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0_CC_2 -fixed false -x 864 -y 44
