{"/demo/actest":{"properties":{"name":{"edit":"yes","type":"name","value":"","label":"Name"},"tran_tstop":{"edit":"yes","type":"string","value":"1m","label":"tran_tstop"},"ac_fstart":{"edit":"yes","type":"string","value":"10","label":"ac_fstart"},"ac_fstop":{"edit":"yes","type":"string","value":"100M","label":"ac_fstop"},"ac_source":{"edit":"yes","type":"string","value":"src","label":"ac_source"},"Sweep 1_vstart":{"edit":"yes","type":"string","value":"0","label":"Sweep 1_vstart"},"Sweep 1_vstop":{"edit":"yes","type":"string","value":"src","label":"Sweep 1_vstop"},"Sweep 2_vstart":{"edit":"yes","type":"string","value":"","label":"Sweep 2_vstart"},"Sweep 2_vstop":{"edit":"yes","type":"string","value":"","label":"Sweep 2_vstop"}},"schematic":[["/analog/v_source",[-64,-24,0],{"name":"src","value":"sin(10k)"}],["/analog/resistor",[-40,-24,3],{"r":"1k","name":"$/analog/resistor_1"}],["/analog/capacitor",[24,-24,0],{"c":"300n","name":"$/analog/capacitor_1"}],["/analog/v_probe",[24,-24,0],{"color":"cyan","name":"$/analog/v_probe_1"}],["wire",[-64,-24,0,24,0]],["ground",[-64,24,0]],["wire",[8,-24,0,16,0]],["wire",[-64,24,0,88,0]],["/analog/v_probe",[-64,-24,0],{"name":"$/analog/v_probe_2"}]],"icon":[["text",[0,0,0],{"text":"AC","font":"14pt bold sans-serif","align":"center"}]],"test":[["test",""]]},"/demo/FA":{"properties":{"name":{"label":"Name","type":"string","value":"","edit":"yes","choices":[""]}},"schematic":[["/gates/nand2",[-80,-152,0],{"name":"CO"}],["/gates/xor2",[-144,-224,0],{"name":"P"}],["/gates/xor2",[-80,-200,0],{"name":"S"}],["/gates/nand2",[-128,-128,0],{"name":"G"}],["/gates/nand2",[-128,-160,0],{"name":"PCI"}],["port",[-168,-224,0],{"signal":"A"}],["port",[-168,-208,0],{"signal":"B"}],["port",[-32,-192,4],{"signal":"S"}],["port",[-32,-144,4],{"signal":"CO"}],["port",[-168,-184,0],{"signal":"CI"}],["wire",[-128,-112,0,-32,0]],["wire",[-168,-208,0,8,0]],["wire",[-144,-208,0,-16,0]],["wire",[-128,-128,0,-24,0]],["wire",[-168,-224,0,16,0]],["wire",[-144,-224,0,-8,0]],["wire",[-128,-200,0,32,0]],["wire",[-96,-200,0,0,-16],{"signal":"P"}],["wire",[-80,-120,0,0,-16],{"signal":"G"}],["wire",[-160,-208,0,0,96]],["wire",[-152,-224,0,0,96]],["wire",[-96,-200,0,16,0]],["wire",[-128,-200,0,0,40]],["wire",[-128,-144,0,-16,0]],["wire",[-144,-144,0,0,-40]],["wire",[-80,-184,0,-64,0]],["wire",[-168,-184,0,24,0]]],"icon":[["terminal",[-40,-32,7],{"name":"B"}],["terminal",[-24,-32,7],{"name":"A"}],["terminal",[-32,32,3],{"name":"S"}],["terminal",[8,0,4],{"name":"CI"}],["terminal",[-72,0,0],{"name":"CO"}],["text",[-24,-22,0],{"text":"A","align":"top-center"}],["text",[-40,-22,0],{"text":"B","align":"top-center"}],["text",[-61,0,0],{"text":"CO"}],["text",[-2,0,0],{"text":"CI","align":"center-right"}],["text",[-32,22,0],{"text":"S","align":"bottom-center"}],["text",[-32,0,0],{"text":"FA","font":"bold 8pt sans-serif","align":"center"}],["property",[-62,22,0],{"format":"{name}","align":"bottom-left"}],["line",[0,24,0,-64,0]],["line",[-64,-24,0,64,0]],["line",[0,-24,0,0,48]],["line",[-64,24,0,0,-48]]],"test":[["test","// set up Vdd, establish signaling voltages\n.power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n// test actions are applied to named groups of signals.\n// A signal can appear in more than one group.  Order\n// of groups and signals within each group determine\n// order of values on each line of test values\n.group inputs A B CI\n.group outputs S CO\n\n// tests are sequences of lines supplying test values; .cycle specifies\n// actions that will be performed for each test.  Available actions are\n//   assert <group> -- set values for signals in <group> with 0,1,Z test values\n//   deassert <group> -- stop setting values for signals in <group> with 0,1,Z test values\n//   sample <group> -- check values of signals in <group> with H.L test values\n//   tran <time> -- run transient simulation for specified time interval\n//   <signal>=<val> -- set signal to specified value\n.cycle assert inputs tran 9n sample outputs tran 1n\n\n// the tests themselves -- one test per line\n//   to assert signal this cycle use 0,1,Z\n//   to sample signal this cycle use L,H\n//   use - if signal shouldn't be asserted/sampled\n// whitespace can be used to improve readability\n000 LL\n001 HL\n010 HL\n011 LH\n100 HL\n101 LH\n110 LH\n111 HH\n\n.plot A\n.plot B\n.plot CI\n.plot S\n.plot CO\n"]]},"/demo/counter":{"properties":{"name":{"edit":"yes","type":"name","value":"","label":"Name"}},"schematic":[["/demo/FA",[-88,-32,7],{"name":"inc"}],["wire",[-56,-64,0,32,0],{"signal":"S[2:0]"}],["wire",[-24,-48,0,-8,0],{"signal":"CLK"}],["wire",[16,-64,0,16,0],{"signal":"C[2:0]"}],["wire",[16,-64,0,0,-80]],["wire",[16,-144,0,-160,0]],["wire",[-144,-144,0,0,72]],["wire",[-144,-72,0,24,0]],["wire",[-88,-24,0,0,8],{"signal":"CO[1:0],Vdd"}],["/gates/dreg",[-24,-64,0],{"name":"reg"}],["wire",[-88,-104,0,0,-8],{"signal":"CO[2:0]"}],["ground",[-120,-56,0]]],"test":[["test","// set up Vdd, establish signaling voltages\n.power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n// test actions are applied to named groups of signals.\n// A signal can appear in more than one group.  Order\n// of groups and signals within each group determine\n// order of values on each line of test values\n.group outputs C[2] C[1] C[0]\n\n// tests are sequences of lines supplying test values; .cycle specifies\n// actions that will be performed for each test.  Available actions are\n//   assert <group> -- set values for signals in <group> with 0,1,Z test values\n//   deassert <group> -- stop setting values for signals in <group> with 0,1,Z test values\n//   sample <group> -- check values of signals in <group> with H,L test values\n//   tran <time> -- run transient simulation for specified time interval\n//   <signal>=<val> -- set signal to specified value\n.cycle tran 1n CLK=1 tran 10n CLK=0 tran 8n sample outputs tran 1n\n\n// the tests themselves -- one test per line\n//   to assert signal this cycle use 0,1,Z\n//   to sample signal this cycle use L,H\n//   use - if signal shouldn't be asserted/sampled\n// whitespace can be used to improve readability\n---\n---\n---\n---\n---\n---\n---\n---\n---\n---\n\n.plot C[2]\n.plot C[1]\n.plot C[0]\n"]]},"/user/untitled":{"properties":{"name":{"edit":"yes","type":"name","value":"","label":"Name"}},"test":[["test",""]]},"/demo/dctest":{"properties":{"name":{"edit":"yes","type":"name","value":"","label":"Name"}},"schematic":[["/analog/v_source",[-56,40,0],{"name":"$/analog/v_source_1"}],["ground",[-56,88,0]],["/analog/resistor",[-8,40,0],{"name":"$/analog/resistor_1"}],["/analog/resistor",[-56,40,3],{"name":"$/analog/resistor_2"}],["wire",[-8,88,0,-48,0]],["/analog/resistor",[40,40,0],{"name":"$/analog/resistor_3"}],["/analog/resistor",[-8,40,3],{"name":"$/analog/resistor_4"}],["wire",[40,88,0,-48,0]],["/analog/resistor",[88,40,0],{"name":"$/analog/resistor_5"}],["/analog/resistor",[40,40,3],{"name":"$/analog/resistor_6"}],["wire",[88,88,0,-48,0]],["/analog/resistor",[136,40,0],{"name":"$/analog/resistor_7"}],["/analog/resistor",[88,40,3],{"name":"$/analog/resistor_8"}],["wire",[136,88,0,-48,0]],["/analog/resistor",[184,40,0],{"name":"$/analog/resistor_9"}],["/analog/resistor",[136,40,3],{"name":"$/analog/resistor_10"}],["wire",[184,88,0,-48,0]],["/analog/v_source",[-56,-104,0],{"name":"$/analog/v_source_2"}],["ground",[-56,-56,0]],["/analog/resistor",[-8,-104,0],{"name":"$/analog/resistor_11"}],["/analog/resistor",[-56,-104,3],{"name":"$/analog/resistor_12"}],["wire",[-8,-56,0,-48,0]],["/analog/v_source",[-56,-32,0],{"name":"$/analog/v_source_3"}],["ground",[-56,16,0]],["/analog/resistor",[-8,-32,0],{"name":"$/analog/resistor_13"}],["/analog/resistor",[-56,-32,3],{"name":"$/analog/resistor_14"}],["wire",[-8,16,0,-48,0]],["/analog/resistor",[40,-32,0],{"name":"$/analog/resistor_15"}],["/analog/resistor",[-8,-32,3],{"name":"$/analog/resistor_16"}],["wire",[40,16,0,-48,0]]],"icon":[["text",[0,0,0],{"text":"DC","font":"15pt bold sans-serif","align":"center"}]],"test":[["test",""]]}}