#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Oct 25 09:25:44 2023
# Process ID: 6612
# Current directory: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15016 D:\project\Verilog\RISC_V_RV32i_20231025 -GPI\RISC_V_RV32i_20231019.xpr
# Log file: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/vivado.log
# Journal file: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.xpr}
INFO: [Project 1-313] Project file moved from 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.gen/sources_1', nor could it be found using path 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
close [ open {D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPI.v} w ]
add_files {{D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPI.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RV32i_MCU
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1507.371 ; gain = 248.410
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32i_MCU' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:2]
INFO: [Synth 8-6157] synthesizing module 'RV32I' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32I.v:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:257]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:257]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:181]
INFO: [Synth 8-6155] done synthesizing module 'register' (3#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:181]
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:172]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (4#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:172]
INFO: [Synth 8-6157] synthesizing module 'ROM' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:200]
INFO: [Synth 8-3876] $readmem data file 'code.mem' is read successfully [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:207]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (5#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:200]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:141]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (6#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:141]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:214]
	Parameter ADD bound to: 0 - type: integer 
	Parameter SUB bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:214]
INFO: [Synth 8-6157] synthesizing module 'ImeGen' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:272]
INFO: [Synth 8-6155] done synthesizing module 'ImeGen' (8#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:272]
INFO: [Synth 8-6157] synthesizing module 'shifter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:296]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (9#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:296]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (10#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (11#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32I.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder_bus' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:126]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_bus' (12#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:126]
WARNING: [Synth 8-689] width (6) of port connection 'y' does not match port width (7) of module 'Decoder_bus' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:31]
INFO: [Synth 8-6157] synthesizing module 'mux_bus' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:144]
WARNING: [Synth 8-151] case item 24'b000000000000000000000101 is unreachable [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:156]
INFO: [Synth 8-6155] done synthesizing module 'mux_bus' (13#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:144]
INFO: [Synth 8-6157] synthesizing module 'Ram' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Ram.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Ram' (14#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Ram.v:4]
INFO: [Synth 8-6157] synthesizing module 'GPO' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPO.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GPO' (15#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPO.v:3]
INFO: [Synth 8-6157] synthesizing module 'Fnd_controller_Mem' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Memory' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (16#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Memory.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'rData' does not match port width (32) of module 'Memory' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:44]
INFO: [Synth 8-6157] synthesizing module 'Fnd_controller' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Fnd_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'ClockDevider' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/ClockDevider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockDevider' (17#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/ClockDevider.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (18#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder2x4' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Decoder2x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder2x4' (19#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Decoder2x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'DigitSplitter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/DigitSplitter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DigitSplitter' (20#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/DigitSplitter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4X1' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Mux4X1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux4X1' (21#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Mux4X1.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCDtoFND' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/BCDtoFND.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoFND' (22#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/BCDtoFND.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fnd_controller' (23#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Fnd_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fnd_controller_Mem' (24#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'GPI' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'GPI' (25#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPI.v:4]
WARNING: [Synth 8-324] index 6 out of range [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:115]
INFO: [Synth 8-6155] done synthesizing module 'RV32i_MCU' (26#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1565.375 ; gain = 306.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1565.375 ; gain = 306.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1565.375 ; gain = 306.414
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1565.375 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/project/Verilog/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/project/Verilog/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1680.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1854.320 ; gain = 595.359
56 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1854.320 ; gain = 749.434
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1854.320 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32i_MCU' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:2]
INFO: [Synth 8-6157] synthesizing module 'RV32I' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32I.v:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:257]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:257]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:181]
INFO: [Synth 8-6155] done synthesizing module 'register' (3#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:181]
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:172]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (4#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:172]
INFO: [Synth 8-6157] synthesizing module 'ROM' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:200]
INFO: [Synth 8-3876] $readmem data file 'code.mem' is read successfully [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:207]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (5#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:200]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:141]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (6#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:141]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:214]
	Parameter ADD bound to: 0 - type: integer 
	Parameter SUB bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:214]
INFO: [Synth 8-6157] synthesizing module 'ImeGen' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:272]
INFO: [Synth 8-6155] done synthesizing module 'ImeGen' (8#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:272]
INFO: [Synth 8-6157] synthesizing module 'shifter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:296]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (9#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:296]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (10#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (11#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32I.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder_bus' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:126]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_bus' (12#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:126]
INFO: [Synth 8-6157] synthesizing module 'mux_bus' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:144]
WARNING: [Synth 8-151] case item 24'b000000000000000000000101 is unreachable [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:156]
INFO: [Synth 8-6155] done synthesizing module 'mux_bus' (13#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:144]
INFO: [Synth 8-6157] synthesizing module 'Ram' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Ram.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Ram' (14#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Ram.v:4]
INFO: [Synth 8-6157] synthesizing module 'GPO' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPO.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GPO' (15#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPO.v:3]
INFO: [Synth 8-6157] synthesizing module 'Fnd_controller_Mem' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Memory' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (16#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Memory.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'rData' does not match port width (32) of module 'Memory' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:44]
INFO: [Synth 8-6157] synthesizing module 'Fnd_controller' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Fnd_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'ClockDevider' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/ClockDevider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockDevider' (17#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/ClockDevider.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (18#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder2x4' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Decoder2x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder2x4' (19#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Decoder2x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'DigitSplitter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/DigitSplitter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DigitSplitter' (20#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/DigitSplitter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4X1' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Mux4X1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux4X1' (21#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Mux4X1.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCDtoFND' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/BCDtoFND.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoFND' (22#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/BCDtoFND.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fnd_controller' (23#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Fnd_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fnd_controller_Mem' (24#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'GPI' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'GPI' (25#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RV32i_MCU' (26#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1893.637 ; gain = 39.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1893.637 ; gain = 39.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1893.637 ; gain = 39.316
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1904.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/project/Verilog/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/project/Verilog/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1904.812 ; gain = 50.492
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Oct 25 11:48:36 2023] Launched synth_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/synth_1/runme.log
[Wed Oct 25 11:48:36 2023] Launched impl_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1937.145 ; gain = 18.578
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B31B0BA
set_property PROGRAM.FILE {D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/impl_1/RV32i_MCU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/impl_1/RV32i_MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Oct 25 11:53:27 2023] Launched synth_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/synth_1/runme.log
[Wed Oct 25 11:53:27 2023] Launched impl_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/impl_1/RV32i_MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3592.859 ; gain = 62.230
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32i_MCU' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:2]
INFO: [Synth 8-6157] synthesizing module 'RV32I' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32I.v:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:257]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:257]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:181]
INFO: [Synth 8-6155] done synthesizing module 'register' (3#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:181]
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:172]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (4#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:172]
INFO: [Synth 8-6157] synthesizing module 'ROM' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:200]
INFO: [Synth 8-3876] $readmem data file 'code.mem' is read successfully [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:207]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'ROM' (5#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:200]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:141]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (6#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:141]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:214]
	Parameter ADD bound to: 0 - type: integer 
	Parameter SUB bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:214]
INFO: [Synth 8-6157] synthesizing module 'ImeGen' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:272]
INFO: [Synth 8-6155] done synthesizing module 'ImeGen' (8#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:272]
INFO: [Synth 8-6157] synthesizing module 'shifter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:296]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (9#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:296]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (10#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (11#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32I.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder_bus' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:126]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_bus' (12#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:126]
INFO: [Synth 8-6157] synthesizing module 'mux_bus' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:144]
WARNING: [Synth 8-151] case item 24'b000000000000000000000101 is unreachable [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:156]
INFO: [Synth 8-6155] done synthesizing module 'mux_bus' (13#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:144]
INFO: [Synth 8-6157] synthesizing module 'Ram' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Ram.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Ram' (14#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Ram.v:4]
INFO: [Synth 8-6157] synthesizing module 'GPO' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPO.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GPO' (15#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPO.v:3]
INFO: [Synth 8-6157] synthesizing module 'Fnd_controller_Mem' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Memory' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (16#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Memory.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'rData' does not match port width (32) of module 'Memory' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:44]
INFO: [Synth 8-6157] synthesizing module 'Fnd_controller' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Fnd_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'ClockDevider' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/ClockDevider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockDevider' (17#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/ClockDevider.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (18#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder2x4' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Decoder2x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder2x4' (19#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Decoder2x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'DigitSplitter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/DigitSplitter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DigitSplitter' (20#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/DigitSplitter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4X1' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Mux4X1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux4X1' (21#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Mux4X1.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCDtoFND' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/BCDtoFND.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoFND' (22#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/BCDtoFND.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fnd_controller' (23#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Fnd_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fnd_controller_Mem' (24#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'GPI' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'GPI' (25#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RV32i_MCU' (26#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3643.312 ; gain = 112.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3667.195 ; gain = 136.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3667.195 ; gain = 136.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 3684.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/project/Verilog/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/project/Verilog/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3684.688 ; gain = 154.059
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3684.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32i_MCU' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:2]
INFO: [Synth 8-6157] synthesizing module 'RV32I' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32I.v:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:257]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:257]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:181]
INFO: [Synth 8-6155] done synthesizing module 'register' (3#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:181]
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:172]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (4#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:172]
INFO: [Synth 8-6157] synthesizing module 'ROM' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:200]
INFO: [Synth 8-3876] $readmem data file 'code.mem' is read successfully [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:207]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'ROM' (5#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:200]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:141]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (6#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:141]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:214]
	Parameter ADD bound to: 0 - type: integer 
	Parameter SUB bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:214]
INFO: [Synth 8-6157] synthesizing module 'ImeGen' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:272]
INFO: [Synth 8-6155] done synthesizing module 'ImeGen' (8#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:272]
INFO: [Synth 8-6157] synthesizing module 'shifter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:296]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (9#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:296]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (10#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (11#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32I.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder_bus' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:126]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_bus' (12#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:126]
INFO: [Synth 8-6157] synthesizing module 'mux_bus' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:144]
WARNING: [Synth 8-151] case item 24'b000000000000000000000101 is unreachable [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:156]
INFO: [Synth 8-6155] done synthesizing module 'mux_bus' (13#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:144]
INFO: [Synth 8-6157] synthesizing module 'Ram' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Ram.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Ram' (14#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Ram.v:4]
INFO: [Synth 8-6157] synthesizing module 'GPO' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPO.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GPO' (15#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPO.v:3]
INFO: [Synth 8-6157] synthesizing module 'Fnd_controller_Mem' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Memory' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (16#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Memory.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'rData' does not match port width (32) of module 'Memory' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:44]
INFO: [Synth 8-6157] synthesizing module 'Fnd_controller' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Fnd_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'ClockDevider' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/ClockDevider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockDevider' (17#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/ClockDevider.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (18#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder2x4' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Decoder2x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder2x4' (19#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Decoder2x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'DigitSplitter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/DigitSplitter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DigitSplitter' (20#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/DigitSplitter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4X1' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Mux4X1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux4X1' (21#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Mux4X1.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCDtoFND' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/BCDtoFND.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoFND' (22#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/BCDtoFND.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fnd_controller' (23#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Fnd_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fnd_controller_Mem' (24#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'GPI' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'GPI' (25#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RV32i_MCU' (26#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3706.609 ; gain = 21.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3730.477 ; gain = 45.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3730.477 ; gain = 45.789
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3750.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/project/Verilog/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/project/Verilog/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3783.469 ; gain = 98.781
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3816.621 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32i_MCU' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:2]
INFO: [Synth 8-6157] synthesizing module 'RV32I' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32I.v:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:257]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:257]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:181]
INFO: [Synth 8-6155] done synthesizing module 'register' (3#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:181]
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:172]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (4#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:172]
INFO: [Synth 8-6157] synthesizing module 'ROM' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:200]
INFO: [Synth 8-3876] $readmem data file 'code.mem' is read successfully [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:207]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (5#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:200]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:141]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (6#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:141]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:214]
	Parameter ADD bound to: 0 - type: integer 
	Parameter SUB bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:214]
INFO: [Synth 8-6157] synthesizing module 'ImeGen' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:272]
INFO: [Synth 8-6155] done synthesizing module 'ImeGen' (8#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:272]
INFO: [Synth 8-6157] synthesizing module 'shifter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:296]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (9#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:296]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (10#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (11#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32I.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder_bus' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:126]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_bus' (12#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:126]
INFO: [Synth 8-6157] synthesizing module 'mux_bus' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:144]
WARNING: [Synth 8-151] case item 24'b000000000000000000000101 is unreachable [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:156]
INFO: [Synth 8-6155] done synthesizing module 'mux_bus' (13#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:144]
INFO: [Synth 8-6157] synthesizing module 'Ram' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Ram.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Ram' (14#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Ram.v:4]
INFO: [Synth 8-6157] synthesizing module 'GPO' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPO.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GPO' (15#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPO.v:3]
INFO: [Synth 8-6157] synthesizing module 'Fnd_controller_Mem' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Memory' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (16#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Memory.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'rData' does not match port width (32) of module 'Memory' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:44]
INFO: [Synth 8-6157] synthesizing module 'Fnd_controller' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Fnd_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'ClockDevider' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/ClockDevider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockDevider' (17#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/ClockDevider.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (18#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder2x4' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Decoder2x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder2x4' (19#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Decoder2x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'DigitSplitter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/DigitSplitter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DigitSplitter' (20#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/DigitSplitter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4X1' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Mux4X1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux4X1' (21#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Mux4X1.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCDtoFND' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/BCDtoFND.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoFND' (22#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/BCDtoFND.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fnd_controller' (23#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Fnd_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fnd_controller_Mem' (24#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'GPI' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'GPI' (25#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RV32i_MCU' (26#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3816.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3816.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3816.621 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 3823.285 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/project/Verilog/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/project/Verilog/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3870.734 ; gain = 54.113
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3940.363 ; gain = 17.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32i_MCU' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:2]
INFO: [Synth 8-6157] synthesizing module 'RV32I' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32I.v:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:257]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:257]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:181]
INFO: [Synth 8-6155] done synthesizing module 'register' (3#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:181]
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:172]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (4#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:172]
INFO: [Synth 8-6157] synthesizing module 'ROM' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:200]
INFO: [Synth 8-3876] $readmem data file 'code.mem' is read successfully [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:207]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (5#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:200]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:141]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (6#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:141]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:214]
	Parameter ADD bound to: 0 - type: integer 
	Parameter SUB bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:214]
INFO: [Synth 8-6157] synthesizing module 'ImeGen' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:272]
INFO: [Synth 8-6155] done synthesizing module 'ImeGen' (8#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:272]
INFO: [Synth 8-6157] synthesizing module 'shifter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:296]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (9#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:296]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (10#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (11#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32I.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder_bus' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:126]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_bus' (12#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:126]
INFO: [Synth 8-6157] synthesizing module 'mux_bus' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:144]
WARNING: [Synth 8-151] case item 24'b000000000000000000000101 is unreachable [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:156]
INFO: [Synth 8-6155] done synthesizing module 'mux_bus' (13#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:144]
INFO: [Synth 8-6157] synthesizing module 'Ram' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Ram.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Ram' (14#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Ram.v:4]
INFO: [Synth 8-6157] synthesizing module 'GPO' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPO.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GPO' (15#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPO.v:3]
INFO: [Synth 8-6157] synthesizing module 'Fnd_controller_Mem' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Memory' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (16#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Memory.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'rData' does not match port width (32) of module 'Memory' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:44]
INFO: [Synth 8-6157] synthesizing module 'Fnd_controller' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Fnd_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'ClockDevider' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/ClockDevider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockDevider' (17#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/ClockDevider.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (18#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder2x4' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Decoder2x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder2x4' (19#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Decoder2x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'DigitSplitter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/DigitSplitter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DigitSplitter' (20#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/DigitSplitter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4X1' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Mux4X1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux4X1' (21#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Mux4X1.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCDtoFND' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/BCDtoFND.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoFND' (22#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/BCDtoFND.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fnd_controller' (23#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Fnd_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fnd_controller_Mem' (24#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'GPI' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'GPI' (25#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RV32i_MCU' (26#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3940.363 ; gain = 17.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3940.363 ; gain = 17.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3940.363 ; gain = 17.773
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3966.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/project/Verilog/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/project/Verilog/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3966.875 ; gain = 44.285
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Oct 25 14:22:48 2023] Launched synth_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/synth_1/runme.log
[Wed Oct 25 14:22:48 2023] Launched impl_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/impl_1/RV32i_MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/impl_1/RV32i_MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Oct 25 14:34:11 2023] Launched synth_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/synth_1/runme.log
[Wed Oct 25 14:34:11 2023] Launched impl_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/impl_1/RV32i_MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Oct 25 14:41:35 2023] Launched synth_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/synth_1/runme.log
[Wed Oct 25 14:41:35 2023] Launched impl_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/impl_1/RV32i_MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Oct 25 15:00:44 2023] Launched synth_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/synth_1/runme.log
[Wed Oct 25 15:00:44 2023] Launched impl_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/impl_1/RV32i_MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/impl_1/RV32i_MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3996.484 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32i_MCU' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:2]
INFO: [Synth 8-6157] synthesizing module 'RV32I' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32I.v:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:257]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:257]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:181]
INFO: [Synth 8-6155] done synthesizing module 'register' (3#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:181]
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:172]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (4#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:172]
INFO: [Synth 8-6157] synthesizing module 'ROM' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:200]
INFO: [Synth 8-3876] $readmem data file 'code.mem' is read successfully [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:207]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (5#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:200]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:141]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (6#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:141]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:214]
	Parameter ADD bound to: 0 - type: integer 
	Parameter SUB bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:214]
INFO: [Synth 8-6157] synthesizing module 'ImeGen' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:272]
INFO: [Synth 8-6155] done synthesizing module 'ImeGen' (8#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:272]
INFO: [Synth 8-6157] synthesizing module 'shifter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:296]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (9#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:296]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (10#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (11#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32I.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder_bus' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:126]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_bus' (12#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:126]
WARNING: [Synth 8-689] width (8) of port connection 'y' does not match port width (7) of module 'Decoder_bus' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:31]
INFO: [Synth 8-6157] synthesizing module 'mux_bus' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:144]
INFO: [Synth 8-6155] done synthesizing module 'mux_bus' (13#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:144]
INFO: [Synth 8-6157] synthesizing module 'Ram' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Ram.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Ram' (14#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Ram.v:4]
INFO: [Synth 8-6157] synthesizing module 'GPO' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPO.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GPO' (15#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPO.v:3]
INFO: [Synth 8-6157] synthesizing module 'Fnd_controller_Mem' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Memory' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (16#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Memory.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'rData' does not match port width (32) of module 'Memory' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:44]
INFO: [Synth 8-6157] synthesizing module 'Fnd_controller' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Fnd_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'ClockDevider' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/ClockDevider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockDevider' (17#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/ClockDevider.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (18#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder2x4' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Decoder2x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder2x4' (19#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Decoder2x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'DigitSplitter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/DigitSplitter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DigitSplitter' (20#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/DigitSplitter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4X1' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Mux4X1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux4X1' (21#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Mux4X1.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCDtoFND' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/BCDtoFND.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoFND' (22#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/BCDtoFND.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fnd_controller' (23#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Fnd_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fnd_controller_Mem' (24#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'GPI' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'GPI' (25#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RV32i_MCU' (26#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3996.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3996.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3996.484 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4009.352 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/project/Verilog/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/project/Verilog/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4009.352 ; gain = 12.867
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4009.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32i_MCU' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:2]
INFO: [Synth 8-6157] synthesizing module 'RV32I' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32I.v:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/ControlUnit.v:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:257]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:257]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:181]
INFO: [Synth 8-6155] done synthesizing module 'register' (3#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:181]
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:172]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (4#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:172]
INFO: [Synth 8-6157] synthesizing module 'ROM' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:200]
INFO: [Synth 8-3876] $readmem data file 'code.mem' is read successfully [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:207]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (5#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:200]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:141]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (6#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:141]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:214]
	Parameter ADD bound to: 0 - type: integer 
	Parameter SUB bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:214]
INFO: [Synth 8-6157] synthesizing module 'ImeGen' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:272]
INFO: [Synth 8-6155] done synthesizing module 'ImeGen' (8#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:272]
INFO: [Synth 8-6157] synthesizing module 'shifter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:296]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (9#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:296]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (10#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (11#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32I.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder_bus' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:126]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_bus' (12#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:126]
WARNING: [Synth 8-689] width (8) of port connection 'y' does not match port width (7) of module 'Decoder_bus' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:31]
INFO: [Synth 8-6157] synthesizing module 'mux_bus' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:144]
INFO: [Synth 8-6155] done synthesizing module 'mux_bus' (13#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:144]
INFO: [Synth 8-6157] synthesizing module 'Ram' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Ram.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Ram' (14#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Ram.v:4]
INFO: [Synth 8-6157] synthesizing module 'GPO' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPO.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GPO' (15#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPO.v:3]
INFO: [Synth 8-6157] synthesizing module 'Fnd_controller_Mem' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Memory' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (16#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Memory.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'rData' does not match port width (32) of module 'Memory' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:44]
INFO: [Synth 8-6157] synthesizing module 'Fnd_controller' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Fnd_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'ClockDevider' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/ClockDevider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockDevider' (17#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/ClockDevider.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (18#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder2x4' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Decoder2x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder2x4' (19#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Decoder2x4.v:23]
INFO: [Synth 8-6157] synthesizing module 'DigitSplitter' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/DigitSplitter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DigitSplitter' (20#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/DigitSplitter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4X1' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Mux4X1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux4X1' (21#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Mux4X1.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCDtoFND' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/BCDtoFND.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoFND' (22#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/BCDtoFND.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fnd_controller' (23#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/스탑워치 파일/FNDCONTROLLER/Fnd_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fnd_controller_Mem' (24#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/Fnd_controller_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'GPI' [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'GPI' (25#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/GPI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RV32i_MCU' (26#1) [D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 4009.352 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 4009.352 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 4009.352 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4009.352 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/project/Verilog/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/project/Verilog/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4009.352 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Oct 25 15:13:05 2023] Launched synth_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/synth_1/runme.log
[Wed Oct 25 15:13:05 2023] Launched impl_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/impl_1/RV32i_MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Oct 25 15:25:52 2023] Launched synth_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/synth_1/runme.log
[Wed Oct 25 15:25:52 2023] Launched impl_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/Verilog/RISC_V_RV32i_20231025 -GPI/RISC_V_RV32i_20231019.runs/impl_1/RV32i_MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B31B0BA
