*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/student/jswiebocki/VDIC/.dvt/lab03.build
    -F /home/student/jswiebocki/VDIC/lab03/tb/tb.f
        -F /home/student/jswiebocki/VDIC/lab03/tb/../../common/vdic_dut_2023.f
*** Done analyzing build configuration [16 ms] ***
Loaded compile waivers from /home/student/jswiebocki/VDIC/.dvt/waivers.xml for project VDIC

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/jswiebocki/VDIC/common/vdic_dut_2023.svp ...
Done /home/student/jswiebocki/VDIC/common/vdic_dut_2023.svp [9 ms, 183 lines, SystemVerilog_2012] ...
Loading (2) /home/student/jswiebocki/VDIC/lab03/tb/mult_pkg.sv ...
Done /home/student/jswiebocki/VDIC/lab03/tb/mult_pkg.sv [0 ms, 28 lines, SystemVerilog_2012] ...
Loading (3) /home/student/jswiebocki/VDIC/lab03/tb/mult_bfm.sv ...
Done /home/student/jswiebocki/VDIC/lab03/tb/mult_bfm.sv [12 ms, 123 lines, SystemVerilog_2012] ...
Loading (4) /home/student/jswiebocki/VDIC/lab03/tb/tpgen.sv ...
Done /home/student/jswiebocki/VDIC/lab03/tb/tpgen.sv [2 ms, 85 lines, SystemVerilog_2012] ...
Loading (5) /home/student/jswiebocki/VDIC/lab03/tb/coverage.sv ...
Done /home/student/jswiebocki/VDIC/lab03/tb/coverage.sv [2 ms, 180 lines, SystemVerilog_2012] ...
Loading (6) /home/student/jswiebocki/VDIC/lab03/tb/scoreboard.sv ...
Done /home/student/jswiebocki/VDIC/lab03/tb/scoreboard.sv [5 ms, 215 lines, SystemVerilog_2012] ...
Loading (7) /home/student/jswiebocki/VDIC/lab03/tb/top.sv ...
Done /home/student/jswiebocki/VDIC/lab03/tb/top.sv [1 ms, 27 lines, SystemVerilog_2012] ...
*** Done invocation #1 [27 ms] ***
*** Done parsing [LT 13.0 ms, PT 27.0 ms] ***
*** Total number of lines [841] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [42 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [0 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.top
Performing mixed post full build step (MIXED - ELAB) [204 ms] ...
Performing mixed post full build step (MIXED - UNEL) [52 ms] ...
*** Warning: UNELABORATED_MODULE: Module 'work.vdic_dut_2023' is not elaborated
    at line 50 in /home/student/jswiebocki/VDIC/common/vdic_dut_2023.svp [compile index 1]
*** Warning: UNELABORATED_MODULE: Module 'work.scoreboard' is not elaborated
    at line 21 in /home/student/jswiebocki/VDIC/lab03/tb/scoreboard.sv [compile index 6]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'tr' in sequential logic (use non-blocking assignment)
    at line 145 in /home/student/jswiebocki/VDIC/lab03/tb/scoreboard.sv [compile index 6]
Performing mixed post full build step (VLOG - RD) [1 ms] ...
Performing mixed post full build step (VLOG - FSC) [52 ms] ...
Performing mixed post full build step (VLOG - EV) [53 ms] ...
Performing mixed post full build step (VLOG - ELPC) [0 ms] ...
Performing mixed post full build step (VLOG - US) [52 ms] ...
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'clk' is never used in file /home/student/jswiebocki/VDIC/common/vdic_dut_2023.svp at line 51] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'rst_n' is never used in file /home/student/jswiebocki/VDIC/common/vdic_dut_2023.svp at line 52] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'arg_a' is never used in file /home/student/jswiebocki/VDIC/common/vdic_dut_2023.svp at line 53] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'arg_a_parity' is never used in file /home/student/jswiebocki/VDIC/common/vdic_dut_2023.svp at line 54] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'arg_b' is never used in file /home/student/jswiebocki/VDIC/common/vdic_dut_2023.svp at line 55] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'arg_b_parity' is never used in file /home/student/jswiebocki/VDIC/common/vdic_dut_2023.svp at line 56] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'req' is never used in file /home/student/jswiebocki/VDIC/common/vdic_dut_2023.svp at line 57] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'ack' is never used in file /home/student/jswiebocki/VDIC/common/vdic_dut_2023.svp at line 58] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'result' is never used in file /home/student/jswiebocki/VDIC/common/vdic_dut_2023.svp at line 59] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'result_parity' is never used in file /home/student/jswiebocki/VDIC/common/vdic_dut_2023.svp at line 60] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'result_rdy' is never used in file /home/student/jswiebocki/VDIC/common/vdic_dut_2023.svp at line 61] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
Waive [WARNING/DISABLED on project VDIC : SVSM SVSMW : SIGNAL_NEVER_USED: Signal 'arg_parity_error' is never used in file /home/student/jswiebocki/VDIC/common/vdic_dut_2023.svp at line 62] by [Waiver 'SIGNAL_NEVER_USED' to 'DISABLED']
*** Warning: SIGNAL_NEVER_READ: Signal 'arg_a_parity' is never read
    at line 20 in /home/student/jswiebocki/VDIC/lab03/tb/coverage.sv [compile index 5]
*** Warning: SIGNAL_NEVER_READ: Signal 'arg_b_parity' is never read
    at line 22 in /home/student/jswiebocki/VDIC/lab03/tb/coverage.sv [compile index 5]
*** Warning: SIGNAL_RESET_BUT_NOT_DRIVEN: Signal 'tr' is reset but not driven
    at line 93 in /home/student/jswiebocki/VDIC/lab03/tb/scoreboard.sv [compile index 6]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk' is not an input port
    at line 119 in /home/student/jswiebocki/VDIC/lab03/tb/scoreboard.sv [compile index 6]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'req' is not an input port
    at line 120 in /home/student/jswiebocki/VDIC/lab03/tb/scoreboard.sv [compile index 6]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk' is not an input port
    at line 134 in /home/student/jswiebocki/VDIC/lab03/tb/scoreboard.sv [compile index 6]
*** Done mixed mode extension build [507 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [3 ms] ***
*** Total build time [570 ms] ***
Waiver 'Disable by message' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 4 applied to 0 problems
Waiver 'Demote by path' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 8 applied to 0 problems
Waiver 'Promote by path OR message' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 12 applied to 0 problems
Waiver 'Disable by path AND message' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 17 applied to 0 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 21 applied to 1 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 24 applied to 1 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 27 applied to 1 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 30 applied to 1 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 33 applied to 1 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 36 applied to 1 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 39 applied to 1 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 42 applied to 1 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 45 applied to 1 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 48 applied to 1 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 51 applied to 1 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 54 applied to 1 problems
Waiver '_UNELABORATED_MODULE' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 57 applied to 0 problems
Waiver '_INTERNAL_GENERATED_CLOCK' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 60 applied to 0 problems
Waiver '_ASSIGNMENT_BLOCKING' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 63 applied to 0 problems
Waiver '_ASSIGNMENT_BLOCKING' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 66 applied to 0 problems
Waiver '_UNELABORATED_MODULE' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 69 applied to 0 problems
There are 12 waived problems. Check the build log file for details:
/home/student/jswiebocki/VDIC/dvt_build.log
Loaded compile waivers from /home/student/jswiebocki/VDIC/.dvt/waivers.xml for project VDIC
