# ECE485GroupProject

<H3>The aim of this project is to create a simulation of a split L1 Cache for a new 32-bit processor, which can be used concurrently with 3 other processors which share L2 Cache. The system will use MESI protocol.</H3>