Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 20:53:38 2024
| Host         : eecs-digital-27 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
| Design       : design_1_wrapper
| Device       : xczu48dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  | 27975 |     0 |          0 |    425280 |  6.58 |
|   LUT as Logic             | 26324 |     0 |          0 |    425280 |  6.19 |
|   LUT as Memory            |  1651 |     0 |          0 |    213600 |  0.77 |
|     LUT as Distributed RAM |   920 |     0 |            |           |       |
|     LUT as Shift Register  |   731 |     0 |            |           |       |
| CLB Registers              | 28961 |     0 |          0 |    850560 |  3.40 |
|   Register as Flip Flop    | 28961 |     0 |          0 |    850560 |  3.40 |
|   Register as Latch        |     0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |  1189 |     0 |          0 |     53160 |  2.24 |
| F7 Muxes                   |   144 |     0 |          0 |    212640 |  0.07 |
| F8 Muxes                   |    28 |     0 |          0 |    106320 |  0.03 |
| F9 Muxes                   |     0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 113   |          Yes |           - |          Set |
| 478   |          Yes |           - |        Reset |
| 1053  |          Yes |         Set |            - |
| 27317 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   16 |     0 |          0 |      1080 |  1.48 |
|   RAMB36/FIFO*    |   12 |     0 |          0 |      1080 |  1.11 |
|     RAMB36E2 only |   12 |       |            |           |       |
|   RAMB18          |    8 |     0 |          0 |      2160 |  0.37 |
|     RAMB18E2 only |    8 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        80 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  120 |     0 |          0 |      4272 |  2.81 |
|   DSP48E2 only |  120 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |   11 |     0 |          0 |       347 |  3.17 |
| RF_ADC     |    0 |     0 |          4 |         4 |  0.00 |
| RF_DAC     |    0 |     0 |          4 |         4 |  0.00 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    1 |     0 |          0 |       216 |  0.46 |
| BUFGCE_DIV |    0 |     0 |          0 |        32 |  0.00 |
| BUFG_GT    |    2 |     0 |          0 |       312 |  0.64 |
| BUFG_PS    |    1 |     0 |          0 |        72 |  1.39 |
| BUFGCTRL*  |    0 |     0 |          0 |        64 |  0.00 |
| PLL        |    0 |     0 |          0 |        16 |  0.00 |
| MMCM       |    1 |     0 |          0 |         8 | 12.50 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    0 |     0 |          0 |         2 |   0.00 |
| FE              |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |   0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| RFADC           |    4 |     0 |          0 |         4 | 100.00 |
| RFDAC           |    4 |     0 |          0 |         4 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| RFADC_13B4W_M0  |    0 |     0 |          0 |         4 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+--------------+-------+---------------------+
|   Ref Name   |  Used | Functional Category |
+--------------+-------+---------------------+
| FDRE         | 27317 |            Register |
| LUT3         |  9297 |                 CLB |
| LUT6         |  6997 |                 CLB |
| LUT2         |  5758 |                 CLB |
| LUT4         |  4724 |                 CLB |
| LUT5         |  4073 |                 CLB |
| RAMD32       |  1580 |                 CLB |
| LUT1         |  1397 |                 CLB |
| CARRY8       |  1189 |                 CLB |
| FDSE         |  1053 |            Register |
| SRL16E       |   661 |                 CLB |
| FDCE         |   478 |            Register |
| RAMS32       |   228 |                 CLB |
| MUXF7        |   144 |                 CLB |
| DSP48E2      |   120 |          Arithmetic |
| FDPE         |   113 |            Register |
| SRLC32E      |    70 |                 CLB |
| MUXF8        |    28 |                 CLB |
| RAMB36E2     |    12 |            BLOCKRAM |
| OBUF         |    10 |                 I/O |
| RAMB18E2     |     8 |            BLOCKRAM |
| RFDAC        |     4 |            Advanced |
| RFADC        |     4 |            Advanced |
| BUFG_GT_SYNC |     2 |               Clock |
| BUFG_GT      |     2 |               Clock |
| PS8          |     1 |            Advanced |
| MMCME4_ADV   |     1 |               Clock |
| INBUF        |     1 |                 I/O |
| IBUFCTRL     |     1 |              Others |
| BUFG_PS      |     1 |               Clock |
| BUFGCE       |     1 |               Clock |
+--------------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


