Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jan 21 17:25:16 2024
| Host         : Omkar running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file inclinometer_control_sets_placed.rpt
| Design       : inclinometer
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   197 |
|    Minimum number of control sets                        |   197 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   422 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   197 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |    24 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |    80 |
| >= 10 to < 12      |    18 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    46 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             421 |          153 |
| No           | No                    | Yes                    |              30 |            9 |
| No           | Yes                   | No                     |             538 |          205 |
| Yes          | No                    | No                     |             369 |          111 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1653 |          603 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                          Enable Signal                                                                                          |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                       | axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                      |                1 |              1 |         1.00 |
| ~mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                 | mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                       |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                       |                1 |              1 |         1.00 |
|  mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |         1.00 |
|  mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                 |                1 |              1 |         1.00 |
|  mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      | mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                |                1 |              1 |         1.00 |
|  mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |         1.00 |
|  mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |         1.00 |
| ~mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                               |                1 |              1 |         1.00 |
|  mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                 | mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_11                                                                      |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                 |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                 |                1 |              1 |         1.00 |
|  mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |         2.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                         |                                                                                                                                     |                1 |              2 |         2.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                          | axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                      |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                 | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                1 |              4 |         4.00 |
|  mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                     | mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/axi_awready0                                                                                                                                         | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                     |                2 |              4 |         2.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                              | axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                      |                1 |              4 |         4.00 |
|  mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                          | mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                         |                1 |              4 |         4.00 |
| ~mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                 | mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                          | axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                     | axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                      | mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_i_reg_n_0                                                                               |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/axi_arready0                                                                                                                                         | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                      | mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_i_reg_n_0                                                                               |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                 | mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                        |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                   | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                            | axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                2 |              4 |         2.00 |
|  mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                 |                                                                                                                                     |                4 |              4 |         1.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                1 |              5 |         5.00 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              5 |         2.50 |
|  mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                     |                3 |              5 |         1.67 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                3 |              5 |         1.67 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |         3.00 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                3 |              6 |         2.00 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                              |                2 |              6 |         3.00 |
|  mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                    |                                                                                                                                     |                2 |              6 |         3.00 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                      |                4 |              6 |         1.50 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                    |                2 |              6 |         3.00 |
|  clk_wiz_1/inst/clk_out1                        | rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |         6.00 |
|  mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                     |                                                                                                                                     |                2 |              6 |         3.00 |
|  mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                      |                                                                                                                                     |                2 |              6 |         3.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                 | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                2 |              7 |         3.50 |
|  clk_wiz_1/inst/clk_out1                        | axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                1 |              7 |         7.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                2 |              7 |         3.50 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                3 |              8 |         2.67 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                4 |              8 |         2.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                  | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                  | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                4 |              8 |         2.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                3 |              8 |         2.67 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                3 |              8 |         2.67 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                  | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                4 |              8 |         2.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                  | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                  | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                3 |              8 |         2.67 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/p_1_in[23]                                                                                                                                           | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/p_1_in[31]                                                                                                                                           | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                3 |              8 |         2.67 |
|  mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                     |                7 |              8 |         1.14 |
|  clk_wiz_1/inst/clk_out1                        | axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                     |                1 |              8 |         8.00 |
|  mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                              |                                                                                                                                     |                1 |              8 |         8.00 |
|  mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0                                                                                                                     |                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                            | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                2 |              8 |         4.00 |
|  mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                      |                                                                                                                                     |                2 |              8 |         4.00 |
|  mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                  |                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                           | axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                      |                4 |              8 |         2.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                | axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                    | axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                  | axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                               |                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                          | axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                5 |              8 |         1.60 |
|  clk_wiz_1/inst/clk_out1                        | mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                               |                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                               |                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                          | mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                1 |              8 |         8.00 |
| ~mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                     |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                6 |              8 |         1.33 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                3 |              8 |         2.67 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                4 |              8 |         2.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                  | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                3 |              8 |         2.67 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                  | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                6 |              8 |         1.33 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                4 |              8 |         2.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                4 |              8 |         2.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                3 |              8 |         2.67 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                5 |              8 |         1.60 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                  | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                3 |              8 |         2.67 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                3 |              8 |         2.67 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                4 |              8 |         2.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                1 |              8 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                3 |              8 |         2.67 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                          | axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                4 |             10 |         2.50 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |             10 |         2.50 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                 | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |             10 |         3.33 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                 | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |             10 |         3.33 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                     | axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                4 |             10 |         2.50 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                 | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                5 |             10 |         2.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                | axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |                5 |             10 |         2.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                 | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |             10 |         3.33 |
|  mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                          |                                                                                                                                     |                4 |             10 |         2.50 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                  | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                           |                4 |             10 |         2.50 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                 | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                3 |             10 |         3.33 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                 | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                4 |             10 |         2.50 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                 | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                5 |             10 |         2.00 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                 | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |                4 |             10 |         2.50 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                           |                5 |             11 |         2.20 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |             11 |         2.75 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                4 |             11 |         2.75 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                             | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                           |                4 |             11 |         2.75 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                4 |             12 |         3.00 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                   | microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             16 |         2.29 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/p_1_in[7]                                                                                                                                            | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                5 |             16 |         3.20 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/p_1_in[15]                                                                                                                                           | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |                9 |             16 |         1.78 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                8 |             17 |         2.12 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                4 |             19 |         4.75 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             21 |         2.33 |
|  mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                 | mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_5                                                                                          |                5 |             23 |         4.60 |
|  clk_wiz_1/inst/clk_out1                        | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                    | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                           |               11 |             24 |         2.18 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                9 |             27 |         3.00 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                          |                8 |             27 |         3.38 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |               10 |             27 |         2.70 |
|  clk_wiz_1/inst/clk_out1                        | axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                8 |             28 |         3.50 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                9 |             29 |         3.22 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/SSB/clk_cnt[0]_i_1_n_0                                                                   |                8 |             32 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                    | microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               14 |             32 |         2.29 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                     |               10 |             32 |         3.20 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                      | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/SR[0]                                                                              |               32 |             32 |         1.00 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |               13 |             32 |         2.46 |
|  clk_wiz_1/inst/clk_out1                        | axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                  | axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                6 |             32 |         5.33 |
|  clk_wiz_1/inst/clk_out1                        | axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                        | axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                5 |             32 |         6.40 |
|  clk_wiz_1/inst/clk_out1                        | axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                     | axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |               11 |             32 |         2.91 |
|  clk_wiz_1/inst/clk_out1                        | axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                   | axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |               10 |             32 |         3.20 |
|  clk_wiz_1/inst/clk_out1                        | axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                     | axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |               32 |             32 |         1.00 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |               12 |             32 |         2.67 |
|  mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                     |                                                                                                                                     |               10 |             32 |         3.20 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/DB/shift_pb0                                                                             |                9 |             32 |         3.56 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               12 |             32 |         2.67 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_1[0]                                                        | microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               15 |             32 |         2.13 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               10 |             32 |         3.20 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                     |               12 |             32 |         2.67 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                    |               12 |             33 |         2.75 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                     |               11 |             33 |         3.00 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                     |                7 |             34 |         4.86 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                               |               10 |             42 |         4.20 |
|  mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      |                                                                                                                                     |               17 |             47 |         2.76 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]_0[0]                                                                          |                                                                                                                                     |                8 |             64 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                     |               10 |             75 |         7.50 |
|  mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                 |                                                                                                                                     |               31 |             80 |         2.58 |
|  clk_wiz_1/inst/clk_out1                        | nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/DB/shift_pb0                                                                                                                                         |                                                                                                                                     |               21 |             84 |         4.00 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               37 |             90 |         2.43 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                           |                                                                                                                                     |               16 |            128 |         8.00 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 | microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               73 |            157 |         2.15 |
|  clk_wiz_1/inst/clk_out1                        | microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                          | microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               94 |            221 |         2.35 |
|  clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                 |                                                                                                                                     |              122 |            354 |         2.90 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


