// Seed: 3863843456
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input reg id_2,
    output id_3,
    output logic id_4,
    input id_5,
    output reg id_6,
    input id_7,
    output logic id_8
);
  assign id_4 = 1;
  always @(posedge id_7) begin
    id_1 = id_2 && 1;
    #1;
    if (id_2) begin
      #1;
      id_3[1] <= id_5;
      id_6 <= id_2;
    end else begin
      id_1 = 1;
    end
  end
endmodule
