<stg><name>conv3_Pipeline_TY_TX</name>


<trans_list>

<trans id="7698" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6881" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6882" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6883" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6884" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6885" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6886" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6887" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6888" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6889" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6890" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6891" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6892" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6893" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6894" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6895" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6896" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6897" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6898" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6899" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6900" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6901" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6902" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6903" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6904" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6905" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6906" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6907" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6908" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6909" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6910" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6911" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6912" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6913" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6914" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6915" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6916" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6917" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6918" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6919" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6920" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6921" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6922" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6923" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6924" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6925" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6926" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6927" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6928" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6929" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6930" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6931" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6932" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6933" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6934" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6935" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6936" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6937" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6938" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6939" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6940" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6941" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6942" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6943" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6944" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6945" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6946" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6947" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6948" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6949" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6950" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6951" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6952" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6953" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6954" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6955" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6956" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6957" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6958" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6959" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6960" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6961" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6962" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6963" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6964" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6965" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6966" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6967" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6968" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6969" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6970" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6971" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6972" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6973" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6974" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6975" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6976" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6977" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6978" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6979" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6980" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6981" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6982" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6983" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6984" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6985" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6986" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6987" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6988" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6989" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6990" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6991" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6992" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6993" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6994" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6995" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6996" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6997" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6998" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6999" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7000" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7001" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7002" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7003" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7004" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7005" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7006" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7007" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7008" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7009" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7010" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7011" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7012" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7013" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7014" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7015" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7016" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7017" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7018" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7019" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7020" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7021" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7022" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7023" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7024" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7025" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7026" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7027" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7028" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7029" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7030" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7031" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7032" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7033" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7034" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7035" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7036" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7037" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7038" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7039" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7040" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7041" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7042" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7043" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7044" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7045" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7046" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7047" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7048" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7049" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7050" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7051" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7052" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7053" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7054" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7055" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7056" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7057" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7058" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7059" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7060" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7061" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7062" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7063" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7064" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7065" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7066" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7067" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7068" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7069" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7070" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7071" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7072" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7073" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7074" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7075" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7076" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7077" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7078" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7079" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7080" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7081" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7082" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7083" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7084" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7085" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7086" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7087" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7088" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7089" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7090" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7091" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7092" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7093" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7094" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7095" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7096" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7097" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7098" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7099" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7100" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7101" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7102" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7103" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7104" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7105" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7106" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7107" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7108" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7109" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7110" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7111" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7112" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7113" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7114" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7115" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7116" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7117" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7118" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7119" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7120" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7121" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7122" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7123" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7124" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7125" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7126" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7127" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7128" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7129" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7130" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7131" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7132" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7133" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7134" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7135" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7136" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7137" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7138" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7139" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7140" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7141" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7142" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7143" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7144" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7145" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7146" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7147" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7148" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7149" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7150" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7151" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7152" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7153" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7154" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7155" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7156" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7157" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7158" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7159" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7160" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7161" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7162" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7163" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7164" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7165" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7166" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7167" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7168" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7169" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7170" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7171" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7172" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7173" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7174" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7175" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7176" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7177" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7178" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7179" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7180" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7181" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7182" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7183" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7184" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7185" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7186" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7187" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7188" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7189" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7190" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7191" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7192" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7193" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7194" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7195" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7196" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7197" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7198" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7199" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7200" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7201" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7202" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7203" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7204" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7205" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7206" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7207" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7208" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7209" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7210" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7211" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7212" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7213" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7214" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7215" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7216" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7217" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7218" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7219" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7220" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7221" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7222" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7223" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7224" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7225" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7226" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7227" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7228" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7229" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7230" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7231" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7232" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7233" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7234" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7235" from="356" to="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7236" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7237" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7238" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7239" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7240" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7241" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7242" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7243" from="364" to="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7244" from="365" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7245" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7246" from="367" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7247" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7248" from="369" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7249" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7250" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7251" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7252" from="373" to="374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7253" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7254" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7255" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7256" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7257" from="378" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7258" from="379" to="380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7259" from="380" to="381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7260" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7261" from="382" to="383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7262" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7263" from="384" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7264" from="385" to="386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7265" from="386" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7266" from="387" to="388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7267" from="388" to="389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7268" from="389" to="390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7269" from="390" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7270" from="391" to="392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7271" from="392" to="393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7272" from="393" to="394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7273" from="394" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7274" from="395" to="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7275" from="396" to="397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7276" from="397" to="398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7277" from="398" to="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7278" from="399" to="400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7279" from="400" to="401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7280" from="401" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7281" from="402" to="403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7282" from="403" to="404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7283" from="404" to="405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7284" from="405" to="406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7285" from="406" to="407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7286" from="407" to="408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7287" from="408" to="409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7288" from="409" to="410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7289" from="410" to="411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7290" from="411" to="412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7291" from="412" to="413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7292" from="413" to="414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7293" from="414" to="415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7294" from="415" to="416">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7295" from="416" to="417">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7296" from="417" to="418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7297" from="418" to="419">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7298" from="419" to="420">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7299" from="420" to="421">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7300" from="421" to="422">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7301" from="422" to="423">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7302" from="423" to="424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7303" from="424" to="425">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7304" from="425" to="426">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7305" from="426" to="427">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7306" from="427" to="428">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7307" from="428" to="429">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7308" from="429" to="430">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7309" from="430" to="431">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7310" from="431" to="432">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7311" from="432" to="433">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7312" from="433" to="434">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7313" from="434" to="435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7314" from="435" to="436">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7315" from="436" to="437">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7316" from="437" to="438">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7317" from="438" to="439">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7318" from="439" to="440">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7319" from="440" to="441">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7320" from="441" to="442">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7321" from="442" to="443">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7322" from="443" to="444">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7323" from="444" to="445">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7324" from="445" to="446">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7325" from="446" to="447">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7326" from="447" to="448">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7327" from="448" to="449">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7328" from="449" to="450">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7329" from="450" to="451">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7330" from="451" to="452">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7331" from="452" to="453">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7332" from="453" to="454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7333" from="454" to="455">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7334" from="455" to="456">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7335" from="456" to="457">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7336" from="457" to="458">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7337" from="458" to="459">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7338" from="459" to="460">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7339" from="460" to="461">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7340" from="461" to="462">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7341" from="462" to="463">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7342" from="463" to="464">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7343" from="464" to="465">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7344" from="465" to="466">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7345" from="466" to="467">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7346" from="467" to="468">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7347" from="468" to="469">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7348" from="469" to="470">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7349" from="470" to="471">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7350" from="471" to="472">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7351" from="472" to="473">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7352" from="473" to="474">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7353" from="474" to="475">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7354" from="475" to="476">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7355" from="476" to="477">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7356" from="477" to="478">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7357" from="478" to="479">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7358" from="479" to="480">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7359" from="480" to="481">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7360" from="481" to="482">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7361" from="482" to="483">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7362" from="483" to="484">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7363" from="484" to="485">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7364" from="485" to="486">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7365" from="486" to="487">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7366" from="487" to="488">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7367" from="488" to="489">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7368" from="489" to="490">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7369" from="490" to="491">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7370" from="491" to="492">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7371" from="492" to="493">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7372" from="493" to="494">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7373" from="494" to="495">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7374" from="495" to="496">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7375" from="496" to="497">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7376" from="497" to="498">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7377" from="498" to="499">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7378" from="499" to="500">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7379" from="500" to="501">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7380" from="501" to="502">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7381" from="502" to="503">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7382" from="503" to="504">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7383" from="504" to="505">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7384" from="505" to="506">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7385" from="506" to="507">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7386" from="507" to="508">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7387" from="508" to="509">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7388" from="509" to="510">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7389" from="510" to="511">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7390" from="511" to="512">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7391" from="512" to="513">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7392" from="513" to="514">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7393" from="514" to="515">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7394" from="515" to="516">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7395" from="516" to="517">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7396" from="517" to="518">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7397" from="518" to="519">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7398" from="519" to="520">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7399" from="520" to="521">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7400" from="521" to="522">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7401" from="522" to="523">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7402" from="523" to="524">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7403" from="524" to="525">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7404" from="525" to="526">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7405" from="526" to="527">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7406" from="527" to="528">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7407" from="528" to="529">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7408" from="529" to="530">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7409" from="530" to="531">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7410" from="531" to="532">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7411" from="532" to="533">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7412" from="533" to="534">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7413" from="534" to="535">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7414" from="535" to="536">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7415" from="536" to="537">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7416" from="537" to="538">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7417" from="538" to="539">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7418" from="539" to="540">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7419" from="540" to="541">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7420" from="541" to="542">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7421" from="542" to="543">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7422" from="543" to="544">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7423" from="544" to="545">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7424" from="545" to="546">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7425" from="546" to="547">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7426" from="547" to="548">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7427" from="548" to="549">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7428" from="549" to="550">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7429" from="550" to="551">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7430" from="551" to="552">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7431" from="552" to="553">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7432" from="553" to="554">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7433" from="554" to="555">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7434" from="555" to="556">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7435" from="556" to="557">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7436" from="557" to="558">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7437" from="558" to="559">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7438" from="559" to="560">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7439" from="560" to="561">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7440" from="561" to="562">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7441" from="562" to="563">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7442" from="563" to="564">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7443" from="564" to="565">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7444" from="565" to="566">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7445" from="566" to="567">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7446" from="567" to="568">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7447" from="568" to="569">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7448" from="569" to="570">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7449" from="570" to="571">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7450" from="571" to="572">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7451" from="572" to="573">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7452" from="573" to="574">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7453" from="574" to="575">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7454" from="575" to="576">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7455" from="576" to="577">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7456" from="577" to="578">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7457" from="578" to="579">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7458" from="579" to="580">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7459" from="580" to="581">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7460" from="581" to="582">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7461" from="582" to="583">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7462" from="583" to="584">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7463" from="584" to="585">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7464" from="585" to="586">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7465" from="586" to="587">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7466" from="587" to="588">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7467" from="588" to="589">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7468" from="589" to="590">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7469" from="590" to="591">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7470" from="591" to="592">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7471" from="592" to="593">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7472" from="593" to="594">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7473" from="594" to="595">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7474" from="595" to="596">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7475" from="596" to="597">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7476" from="597" to="598">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7477" from="598" to="599">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7478" from="599" to="600">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7479" from="600" to="601">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7480" from="601" to="602">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7481" from="602" to="603">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7482" from="603" to="604">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7483" from="604" to="605">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7484" from="605" to="606">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7485" from="606" to="607">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7486" from="607" to="608">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7487" from="608" to="609">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7488" from="609" to="610">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7489" from="610" to="611">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7490" from="611" to="612">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7491" from="612" to="613">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7492" from="613" to="614">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7493" from="614" to="615">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7494" from="615" to="616">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7495" from="616" to="617">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7496" from="617" to="618">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7497" from="618" to="619">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7498" from="619" to="620">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7499" from="620" to="621">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7500" from="621" to="622">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7501" from="622" to="623">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7502" from="623" to="624">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7503" from="624" to="625">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7504" from="625" to="626">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7505" from="626" to="627">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7506" from="627" to="628">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7507" from="628" to="629">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7508" from="629" to="630">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7509" from="630" to="631">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7510" from="631" to="632">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7511" from="632" to="633">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7512" from="633" to="634">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7513" from="634" to="635">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7514" from="635" to="636">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7515" from="636" to="637">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7516" from="637" to="638">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7517" from="638" to="639">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7518" from="639" to="640">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7519" from="640" to="641">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7520" from="641" to="642">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7521" from="642" to="643">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7522" from="643" to="644">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7523" from="644" to="645">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7524" from="645" to="646">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7525" from="646" to="647">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7526" from="647" to="648">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7527" from="648" to="649">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7528" from="649" to="650">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7529" from="650" to="651">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7530" from="651" to="652">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7531" from="652" to="653">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7532" from="653" to="654">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7533" from="654" to="655">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7534" from="655" to="656">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7535" from="656" to="657">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7536" from="657" to="658">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7537" from="658" to="659">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7538" from="659" to="660">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7539" from="660" to="661">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7540" from="661" to="662">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7541" from="662" to="663">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7542" from="663" to="664">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7543" from="664" to="665">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7544" from="665" to="666">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7545" from="666" to="667">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7546" from="667" to="668">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7547" from="668" to="669">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7548" from="669" to="670">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7549" from="670" to="671">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7550" from="671" to="672">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7551" from="672" to="673">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7552" from="673" to="674">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7553" from="674" to="675">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7554" from="675" to="676">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7555" from="676" to="677">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7556" from="677" to="678">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7557" from="678" to="679">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7558" from="679" to="680">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7559" from="680" to="681">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7560" from="681" to="682">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7561" from="682" to="683">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7562" from="683" to="684">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7563" from="684" to="685">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7564" from="685" to="686">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7565" from="686" to="687">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7566" from="687" to="688">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7567" from="688" to="689">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7568" from="689" to="690">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7569" from="690" to="691">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7570" from="691" to="692">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7571" from="692" to="693">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7572" from="693" to="694">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7573" from="694" to="695">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7574" from="695" to="696">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7575" from="696" to="697">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7576" from="697" to="698">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7577" from="698" to="699">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7578" from="699" to="700">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7579" from="700" to="701">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7580" from="701" to="702">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7581" from="702" to="703">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7582" from="703" to="704">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7583" from="704" to="705">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7584" from="705" to="706">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7585" from="706" to="707">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7586" from="707" to="708">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7587" from="708" to="709">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7588" from="709" to="710">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7589" from="710" to="711">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7590" from="711" to="712">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7591" from="712" to="713">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7592" from="713" to="714">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7593" from="714" to="715">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7594" from="715" to="716">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7595" from="716" to="717">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7596" from="717" to="718">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7597" from="718" to="719">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7598" from="719" to="720">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7599" from="720" to="721">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7600" from="721" to="722">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7601" from="722" to="723">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7602" from="723" to="724">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7603" from="724" to="725">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7604" from="725" to="726">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7605" from="726" to="727">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7606" from="727" to="728">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7607" from="728" to="729">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7608" from="729" to="730">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7609" from="730" to="731">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7610" from="731" to="732">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7611" from="732" to="733">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7612" from="733" to="734">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7613" from="734" to="735">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7614" from="735" to="736">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7615" from="736" to="737">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7616" from="737" to="738">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7617" from="738" to="739">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7618" from="739" to="740">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7619" from="740" to="741">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7620" from="741" to="742">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7621" from="742" to="743">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7622" from="743" to="744">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7623" from="744" to="745">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7624" from="745" to="746">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7625" from="746" to="747">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7626" from="747" to="748">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7627" from="748" to="749">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7628" from="749" to="750">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7629" from="750" to="751">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7630" from="751" to="752">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7631" from="752" to="753">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7632" from="753" to="754">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7633" from="754" to="755">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7634" from="755" to="756">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7635" from="756" to="757">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7636" from="757" to="758">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7637" from="758" to="759">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7638" from="759" to="760">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7639" from="760" to="761">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7640" from="761" to="762">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7641" from="762" to="763">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7642" from="763" to="764">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7643" from="764" to="765">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7644" from="765" to="766">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7645" from="766" to="767">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7646" from="767" to="768">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7647" from="768" to="769">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7648" from="769" to="770">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7649" from="770" to="771">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7650" from="771" to="772">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7651" from="772" to="773">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7652" from="773" to="774">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7653" from="774" to="775">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7654" from="775" to="776">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7655" from="776" to="777">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7656" from="777" to="778">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7657" from="778" to="779">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7658" from="779" to="780">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7659" from="780" to="781">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7660" from="781" to="782">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7661" from="782" to="783">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7662" from="783" to="784">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7663" from="784" to="785">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7664" from="785" to="786">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7665" from="786" to="787">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7666" from="787" to="788">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7667" from="788" to="789">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7668" from="789" to="790">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7669" from="790" to="791">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7670" from="791" to="792">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7671" from="792" to="793">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7672" from="793" to="794">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7673" from="794" to="795">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7674" from="795" to="796">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7675" from="796" to="797">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7676" from="797" to="798">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7677" from="798" to="799">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7678" from="799" to="800">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7679" from="800" to="801">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7680" from="801" to="802">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7681" from="802" to="803">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7682" from="803" to="804">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7683" from="804" to="805">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7684" from="805" to="806">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7685" from="806" to="807">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7686" from="807" to="808">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7687" from="808" to="809">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7688" from="809" to="810">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7689" from="810" to="811">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7690" from="811" to="812">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7691" from="812" to="813">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7692" from="813" to="814">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7693" from="814" to="815">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7694" from="815" to="816">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7695" from="816" to="817">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %tx = alloca i32 1

]]></Node>
<StgValue><ssdm name="tx"/></StgValue>
</operation>

<operation id="821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %ty_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ty_1"/></StgValue>
</operation>

<operation id="822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten270 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten270"/></StgValue>
</operation>

<operation id="823" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:3 %zext_ln58_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln58

]]></Node>
<StgValue><ssdm name="zext_ln58_read"/></StgValue>
</operation>

<operation id="824" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:4 %p_cast27_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_cast27

]]></Node>
<StgValue><ssdm name="p_cast27_read"/></StgValue>
</operation>

<operation id="825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights

]]></Node>
<StgValue><ssdm name="conv3_weights_read"/></StgValue>
</operation>

<operation id="826" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:6 %p_cast37_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_cast37

]]></Node>
<StgValue><ssdm name="p_cast37_read"/></StgValue>
</operation>

<operation id="827" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="12">
<![CDATA[
newFuncRoot:7 %zext_ln58_cast = zext i12 %zext_ln58_read

]]></Node>
<StgValue><ssdm name="zext_ln58_cast"/></StgValue>
</operation>

<operation id="828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="12">
<![CDATA[
newFuncRoot:8 %p_cast27_cast = zext i12 %p_cast27_read

]]></Node>
<StgValue><ssdm name="p_cast27_cast"/></StgValue>
</operation>

<operation id="829" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="12">
<![CDATA[
newFuncRoot:9 %p_cast37_cast = zext i12 %p_cast37_read

]]></Node>
<StgValue><ssdm name="p_cast37_cast"/></StgValue>
</operation>

<operation id="830" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_19, void @empty_20, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="831" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i9 0, i9 %indvar_flatten270

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="832" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i5 0, i5 %ty_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="833" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i5 0, i5 %tx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="834" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %KY

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="835" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
KY:0 %indvar_flatten270_load = load i9 %indvar_flatten270

]]></Node>
<StgValue><ssdm name="indvar_flatten270_load"/></StgValue>
</operation>

<operation id="836" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
KY:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="837" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
KY:2 %icmp_ln58 = icmp_eq  i9 %indvar_flatten270_load, i9 289

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="838" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
KY:3 %add_ln58_1 = add i9 %indvar_flatten270_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln58_1"/></StgValue>
</operation>

<operation id="839" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KY:4 %br_ln58 = br i1 %icmp_ln58, void %for.inc67, void %for.inc73.exitStub

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="840" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc67:0 %tx_load = load i5 %tx

]]></Node>
<StgValue><ssdm name="tx_load"/></StgValue>
</operation>

<operation id="841" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc67:1 %ty_1_load = load i5 %ty_1

]]></Node>
<StgValue><ssdm name="ty_1_load"/></StgValue>
</operation>

<operation id="842" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc67:2 %add_ln58 = add i5 %ty_1_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="843" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc67:5 %icmp_ln59 = icmp_eq  i5 %tx_load, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="844" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc67:6 %select_ln58 = select i1 %icmp_ln59, i5 0, i5 %tx_load

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>

<operation id="845" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc67:7 %select_ln58_1 = select i1 %icmp_ln59, i5 %add_ln58, i5 %ty_1_load

]]></Node>
<StgValue><ssdm name="select_ln58_1"/></StgValue>
</operation>

<operation id="846" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="5">
<![CDATA[
for.inc67:8 %zext_ln72 = zext i5 %select_ln58_1

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="847" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="5">
<![CDATA[
for.inc67:9 %zext_ln72_1 = zext i5 %select_ln58_1

]]></Node>
<StgValue><ssdm name="zext_ln72_1"/></StgValue>
</operation>

<operation id="848" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:10 %mul_ln72 = mul i10 %zext_ln72_1, i10 21

]]></Node>
<StgValue><ssdm name="mul_ln72"/></StgValue>
</operation>

<operation id="849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="10">
<![CDATA[
for.inc67:12 %zext_ln72_3 = zext i10 %mul_ln72

]]></Node>
<StgValue><ssdm name="zext_ln72_3"/></StgValue>
</operation>

<operation id="850" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:13 %add_ln72_160 = add i11 %zext_ln72_3, i11 441

]]></Node>
<StgValue><ssdm name="add_ln72_160"/></StgValue>
</operation>

<operation id="851" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc67:20 %tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln58_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="852" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc67:21 %empty = add i9 %tmp_4, i9 %zext_ln72

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="853" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="5">
<![CDATA[
for.inc67:23 %zext_ln72_4 = zext i5 %select_ln58

]]></Node>
<StgValue><ssdm name="zext_ln72_4"/></StgValue>
</operation>

<operation id="854" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="5">
<![CDATA[
for.inc67:25 %zext_ln72_6 = zext i5 %select_ln58

]]></Node>
<StgValue><ssdm name="zext_ln72_6"/></StgValue>
</operation>

<operation id="855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="5">
<![CDATA[
for.inc67:26 %zext_ln72_7 = zext i5 %select_ln58

]]></Node>
<StgValue><ssdm name="zext_ln72_7"/></StgValue>
</operation>

<operation id="856" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:27 %add_ln72_167 = add i10 %mul_ln72, i10 %zext_ln72_7

]]></Node>
<StgValue><ssdm name="add_ln72_167"/></StgValue>
</operation>

<operation id="857" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:28 %zext_ln72_8 = zext i10 %add_ln72_167

]]></Node>
<StgValue><ssdm name="zext_ln72_8"/></StgValue>
</operation>

<operation id="858" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:29 %input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_8

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr"/></StgValue>
</operation>

<operation id="859" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:30 %add_ln72_168 = add i11 %add_ln72_160, i11 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_168"/></StgValue>
</operation>

<operation id="860" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:31 %zext_ln72_9 = zext i11 %add_ln72_168

]]></Node>
<StgValue><ssdm name="zext_ln72_9"/></StgValue>
</operation>

<operation id="861" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:32 %input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_9

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_1"/></StgValue>
</operation>

<operation id="862" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc67:52 %empty_53 = add i9 %empty, i9 %zext_ln72_4

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="863" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="9">
<![CDATA[
for.inc67:53 %p_cast21 = zext i9 %empty_53

]]></Node>
<StgValue><ssdm name="p_cast21"/></StgValue>
</operation>

<operation id="864" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:54 %output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast21

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_addr"/></StgValue>
</operation>

<operation id="865" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="9">
<![CDATA[
for.inc67:56 %output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_load"/></StgValue>
</operation>

<operation id="866" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:76 %empty_61 = add i64 %zext_ln58_cast, i64 %conv3_weights_read

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="867" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:77 %trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_61, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="868" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:105 %input_fm_buffer_load = load i12 %input_fm_buffer_addr

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load"/></StgValue>
</operation>

<operation id="869" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:112 %input_fm_buffer_load_1 = load i12 %input_fm_buffer_addr_1

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_1"/></StgValue>
</operation>

<operation id="870" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2614 %store_ln59 = store i9 %add_ln58_1, i9 %indvar_flatten270

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="871" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2615 %store_ln59 = store i5 %select_ln58_1, i5 %ty_1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="872" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:14 %add_ln72_161 = add i11 %zext_ln72_3, i11 882

]]></Node>
<StgValue><ssdm name="add_ln72_161"/></StgValue>
</operation>

<operation id="873" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:15 %add_ln72_162 = add i11 %zext_ln72_3, i11 1323

]]></Node>
<StgValue><ssdm name="add_ln72_162"/></StgValue>
</operation>

<operation id="874" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:33 %add_ln72_169 = add i11 %add_ln72_161, i11 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_169"/></StgValue>
</operation>

<operation id="875" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:34 %zext_ln72_10 = zext i11 %add_ln72_169

]]></Node>
<StgValue><ssdm name="zext_ln72_10"/></StgValue>
</operation>

<operation id="876" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:35 %input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_10

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_2"/></StgValue>
</operation>

<operation id="877" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:36 %add_ln72_170 = add i11 %add_ln72_162, i11 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_170"/></StgValue>
</operation>

<operation id="878" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:37 %zext_ln72_11 = zext i11 %add_ln72_170

]]></Node>
<StgValue><ssdm name="zext_ln72_11"/></StgValue>
</operation>

<operation id="879" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:38 %input_fm_buffer_addr_3 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_11

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_3"/></StgValue>
</operation>

<operation id="880" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="9">
<![CDATA[
for.inc67:56 %output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_load"/></StgValue>
</operation>

<operation id="881" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc67:73 %tmp15 = add i13 %p_cast27_cast, i13 7592

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="882" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="13">
<![CDATA[
for.inc67:74 %tmp15_cast = sext i13 %tmp15

]]></Node>
<StgValue><ssdm name="tmp15_cast"/></StgValue>
</operation>

<operation id="883" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:75 %empty_60 = add i64 %tmp15_cast, i64 %conv3_weights_read

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="884" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:78 %sext_ln63 = sext i62 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln63"/></StgValue>
</operation>

<operation id="885" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:80 %trunc_ln63_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_60, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_1"/></StgValue>
</operation>

<operation id="886" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:101 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln63

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="887" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:102 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="888" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:105 %input_fm_buffer_load = load i12 %input_fm_buffer_addr

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load"/></StgValue>
</operation>

<operation id="889" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:112 %input_fm_buffer_load_1 = load i12 %input_fm_buffer_addr_1

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_1"/></StgValue>
</operation>

<operation id="890" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:119 %input_fm_buffer_load_2 = load i12 %input_fm_buffer_addr_2

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_2"/></StgValue>
</operation>

<operation id="891" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:126 %input_fm_buffer_load_3 = load i12 %input_fm_buffer_addr_3

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_3"/></StgValue>
</operation>

<operation id="892" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc67:569 %empty_70 = add i5 %select_ln58_1, i5 1

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="893" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="10" op_0_bw="5">
<![CDATA[
for.inc67:570 %zext_ln72_60 = zext i5 %empty_70

]]></Node>
<StgValue><ssdm name="zext_ln72_60"/></StgValue>
</operation>

<operation id="894" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:571 %mul_ln72_1 = mul i10 %zext_ln72_60, i10 21

]]></Node>
<StgValue><ssdm name="mul_ln72_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="895" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="10">
<![CDATA[
for.inc67:11 %zext_ln72_2 = zext i10 %mul_ln72

]]></Node>
<StgValue><ssdm name="zext_ln72_2"/></StgValue>
</operation>

<operation id="896" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:16 %add_ln72_163 = add i12 %zext_ln72_2, i12 1764

]]></Node>
<StgValue><ssdm name="add_ln72_163"/></StgValue>
</operation>

<operation id="897" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:17 %add_ln72_164 = add i12 %zext_ln72_2, i12 2205

]]></Node>
<StgValue><ssdm name="add_ln72_164"/></StgValue>
</operation>

<operation id="898" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="5">
<![CDATA[
for.inc67:24 %zext_ln72_5 = zext i5 %select_ln58

]]></Node>
<StgValue><ssdm name="zext_ln72_5"/></StgValue>
</operation>

<operation id="899" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:39 %add_ln72_171 = add i12 %add_ln72_163, i12 %zext_ln72_5

]]></Node>
<StgValue><ssdm name="add_ln72_171"/></StgValue>
</operation>

<operation id="900" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:40 %zext_ln72_12 = zext i12 %add_ln72_171

]]></Node>
<StgValue><ssdm name="zext_ln72_12"/></StgValue>
</operation>

<operation id="901" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:41 %input_fm_buffer_addr_4 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_12

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_4"/></StgValue>
</operation>

<operation id="902" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:42 %add_ln72_172 = add i12 %add_ln72_164, i12 %zext_ln72_5

]]></Node>
<StgValue><ssdm name="add_ln72_172"/></StgValue>
</operation>

<operation id="903" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:43 %zext_ln72_13 = zext i12 %add_ln72_172

]]></Node>
<StgValue><ssdm name="zext_ln72_13"/></StgValue>
</operation>

<operation id="904" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:44 %input_fm_buffer_addr_5 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_13

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_5"/></StgValue>
</operation>

<operation id="905" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc67:70 %tmp14 = add i13 %p_cast27_cast, i13 7692

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="906" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="13">
<![CDATA[
for.inc67:71 %tmp14_cast = sext i13 %tmp14

]]></Node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="907" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:72 %empty_59 = add i64 %tmp14_cast, i64 %conv3_weights_read

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="908" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:81 %sext_ln63_1 = sext i62 %trunc_ln63_1

]]></Node>
<StgValue><ssdm name="sext_ln63_1"/></StgValue>
</operation>

<operation id="909" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:83 %trunc_ln63_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_59, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_2"/></StgValue>
</operation>

<operation id="910" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:102 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="911" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:108 %gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln63_1

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="912" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:109 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="913" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:119 %input_fm_buffer_load_2 = load i12 %input_fm_buffer_addr_2

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_2"/></StgValue>
</operation>

<operation id="914" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:126 %input_fm_buffer_load_3 = load i12 %input_fm_buffer_addr_3

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_3"/></StgValue>
</operation>

<operation id="915" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:133 %input_fm_buffer_load_4 = load i12 %input_fm_buffer_addr_4

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_4"/></StgValue>
</operation>

<operation id="916" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:140 %input_fm_buffer_load_5 = load i12 %input_fm_buffer_addr_5

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_5"/></StgValue>
</operation>

<operation id="917" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc67:1082 %empty_79 = add i5 %select_ln58_1, i5 2

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="918" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="10" op_0_bw="5">
<![CDATA[
for.inc67:1083 %zext_ln72_103 = zext i5 %empty_79

]]></Node>
<StgValue><ssdm name="zext_ln72_103"/></StgValue>
</operation>

<operation id="919" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:1084 %mul_ln72_2 = mul i10 %zext_ln72_103, i10 21

]]></Node>
<StgValue><ssdm name="mul_ln72_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="920" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:18 %add_ln72_165 = add i12 %zext_ln72_2, i12 2646

]]></Node>
<StgValue><ssdm name="add_ln72_165"/></StgValue>
</operation>

<operation id="921" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:19 %add_ln72_166 = add i11 %zext_ln72_3, i11 1039

]]></Node>
<StgValue><ssdm name="add_ln72_166"/></StgValue>
</operation>

<operation id="922" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:45 %add_ln72_173 = add i12 %add_ln72_165, i12 %zext_ln72_5

]]></Node>
<StgValue><ssdm name="add_ln72_173"/></StgValue>
</operation>

<operation id="923" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:46 %zext_ln72_14 = zext i12 %add_ln72_173

]]></Node>
<StgValue><ssdm name="zext_ln72_14"/></StgValue>
</operation>

<operation id="924" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:47 %input_fm_buffer_addr_6 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_14

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_6"/></StgValue>
</operation>

<operation id="925" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:48 %add_ln72_174 = add i11 %add_ln72_166, i11 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_174"/></StgValue>
</operation>

<operation id="926" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:49 %sext_ln72_165 = sext i11 %add_ln72_174

]]></Node>
<StgValue><ssdm name="sext_ln72_165"/></StgValue>
</operation>

<operation id="927" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:50 %zext_ln72_15 = zext i12 %sext_ln72_165

]]></Node>
<StgValue><ssdm name="zext_ln72_15"/></StgValue>
</operation>

<operation id="928" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:51 %input_fm_buffer_addr_7 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_15

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_7"/></StgValue>
</operation>

<operation id="929" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc67:67 %tmp13 = add i13 %p_cast27_cast, i13 7792

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="930" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="13">
<![CDATA[
for.inc67:68 %tmp13_cast = sext i13 %tmp13

]]></Node>
<StgValue><ssdm name="tmp13_cast"/></StgValue>
</operation>

<operation id="931" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:69 %empty_58 = add i64 %tmp13_cast, i64 %conv3_weights_read

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="932" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:84 %sext_ln63_2 = sext i62 %trunc_ln63_2

]]></Node>
<StgValue><ssdm name="sext_ln63_2"/></StgValue>
</operation>

<operation id="933" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:86 %trunc_ln63_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_58, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_3"/></StgValue>
</operation>

<operation id="934" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:102 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="935" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:109 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="936" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:115 %gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln63_2

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="937" st_id="4" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:116 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="938" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:133 %input_fm_buffer_load_4 = load i12 %input_fm_buffer_addr_4

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_4"/></StgValue>
</operation>

<operation id="939" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:140 %input_fm_buffer_load_5 = load i12 %input_fm_buffer_addr_5

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_5"/></StgValue>
</operation>

<operation id="940" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:147 %input_fm_buffer_load_6 = load i12 %input_fm_buffer_addr_6

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_6"/></StgValue>
</operation>

<operation id="941" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:154 %input_fm_buffer_load_7 = load i12 %input_fm_buffer_addr_7

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_7"/></StgValue>
</operation>

<operation id="942" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc67:1595 %empty_88 = add i5 %select_ln58_1, i5 3

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="943" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="10" op_0_bw="5">
<![CDATA[
for.inc67:1596 %zext_ln72_146 = zext i5 %empty_88

]]></Node>
<StgValue><ssdm name="zext_ln72_146"/></StgValue>
</operation>

<operation id="944" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:1597 %mul_ln72_3 = mul i10 %zext_ln72_146, i10 21

]]></Node>
<StgValue><ssdm name="mul_ln72_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="945" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc67:64 %tmp12 = add i13 %p_cast27_cast, i13 7892

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="946" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="13">
<![CDATA[
for.inc67:65 %tmp12_cast = sext i13 %tmp12

]]></Node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="947" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:66 %empty_57 = add i64 %tmp12_cast, i64 %conv3_weights_read

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="948" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:87 %sext_ln63_3 = sext i62 %trunc_ln63_3

]]></Node>
<StgValue><ssdm name="sext_ln63_3"/></StgValue>
</operation>

<operation id="949" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:89 %trunc_ln63_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_57, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_4"/></StgValue>
</operation>

<operation id="950" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:102 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="951" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:109 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="952" st_id="5" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:116 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="953" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:122 %gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln63_3

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="954" st_id="5" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:123 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="955" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:147 %input_fm_buffer_load_6 = load i12 %input_fm_buffer_addr_6

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_6"/></StgValue>
</operation>

<operation id="956" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:154 %input_fm_buffer_load_7 = load i12 %input_fm_buffer_addr_7

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_7"/></StgValue>
</operation>

<operation id="957" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc67:157 %add_ln67 = add i5 %select_ln58, i5 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="958" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="5">
<![CDATA[
for.inc67:159 %zext_ln72_17 = zext i5 %add_ln67

]]></Node>
<StgValue><ssdm name="zext_ln72_17"/></StgValue>
</operation>

<operation id="959" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="5">
<![CDATA[
for.inc67:160 %zext_ln72_18 = zext i5 %add_ln67

]]></Node>
<StgValue><ssdm name="zext_ln72_18"/></StgValue>
</operation>

<operation id="960" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:161 %add_ln72_175 = add i10 %mul_ln72, i10 %zext_ln72_18

]]></Node>
<StgValue><ssdm name="add_ln72_175"/></StgValue>
</operation>

<operation id="961" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:162 %zext_ln72_19 = zext i10 %add_ln72_175

]]></Node>
<StgValue><ssdm name="zext_ln72_19"/></StgValue>
</operation>

<operation id="962" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:163 %input_fm_buffer_addr_8 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_19

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_8"/></StgValue>
</operation>

<operation id="963" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:164 %add_ln72_176 = add i11 %add_ln72_160, i11 %zext_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_176"/></StgValue>
</operation>

<operation id="964" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:165 %zext_ln72_20 = zext i11 %add_ln72_176

]]></Node>
<StgValue><ssdm name="zext_ln72_20"/></StgValue>
</operation>

<operation id="965" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:166 %input_fm_buffer_addr_9 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_20

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_9"/></StgValue>
</operation>

<operation id="966" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:192 %input_fm_buffer_load_8 = load i12 %input_fm_buffer_addr_8

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_8"/></StgValue>
</operation>

<operation id="967" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:201 %input_fm_buffer_load_9 = load i12 %input_fm_buffer_addr_9

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_9"/></StgValue>
</operation>

<operation id="968" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc67:2108 %empty_97 = add i5 %select_ln58_1, i5 4

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="969" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="10" op_0_bw="5">
<![CDATA[
for.inc67:2109 %zext_ln72_189 = zext i5 %empty_97

]]></Node>
<StgValue><ssdm name="zext_ln72_189"/></StgValue>
</operation>

<operation id="970" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:2110 %mul_ln72_4 = mul i10 %zext_ln72_189, i10 21

]]></Node>
<StgValue><ssdm name="mul_ln72_4"/></StgValue>
</operation>

<operation id="971" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2616 %store_ln59 = store i5 %add_ln67, i5 %tx

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="972" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc67:61 %tmp11 = add i13 %p_cast27_cast, i13 7992

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="973" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="13">
<![CDATA[
for.inc67:62 %tmp11_cast = sext i13 %tmp11

]]></Node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="974" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:63 %empty_56 = add i64 %tmp11_cast, i64 %conv3_weights_read

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="975" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:90 %sext_ln63_4 = sext i62 %trunc_ln63_4

]]></Node>
<StgValue><ssdm name="sext_ln63_4"/></StgValue>
</operation>

<operation id="976" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:92 %trunc_ln63_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_56, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_5"/></StgValue>
</operation>

<operation id="977" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:102 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="978" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:109 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="979" st_id="6" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:116 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="980" st_id="6" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:123 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="981" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:129 %gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln63_4

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>

<operation id="982" st_id="6" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:130 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="983" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:167 %add_ln72_177 = add i11 %add_ln72_161, i11 %zext_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_177"/></StgValue>
</operation>

<operation id="984" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:168 %zext_ln72_21 = zext i11 %add_ln72_177

]]></Node>
<StgValue><ssdm name="zext_ln72_21"/></StgValue>
</operation>

<operation id="985" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:169 %input_fm_buffer_addr_10 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_21

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_10"/></StgValue>
</operation>

<operation id="986" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:170 %add_ln72_178 = add i11 %add_ln72_162, i11 %zext_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_178"/></StgValue>
</operation>

<operation id="987" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:171 %zext_ln72_22 = zext i11 %add_ln72_178

]]></Node>
<StgValue><ssdm name="zext_ln72_22"/></StgValue>
</operation>

<operation id="988" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:172 %input_fm_buffer_addr_11 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_22

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_11"/></StgValue>
</operation>

<operation id="989" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:192 %input_fm_buffer_load_8 = load i12 %input_fm_buffer_addr_8

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_8"/></StgValue>
</operation>

<operation id="990" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:201 %input_fm_buffer_load_9 = load i12 %input_fm_buffer_addr_9

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_9"/></StgValue>
</operation>

<operation id="991" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:210 %input_fm_buffer_load_10 = load i12 %input_fm_buffer_addr_10

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_10"/></StgValue>
</operation>

<operation id="992" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:219 %input_fm_buffer_load_11 = load i12 %input_fm_buffer_addr_11

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="993" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc67:58 %tmp10 = add i13 %p_cast27_cast, i13 8092

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="994" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="13">
<![CDATA[
for.inc67:59 %tmp10_cast = sext i13 %tmp10

]]></Node>
<StgValue><ssdm name="tmp10_cast"/></StgValue>
</operation>

<operation id="995" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:60 %empty_55 = add i64 %tmp10_cast, i64 %conv3_weights_read

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="996" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:93 %sext_ln63_5 = sext i62 %trunc_ln63_5

]]></Node>
<StgValue><ssdm name="sext_ln63_5"/></StgValue>
</operation>

<operation id="997" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:95 %trunc_ln63_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_55, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_6"/></StgValue>
</operation>

<operation id="998" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:102 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="999" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:109 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1000" st_id="7" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:116 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1001" st_id="7" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:123 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1002" st_id="7" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:130 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1003" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:136 %gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln63_5

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>

<operation id="1004" st_id="7" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:137 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1005" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="5">
<![CDATA[
for.inc67:158 %zext_ln72_16 = zext i5 %add_ln67

]]></Node>
<StgValue><ssdm name="zext_ln72_16"/></StgValue>
</operation>

<operation id="1006" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:173 %add_ln72_179 = add i12 %add_ln72_163, i12 %zext_ln72_16

]]></Node>
<StgValue><ssdm name="add_ln72_179"/></StgValue>
</operation>

<operation id="1007" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:174 %zext_ln72_23 = zext i12 %add_ln72_179

]]></Node>
<StgValue><ssdm name="zext_ln72_23"/></StgValue>
</operation>

<operation id="1008" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:175 %input_fm_buffer_addr_12 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_23

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_12"/></StgValue>
</operation>

<operation id="1009" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:176 %add_ln72_180 = add i12 %add_ln72_164, i12 %zext_ln72_16

]]></Node>
<StgValue><ssdm name="add_ln72_180"/></StgValue>
</operation>

<operation id="1010" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:177 %zext_ln72_24 = zext i12 %add_ln72_180

]]></Node>
<StgValue><ssdm name="zext_ln72_24"/></StgValue>
</operation>

<operation id="1011" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:178 %input_fm_buffer_addr_13 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_24

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_13"/></StgValue>
</operation>

<operation id="1012" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:210 %input_fm_buffer_load_10 = load i12 %input_fm_buffer_addr_10

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_10"/></StgValue>
</operation>

<operation id="1013" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:219 %input_fm_buffer_load_11 = load i12 %input_fm_buffer_addr_11

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_11"/></StgValue>
</operation>

<operation id="1014" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:228 %input_fm_buffer_load_12 = load i12 %input_fm_buffer_addr_12

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_12"/></StgValue>
</operation>

<operation id="1015" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:237 %input_fm_buffer_load_13 = load i12 %input_fm_buffer_addr_13

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="1016" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:57 %empty_54 = add i64 %p_cast37_cast, i64 %conv3_weights_read

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="1017" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:96 %sext_ln63_6 = sext i62 %trunc_ln63_6

]]></Node>
<StgValue><ssdm name="sext_ln63_6"/></StgValue>
</operation>

<operation id="1018" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:98 %trunc_ln63_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_54, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_7"/></StgValue>
</operation>

<operation id="1019" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:102 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1020" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:109 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1021" st_id="8" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:116 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1022" st_id="8" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:123 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1023" st_id="8" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:130 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1024" st_id="8" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:137 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1025" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:143 %gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln63_6

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>

<operation id="1026" st_id="8" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:144 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1027" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:179 %add_ln72_181 = add i12 %add_ln72_165, i12 %zext_ln72_16

]]></Node>
<StgValue><ssdm name="add_ln72_181"/></StgValue>
</operation>

<operation id="1028" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:180 %zext_ln72_25 = zext i12 %add_ln72_181

]]></Node>
<StgValue><ssdm name="zext_ln72_25"/></StgValue>
</operation>

<operation id="1029" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:181 %input_fm_buffer_addr_14 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_25

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_14"/></StgValue>
</operation>

<operation id="1030" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:182 %add_ln72_182 = add i11 %add_ln72_166, i11 %zext_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_182"/></StgValue>
</operation>

<operation id="1031" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:183 %sext_ln72_166 = sext i11 %add_ln72_182

]]></Node>
<StgValue><ssdm name="sext_ln72_166"/></StgValue>
</operation>

<operation id="1032" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:184 %zext_ln72_26 = zext i12 %sext_ln72_166

]]></Node>
<StgValue><ssdm name="zext_ln72_26"/></StgValue>
</operation>

<operation id="1033" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:185 %input_fm_buffer_addr_15 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_26

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_15"/></StgValue>
</operation>

<operation id="1034" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:228 %input_fm_buffer_load_12 = load i12 %input_fm_buffer_addr_12

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_12"/></StgValue>
</operation>

<operation id="1035" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:237 %input_fm_buffer_load_13 = load i12 %input_fm_buffer_addr_13

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_13"/></StgValue>
</operation>

<operation id="1036" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:246 %input_fm_buffer_load_14 = load i12 %input_fm_buffer_addr_14

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_14"/></StgValue>
</operation>

<operation id="1037" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:255 %input_fm_buffer_load_15 = load i12 %input_fm_buffer_addr_15

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="1038" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:79 %sext_ln63_40 = sext i62 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln63_40"/></StgValue>
</operation>

<operation id="1039" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:99 %sext_ln63_7 = sext i62 %trunc_ln63_7

]]></Node>
<StgValue><ssdm name="sext_ln63_7"/></StgValue>
</operation>

<operation id="1040" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:102 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1041" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:109 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1042" st_id="9" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:116 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1043" st_id="9" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:123 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1044" st_id="9" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:130 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1045" st_id="9" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:137 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1046" st_id="9" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:144 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1047" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:150 %gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln63_7

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>

<operation id="1048" st_id="9" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:151 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1049" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:186 %add_ln72 = add i63 %sext_ln63_40, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="1050" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:187 %sext_ln72_1 = sext i63 %add_ln72

]]></Node>
<StgValue><ssdm name="sext_ln72_1"/></StgValue>
</operation>

<operation id="1051" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:188 %gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln72_1

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>

<operation id="1052" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:246 %input_fm_buffer_load_14 = load i12 %input_fm_buffer_addr_14

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_14"/></StgValue>
</operation>

<operation id="1053" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:255 %input_fm_buffer_load_15 = load i12 %input_fm_buffer_addr_15

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_15"/></StgValue>
</operation>

<operation id="1054" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc67:258 %add_ln67_1 = add i5 %select_ln58, i5 2

]]></Node>
<StgValue><ssdm name="add_ln67_1"/></StgValue>
</operation>

<operation id="1055" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="5">
<![CDATA[
for.inc67:260 %zext_ln72_28 = zext i5 %add_ln67_1

]]></Node>
<StgValue><ssdm name="zext_ln72_28"/></StgValue>
</operation>

<operation id="1056" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="5">
<![CDATA[
for.inc67:261 %zext_ln72_29 = zext i5 %add_ln67_1

]]></Node>
<StgValue><ssdm name="zext_ln72_29"/></StgValue>
</operation>

<operation id="1057" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:262 %add_ln72_183 = add i10 %mul_ln72, i10 %zext_ln72_29

]]></Node>
<StgValue><ssdm name="add_ln72_183"/></StgValue>
</operation>

<operation id="1058" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:263 %zext_ln72_30 = zext i10 %add_ln72_183

]]></Node>
<StgValue><ssdm name="zext_ln72_30"/></StgValue>
</operation>

<operation id="1059" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:264 %input_fm_buffer_addr_16 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_30

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_16"/></StgValue>
</operation>

<operation id="1060" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:265 %add_ln72_184 = add i11 %add_ln72_160, i11 %zext_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_184"/></StgValue>
</operation>

<operation id="1061" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:266 %zext_ln72_31 = zext i11 %add_ln72_184

]]></Node>
<StgValue><ssdm name="zext_ln72_31"/></StgValue>
</operation>

<operation id="1062" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:267 %input_fm_buffer_addr_17 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_31

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_17"/></StgValue>
</operation>

<operation id="1063" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:293 %input_fm_buffer_load_16 = load i12 %input_fm_buffer_addr_16

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_16"/></StgValue>
</operation>

<operation id="1064" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:302 %input_fm_buffer_load_17 = load i12 %input_fm_buffer_addr_17

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="1065" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:82 %sext_ln63_41 = sext i62 %trunc_ln63_1

]]></Node>
<StgValue><ssdm name="sext_ln63_41"/></StgValue>
</operation>

<operation id="1066" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc67:103 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="1067" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:109 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1068" st_id="10" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:116 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1069" st_id="10" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:123 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1070" st_id="10" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:130 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1071" st_id="10" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:137 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1072" st_id="10" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:144 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1073" st_id="10" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:151 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1074" st_id="10" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:189 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1075" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:195 %add_ln72_1 = add i63 %sext_ln63_41, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_1"/></StgValue>
</operation>

<operation id="1076" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:196 %sext_ln72_2 = sext i63 %add_ln72_1

]]></Node>
<StgValue><ssdm name="sext_ln72_2"/></StgValue>
</operation>

<operation id="1077" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:197 %gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln72_2

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>

<operation id="1078" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:268 %add_ln72_185 = add i11 %add_ln72_161, i11 %zext_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_185"/></StgValue>
</operation>

<operation id="1079" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:269 %zext_ln72_32 = zext i11 %add_ln72_185

]]></Node>
<StgValue><ssdm name="zext_ln72_32"/></StgValue>
</operation>

<operation id="1080" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:270 %input_fm_buffer_addr_18 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_32

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_18"/></StgValue>
</operation>

<operation id="1081" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:271 %add_ln72_186 = add i11 %add_ln72_162, i11 %zext_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_186"/></StgValue>
</operation>

<operation id="1082" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:272 %zext_ln72_33 = zext i11 %add_ln72_186

]]></Node>
<StgValue><ssdm name="zext_ln72_33"/></StgValue>
</operation>

<operation id="1083" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:273 %input_fm_buffer_addr_19 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_33

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_19"/></StgValue>
</operation>

<operation id="1084" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:293 %input_fm_buffer_load_16 = load i12 %input_fm_buffer_addr_16

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_16"/></StgValue>
</operation>

<operation id="1085" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:302 %input_fm_buffer_load_17 = load i12 %input_fm_buffer_addr_17

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_17"/></StgValue>
</operation>

<operation id="1086" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:311 %input_fm_buffer_load_18 = load i12 %input_fm_buffer_addr_18

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_18"/></StgValue>
</operation>

<operation id="1087" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:320 %input_fm_buffer_load_19 = load i12 %input_fm_buffer_addr_19

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="1088" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:85 %sext_ln63_42 = sext i62 %trunc_ln63_2

]]></Node>
<StgValue><ssdm name="sext_ln63_42"/></StgValue>
</operation>

<operation id="1089" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:104 %bitcast_ln72 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72"/></StgValue>
</operation>

<operation id="1090" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:106 %mul = fmul i32 %bitcast_ln72, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="1091" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:110 %gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>

<operation id="1092" st_id="11" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:116 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1093" st_id="11" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:123 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1094" st_id="11" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:130 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1095" st_id="11" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:137 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1096" st_id="11" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:144 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1097" st_id="11" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:151 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1098" st_id="11" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:189 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1099" st_id="11" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:198 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1100" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:204 %add_ln72_2 = add i63 %sext_ln63_42, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_2"/></StgValue>
</operation>

<operation id="1101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:205 %sext_ln72_3 = sext i63 %add_ln72_2

]]></Node>
<StgValue><ssdm name="sext_ln72_3"/></StgValue>
</operation>

<operation id="1102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:206 %gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln72_3

]]></Node>
<StgValue><ssdm name="gmem_addr_12"/></StgValue>
</operation>

<operation id="1103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="5">
<![CDATA[
for.inc67:259 %zext_ln72_27 = zext i5 %add_ln67_1

]]></Node>
<StgValue><ssdm name="zext_ln72_27"/></StgValue>
</operation>

<operation id="1104" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:274 %add_ln72_187 = add i12 %add_ln72_163, i12 %zext_ln72_27

]]></Node>
<StgValue><ssdm name="add_ln72_187"/></StgValue>
</operation>

<operation id="1105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:275 %zext_ln72_34 = zext i12 %add_ln72_187

]]></Node>
<StgValue><ssdm name="zext_ln72_34"/></StgValue>
</operation>

<operation id="1106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:276 %input_fm_buffer_addr_20 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_34

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_20"/></StgValue>
</operation>

<operation id="1107" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:277 %add_ln72_188 = add i12 %add_ln72_164, i12 %zext_ln72_27

]]></Node>
<StgValue><ssdm name="add_ln72_188"/></StgValue>
</operation>

<operation id="1108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:278 %zext_ln72_35 = zext i12 %add_ln72_188

]]></Node>
<StgValue><ssdm name="zext_ln72_35"/></StgValue>
</operation>

<operation id="1109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:279 %input_fm_buffer_addr_21 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_35

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_21"/></StgValue>
</operation>

<operation id="1110" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:311 %input_fm_buffer_load_18 = load i12 %input_fm_buffer_addr_18

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_18"/></StgValue>
</operation>

<operation id="1111" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:320 %input_fm_buffer_load_19 = load i12 %input_fm_buffer_addr_19

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_19"/></StgValue>
</operation>

<operation id="1112" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:329 %input_fm_buffer_load_20 = load i12 %input_fm_buffer_addr_20

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_20"/></StgValue>
</operation>

<operation id="1113" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:338 %input_fm_buffer_load_21 = load i12 %input_fm_buffer_addr_21

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="1114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:88 %sext_ln63_43 = sext i62 %trunc_ln63_3

]]></Node>
<StgValue><ssdm name="sext_ln63_43"/></StgValue>
</operation>

<operation id="1115" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:106 %mul = fmul i32 %bitcast_ln72, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="1116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:111 %bitcast_ln72_1 = bitcast i32 %gmem_addr_3_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_1"/></StgValue>
</operation>

<operation id="1117" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:113 %mul50_1 = fmul i32 %bitcast_ln72_1, i32 %input_fm_buffer_load_1

]]></Node>
<StgValue><ssdm name="mul50_1"/></StgValue>
</operation>

<operation id="1118" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:117 %gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>

<operation id="1119" st_id="12" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:123 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1120" st_id="12" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:130 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1121" st_id="12" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:137 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1122" st_id="12" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:144 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1123" st_id="12" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:151 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1124" st_id="12" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:189 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1125" st_id="12" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:198 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1126" st_id="12" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:207 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1127" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:213 %add_ln72_3 = add i63 %sext_ln63_43, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_3"/></StgValue>
</operation>

<operation id="1128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:214 %sext_ln72_4 = sext i63 %add_ln72_3

]]></Node>
<StgValue><ssdm name="sext_ln72_4"/></StgValue>
</operation>

<operation id="1129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:215 %gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln72_4

]]></Node>
<StgValue><ssdm name="gmem_addr_13"/></StgValue>
</operation>

<operation id="1130" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:280 %add_ln72_189 = add i12 %add_ln72_165, i12 %zext_ln72_27

]]></Node>
<StgValue><ssdm name="add_ln72_189"/></StgValue>
</operation>

<operation id="1131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:281 %zext_ln72_36 = zext i12 %add_ln72_189

]]></Node>
<StgValue><ssdm name="zext_ln72_36"/></StgValue>
</operation>

<operation id="1132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:282 %input_fm_buffer_addr_22 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_36

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_22"/></StgValue>
</operation>

<operation id="1133" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:283 %add_ln72_190 = add i11 %add_ln72_166, i11 %zext_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_190"/></StgValue>
</operation>

<operation id="1134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:284 %sext_ln72_167 = sext i11 %add_ln72_190

]]></Node>
<StgValue><ssdm name="sext_ln72_167"/></StgValue>
</operation>

<operation id="1135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:285 %zext_ln72_37 = zext i12 %sext_ln72_167

]]></Node>
<StgValue><ssdm name="zext_ln72_37"/></StgValue>
</operation>

<operation id="1136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:286 %input_fm_buffer_addr_23 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_37

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_23"/></StgValue>
</operation>

<operation id="1137" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:329 %input_fm_buffer_load_20 = load i12 %input_fm_buffer_addr_20

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_20"/></StgValue>
</operation>

<operation id="1138" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:338 %input_fm_buffer_load_21 = load i12 %input_fm_buffer_addr_21

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_21"/></StgValue>
</operation>

<operation id="1139" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:347 %input_fm_buffer_load_22 = load i12 %input_fm_buffer_addr_22

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_22"/></StgValue>
</operation>

<operation id="1140" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:356 %input_fm_buffer_load_23 = load i12 %input_fm_buffer_addr_23

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="1141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:91 %sext_ln63_44 = sext i62 %trunc_ln63_4

]]></Node>
<StgValue><ssdm name="sext_ln63_44"/></StgValue>
</operation>

<operation id="1142" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:106 %mul = fmul i32 %bitcast_ln72, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="1143" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:113 %mul50_1 = fmul i32 %bitcast_ln72_1, i32 %input_fm_buffer_load_1

]]></Node>
<StgValue><ssdm name="mul50_1"/></StgValue>
</operation>

<operation id="1144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:118 %bitcast_ln72_2 = bitcast i32 %gmem_addr_4_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_2"/></StgValue>
</operation>

<operation id="1145" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:120 %mul50_2 = fmul i32 %bitcast_ln72_2, i32 %input_fm_buffer_load_2

]]></Node>
<StgValue><ssdm name="mul50_2"/></StgValue>
</operation>

<operation id="1146" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:124 %gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>

<operation id="1147" st_id="13" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:130 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1148" st_id="13" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:137 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1149" st_id="13" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:144 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1150" st_id="13" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:151 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1151" st_id="13" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:189 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1152" st_id="13" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:198 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1153" st_id="13" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:207 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1154" st_id="13" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:216 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1155" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:222 %add_ln72_4 = add i63 %sext_ln63_44, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_4"/></StgValue>
</operation>

<operation id="1156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:223 %sext_ln72_5 = sext i63 %add_ln72_4

]]></Node>
<StgValue><ssdm name="sext_ln72_5"/></StgValue>
</operation>

<operation id="1157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:224 %gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln72_5

]]></Node>
<StgValue><ssdm name="gmem_addr_14"/></StgValue>
</operation>

<operation id="1158" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:347 %input_fm_buffer_load_22 = load i12 %input_fm_buffer_addr_22

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_22"/></StgValue>
</operation>

<operation id="1159" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:356 %input_fm_buffer_load_23 = load i12 %input_fm_buffer_addr_23

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_23"/></StgValue>
</operation>

<operation id="1160" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc67:359 %add_ln67_2 = add i5 %select_ln58, i5 3

]]></Node>
<StgValue><ssdm name="add_ln67_2"/></StgValue>
</operation>

<operation id="1161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="5">
<![CDATA[
for.inc67:361 %zext_ln72_39 = zext i5 %add_ln67_2

]]></Node>
<StgValue><ssdm name="zext_ln72_39"/></StgValue>
</operation>

<operation id="1162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="5">
<![CDATA[
for.inc67:362 %zext_ln72_40 = zext i5 %add_ln67_2

]]></Node>
<StgValue><ssdm name="zext_ln72_40"/></StgValue>
</operation>

<operation id="1163" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:363 %add_ln72_191 = add i10 %mul_ln72, i10 %zext_ln72_40

]]></Node>
<StgValue><ssdm name="add_ln72_191"/></StgValue>
</operation>

<operation id="1164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:364 %zext_ln72_41 = zext i10 %add_ln72_191

]]></Node>
<StgValue><ssdm name="zext_ln72_41"/></StgValue>
</operation>

<operation id="1165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:365 %input_fm_buffer_addr_24 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_41

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_24"/></StgValue>
</operation>

<operation id="1166" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:366 %add_ln72_192 = add i11 %add_ln72_160, i11 %zext_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_192"/></StgValue>
</operation>

<operation id="1167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:367 %zext_ln72_42 = zext i11 %add_ln72_192

]]></Node>
<StgValue><ssdm name="zext_ln72_42"/></StgValue>
</operation>

<operation id="1168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:368 %input_fm_buffer_addr_25 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_42

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_25"/></StgValue>
</operation>

<operation id="1169" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:394 %input_fm_buffer_load_24 = load i12 %input_fm_buffer_addr_24

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_24"/></StgValue>
</operation>

<operation id="1170" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:403 %input_fm_buffer_load_25 = load i12 %input_fm_buffer_addr_25

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="1171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:94 %sext_ln63_45 = sext i62 %trunc_ln63_5

]]></Node>
<StgValue><ssdm name="sext_ln63_45"/></StgValue>
</operation>

<operation id="1172" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:107 %add = fadd i32 %output_fm_buffer_0_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="1173" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:113 %mul50_1 = fmul i32 %bitcast_ln72_1, i32 %input_fm_buffer_load_1

]]></Node>
<StgValue><ssdm name="mul50_1"/></StgValue>
</operation>

<operation id="1174" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:120 %mul50_2 = fmul i32 %bitcast_ln72_2, i32 %input_fm_buffer_load_2

]]></Node>
<StgValue><ssdm name="mul50_2"/></StgValue>
</operation>

<operation id="1175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:125 %bitcast_ln72_3 = bitcast i32 %gmem_addr_5_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_3"/></StgValue>
</operation>

<operation id="1176" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:127 %mul50_3 = fmul i32 %bitcast_ln72_3, i32 %input_fm_buffer_load_3

]]></Node>
<StgValue><ssdm name="mul50_3"/></StgValue>
</operation>

<operation id="1177" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:131 %gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read"/></StgValue>
</operation>

<operation id="1178" st_id="14" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:137 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1179" st_id="14" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:144 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1180" st_id="14" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:151 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1181" st_id="14" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:189 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1182" st_id="14" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:198 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1183" st_id="14" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:207 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1184" st_id="14" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:216 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1185" st_id="14" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:225 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1186" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:231 %add_ln72_5 = add i63 %sext_ln63_45, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_5"/></StgValue>
</operation>

<operation id="1187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:232 %sext_ln72_6 = sext i63 %add_ln72_5

]]></Node>
<StgValue><ssdm name="sext_ln72_6"/></StgValue>
</operation>

<operation id="1188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:233 %gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln72_6

]]></Node>
<StgValue><ssdm name="gmem_addr_15"/></StgValue>
</operation>

<operation id="1189" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:369 %add_ln72_193 = add i11 %add_ln72_161, i11 %zext_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_193"/></StgValue>
</operation>

<operation id="1190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:370 %zext_ln72_43 = zext i11 %add_ln72_193

]]></Node>
<StgValue><ssdm name="zext_ln72_43"/></StgValue>
</operation>

<operation id="1191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:371 %input_fm_buffer_addr_26 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_43

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_26"/></StgValue>
</operation>

<operation id="1192" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:372 %add_ln72_194 = add i11 %add_ln72_162, i11 %zext_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_194"/></StgValue>
</operation>

<operation id="1193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:373 %zext_ln72_44 = zext i11 %add_ln72_194

]]></Node>
<StgValue><ssdm name="zext_ln72_44"/></StgValue>
</operation>

<operation id="1194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:374 %input_fm_buffer_addr_27 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_44

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_27"/></StgValue>
</operation>

<operation id="1195" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:394 %input_fm_buffer_load_24 = load i12 %input_fm_buffer_addr_24

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_24"/></StgValue>
</operation>

<operation id="1196" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:403 %input_fm_buffer_load_25 = load i12 %input_fm_buffer_addr_25

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_25"/></StgValue>
</operation>

<operation id="1197" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:412 %input_fm_buffer_load_26 = load i12 %input_fm_buffer_addr_26

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_26"/></StgValue>
</operation>

<operation id="1198" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:421 %input_fm_buffer_load_27 = load i12 %input_fm_buffer_addr_27

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="1199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:97 %sext_ln63_46 = sext i62 %trunc_ln63_6

]]></Node>
<StgValue><ssdm name="sext_ln63_46"/></StgValue>
</operation>

<operation id="1200" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:107 %add = fadd i32 %output_fm_buffer_0_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="1201" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:120 %mul50_2 = fmul i32 %bitcast_ln72_2, i32 %input_fm_buffer_load_2

]]></Node>
<StgValue><ssdm name="mul50_2"/></StgValue>
</operation>

<operation id="1202" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:127 %mul50_3 = fmul i32 %bitcast_ln72_3, i32 %input_fm_buffer_load_3

]]></Node>
<StgValue><ssdm name="mul50_3"/></StgValue>
</operation>

<operation id="1203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:132 %bitcast_ln72_4 = bitcast i32 %gmem_addr_6_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_4"/></StgValue>
</operation>

<operation id="1204" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:134 %mul50_4 = fmul i32 %bitcast_ln72_4, i32 %input_fm_buffer_load_4

]]></Node>
<StgValue><ssdm name="mul50_4"/></StgValue>
</operation>

<operation id="1205" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:138 %gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read"/></StgValue>
</operation>

<operation id="1206" st_id="15" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:144 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1207" st_id="15" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:151 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1208" st_id="15" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:189 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1209" st_id="15" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:198 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1210" st_id="15" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:207 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1211" st_id="15" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:216 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1212" st_id="15" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:225 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1213" st_id="15" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:234 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1214" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:240 %add_ln72_6 = add i63 %sext_ln63_46, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_6"/></StgValue>
</operation>

<operation id="1215" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:241 %sext_ln72_7 = sext i63 %add_ln72_6

]]></Node>
<StgValue><ssdm name="sext_ln72_7"/></StgValue>
</operation>

<operation id="1216" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:242 %gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln72_7

]]></Node>
<StgValue><ssdm name="gmem_addr_16"/></StgValue>
</operation>

<operation id="1217" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="5">
<![CDATA[
for.inc67:360 %zext_ln72_38 = zext i5 %add_ln67_2

]]></Node>
<StgValue><ssdm name="zext_ln72_38"/></StgValue>
</operation>

<operation id="1218" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:375 %add_ln72_195 = add i12 %add_ln72_163, i12 %zext_ln72_38

]]></Node>
<StgValue><ssdm name="add_ln72_195"/></StgValue>
</operation>

<operation id="1219" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:376 %zext_ln72_45 = zext i12 %add_ln72_195

]]></Node>
<StgValue><ssdm name="zext_ln72_45"/></StgValue>
</operation>

<operation id="1220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:377 %input_fm_buffer_addr_28 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_45

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_28"/></StgValue>
</operation>

<operation id="1221" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:378 %add_ln72_196 = add i12 %add_ln72_164, i12 %zext_ln72_38

]]></Node>
<StgValue><ssdm name="add_ln72_196"/></StgValue>
</operation>

<operation id="1222" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:379 %zext_ln72_46 = zext i12 %add_ln72_196

]]></Node>
<StgValue><ssdm name="zext_ln72_46"/></StgValue>
</operation>

<operation id="1223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:380 %input_fm_buffer_addr_29 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_46

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_29"/></StgValue>
</operation>

<operation id="1224" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:412 %input_fm_buffer_load_26 = load i12 %input_fm_buffer_addr_26

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_26"/></StgValue>
</operation>

<operation id="1225" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:421 %input_fm_buffer_load_27 = load i12 %input_fm_buffer_addr_27

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_27"/></StgValue>
</operation>

<operation id="1226" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:430 %input_fm_buffer_load_28 = load i12 %input_fm_buffer_addr_28

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_28"/></StgValue>
</operation>

<operation id="1227" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:439 %input_fm_buffer_load_29 = load i12 %input_fm_buffer_addr_29

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="1228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:100 %sext_ln72 = sext i62 %trunc_ln63_7

]]></Node>
<StgValue><ssdm name="sext_ln72"/></StgValue>
</operation>

<operation id="1229" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:107 %add = fadd i32 %output_fm_buffer_0_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="1230" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:127 %mul50_3 = fmul i32 %bitcast_ln72_3, i32 %input_fm_buffer_load_3

]]></Node>
<StgValue><ssdm name="mul50_3"/></StgValue>
</operation>

<operation id="1231" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:134 %mul50_4 = fmul i32 %bitcast_ln72_4, i32 %input_fm_buffer_load_4

]]></Node>
<StgValue><ssdm name="mul50_4"/></StgValue>
</operation>

<operation id="1232" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:139 %bitcast_ln72_5 = bitcast i32 %gmem_addr_7_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_5"/></StgValue>
</operation>

<operation id="1233" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:141 %mul50_5 = fmul i32 %bitcast_ln72_5, i32 %input_fm_buffer_load_5

]]></Node>
<StgValue><ssdm name="mul50_5"/></StgValue>
</operation>

<operation id="1234" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:145 %gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_read"/></StgValue>
</operation>

<operation id="1235" st_id="16" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:151 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1236" st_id="16" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:189 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1237" st_id="16" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:198 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1238" st_id="16" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:207 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1239" st_id="16" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:216 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1240" st_id="16" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:225 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1241" st_id="16" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:234 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1242" st_id="16" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:243 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1243" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:249 %add_ln72_7 = add i63 %sext_ln72, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_7"/></StgValue>
</operation>

<operation id="1244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:250 %sext_ln72_8 = sext i63 %add_ln72_7

]]></Node>
<StgValue><ssdm name="sext_ln72_8"/></StgValue>
</operation>

<operation id="1245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:251 %gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln72_8

]]></Node>
<StgValue><ssdm name="gmem_addr_17"/></StgValue>
</operation>

<operation id="1246" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:381 %add_ln72_197 = add i12 %add_ln72_165, i12 %zext_ln72_38

]]></Node>
<StgValue><ssdm name="add_ln72_197"/></StgValue>
</operation>

<operation id="1247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:382 %zext_ln72_47 = zext i12 %add_ln72_197

]]></Node>
<StgValue><ssdm name="zext_ln72_47"/></StgValue>
</operation>

<operation id="1248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:383 %input_fm_buffer_addr_30 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_47

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_30"/></StgValue>
</operation>

<operation id="1249" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:384 %add_ln72_198 = add i11 %add_ln72_166, i11 %zext_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_198"/></StgValue>
</operation>

<operation id="1250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:385 %sext_ln72_168 = sext i11 %add_ln72_198

]]></Node>
<StgValue><ssdm name="sext_ln72_168"/></StgValue>
</operation>

<operation id="1251" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:386 %zext_ln72_48 = zext i12 %sext_ln72_168

]]></Node>
<StgValue><ssdm name="zext_ln72_48"/></StgValue>
</operation>

<operation id="1252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:387 %input_fm_buffer_addr_31 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_48

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_31"/></StgValue>
</operation>

<operation id="1253" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:430 %input_fm_buffer_load_28 = load i12 %input_fm_buffer_addr_28

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_28"/></StgValue>
</operation>

<operation id="1254" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:439 %input_fm_buffer_load_29 = load i12 %input_fm_buffer_addr_29

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_29"/></StgValue>
</operation>

<operation id="1255" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:448 %input_fm_buffer_load_30 = load i12 %input_fm_buffer_addr_30

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_30"/></StgValue>
</operation>

<operation id="1256" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:457 %input_fm_buffer_load_31 = load i12 %input_fm_buffer_addr_31

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="1257" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:107 %add = fadd i32 %output_fm_buffer_0_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="1258" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:134 %mul50_4 = fmul i32 %bitcast_ln72_4, i32 %input_fm_buffer_load_4

]]></Node>
<StgValue><ssdm name="mul50_4"/></StgValue>
</operation>

<operation id="1259" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:141 %mul50_5 = fmul i32 %bitcast_ln72_5, i32 %input_fm_buffer_load_5

]]></Node>
<StgValue><ssdm name="mul50_5"/></StgValue>
</operation>

<operation id="1260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:146 %bitcast_ln72_6 = bitcast i32 %gmem_addr_8_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_6"/></StgValue>
</operation>

<operation id="1261" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:148 %mul50_6 = fmul i32 %bitcast_ln72_6, i32 %input_fm_buffer_load_6

]]></Node>
<StgValue><ssdm name="mul50_6"/></StgValue>
</operation>

<operation id="1262" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:152 %gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_read"/></StgValue>
</operation>

<operation id="1263" st_id="17" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:189 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1264" st_id="17" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:198 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1265" st_id="17" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:207 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1266" st_id="17" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:216 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1267" st_id="17" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:225 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1268" st_id="17" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:234 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1269" st_id="17" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:243 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1270" st_id="17" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:252 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1271" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:287 %add_ln72_8 = add i63 %sext_ln63_40, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_8"/></StgValue>
</operation>

<operation id="1272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:288 %sext_ln72_9 = sext i63 %add_ln72_8

]]></Node>
<StgValue><ssdm name="sext_ln72_9"/></StgValue>
</operation>

<operation id="1273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:289 %gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln72_9

]]></Node>
<StgValue><ssdm name="gmem_addr_18"/></StgValue>
</operation>

<operation id="1274" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:448 %input_fm_buffer_load_30 = load i12 %input_fm_buffer_addr_30

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_30"/></StgValue>
</operation>

<operation id="1275" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:457 %input_fm_buffer_load_31 = load i12 %input_fm_buffer_addr_31

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_31"/></StgValue>
</operation>

<operation id="1276" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc67:460 %add_ln67_3 = add i5 %select_ln58, i5 4

]]></Node>
<StgValue><ssdm name="add_ln67_3"/></StgValue>
</operation>

<operation id="1277" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="11" op_0_bw="5">
<![CDATA[
for.inc67:462 %zext_ln72_50 = zext i5 %add_ln67_3

]]></Node>
<StgValue><ssdm name="zext_ln72_50"/></StgValue>
</operation>

<operation id="1278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="10" op_0_bw="5">
<![CDATA[
for.inc67:463 %zext_ln72_51 = zext i5 %add_ln67_3

]]></Node>
<StgValue><ssdm name="zext_ln72_51"/></StgValue>
</operation>

<operation id="1279" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:464 %add_ln72_199 = add i10 %mul_ln72, i10 %zext_ln72_51

]]></Node>
<StgValue><ssdm name="add_ln72_199"/></StgValue>
</operation>

<operation id="1280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:465 %zext_ln72_52 = zext i10 %add_ln72_199

]]></Node>
<StgValue><ssdm name="zext_ln72_52"/></StgValue>
</operation>

<operation id="1281" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:466 %input_fm_buffer_addr_32 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_52

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_32"/></StgValue>
</operation>

<operation id="1282" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:467 %add_ln72_200 = add i11 %add_ln72_160, i11 %zext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_200"/></StgValue>
</operation>

<operation id="1283" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:468 %zext_ln72_53 = zext i11 %add_ln72_200

]]></Node>
<StgValue><ssdm name="zext_ln72_53"/></StgValue>
</operation>

<operation id="1284" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:469 %input_fm_buffer_addr_33 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_53

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_33"/></StgValue>
</operation>

<operation id="1285" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:495 %input_fm_buffer_load_32 = load i12 %input_fm_buffer_addr_32

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_32"/></StgValue>
</operation>

<operation id="1286" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:504 %input_fm_buffer_load_33 = load i12 %input_fm_buffer_addr_33

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_33"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="1287" st_id="18" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:114 %add57_1 = fadd i32 %add, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="add57_1"/></StgValue>
</operation>

<operation id="1288" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:141 %mul50_5 = fmul i32 %bitcast_ln72_5, i32 %input_fm_buffer_load_5

]]></Node>
<StgValue><ssdm name="mul50_5"/></StgValue>
</operation>

<operation id="1289" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:148 %mul50_6 = fmul i32 %bitcast_ln72_6, i32 %input_fm_buffer_load_6

]]></Node>
<StgValue><ssdm name="mul50_6"/></StgValue>
</operation>

<operation id="1290" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:153 %bitcast_ln72_7 = bitcast i32 %gmem_addr_9_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_7"/></StgValue>
</operation>

<operation id="1291" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:155 %mul50_7 = fmul i32 %bitcast_ln72_7, i32 %input_fm_buffer_load_7

]]></Node>
<StgValue><ssdm name="mul50_7"/></StgValue>
</operation>

<operation id="1292" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:190 %gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_read"/></StgValue>
</operation>

<operation id="1293" st_id="18" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:198 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1294" st_id="18" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:207 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1295" st_id="18" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:216 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1296" st_id="18" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:225 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1297" st_id="18" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:234 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1298" st_id="18" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:243 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1299" st_id="18" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:252 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1300" st_id="18" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:290 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1301" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:296 %add_ln72_9 = add i63 %sext_ln63_41, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_9"/></StgValue>
</operation>

<operation id="1302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:297 %sext_ln72_10 = sext i63 %add_ln72_9

]]></Node>
<StgValue><ssdm name="sext_ln72_10"/></StgValue>
</operation>

<operation id="1303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:298 %gmem_addr_19 = getelementptr i32 %gmem, i64 %sext_ln72_10

]]></Node>
<StgValue><ssdm name="gmem_addr_19"/></StgValue>
</operation>

<operation id="1304" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:470 %add_ln72_201 = add i11 %add_ln72_161, i11 %zext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_201"/></StgValue>
</operation>

<operation id="1305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:471 %zext_ln72_54 = zext i11 %add_ln72_201

]]></Node>
<StgValue><ssdm name="zext_ln72_54"/></StgValue>
</operation>

<operation id="1306" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:472 %input_fm_buffer_addr_34 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_54

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_34"/></StgValue>
</operation>

<operation id="1307" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:473 %add_ln72_202 = add i11 %add_ln72_162, i11 %zext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_202"/></StgValue>
</operation>

<operation id="1308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:474 %zext_ln72_55 = zext i11 %add_ln72_202

]]></Node>
<StgValue><ssdm name="zext_ln72_55"/></StgValue>
</operation>

<operation id="1309" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:475 %input_fm_buffer_addr_35 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_55

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_35"/></StgValue>
</operation>

<operation id="1310" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:495 %input_fm_buffer_load_32 = load i12 %input_fm_buffer_addr_32

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_32"/></StgValue>
</operation>

<operation id="1311" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:504 %input_fm_buffer_load_33 = load i12 %input_fm_buffer_addr_33

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_33"/></StgValue>
</operation>

<operation id="1312" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:513 %input_fm_buffer_load_34 = load i12 %input_fm_buffer_addr_34

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_34"/></StgValue>
</operation>

<operation id="1313" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:522 %input_fm_buffer_load_35 = load i12 %input_fm_buffer_addr_35

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_35"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="1314" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:114 %add57_1 = fadd i32 %add, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="add57_1"/></StgValue>
</operation>

<operation id="1315" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:148 %mul50_6 = fmul i32 %bitcast_ln72_6, i32 %input_fm_buffer_load_6

]]></Node>
<StgValue><ssdm name="mul50_6"/></StgValue>
</operation>

<operation id="1316" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:155 %mul50_7 = fmul i32 %bitcast_ln72_7, i32 %input_fm_buffer_load_7

]]></Node>
<StgValue><ssdm name="mul50_7"/></StgValue>
</operation>

<operation id="1317" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:191 %bitcast_ln72_8 = bitcast i32 %gmem_addr_10_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_8"/></StgValue>
</operation>

<operation id="1318" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:193 %mul_0_1 = fmul i32 %bitcast_ln72_8, i32 %input_fm_buffer_load_8

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="1319" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:199 %gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_read"/></StgValue>
</operation>

<operation id="1320" st_id="19" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:207 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1321" st_id="19" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:216 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1322" st_id="19" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:225 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1323" st_id="19" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:234 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1324" st_id="19" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:243 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1325" st_id="19" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:252 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1326" st_id="19" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:290 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1327" st_id="19" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:299 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1328" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:305 %add_ln72_10 = add i63 %sext_ln63_42, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_10"/></StgValue>
</operation>

<operation id="1329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:306 %sext_ln72_11 = sext i63 %add_ln72_10

]]></Node>
<StgValue><ssdm name="sext_ln72_11"/></StgValue>
</operation>

<operation id="1330" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:307 %gmem_addr_20 = getelementptr i32 %gmem, i64 %sext_ln72_11

]]></Node>
<StgValue><ssdm name="gmem_addr_20"/></StgValue>
</operation>

<operation id="1331" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="5">
<![CDATA[
for.inc67:461 %zext_ln72_49 = zext i5 %add_ln67_3

]]></Node>
<StgValue><ssdm name="zext_ln72_49"/></StgValue>
</operation>

<operation id="1332" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:476 %add_ln72_203 = add i12 %add_ln72_163, i12 %zext_ln72_49

]]></Node>
<StgValue><ssdm name="add_ln72_203"/></StgValue>
</operation>

<operation id="1333" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:477 %zext_ln72_56 = zext i12 %add_ln72_203

]]></Node>
<StgValue><ssdm name="zext_ln72_56"/></StgValue>
</operation>

<operation id="1334" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:478 %input_fm_buffer_addr_36 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_56

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_36"/></StgValue>
</operation>

<operation id="1335" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:479 %add_ln72_204 = add i12 %add_ln72_164, i12 %zext_ln72_49

]]></Node>
<StgValue><ssdm name="add_ln72_204"/></StgValue>
</operation>

<operation id="1336" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:480 %zext_ln72_57 = zext i12 %add_ln72_204

]]></Node>
<StgValue><ssdm name="zext_ln72_57"/></StgValue>
</operation>

<operation id="1337" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:481 %input_fm_buffer_addr_37 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_57

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_37"/></StgValue>
</operation>

<operation id="1338" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:513 %input_fm_buffer_load_34 = load i12 %input_fm_buffer_addr_34

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_34"/></StgValue>
</operation>

<operation id="1339" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:522 %input_fm_buffer_load_35 = load i12 %input_fm_buffer_addr_35

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_35"/></StgValue>
</operation>

<operation id="1340" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:531 %input_fm_buffer_load_36 = load i12 %input_fm_buffer_addr_36

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_36"/></StgValue>
</operation>

<operation id="1341" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:540 %input_fm_buffer_load_37 = load i12 %input_fm_buffer_addr_37

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_37"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="1342" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:114 %add57_1 = fadd i32 %add, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="add57_1"/></StgValue>
</operation>

<operation id="1343" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:155 %mul50_7 = fmul i32 %bitcast_ln72_7, i32 %input_fm_buffer_load_7

]]></Node>
<StgValue><ssdm name="mul50_7"/></StgValue>
</operation>

<operation id="1344" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:193 %mul_0_1 = fmul i32 %bitcast_ln72_8, i32 %input_fm_buffer_load_8

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="1345" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:200 %bitcast_ln72_9 = bitcast i32 %gmem_addr_11_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_9"/></StgValue>
</operation>

<operation id="1346" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:202 %mul50_1_0_1 = fmul i32 %bitcast_ln72_9, i32 %input_fm_buffer_load_9

]]></Node>
<StgValue><ssdm name="mul50_1_0_1"/></StgValue>
</operation>

<operation id="1347" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:208 %gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12

]]></Node>
<StgValue><ssdm name="gmem_addr_12_read"/></StgValue>
</operation>

<operation id="1348" st_id="20" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:216 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1349" st_id="20" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:225 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1350" st_id="20" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:234 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1351" st_id="20" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:243 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1352" st_id="20" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:252 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1353" st_id="20" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:290 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1354" st_id="20" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:299 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1355" st_id="20" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:308 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="1356" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:314 %add_ln72_11 = add i63 %sext_ln63_43, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_11"/></StgValue>
</operation>

<operation id="1357" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:315 %sext_ln72_12 = sext i63 %add_ln72_11

]]></Node>
<StgValue><ssdm name="sext_ln72_12"/></StgValue>
</operation>

<operation id="1358" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:316 %gmem_addr_21 = getelementptr i32 %gmem, i64 %sext_ln72_12

]]></Node>
<StgValue><ssdm name="gmem_addr_21"/></StgValue>
</operation>

<operation id="1359" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:482 %add_ln72_205 = add i12 %add_ln72_165, i12 %zext_ln72_49

]]></Node>
<StgValue><ssdm name="add_ln72_205"/></StgValue>
</operation>

<operation id="1360" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:483 %zext_ln72_58 = zext i12 %add_ln72_205

]]></Node>
<StgValue><ssdm name="zext_ln72_58"/></StgValue>
</operation>

<operation id="1361" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:484 %input_fm_buffer_addr_38 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_58

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_38"/></StgValue>
</operation>

<operation id="1362" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:485 %add_ln72_206 = add i11 %add_ln72_166, i11 %zext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_206"/></StgValue>
</operation>

<operation id="1363" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:486 %sext_ln72_169 = sext i11 %add_ln72_206

]]></Node>
<StgValue><ssdm name="sext_ln72_169"/></StgValue>
</operation>

<operation id="1364" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:487 %zext_ln72_59 = zext i12 %sext_ln72_169

]]></Node>
<StgValue><ssdm name="zext_ln72_59"/></StgValue>
</operation>

<operation id="1365" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:488 %input_fm_buffer_addr_39 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_59

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_39"/></StgValue>
</operation>

<operation id="1366" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:531 %input_fm_buffer_load_36 = load i12 %input_fm_buffer_addr_36

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_36"/></StgValue>
</operation>

<operation id="1367" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:540 %input_fm_buffer_load_37 = load i12 %input_fm_buffer_addr_37

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_37"/></StgValue>
</operation>

<operation id="1368" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:549 %input_fm_buffer_load_38 = load i12 %input_fm_buffer_addr_38

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_38"/></StgValue>
</operation>

<operation id="1369" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:558 %input_fm_buffer_load_39 = load i12 %input_fm_buffer_addr_39

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_39"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="1370" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:114 %add57_1 = fadd i32 %add, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="add57_1"/></StgValue>
</operation>

<operation id="1371" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:193 %mul_0_1 = fmul i32 %bitcast_ln72_8, i32 %input_fm_buffer_load_8

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="1372" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:202 %mul50_1_0_1 = fmul i32 %bitcast_ln72_9, i32 %input_fm_buffer_load_9

]]></Node>
<StgValue><ssdm name="mul50_1_0_1"/></StgValue>
</operation>

<operation id="1373" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:209 %bitcast_ln72_10 = bitcast i32 %gmem_addr_12_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_10"/></StgValue>
</operation>

<operation id="1374" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:211 %mul50_2_0_1 = fmul i32 %bitcast_ln72_10, i32 %input_fm_buffer_load_10

]]></Node>
<StgValue><ssdm name="mul50_2_0_1"/></StgValue>
</operation>

<operation id="1375" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:217 %gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13

]]></Node>
<StgValue><ssdm name="gmem_addr_13_read"/></StgValue>
</operation>

<operation id="1376" st_id="21" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:225 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1377" st_id="21" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:234 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1378" st_id="21" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:243 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1379" st_id="21" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:252 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1380" st_id="21" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:290 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1381" st_id="21" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:299 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1382" st_id="21" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:308 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="1383" st_id="21" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:317 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="1384" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:323 %add_ln72_12 = add i63 %sext_ln63_44, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_12"/></StgValue>
</operation>

<operation id="1385" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:324 %sext_ln72_13 = sext i63 %add_ln72_12

]]></Node>
<StgValue><ssdm name="sext_ln72_13"/></StgValue>
</operation>

<operation id="1386" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:325 %gmem_addr_22 = getelementptr i32 %gmem, i64 %sext_ln72_13

]]></Node>
<StgValue><ssdm name="gmem_addr_22"/></StgValue>
</operation>

<operation id="1387" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:549 %input_fm_buffer_load_38 = load i12 %input_fm_buffer_addr_38

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_38"/></StgValue>
</operation>

<operation id="1388" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:558 %input_fm_buffer_load_39 = load i12 %input_fm_buffer_addr_39

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_39"/></StgValue>
</operation>

<operation id="1389" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="11" op_0_bw="10">
<![CDATA[
for.inc67:573 %zext_ln72_62 = zext i10 %mul_ln72_1

]]></Node>
<StgValue><ssdm name="zext_ln72_62"/></StgValue>
</operation>

<operation id="1390" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:574 %add_ln72_207 = add i10 %mul_ln72_1, i10 %zext_ln72_7

]]></Node>
<StgValue><ssdm name="add_ln72_207"/></StgValue>
</operation>

<operation id="1391" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:575 %zext_ln72_63 = zext i10 %add_ln72_207

]]></Node>
<StgValue><ssdm name="zext_ln72_63"/></StgValue>
</operation>

<operation id="1392" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:576 %input_fm_buffer_addr_40 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_63

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_40"/></StgValue>
</operation>

<operation id="1393" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:577 %add_ln72_208 = add i11 %zext_ln72_62, i11 441

]]></Node>
<StgValue><ssdm name="add_ln72_208"/></StgValue>
</operation>

<operation id="1394" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:578 %add_ln72_209 = add i11 %add_ln72_208, i11 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_209"/></StgValue>
</operation>

<operation id="1395" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:579 %zext_ln72_64 = zext i11 %add_ln72_209

]]></Node>
<StgValue><ssdm name="zext_ln72_64"/></StgValue>
</operation>

<operation id="1396" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:580 %input_fm_buffer_addr_41 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_64

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_41"/></StgValue>
</operation>

<operation id="1397" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:734 %input_fm_buffer_load_40 = load i12 %input_fm_buffer_addr_40

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_40"/></StgValue>
</operation>

<operation id="1398" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:741 %input_fm_buffer_load_41 = load i12 %input_fm_buffer_addr_41

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_41"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="1399" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:121 %add57_2 = fadd i32 %add57_1, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="add57_2"/></StgValue>
</operation>

<operation id="1400" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:202 %mul50_1_0_1 = fmul i32 %bitcast_ln72_9, i32 %input_fm_buffer_load_9

]]></Node>
<StgValue><ssdm name="mul50_1_0_1"/></StgValue>
</operation>

<operation id="1401" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:211 %mul50_2_0_1 = fmul i32 %bitcast_ln72_10, i32 %input_fm_buffer_load_10

]]></Node>
<StgValue><ssdm name="mul50_2_0_1"/></StgValue>
</operation>

<operation id="1402" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:218 %bitcast_ln72_11 = bitcast i32 %gmem_addr_13_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_11"/></StgValue>
</operation>

<operation id="1403" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:220 %mul50_3_0_1 = fmul i32 %bitcast_ln72_11, i32 %input_fm_buffer_load_11

]]></Node>
<StgValue><ssdm name="mul50_3_0_1"/></StgValue>
</operation>

<operation id="1404" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:226 %gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14

]]></Node>
<StgValue><ssdm name="gmem_addr_14_read"/></StgValue>
</operation>

<operation id="1405" st_id="22" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:234 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1406" st_id="22" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:243 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1407" st_id="22" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:252 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1408" st_id="22" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:290 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1409" st_id="22" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:299 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1410" st_id="22" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:308 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="1411" st_id="22" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:317 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="1412" st_id="22" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:326 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1413" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:332 %add_ln72_13 = add i63 %sext_ln63_45, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_13"/></StgValue>
</operation>

<operation id="1414" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:333 %sext_ln72_14 = sext i63 %add_ln72_13

]]></Node>
<StgValue><ssdm name="sext_ln72_14"/></StgValue>
</operation>

<operation id="1415" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:334 %gmem_addr_23 = getelementptr i32 %gmem, i64 %sext_ln72_14

]]></Node>
<StgValue><ssdm name="gmem_addr_23"/></StgValue>
</operation>

<operation id="1416" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:581 %add_ln72_210 = add i11 %zext_ln72_62, i11 882

]]></Node>
<StgValue><ssdm name="add_ln72_210"/></StgValue>
</operation>

<operation id="1417" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:582 %add_ln72_211 = add i11 %add_ln72_210, i11 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_211"/></StgValue>
</operation>

<operation id="1418" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:583 %zext_ln72_65 = zext i11 %add_ln72_211

]]></Node>
<StgValue><ssdm name="zext_ln72_65"/></StgValue>
</operation>

<operation id="1419" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:584 %input_fm_buffer_addr_42 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_65

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_42"/></StgValue>
</operation>

<operation id="1420" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:585 %add_ln72_212 = add i11 %zext_ln72_62, i11 1323

]]></Node>
<StgValue><ssdm name="add_ln72_212"/></StgValue>
</operation>

<operation id="1421" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:586 %add_ln72_213 = add i11 %add_ln72_212, i11 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_213"/></StgValue>
</operation>

<operation id="1422" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:587 %zext_ln72_66 = zext i11 %add_ln72_213

]]></Node>
<StgValue><ssdm name="zext_ln72_66"/></StgValue>
</operation>

<operation id="1423" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:588 %input_fm_buffer_addr_43 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_66

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_43"/></StgValue>
</operation>

<operation id="1424" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:734 %input_fm_buffer_load_40 = load i12 %input_fm_buffer_addr_40

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_40"/></StgValue>
</operation>

<operation id="1425" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:741 %input_fm_buffer_load_41 = load i12 %input_fm_buffer_addr_41

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_41"/></StgValue>
</operation>

<operation id="1426" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:748 %input_fm_buffer_load_42 = load i12 %input_fm_buffer_addr_42

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_42"/></StgValue>
</operation>

<operation id="1427" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:755 %input_fm_buffer_load_43 = load i12 %input_fm_buffer_addr_43

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_43"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="1428" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:121 %add57_2 = fadd i32 %add57_1, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="add57_2"/></StgValue>
</operation>

<operation id="1429" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:211 %mul50_2_0_1 = fmul i32 %bitcast_ln72_10, i32 %input_fm_buffer_load_10

]]></Node>
<StgValue><ssdm name="mul50_2_0_1"/></StgValue>
</operation>

<operation id="1430" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:220 %mul50_3_0_1 = fmul i32 %bitcast_ln72_11, i32 %input_fm_buffer_load_11

]]></Node>
<StgValue><ssdm name="mul50_3_0_1"/></StgValue>
</operation>

<operation id="1431" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:227 %bitcast_ln72_12 = bitcast i32 %gmem_addr_14_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_12"/></StgValue>
</operation>

<operation id="1432" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:229 %mul50_4_0_1 = fmul i32 %bitcast_ln72_12, i32 %input_fm_buffer_load_12

]]></Node>
<StgValue><ssdm name="mul50_4_0_1"/></StgValue>
</operation>

<operation id="1433" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:235 %gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read"/></StgValue>
</operation>

<operation id="1434" st_id="23" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:243 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1435" st_id="23" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:252 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1436" st_id="23" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:290 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1437" st_id="23" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:299 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1438" st_id="23" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:308 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="1439" st_id="23" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:317 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="1440" st_id="23" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:326 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1441" st_id="23" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:335 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="1442" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:341 %add_ln72_14 = add i63 %sext_ln63_46, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_14"/></StgValue>
</operation>

<operation id="1443" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:342 %sext_ln72_15 = sext i63 %add_ln72_14

]]></Node>
<StgValue><ssdm name="sext_ln72_15"/></StgValue>
</operation>

<operation id="1444" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:343 %gmem_addr_24 = getelementptr i32 %gmem, i64 %sext_ln72_15

]]></Node>
<StgValue><ssdm name="gmem_addr_24"/></StgValue>
</operation>

<operation id="1445" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="12" op_0_bw="10">
<![CDATA[
for.inc67:572 %zext_ln72_61 = zext i10 %mul_ln72_1

]]></Node>
<StgValue><ssdm name="zext_ln72_61"/></StgValue>
</operation>

<operation id="1446" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:589 %add_ln72_214 = add i12 %zext_ln72_61, i12 1764

]]></Node>
<StgValue><ssdm name="add_ln72_214"/></StgValue>
</operation>

<operation id="1447" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:590 %add_ln72_215 = add i12 %add_ln72_214, i12 %zext_ln72_5

]]></Node>
<StgValue><ssdm name="add_ln72_215"/></StgValue>
</operation>

<operation id="1448" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:591 %zext_ln72_67 = zext i12 %add_ln72_215

]]></Node>
<StgValue><ssdm name="zext_ln72_67"/></StgValue>
</operation>

<operation id="1449" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:592 %input_fm_buffer_addr_44 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_67

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_44"/></StgValue>
</operation>

<operation id="1450" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:593 %add_ln72_216 = add i12 %zext_ln72_61, i12 2205

]]></Node>
<StgValue><ssdm name="add_ln72_216"/></StgValue>
</operation>

<operation id="1451" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:594 %add_ln72_217 = add i12 %add_ln72_216, i12 %zext_ln72_5

]]></Node>
<StgValue><ssdm name="add_ln72_217"/></StgValue>
</operation>

<operation id="1452" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:595 %zext_ln72_68 = zext i12 %add_ln72_217

]]></Node>
<StgValue><ssdm name="zext_ln72_68"/></StgValue>
</operation>

<operation id="1453" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:596 %input_fm_buffer_addr_45 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_68

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_45"/></StgValue>
</operation>

<operation id="1454" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:748 %input_fm_buffer_load_42 = load i12 %input_fm_buffer_addr_42

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_42"/></StgValue>
</operation>

<operation id="1455" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:755 %input_fm_buffer_load_43 = load i12 %input_fm_buffer_addr_43

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_43"/></StgValue>
</operation>

<operation id="1456" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:762 %input_fm_buffer_load_44 = load i12 %input_fm_buffer_addr_44

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_44"/></StgValue>
</operation>

<operation id="1457" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:769 %input_fm_buffer_load_45 = load i12 %input_fm_buffer_addr_45

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_45"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="1458" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:121 %add57_2 = fadd i32 %add57_1, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="add57_2"/></StgValue>
</operation>

<operation id="1459" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:220 %mul50_3_0_1 = fmul i32 %bitcast_ln72_11, i32 %input_fm_buffer_load_11

]]></Node>
<StgValue><ssdm name="mul50_3_0_1"/></StgValue>
</operation>

<operation id="1460" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:229 %mul50_4_0_1 = fmul i32 %bitcast_ln72_12, i32 %input_fm_buffer_load_12

]]></Node>
<StgValue><ssdm name="mul50_4_0_1"/></StgValue>
</operation>

<operation id="1461" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:236 %bitcast_ln72_13 = bitcast i32 %gmem_addr_15_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_13"/></StgValue>
</operation>

<operation id="1462" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:238 %mul50_5_0_1 = fmul i32 %bitcast_ln72_13, i32 %input_fm_buffer_load_13

]]></Node>
<StgValue><ssdm name="mul50_5_0_1"/></StgValue>
</operation>

<operation id="1463" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:244 %gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16_read"/></StgValue>
</operation>

<operation id="1464" st_id="24" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:252 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1465" st_id="24" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:290 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1466" st_id="24" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:299 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1467" st_id="24" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:308 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="1468" st_id="24" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:317 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="1469" st_id="24" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:326 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1470" st_id="24" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:335 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="1471" st_id="24" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:344 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="1472" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:350 %add_ln72_15 = add i63 %sext_ln72, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_15"/></StgValue>
</operation>

<operation id="1473" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:351 %sext_ln72_16 = sext i63 %add_ln72_15

]]></Node>
<StgValue><ssdm name="sext_ln72_16"/></StgValue>
</operation>

<operation id="1474" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:352 %gmem_addr_25 = getelementptr i32 %gmem, i64 %sext_ln72_16

]]></Node>
<StgValue><ssdm name="gmem_addr_25"/></StgValue>
</operation>

<operation id="1475" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:597 %add_ln72_218 = add i12 %zext_ln72_61, i12 2646

]]></Node>
<StgValue><ssdm name="add_ln72_218"/></StgValue>
</operation>

<operation id="1476" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:598 %add_ln72_219 = add i12 %add_ln72_218, i12 %zext_ln72_5

]]></Node>
<StgValue><ssdm name="add_ln72_219"/></StgValue>
</operation>

<operation id="1477" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:599 %zext_ln72_69 = zext i12 %add_ln72_219

]]></Node>
<StgValue><ssdm name="zext_ln72_69"/></StgValue>
</operation>

<operation id="1478" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:600 %input_fm_buffer_addr_46 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_69

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_46"/></StgValue>
</operation>

<operation id="1479" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:601 %add_ln72_220 = add i11 %zext_ln72_62, i11 1039

]]></Node>
<StgValue><ssdm name="add_ln72_220"/></StgValue>
</operation>

<operation id="1480" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:602 %add_ln72_221 = add i11 %add_ln72_220, i11 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_221"/></StgValue>
</operation>

<operation id="1481" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:603 %sext_ln72_170 = sext i11 %add_ln72_221

]]></Node>
<StgValue><ssdm name="sext_ln72_170"/></StgValue>
</operation>

<operation id="1482" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:604 %zext_ln72_70 = zext i12 %sext_ln72_170

]]></Node>
<StgValue><ssdm name="zext_ln72_70"/></StgValue>
</operation>

<operation id="1483" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:605 %input_fm_buffer_addr_47 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_70

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_47"/></StgValue>
</operation>

<operation id="1484" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:762 %input_fm_buffer_load_44 = load i12 %input_fm_buffer_addr_44

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_44"/></StgValue>
</operation>

<operation id="1485" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:769 %input_fm_buffer_load_45 = load i12 %input_fm_buffer_addr_45

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_45"/></StgValue>
</operation>

<operation id="1486" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:776 %input_fm_buffer_load_46 = load i12 %input_fm_buffer_addr_46

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_46"/></StgValue>
</operation>

<operation id="1487" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:783 %input_fm_buffer_load_47 = load i12 %input_fm_buffer_addr_47

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_47"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="1488" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:121 %add57_2 = fadd i32 %add57_1, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="add57_2"/></StgValue>
</operation>

<operation id="1489" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:229 %mul50_4_0_1 = fmul i32 %bitcast_ln72_12, i32 %input_fm_buffer_load_12

]]></Node>
<StgValue><ssdm name="mul50_4_0_1"/></StgValue>
</operation>

<operation id="1490" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:238 %mul50_5_0_1 = fmul i32 %bitcast_ln72_13, i32 %input_fm_buffer_load_13

]]></Node>
<StgValue><ssdm name="mul50_5_0_1"/></StgValue>
</operation>

<operation id="1491" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:245 %bitcast_ln72_14 = bitcast i32 %gmem_addr_16_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_14"/></StgValue>
</operation>

<operation id="1492" st_id="25" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:247 %mul50_6_0_1 = fmul i32 %bitcast_ln72_14, i32 %input_fm_buffer_load_14

]]></Node>
<StgValue><ssdm name="mul50_6_0_1"/></StgValue>
</operation>

<operation id="1493" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:253 %gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17

]]></Node>
<StgValue><ssdm name="gmem_addr_17_read"/></StgValue>
</operation>

<operation id="1494" st_id="25" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:290 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1495" st_id="25" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:299 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1496" st_id="25" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:308 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="1497" st_id="25" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:317 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="1498" st_id="25" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:326 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1499" st_id="25" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:335 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="1500" st_id="25" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:344 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="1501" st_id="25" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:353 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="1502" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:388 %add_ln72_16 = add i63 %sext_ln63_40, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_16"/></StgValue>
</operation>

<operation id="1503" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:389 %sext_ln72_17 = sext i63 %add_ln72_16

]]></Node>
<StgValue><ssdm name="sext_ln72_17"/></StgValue>
</operation>

<operation id="1504" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:390 %gmem_addr_26 = getelementptr i32 %gmem, i64 %sext_ln72_17

]]></Node>
<StgValue><ssdm name="gmem_addr_26"/></StgValue>
</operation>

<operation id="1505" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:489 %add_ln72_24 = add i63 %sext_ln63_40, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_24"/></StgValue>
</operation>

<operation id="1506" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:490 %sext_ln72_25 = sext i63 %add_ln72_24

]]></Node>
<StgValue><ssdm name="sext_ln72_25"/></StgValue>
</operation>

<operation id="1507" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:491 %gmem_addr_34 = getelementptr i32 %gmem, i64 %sext_ln72_25

]]></Node>
<StgValue><ssdm name="gmem_addr_34"/></StgValue>
</operation>

<operation id="1508" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:606 %add_ln72_222 = add i10 %mul_ln72_1, i10 %zext_ln72_18

]]></Node>
<StgValue><ssdm name="add_ln72_222"/></StgValue>
</operation>

<operation id="1509" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:607 %zext_ln72_71 = zext i10 %add_ln72_222

]]></Node>
<StgValue><ssdm name="zext_ln72_71"/></StgValue>
</operation>

<operation id="1510" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:608 %input_fm_buffer_addr_48 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_71

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_48"/></StgValue>
</operation>

<operation id="1511" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:609 %add_ln72_223 = add i11 %add_ln72_208, i11 %zext_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_223"/></StgValue>
</operation>

<operation id="1512" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:610 %zext_ln72_72 = zext i11 %add_ln72_223

]]></Node>
<StgValue><ssdm name="zext_ln72_72"/></StgValue>
</operation>

<operation id="1513" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:611 %input_fm_buffer_addr_49 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_72

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_49"/></StgValue>
</operation>

<operation id="1514" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:776 %input_fm_buffer_load_46 = load i12 %input_fm_buffer_addr_46

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_46"/></StgValue>
</operation>

<operation id="1515" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:783 %input_fm_buffer_load_47 = load i12 %input_fm_buffer_addr_47

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_47"/></StgValue>
</operation>

<operation id="1516" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:792 %input_fm_buffer_load_48 = load i12 %input_fm_buffer_addr_48

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_48"/></StgValue>
</operation>

<operation id="1517" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:801 %input_fm_buffer_load_49 = load i12 %input_fm_buffer_addr_49

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_49"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="1518" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:128 %add57_3 = fadd i32 %add57_2, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="add57_3"/></StgValue>
</operation>

<operation id="1519" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:238 %mul50_5_0_1 = fmul i32 %bitcast_ln72_13, i32 %input_fm_buffer_load_13

]]></Node>
<StgValue><ssdm name="mul50_5_0_1"/></StgValue>
</operation>

<operation id="1520" st_id="26" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:247 %mul50_6_0_1 = fmul i32 %bitcast_ln72_14, i32 %input_fm_buffer_load_14

]]></Node>
<StgValue><ssdm name="mul50_6_0_1"/></StgValue>
</operation>

<operation id="1521" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:254 %bitcast_ln72_15 = bitcast i32 %gmem_addr_17_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_15"/></StgValue>
</operation>

<operation id="1522" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:256 %mul50_7_0_1 = fmul i32 %bitcast_ln72_15, i32 %input_fm_buffer_load_15

]]></Node>
<StgValue><ssdm name="mul50_7_0_1"/></StgValue>
</operation>

<operation id="1523" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:291 %gmem_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_18

]]></Node>
<StgValue><ssdm name="gmem_addr_18_read"/></StgValue>
</operation>

<operation id="1524" st_id="26" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:299 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1525" st_id="26" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:308 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="1526" st_id="26" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:317 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="1527" st_id="26" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:326 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1528" st_id="26" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:335 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="1529" st_id="26" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:344 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="1530" st_id="26" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:353 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="1531" st_id="26" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:391 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="1532" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:397 %add_ln72_17 = add i63 %sext_ln63_41, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_17"/></StgValue>
</operation>

<operation id="1533" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:398 %sext_ln72_18 = sext i63 %add_ln72_17

]]></Node>
<StgValue><ssdm name="sext_ln72_18"/></StgValue>
</operation>

<operation id="1534" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:399 %gmem_addr_27 = getelementptr i32 %gmem, i64 %sext_ln72_18

]]></Node>
<StgValue><ssdm name="gmem_addr_27"/></StgValue>
</operation>

<operation id="1535" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:498 %add_ln72_25 = add i63 %sext_ln63_41, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_25"/></StgValue>
</operation>

<operation id="1536" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:499 %sext_ln72_26 = sext i63 %add_ln72_25

]]></Node>
<StgValue><ssdm name="sext_ln72_26"/></StgValue>
</operation>

<operation id="1537" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:500 %gmem_addr_35 = getelementptr i32 %gmem, i64 %sext_ln72_26

]]></Node>
<StgValue><ssdm name="gmem_addr_35"/></StgValue>
</operation>

<operation id="1538" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:612 %add_ln72_224 = add i11 %add_ln72_210, i11 %zext_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_224"/></StgValue>
</operation>

<operation id="1539" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:613 %zext_ln72_73 = zext i11 %add_ln72_224

]]></Node>
<StgValue><ssdm name="zext_ln72_73"/></StgValue>
</operation>

<operation id="1540" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:614 %input_fm_buffer_addr_50 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_73

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_50"/></StgValue>
</operation>

<operation id="1541" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:615 %add_ln72_225 = add i11 %add_ln72_212, i11 %zext_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_225"/></StgValue>
</operation>

<operation id="1542" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:616 %zext_ln72_74 = zext i11 %add_ln72_225

]]></Node>
<StgValue><ssdm name="zext_ln72_74"/></StgValue>
</operation>

<operation id="1543" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:617 %input_fm_buffer_addr_51 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_74

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_51"/></StgValue>
</operation>

<operation id="1544" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:792 %input_fm_buffer_load_48 = load i12 %input_fm_buffer_addr_48

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_48"/></StgValue>
</operation>

<operation id="1545" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:801 %input_fm_buffer_load_49 = load i12 %input_fm_buffer_addr_49

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_49"/></StgValue>
</operation>

<operation id="1546" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:810 %input_fm_buffer_load_50 = load i12 %input_fm_buffer_addr_50

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_50"/></StgValue>
</operation>

<operation id="1547" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:819 %input_fm_buffer_load_51 = load i12 %input_fm_buffer_addr_51

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_51"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="1548" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:128 %add57_3 = fadd i32 %add57_2, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="add57_3"/></StgValue>
</operation>

<operation id="1549" st_id="27" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:247 %mul50_6_0_1 = fmul i32 %bitcast_ln72_14, i32 %input_fm_buffer_load_14

]]></Node>
<StgValue><ssdm name="mul50_6_0_1"/></StgValue>
</operation>

<operation id="1550" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:256 %mul50_7_0_1 = fmul i32 %bitcast_ln72_15, i32 %input_fm_buffer_load_15

]]></Node>
<StgValue><ssdm name="mul50_7_0_1"/></StgValue>
</operation>

<operation id="1551" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:292 %bitcast_ln72_16 = bitcast i32 %gmem_addr_18_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_16"/></StgValue>
</operation>

<operation id="1552" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:294 %mul_0_2 = fmul i32 %bitcast_ln72_16, i32 %input_fm_buffer_load_16

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="1553" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:300 %gmem_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_19

]]></Node>
<StgValue><ssdm name="gmem_addr_19_read"/></StgValue>
</operation>

<operation id="1554" st_id="27" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:308 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="1555" st_id="27" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:317 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="1556" st_id="27" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:326 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1557" st_id="27" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:335 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="1558" st_id="27" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:344 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="1559" st_id="27" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:353 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="1560" st_id="27" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:391 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="1561" st_id="27" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:400 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="1562" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:406 %add_ln72_18 = add i63 %sext_ln63_42, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_18"/></StgValue>
</operation>

<operation id="1563" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:407 %sext_ln72_19 = sext i63 %add_ln72_18

]]></Node>
<StgValue><ssdm name="sext_ln72_19"/></StgValue>
</operation>

<operation id="1564" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:408 %gmem_addr_28 = getelementptr i32 %gmem, i64 %sext_ln72_19

]]></Node>
<StgValue><ssdm name="gmem_addr_28"/></StgValue>
</operation>

<operation id="1565" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:507 %add_ln72_26 = add i63 %sext_ln63_42, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_26"/></StgValue>
</operation>

<operation id="1566" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:508 %sext_ln72_27 = sext i63 %add_ln72_26

]]></Node>
<StgValue><ssdm name="sext_ln72_27"/></StgValue>
</operation>

<operation id="1567" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:509 %gmem_addr_36 = getelementptr i32 %gmem, i64 %sext_ln72_27

]]></Node>
<StgValue><ssdm name="gmem_addr_36"/></StgValue>
</operation>

<operation id="1568" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:618 %add_ln72_226 = add i12 %add_ln72_214, i12 %zext_ln72_16

]]></Node>
<StgValue><ssdm name="add_ln72_226"/></StgValue>
</operation>

<operation id="1569" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:619 %zext_ln72_75 = zext i12 %add_ln72_226

]]></Node>
<StgValue><ssdm name="zext_ln72_75"/></StgValue>
</operation>

<operation id="1570" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:620 %input_fm_buffer_addr_52 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_75

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_52"/></StgValue>
</operation>

<operation id="1571" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:621 %add_ln72_227 = add i12 %add_ln72_216, i12 %zext_ln72_16

]]></Node>
<StgValue><ssdm name="add_ln72_227"/></StgValue>
</operation>

<operation id="1572" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:622 %zext_ln72_76 = zext i12 %add_ln72_227

]]></Node>
<StgValue><ssdm name="zext_ln72_76"/></StgValue>
</operation>

<operation id="1573" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:623 %input_fm_buffer_addr_53 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_76

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_53"/></StgValue>
</operation>

<operation id="1574" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:810 %input_fm_buffer_load_50 = load i12 %input_fm_buffer_addr_50

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_50"/></StgValue>
</operation>

<operation id="1575" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:819 %input_fm_buffer_load_51 = load i12 %input_fm_buffer_addr_51

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_51"/></StgValue>
</operation>

<operation id="1576" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:828 %input_fm_buffer_load_52 = load i12 %input_fm_buffer_addr_52

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_52"/></StgValue>
</operation>

<operation id="1577" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:837 %input_fm_buffer_load_53 = load i12 %input_fm_buffer_addr_53

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_53"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="1578" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:128 %add57_3 = fadd i32 %add57_2, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="add57_3"/></StgValue>
</operation>

<operation id="1579" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:256 %mul50_7_0_1 = fmul i32 %bitcast_ln72_15, i32 %input_fm_buffer_load_15

]]></Node>
<StgValue><ssdm name="mul50_7_0_1"/></StgValue>
</operation>

<operation id="1580" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:294 %mul_0_2 = fmul i32 %bitcast_ln72_16, i32 %input_fm_buffer_load_16

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="1581" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:301 %bitcast_ln72_17 = bitcast i32 %gmem_addr_19_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_17"/></StgValue>
</operation>

<operation id="1582" st_id="28" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:303 %mul50_1_0_2 = fmul i32 %bitcast_ln72_17, i32 %input_fm_buffer_load_17

]]></Node>
<StgValue><ssdm name="mul50_1_0_2"/></StgValue>
</operation>

<operation id="1583" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:309 %gmem_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_20

]]></Node>
<StgValue><ssdm name="gmem_addr_20_read"/></StgValue>
</operation>

<operation id="1584" st_id="28" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:317 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="1585" st_id="28" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:326 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1586" st_id="28" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:335 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="1587" st_id="28" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:344 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="1588" st_id="28" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:353 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="1589" st_id="28" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:391 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="1590" st_id="28" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:400 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="1591" st_id="28" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:409 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="1592" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:415 %add_ln72_19 = add i63 %sext_ln63_43, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_19"/></StgValue>
</operation>

<operation id="1593" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:416 %sext_ln72_20 = sext i63 %add_ln72_19

]]></Node>
<StgValue><ssdm name="sext_ln72_20"/></StgValue>
</operation>

<operation id="1594" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:417 %gmem_addr_29 = getelementptr i32 %gmem, i64 %sext_ln72_20

]]></Node>
<StgValue><ssdm name="gmem_addr_29"/></StgValue>
</operation>

<operation id="1595" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:516 %add_ln72_27 = add i63 %sext_ln63_43, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_27"/></StgValue>
</operation>

<operation id="1596" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:517 %sext_ln72_28 = sext i63 %add_ln72_27

]]></Node>
<StgValue><ssdm name="sext_ln72_28"/></StgValue>
</operation>

<operation id="1597" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:518 %gmem_addr_37 = getelementptr i32 %gmem, i64 %sext_ln72_28

]]></Node>
<StgValue><ssdm name="gmem_addr_37"/></StgValue>
</operation>

<operation id="1598" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:624 %add_ln72_228 = add i12 %add_ln72_218, i12 %zext_ln72_16

]]></Node>
<StgValue><ssdm name="add_ln72_228"/></StgValue>
</operation>

<operation id="1599" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:625 %zext_ln72_77 = zext i12 %add_ln72_228

]]></Node>
<StgValue><ssdm name="zext_ln72_77"/></StgValue>
</operation>

<operation id="1600" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:626 %input_fm_buffer_addr_54 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_77

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_54"/></StgValue>
</operation>

<operation id="1601" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:627 %add_ln72_229 = add i11 %add_ln72_220, i11 %zext_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_229"/></StgValue>
</operation>

<operation id="1602" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:628 %sext_ln72_171 = sext i11 %add_ln72_229

]]></Node>
<StgValue><ssdm name="sext_ln72_171"/></StgValue>
</operation>

<operation id="1603" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:629 %zext_ln72_78 = zext i12 %sext_ln72_171

]]></Node>
<StgValue><ssdm name="zext_ln72_78"/></StgValue>
</operation>

<operation id="1604" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:630 %input_fm_buffer_addr_55 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_78

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_55"/></StgValue>
</operation>

<operation id="1605" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:828 %input_fm_buffer_load_52 = load i12 %input_fm_buffer_addr_52

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_52"/></StgValue>
</operation>

<operation id="1606" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:837 %input_fm_buffer_load_53 = load i12 %input_fm_buffer_addr_53

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_53"/></StgValue>
</operation>

<operation id="1607" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:846 %input_fm_buffer_load_54 = load i12 %input_fm_buffer_addr_54

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_54"/></StgValue>
</operation>

<operation id="1608" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:855 %input_fm_buffer_load_55 = load i12 %input_fm_buffer_addr_55

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_55"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="1609" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:128 %add57_3 = fadd i32 %add57_2, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="add57_3"/></StgValue>
</operation>

<operation id="1610" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:294 %mul_0_2 = fmul i32 %bitcast_ln72_16, i32 %input_fm_buffer_load_16

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="1611" st_id="29" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:303 %mul50_1_0_2 = fmul i32 %bitcast_ln72_17, i32 %input_fm_buffer_load_17

]]></Node>
<StgValue><ssdm name="mul50_1_0_2"/></StgValue>
</operation>

<operation id="1612" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:310 %bitcast_ln72_18 = bitcast i32 %gmem_addr_20_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_18"/></StgValue>
</operation>

<operation id="1613" st_id="29" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:312 %mul50_2_0_2 = fmul i32 %bitcast_ln72_18, i32 %input_fm_buffer_load_18

]]></Node>
<StgValue><ssdm name="mul50_2_0_2"/></StgValue>
</operation>

<operation id="1614" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:318 %gmem_addr_21_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_21

]]></Node>
<StgValue><ssdm name="gmem_addr_21_read"/></StgValue>
</operation>

<operation id="1615" st_id="29" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:326 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1616" st_id="29" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:335 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="1617" st_id="29" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:344 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="1618" st_id="29" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:353 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="1619" st_id="29" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:391 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="1620" st_id="29" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:400 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="1621" st_id="29" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:409 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="1622" st_id="29" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:418 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="1623" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:424 %add_ln72_20 = add i63 %sext_ln63_44, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_20"/></StgValue>
</operation>

<operation id="1624" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:425 %sext_ln72_21 = sext i63 %add_ln72_20

]]></Node>
<StgValue><ssdm name="sext_ln72_21"/></StgValue>
</operation>

<operation id="1625" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:426 %gmem_addr_30 = getelementptr i32 %gmem, i64 %sext_ln72_21

]]></Node>
<StgValue><ssdm name="gmem_addr_30"/></StgValue>
</operation>

<operation id="1626" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:525 %add_ln72_28 = add i63 %sext_ln63_44, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_28"/></StgValue>
</operation>

<operation id="1627" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:526 %sext_ln72_29 = sext i63 %add_ln72_28

]]></Node>
<StgValue><ssdm name="sext_ln72_29"/></StgValue>
</operation>

<operation id="1628" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:527 %gmem_addr_38 = getelementptr i32 %gmem, i64 %sext_ln72_29

]]></Node>
<StgValue><ssdm name="gmem_addr_38"/></StgValue>
</operation>

<operation id="1629" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:631 %add_ln72_230 = add i10 %mul_ln72_1, i10 %zext_ln72_29

]]></Node>
<StgValue><ssdm name="add_ln72_230"/></StgValue>
</operation>

<operation id="1630" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:632 %zext_ln72_79 = zext i10 %add_ln72_230

]]></Node>
<StgValue><ssdm name="zext_ln72_79"/></StgValue>
</operation>

<operation id="1631" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:633 %input_fm_buffer_addr_56 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_79

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_56"/></StgValue>
</operation>

<operation id="1632" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:634 %add_ln72_231 = add i11 %add_ln72_208, i11 %zext_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_231"/></StgValue>
</operation>

<operation id="1633" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:635 %zext_ln72_80 = zext i11 %add_ln72_231

]]></Node>
<StgValue><ssdm name="zext_ln72_80"/></StgValue>
</operation>

<operation id="1634" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:636 %input_fm_buffer_addr_57 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_80

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_57"/></StgValue>
</operation>

<operation id="1635" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:846 %input_fm_buffer_load_54 = load i12 %input_fm_buffer_addr_54

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_54"/></StgValue>
</operation>

<operation id="1636" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:855 %input_fm_buffer_load_55 = load i12 %input_fm_buffer_addr_55

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_55"/></StgValue>
</operation>

<operation id="1637" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:864 %input_fm_buffer_load_56 = load i12 %input_fm_buffer_addr_56

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_56"/></StgValue>
</operation>

<operation id="1638" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:873 %input_fm_buffer_load_57 = load i12 %input_fm_buffer_addr_57

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_57"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="1639" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:135 %add57_4 = fadd i32 %add57_3, i32 %mul50_4

]]></Node>
<StgValue><ssdm name="add57_4"/></StgValue>
</operation>

<operation id="1640" st_id="30" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:303 %mul50_1_0_2 = fmul i32 %bitcast_ln72_17, i32 %input_fm_buffer_load_17

]]></Node>
<StgValue><ssdm name="mul50_1_0_2"/></StgValue>
</operation>

<operation id="1641" st_id="30" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:312 %mul50_2_0_2 = fmul i32 %bitcast_ln72_18, i32 %input_fm_buffer_load_18

]]></Node>
<StgValue><ssdm name="mul50_2_0_2"/></StgValue>
</operation>

<operation id="1642" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:319 %bitcast_ln72_19 = bitcast i32 %gmem_addr_21_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_19"/></StgValue>
</operation>

<operation id="1643" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:321 %mul50_3_0_2 = fmul i32 %bitcast_ln72_19, i32 %input_fm_buffer_load_19

]]></Node>
<StgValue><ssdm name="mul50_3_0_2"/></StgValue>
</operation>

<operation id="1644" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:327 %gmem_addr_22_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_22

]]></Node>
<StgValue><ssdm name="gmem_addr_22_read"/></StgValue>
</operation>

<operation id="1645" st_id="30" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:335 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="1646" st_id="30" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:344 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="1647" st_id="30" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:353 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="1648" st_id="30" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:391 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="1649" st_id="30" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:400 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="1650" st_id="30" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:409 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="1651" st_id="30" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:418 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="1652" st_id="30" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:427 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="1653" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:433 %add_ln72_21 = add i63 %sext_ln63_45, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_21"/></StgValue>
</operation>

<operation id="1654" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:434 %sext_ln72_22 = sext i63 %add_ln72_21

]]></Node>
<StgValue><ssdm name="sext_ln72_22"/></StgValue>
</operation>

<operation id="1655" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:435 %gmem_addr_31 = getelementptr i32 %gmem, i64 %sext_ln72_22

]]></Node>
<StgValue><ssdm name="gmem_addr_31"/></StgValue>
</operation>

<operation id="1656" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:534 %add_ln72_29 = add i63 %sext_ln63_45, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_29"/></StgValue>
</operation>

<operation id="1657" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:535 %sext_ln72_30 = sext i63 %add_ln72_29

]]></Node>
<StgValue><ssdm name="sext_ln72_30"/></StgValue>
</operation>

<operation id="1658" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:536 %gmem_addr_39 = getelementptr i32 %gmem, i64 %sext_ln72_30

]]></Node>
<StgValue><ssdm name="gmem_addr_39"/></StgValue>
</operation>

<operation id="1659" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:637 %add_ln72_232 = add i11 %add_ln72_210, i11 %zext_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_232"/></StgValue>
</operation>

<operation id="1660" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:638 %zext_ln72_81 = zext i11 %add_ln72_232

]]></Node>
<StgValue><ssdm name="zext_ln72_81"/></StgValue>
</operation>

<operation id="1661" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:639 %input_fm_buffer_addr_58 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_81

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_58"/></StgValue>
</operation>

<operation id="1662" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:640 %add_ln72_233 = add i11 %add_ln72_212, i11 %zext_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_233"/></StgValue>
</operation>

<operation id="1663" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:641 %zext_ln72_82 = zext i11 %add_ln72_233

]]></Node>
<StgValue><ssdm name="zext_ln72_82"/></StgValue>
</operation>

<operation id="1664" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:642 %input_fm_buffer_addr_59 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_82

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_59"/></StgValue>
</operation>

<operation id="1665" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:864 %input_fm_buffer_load_56 = load i12 %input_fm_buffer_addr_56

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_56"/></StgValue>
</operation>

<operation id="1666" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:873 %input_fm_buffer_load_57 = load i12 %input_fm_buffer_addr_57

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_57"/></StgValue>
</operation>

<operation id="1667" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:882 %input_fm_buffer_load_58 = load i12 %input_fm_buffer_addr_58

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_58"/></StgValue>
</operation>

<operation id="1668" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:891 %input_fm_buffer_load_59 = load i12 %input_fm_buffer_addr_59

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_59"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="1669" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:135 %add57_4 = fadd i32 %add57_3, i32 %mul50_4

]]></Node>
<StgValue><ssdm name="add57_4"/></StgValue>
</operation>

<operation id="1670" st_id="31" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:312 %mul50_2_0_2 = fmul i32 %bitcast_ln72_18, i32 %input_fm_buffer_load_18

]]></Node>
<StgValue><ssdm name="mul50_2_0_2"/></StgValue>
</operation>

<operation id="1671" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:321 %mul50_3_0_2 = fmul i32 %bitcast_ln72_19, i32 %input_fm_buffer_load_19

]]></Node>
<StgValue><ssdm name="mul50_3_0_2"/></StgValue>
</operation>

<operation id="1672" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:328 %bitcast_ln72_20 = bitcast i32 %gmem_addr_22_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_20"/></StgValue>
</operation>

<operation id="1673" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:330 %mul50_4_0_2 = fmul i32 %bitcast_ln72_20, i32 %input_fm_buffer_load_20

]]></Node>
<StgValue><ssdm name="mul50_4_0_2"/></StgValue>
</operation>

<operation id="1674" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:336 %gmem_addr_23_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_23

]]></Node>
<StgValue><ssdm name="gmem_addr_23_read"/></StgValue>
</operation>

<operation id="1675" st_id="31" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:344 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="1676" st_id="31" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:353 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="1677" st_id="31" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:391 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="1678" st_id="31" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:400 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="1679" st_id="31" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:409 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="1680" st_id="31" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:418 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="1681" st_id="31" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:427 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="1682" st_id="31" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:436 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="1683" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:442 %add_ln72_22 = add i63 %sext_ln63_46, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_22"/></StgValue>
</operation>

<operation id="1684" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:443 %sext_ln72_23 = sext i63 %add_ln72_22

]]></Node>
<StgValue><ssdm name="sext_ln72_23"/></StgValue>
</operation>

<operation id="1685" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:444 %gmem_addr_32 = getelementptr i32 %gmem, i64 %sext_ln72_23

]]></Node>
<StgValue><ssdm name="gmem_addr_32"/></StgValue>
</operation>

<operation id="1686" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:543 %add_ln72_30 = add i63 %sext_ln63_46, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_30"/></StgValue>
</operation>

<operation id="1687" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:544 %sext_ln72_31 = sext i63 %add_ln72_30

]]></Node>
<StgValue><ssdm name="sext_ln72_31"/></StgValue>
</operation>

<operation id="1688" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:545 %gmem_addr_40 = getelementptr i32 %gmem, i64 %sext_ln72_31

]]></Node>
<StgValue><ssdm name="gmem_addr_40"/></StgValue>
</operation>

<operation id="1689" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:643 %add_ln72_234 = add i12 %add_ln72_214, i12 %zext_ln72_27

]]></Node>
<StgValue><ssdm name="add_ln72_234"/></StgValue>
</operation>

<operation id="1690" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:644 %zext_ln72_83 = zext i12 %add_ln72_234

]]></Node>
<StgValue><ssdm name="zext_ln72_83"/></StgValue>
</operation>

<operation id="1691" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:645 %input_fm_buffer_addr_60 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_83

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_60"/></StgValue>
</operation>

<operation id="1692" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:646 %add_ln72_235 = add i12 %add_ln72_216, i12 %zext_ln72_27

]]></Node>
<StgValue><ssdm name="add_ln72_235"/></StgValue>
</operation>

<operation id="1693" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:647 %zext_ln72_84 = zext i12 %add_ln72_235

]]></Node>
<StgValue><ssdm name="zext_ln72_84"/></StgValue>
</operation>

<operation id="1694" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:648 %input_fm_buffer_addr_61 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_84

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_61"/></StgValue>
</operation>

<operation id="1695" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:882 %input_fm_buffer_load_58 = load i12 %input_fm_buffer_addr_58

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_58"/></StgValue>
</operation>

<operation id="1696" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:891 %input_fm_buffer_load_59 = load i12 %input_fm_buffer_addr_59

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_59"/></StgValue>
</operation>

<operation id="1697" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:900 %input_fm_buffer_load_60 = load i12 %input_fm_buffer_addr_60

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_60"/></StgValue>
</operation>

<operation id="1698" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:909 %input_fm_buffer_load_61 = load i12 %input_fm_buffer_addr_61

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_61"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="1699" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:135 %add57_4 = fadd i32 %add57_3, i32 %mul50_4

]]></Node>
<StgValue><ssdm name="add57_4"/></StgValue>
</operation>

<operation id="1700" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:321 %mul50_3_0_2 = fmul i32 %bitcast_ln72_19, i32 %input_fm_buffer_load_19

]]></Node>
<StgValue><ssdm name="mul50_3_0_2"/></StgValue>
</operation>

<operation id="1701" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:330 %mul50_4_0_2 = fmul i32 %bitcast_ln72_20, i32 %input_fm_buffer_load_20

]]></Node>
<StgValue><ssdm name="mul50_4_0_2"/></StgValue>
</operation>

<operation id="1702" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:337 %bitcast_ln72_21 = bitcast i32 %gmem_addr_23_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_21"/></StgValue>
</operation>

<operation id="1703" st_id="32" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:339 %mul50_5_0_2 = fmul i32 %bitcast_ln72_21, i32 %input_fm_buffer_load_21

]]></Node>
<StgValue><ssdm name="mul50_5_0_2"/></StgValue>
</operation>

<operation id="1704" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:345 %gmem_addr_24_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_24

]]></Node>
<StgValue><ssdm name="gmem_addr_24_read"/></StgValue>
</operation>

<operation id="1705" st_id="32" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:353 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="1706" st_id="32" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:391 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="1707" st_id="32" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:400 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="1708" st_id="32" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:409 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="1709" st_id="32" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:418 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="1710" st_id="32" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:427 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="1711" st_id="32" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:436 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="1712" st_id="32" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:445 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="1713" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:451 %add_ln72_23 = add i63 %sext_ln72, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_23"/></StgValue>
</operation>

<operation id="1714" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:452 %sext_ln72_24 = sext i63 %add_ln72_23

]]></Node>
<StgValue><ssdm name="sext_ln72_24"/></StgValue>
</operation>

<operation id="1715" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:453 %gmem_addr_33 = getelementptr i32 %gmem, i64 %sext_ln72_24

]]></Node>
<StgValue><ssdm name="gmem_addr_33"/></StgValue>
</operation>

<operation id="1716" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:552 %add_ln72_31 = add i63 %sext_ln72, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_31"/></StgValue>
</operation>

<operation id="1717" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:553 %sext_ln72_32 = sext i63 %add_ln72_31

]]></Node>
<StgValue><ssdm name="sext_ln72_32"/></StgValue>
</operation>

<operation id="1718" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:554 %gmem_addr_41 = getelementptr i32 %gmem, i64 %sext_ln72_32

]]></Node>
<StgValue><ssdm name="gmem_addr_41"/></StgValue>
</operation>

<operation id="1719" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:649 %add_ln72_236 = add i12 %add_ln72_218, i12 %zext_ln72_27

]]></Node>
<StgValue><ssdm name="add_ln72_236"/></StgValue>
</operation>

<operation id="1720" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:650 %zext_ln72_85 = zext i12 %add_ln72_236

]]></Node>
<StgValue><ssdm name="zext_ln72_85"/></StgValue>
</operation>

<operation id="1721" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:651 %input_fm_buffer_addr_62 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_85

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_62"/></StgValue>
</operation>

<operation id="1722" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:652 %add_ln72_237 = add i11 %add_ln72_220, i11 %zext_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_237"/></StgValue>
</operation>

<operation id="1723" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:653 %sext_ln72_172 = sext i11 %add_ln72_237

]]></Node>
<StgValue><ssdm name="sext_ln72_172"/></StgValue>
</operation>

<operation id="1724" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:654 %zext_ln72_86 = zext i12 %sext_ln72_172

]]></Node>
<StgValue><ssdm name="zext_ln72_86"/></StgValue>
</operation>

<operation id="1725" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:655 %input_fm_buffer_addr_63 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_86

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_63"/></StgValue>
</operation>

<operation id="1726" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:900 %input_fm_buffer_load_60 = load i12 %input_fm_buffer_addr_60

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_60"/></StgValue>
</operation>

<operation id="1727" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:909 %input_fm_buffer_load_61 = load i12 %input_fm_buffer_addr_61

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_61"/></StgValue>
</operation>

<operation id="1728" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:918 %input_fm_buffer_load_62 = load i12 %input_fm_buffer_addr_62

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_62"/></StgValue>
</operation>

<operation id="1729" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:927 %input_fm_buffer_load_63 = load i12 %input_fm_buffer_addr_63

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_63"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="1730" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:135 %add57_4 = fadd i32 %add57_3, i32 %mul50_4

]]></Node>
<StgValue><ssdm name="add57_4"/></StgValue>
</operation>

<operation id="1731" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:330 %mul50_4_0_2 = fmul i32 %bitcast_ln72_20, i32 %input_fm_buffer_load_20

]]></Node>
<StgValue><ssdm name="mul50_4_0_2"/></StgValue>
</operation>

<operation id="1732" st_id="33" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:339 %mul50_5_0_2 = fmul i32 %bitcast_ln72_21, i32 %input_fm_buffer_load_21

]]></Node>
<StgValue><ssdm name="mul50_5_0_2"/></StgValue>
</operation>

<operation id="1733" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:346 %bitcast_ln72_22 = bitcast i32 %gmem_addr_24_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_22"/></StgValue>
</operation>

<operation id="1734" st_id="33" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:348 %mul50_6_0_2 = fmul i32 %bitcast_ln72_22, i32 %input_fm_buffer_load_22

]]></Node>
<StgValue><ssdm name="mul50_6_0_2"/></StgValue>
</operation>

<operation id="1735" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:354 %gmem_addr_25_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_25

]]></Node>
<StgValue><ssdm name="gmem_addr_25_read"/></StgValue>
</operation>

<operation id="1736" st_id="33" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:391 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="1737" st_id="33" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:400 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="1738" st_id="33" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:409 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="1739" st_id="33" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:418 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="1740" st_id="33" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:427 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="1741" st_id="33" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:436 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="1742" st_id="33" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:445 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="1743" st_id="33" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:454 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="1744" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:656 %add_ln72_238 = add i10 %mul_ln72_1, i10 %zext_ln72_40

]]></Node>
<StgValue><ssdm name="add_ln72_238"/></StgValue>
</operation>

<operation id="1745" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:657 %zext_ln72_87 = zext i10 %add_ln72_238

]]></Node>
<StgValue><ssdm name="zext_ln72_87"/></StgValue>
</operation>

<operation id="1746" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:658 %input_fm_buffer_addr_64 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_87

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_64"/></StgValue>
</operation>

<operation id="1747" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:659 %add_ln72_239 = add i11 %add_ln72_208, i11 %zext_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_239"/></StgValue>
</operation>

<operation id="1748" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:660 %zext_ln72_88 = zext i11 %add_ln72_239

]]></Node>
<StgValue><ssdm name="zext_ln72_88"/></StgValue>
</operation>

<operation id="1749" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:661 %input_fm_buffer_addr_65 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_88

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_65"/></StgValue>
</operation>

<operation id="1750" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:918 %input_fm_buffer_load_62 = load i12 %input_fm_buffer_addr_62

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_62"/></StgValue>
</operation>

<operation id="1751" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:927 %input_fm_buffer_load_63 = load i12 %input_fm_buffer_addr_63

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_63"/></StgValue>
</operation>

<operation id="1752" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:936 %input_fm_buffer_load_64 = load i12 %input_fm_buffer_addr_64

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_64"/></StgValue>
</operation>

<operation id="1753" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:945 %input_fm_buffer_load_65 = load i12 %input_fm_buffer_addr_65

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_65"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="1754" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:142 %add57_5 = fadd i32 %add57_4, i32 %mul50_5

]]></Node>
<StgValue><ssdm name="add57_5"/></StgValue>
</operation>

<operation id="1755" st_id="34" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:339 %mul50_5_0_2 = fmul i32 %bitcast_ln72_21, i32 %input_fm_buffer_load_21

]]></Node>
<StgValue><ssdm name="mul50_5_0_2"/></StgValue>
</operation>

<operation id="1756" st_id="34" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:348 %mul50_6_0_2 = fmul i32 %bitcast_ln72_22, i32 %input_fm_buffer_load_22

]]></Node>
<StgValue><ssdm name="mul50_6_0_2"/></StgValue>
</operation>

<operation id="1757" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:355 %bitcast_ln72_23 = bitcast i32 %gmem_addr_25_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_23"/></StgValue>
</operation>

<operation id="1758" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:357 %mul50_7_0_2 = fmul i32 %bitcast_ln72_23, i32 %input_fm_buffer_load_23

]]></Node>
<StgValue><ssdm name="mul50_7_0_2"/></StgValue>
</operation>

<operation id="1759" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:392 %gmem_addr_26_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_26

]]></Node>
<StgValue><ssdm name="gmem_addr_26_read"/></StgValue>
</operation>

<operation id="1760" st_id="34" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:400 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="1761" st_id="34" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:409 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="1762" st_id="34" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:418 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="1763" st_id="34" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:427 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="1764" st_id="34" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:436 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="1765" st_id="34" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:445 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="1766" st_id="34" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:454 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="1767" st_id="34" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:492 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="1768" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:662 %add_ln72_240 = add i11 %add_ln72_210, i11 %zext_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_240"/></StgValue>
</operation>

<operation id="1769" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:663 %zext_ln72_89 = zext i11 %add_ln72_240

]]></Node>
<StgValue><ssdm name="zext_ln72_89"/></StgValue>
</operation>

<operation id="1770" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:664 %input_fm_buffer_addr_66 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_89

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_66"/></StgValue>
</operation>

<operation id="1771" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:665 %add_ln72_241 = add i11 %add_ln72_212, i11 %zext_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_241"/></StgValue>
</operation>

<operation id="1772" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:666 %zext_ln72_90 = zext i11 %add_ln72_241

]]></Node>
<StgValue><ssdm name="zext_ln72_90"/></StgValue>
</operation>

<operation id="1773" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:667 %input_fm_buffer_addr_67 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_90

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_67"/></StgValue>
</operation>

<operation id="1774" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:936 %input_fm_buffer_load_64 = load i12 %input_fm_buffer_addr_64

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_64"/></StgValue>
</operation>

<operation id="1775" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:945 %input_fm_buffer_load_65 = load i12 %input_fm_buffer_addr_65

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_65"/></StgValue>
</operation>

<operation id="1776" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:954 %input_fm_buffer_load_66 = load i12 %input_fm_buffer_addr_66

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_66"/></StgValue>
</operation>

<operation id="1777" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:963 %input_fm_buffer_load_67 = load i12 %input_fm_buffer_addr_67

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_67"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="1778" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:142 %add57_5 = fadd i32 %add57_4, i32 %mul50_5

]]></Node>
<StgValue><ssdm name="add57_5"/></StgValue>
</operation>

<operation id="1779" st_id="35" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:348 %mul50_6_0_2 = fmul i32 %bitcast_ln72_22, i32 %input_fm_buffer_load_22

]]></Node>
<StgValue><ssdm name="mul50_6_0_2"/></StgValue>
</operation>

<operation id="1780" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:357 %mul50_7_0_2 = fmul i32 %bitcast_ln72_23, i32 %input_fm_buffer_load_23

]]></Node>
<StgValue><ssdm name="mul50_7_0_2"/></StgValue>
</operation>

<operation id="1781" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:393 %bitcast_ln72_24 = bitcast i32 %gmem_addr_26_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_24"/></StgValue>
</operation>

<operation id="1782" st_id="35" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:395 %mul_0_3 = fmul i32 %bitcast_ln72_24, i32 %input_fm_buffer_load_24

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="1783" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:401 %gmem_addr_27_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_27

]]></Node>
<StgValue><ssdm name="gmem_addr_27_read"/></StgValue>
</operation>

<operation id="1784" st_id="35" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:409 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="1785" st_id="35" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:418 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="1786" st_id="35" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:427 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="1787" st_id="35" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:436 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="1788" st_id="35" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:445 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="1789" st_id="35" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:454 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="1790" st_id="35" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:492 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="1791" st_id="35" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:501 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="1792" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:668 %add_ln72_242 = add i12 %add_ln72_214, i12 %zext_ln72_38

]]></Node>
<StgValue><ssdm name="add_ln72_242"/></StgValue>
</operation>

<operation id="1793" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:669 %zext_ln72_91 = zext i12 %add_ln72_242

]]></Node>
<StgValue><ssdm name="zext_ln72_91"/></StgValue>
</operation>

<operation id="1794" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:670 %input_fm_buffer_addr_68 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_91

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_68"/></StgValue>
</operation>

<operation id="1795" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:671 %add_ln72_243 = add i12 %add_ln72_216, i12 %zext_ln72_38

]]></Node>
<StgValue><ssdm name="add_ln72_243"/></StgValue>
</operation>

<operation id="1796" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:672 %zext_ln72_92 = zext i12 %add_ln72_243

]]></Node>
<StgValue><ssdm name="zext_ln72_92"/></StgValue>
</operation>

<operation id="1797" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:673 %input_fm_buffer_addr_69 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_92

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_69"/></StgValue>
</operation>

<operation id="1798" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:954 %input_fm_buffer_load_66 = load i12 %input_fm_buffer_addr_66

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_66"/></StgValue>
</operation>

<operation id="1799" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:963 %input_fm_buffer_load_67 = load i12 %input_fm_buffer_addr_67

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_67"/></StgValue>
</operation>

<operation id="1800" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:972 %input_fm_buffer_load_68 = load i12 %input_fm_buffer_addr_68

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_68"/></StgValue>
</operation>

<operation id="1801" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:981 %input_fm_buffer_load_69 = load i12 %input_fm_buffer_addr_69

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_69"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="1802" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:142 %add57_5 = fadd i32 %add57_4, i32 %mul50_5

]]></Node>
<StgValue><ssdm name="add57_5"/></StgValue>
</operation>

<operation id="1803" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:357 %mul50_7_0_2 = fmul i32 %bitcast_ln72_23, i32 %input_fm_buffer_load_23

]]></Node>
<StgValue><ssdm name="mul50_7_0_2"/></StgValue>
</operation>

<operation id="1804" st_id="36" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:395 %mul_0_3 = fmul i32 %bitcast_ln72_24, i32 %input_fm_buffer_load_24

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="1805" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:402 %bitcast_ln72_25 = bitcast i32 %gmem_addr_27_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_25"/></StgValue>
</operation>

<operation id="1806" st_id="36" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:404 %mul50_1_0_3 = fmul i32 %bitcast_ln72_25, i32 %input_fm_buffer_load_25

]]></Node>
<StgValue><ssdm name="mul50_1_0_3"/></StgValue>
</operation>

<operation id="1807" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:410 %gmem_addr_28_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_28

]]></Node>
<StgValue><ssdm name="gmem_addr_28_read"/></StgValue>
</operation>

<operation id="1808" st_id="36" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:418 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="1809" st_id="36" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:427 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="1810" st_id="36" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:436 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="1811" st_id="36" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:445 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="1812" st_id="36" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:454 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="1813" st_id="36" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:492 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="1814" st_id="36" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:501 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="1815" st_id="36" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:510 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="1816" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:674 %add_ln72_244 = add i12 %add_ln72_218, i12 %zext_ln72_38

]]></Node>
<StgValue><ssdm name="add_ln72_244"/></StgValue>
</operation>

<operation id="1817" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:675 %zext_ln72_93 = zext i12 %add_ln72_244

]]></Node>
<StgValue><ssdm name="zext_ln72_93"/></StgValue>
</operation>

<operation id="1818" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:676 %input_fm_buffer_addr_70 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_93

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_70"/></StgValue>
</operation>

<operation id="1819" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:677 %add_ln72_245 = add i11 %add_ln72_220, i11 %zext_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_245"/></StgValue>
</operation>

<operation id="1820" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:678 %sext_ln72_173 = sext i11 %add_ln72_245

]]></Node>
<StgValue><ssdm name="sext_ln72_173"/></StgValue>
</operation>

<operation id="1821" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:679 %zext_ln72_94 = zext i12 %sext_ln72_173

]]></Node>
<StgValue><ssdm name="zext_ln72_94"/></StgValue>
</operation>

<operation id="1822" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:680 %input_fm_buffer_addr_71 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_94

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_71"/></StgValue>
</operation>

<operation id="1823" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:972 %input_fm_buffer_load_68 = load i12 %input_fm_buffer_addr_68

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_68"/></StgValue>
</operation>

<operation id="1824" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:981 %input_fm_buffer_load_69 = load i12 %input_fm_buffer_addr_69

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_69"/></StgValue>
</operation>

<operation id="1825" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:990 %input_fm_buffer_load_70 = load i12 %input_fm_buffer_addr_70

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_70"/></StgValue>
</operation>

<operation id="1826" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:999 %input_fm_buffer_load_71 = load i12 %input_fm_buffer_addr_71

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_71"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="1827" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:142 %add57_5 = fadd i32 %add57_4, i32 %mul50_5

]]></Node>
<StgValue><ssdm name="add57_5"/></StgValue>
</operation>

<operation id="1828" st_id="37" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:395 %mul_0_3 = fmul i32 %bitcast_ln72_24, i32 %input_fm_buffer_load_24

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="1829" st_id="37" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:404 %mul50_1_0_3 = fmul i32 %bitcast_ln72_25, i32 %input_fm_buffer_load_25

]]></Node>
<StgValue><ssdm name="mul50_1_0_3"/></StgValue>
</operation>

<operation id="1830" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:411 %bitcast_ln72_26 = bitcast i32 %gmem_addr_28_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_26"/></StgValue>
</operation>

<operation id="1831" st_id="37" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:413 %mul50_2_0_3 = fmul i32 %bitcast_ln72_26, i32 %input_fm_buffer_load_26

]]></Node>
<StgValue><ssdm name="mul50_2_0_3"/></StgValue>
</operation>

<operation id="1832" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:419 %gmem_addr_29_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_29

]]></Node>
<StgValue><ssdm name="gmem_addr_29_read"/></StgValue>
</operation>

<operation id="1833" st_id="37" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:427 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="1834" st_id="37" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:436 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="1835" st_id="37" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:445 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="1836" st_id="37" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:454 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="1837" st_id="37" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:492 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="1838" st_id="37" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:501 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="1839" st_id="37" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:510 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="1840" st_id="37" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:519 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="1841" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:681 %add_ln72_246 = add i10 %mul_ln72_1, i10 %zext_ln72_51

]]></Node>
<StgValue><ssdm name="add_ln72_246"/></StgValue>
</operation>

<operation id="1842" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:682 %zext_ln72_95 = zext i10 %add_ln72_246

]]></Node>
<StgValue><ssdm name="zext_ln72_95"/></StgValue>
</operation>

<operation id="1843" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:683 %input_fm_buffer_addr_72 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_95

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_72"/></StgValue>
</operation>

<operation id="1844" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:684 %add_ln72_247 = add i11 %add_ln72_208, i11 %zext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_247"/></StgValue>
</operation>

<operation id="1845" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:685 %zext_ln72_96 = zext i11 %add_ln72_247

]]></Node>
<StgValue><ssdm name="zext_ln72_96"/></StgValue>
</operation>

<operation id="1846" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:686 %input_fm_buffer_addr_73 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_96

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_73"/></StgValue>
</operation>

<operation id="1847" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:990 %input_fm_buffer_load_70 = load i12 %input_fm_buffer_addr_70

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_70"/></StgValue>
</operation>

<operation id="1848" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:999 %input_fm_buffer_load_71 = load i12 %input_fm_buffer_addr_71

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_71"/></StgValue>
</operation>

<operation id="1849" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1008 %input_fm_buffer_load_72 = load i12 %input_fm_buffer_addr_72

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_72"/></StgValue>
</operation>

<operation id="1850" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1017 %input_fm_buffer_load_73 = load i12 %input_fm_buffer_addr_73

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_73"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="1851" st_id="38" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:149 %add57_6 = fadd i32 %add57_5, i32 %mul50_6

]]></Node>
<StgValue><ssdm name="add57_6"/></StgValue>
</operation>

<operation id="1852" st_id="38" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:404 %mul50_1_0_3 = fmul i32 %bitcast_ln72_25, i32 %input_fm_buffer_load_25

]]></Node>
<StgValue><ssdm name="mul50_1_0_3"/></StgValue>
</operation>

<operation id="1853" st_id="38" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:413 %mul50_2_0_3 = fmul i32 %bitcast_ln72_26, i32 %input_fm_buffer_load_26

]]></Node>
<StgValue><ssdm name="mul50_2_0_3"/></StgValue>
</operation>

<operation id="1854" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:420 %bitcast_ln72_27 = bitcast i32 %gmem_addr_29_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_27"/></StgValue>
</operation>

<operation id="1855" st_id="38" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:422 %mul50_3_0_3 = fmul i32 %bitcast_ln72_27, i32 %input_fm_buffer_load_27

]]></Node>
<StgValue><ssdm name="mul50_3_0_3"/></StgValue>
</operation>

<operation id="1856" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:428 %gmem_addr_30_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_30

]]></Node>
<StgValue><ssdm name="gmem_addr_30_read"/></StgValue>
</operation>

<operation id="1857" st_id="38" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:436 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="1858" st_id="38" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:445 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="1859" st_id="38" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:454 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="1860" st_id="38" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:492 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="1861" st_id="38" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:501 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="1862" st_id="38" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:510 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="1863" st_id="38" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:519 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="1864" st_id="38" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:528 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="1865" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:687 %add_ln72_248 = add i11 %add_ln72_210, i11 %zext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_248"/></StgValue>
</operation>

<operation id="1866" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:688 %zext_ln72_97 = zext i11 %add_ln72_248

]]></Node>
<StgValue><ssdm name="zext_ln72_97"/></StgValue>
</operation>

<operation id="1867" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:689 %input_fm_buffer_addr_74 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_97

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_74"/></StgValue>
</operation>

<operation id="1868" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:690 %add_ln72_249 = add i11 %add_ln72_212, i11 %zext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_249"/></StgValue>
</operation>

<operation id="1869" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:691 %zext_ln72_98 = zext i11 %add_ln72_249

]]></Node>
<StgValue><ssdm name="zext_ln72_98"/></StgValue>
</operation>

<operation id="1870" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:692 %input_fm_buffer_addr_75 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_98

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_75"/></StgValue>
</operation>

<operation id="1871" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1008 %input_fm_buffer_load_72 = load i12 %input_fm_buffer_addr_72

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_72"/></StgValue>
</operation>

<operation id="1872" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1017 %input_fm_buffer_load_73 = load i12 %input_fm_buffer_addr_73

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_73"/></StgValue>
</operation>

<operation id="1873" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1026 %input_fm_buffer_load_74 = load i12 %input_fm_buffer_addr_74

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_74"/></StgValue>
</operation>

<operation id="1874" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1035 %input_fm_buffer_load_75 = load i12 %input_fm_buffer_addr_75

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_75"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="1875" st_id="39" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:149 %add57_6 = fadd i32 %add57_5, i32 %mul50_6

]]></Node>
<StgValue><ssdm name="add57_6"/></StgValue>
</operation>

<operation id="1876" st_id="39" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:413 %mul50_2_0_3 = fmul i32 %bitcast_ln72_26, i32 %input_fm_buffer_load_26

]]></Node>
<StgValue><ssdm name="mul50_2_0_3"/></StgValue>
</operation>

<operation id="1877" st_id="39" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:422 %mul50_3_0_3 = fmul i32 %bitcast_ln72_27, i32 %input_fm_buffer_load_27

]]></Node>
<StgValue><ssdm name="mul50_3_0_3"/></StgValue>
</operation>

<operation id="1878" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:429 %bitcast_ln72_28 = bitcast i32 %gmem_addr_30_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_28"/></StgValue>
</operation>

<operation id="1879" st_id="39" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:431 %mul50_4_0_3 = fmul i32 %bitcast_ln72_28, i32 %input_fm_buffer_load_28

]]></Node>
<StgValue><ssdm name="mul50_4_0_3"/></StgValue>
</operation>

<operation id="1880" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:437 %gmem_addr_31_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_31

]]></Node>
<StgValue><ssdm name="gmem_addr_31_read"/></StgValue>
</operation>

<operation id="1881" st_id="39" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:445 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="1882" st_id="39" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:454 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="1883" st_id="39" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:492 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="1884" st_id="39" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:501 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="1885" st_id="39" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:510 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="1886" st_id="39" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:519 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="1887" st_id="39" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:528 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="1888" st_id="39" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:537 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="1889" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:693 %add_ln72_250 = add i12 %add_ln72_214, i12 %zext_ln72_49

]]></Node>
<StgValue><ssdm name="add_ln72_250"/></StgValue>
</operation>

<operation id="1890" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:694 %zext_ln72_99 = zext i12 %add_ln72_250

]]></Node>
<StgValue><ssdm name="zext_ln72_99"/></StgValue>
</operation>

<operation id="1891" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:695 %input_fm_buffer_addr_76 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_99

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_76"/></StgValue>
</operation>

<operation id="1892" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:696 %add_ln72_251 = add i12 %add_ln72_216, i12 %zext_ln72_49

]]></Node>
<StgValue><ssdm name="add_ln72_251"/></StgValue>
</operation>

<operation id="1893" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:697 %zext_ln72_100 = zext i12 %add_ln72_251

]]></Node>
<StgValue><ssdm name="zext_ln72_100"/></StgValue>
</operation>

<operation id="1894" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:698 %input_fm_buffer_addr_77 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_100

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_77"/></StgValue>
</operation>

<operation id="1895" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1026 %input_fm_buffer_load_74 = load i12 %input_fm_buffer_addr_74

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_74"/></StgValue>
</operation>

<operation id="1896" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1035 %input_fm_buffer_load_75 = load i12 %input_fm_buffer_addr_75

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_75"/></StgValue>
</operation>

<operation id="1897" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1044 %input_fm_buffer_load_76 = load i12 %input_fm_buffer_addr_76

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_76"/></StgValue>
</operation>

<operation id="1898" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1053 %input_fm_buffer_load_77 = load i12 %input_fm_buffer_addr_77

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_77"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="1899" st_id="40" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:149 %add57_6 = fadd i32 %add57_5, i32 %mul50_6

]]></Node>
<StgValue><ssdm name="add57_6"/></StgValue>
</operation>

<operation id="1900" st_id="40" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:422 %mul50_3_0_3 = fmul i32 %bitcast_ln72_27, i32 %input_fm_buffer_load_27

]]></Node>
<StgValue><ssdm name="mul50_3_0_3"/></StgValue>
</operation>

<operation id="1901" st_id="40" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:431 %mul50_4_0_3 = fmul i32 %bitcast_ln72_28, i32 %input_fm_buffer_load_28

]]></Node>
<StgValue><ssdm name="mul50_4_0_3"/></StgValue>
</operation>

<operation id="1902" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:438 %bitcast_ln72_29 = bitcast i32 %gmem_addr_31_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_29"/></StgValue>
</operation>

<operation id="1903" st_id="40" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:440 %mul50_5_0_3 = fmul i32 %bitcast_ln72_29, i32 %input_fm_buffer_load_29

]]></Node>
<StgValue><ssdm name="mul50_5_0_3"/></StgValue>
</operation>

<operation id="1904" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:446 %gmem_addr_32_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_32

]]></Node>
<StgValue><ssdm name="gmem_addr_32_read"/></StgValue>
</operation>

<operation id="1905" st_id="40" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:454 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="1906" st_id="40" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:492 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="1907" st_id="40" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:501 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="1908" st_id="40" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:510 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="1909" st_id="40" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:519 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="1910" st_id="40" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:528 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="1911" st_id="40" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:537 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="1912" st_id="40" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:546 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="1913" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:699 %add_ln72_252 = add i12 %add_ln72_218, i12 %zext_ln72_49

]]></Node>
<StgValue><ssdm name="add_ln72_252"/></StgValue>
</operation>

<operation id="1914" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:700 %zext_ln72_101 = zext i12 %add_ln72_252

]]></Node>
<StgValue><ssdm name="zext_ln72_101"/></StgValue>
</operation>

<operation id="1915" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:701 %input_fm_buffer_addr_78 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_101

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_78"/></StgValue>
</operation>

<operation id="1916" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:702 %add_ln72_253 = add i11 %add_ln72_220, i11 %zext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_253"/></StgValue>
</operation>

<operation id="1917" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:703 %sext_ln72_174 = sext i11 %add_ln72_253

]]></Node>
<StgValue><ssdm name="sext_ln72_174"/></StgValue>
</operation>

<operation id="1918" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:704 %zext_ln72_102 = zext i12 %sext_ln72_174

]]></Node>
<StgValue><ssdm name="zext_ln72_102"/></StgValue>
</operation>

<operation id="1919" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:705 %input_fm_buffer_addr_79 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_102

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_79"/></StgValue>
</operation>

<operation id="1920" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1044 %input_fm_buffer_load_76 = load i12 %input_fm_buffer_addr_76

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_76"/></StgValue>
</operation>

<operation id="1921" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1053 %input_fm_buffer_load_77 = load i12 %input_fm_buffer_addr_77

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_77"/></StgValue>
</operation>

<operation id="1922" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1062 %input_fm_buffer_load_78 = load i12 %input_fm_buffer_addr_78

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_78"/></StgValue>
</operation>

<operation id="1923" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1071 %input_fm_buffer_load_79 = load i12 %input_fm_buffer_addr_79

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_79"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="1924" st_id="41" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:149 %add57_6 = fadd i32 %add57_5, i32 %mul50_6

]]></Node>
<StgValue><ssdm name="add57_6"/></StgValue>
</operation>

<operation id="1925" st_id="41" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:431 %mul50_4_0_3 = fmul i32 %bitcast_ln72_28, i32 %input_fm_buffer_load_28

]]></Node>
<StgValue><ssdm name="mul50_4_0_3"/></StgValue>
</operation>

<operation id="1926" st_id="41" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:440 %mul50_5_0_3 = fmul i32 %bitcast_ln72_29, i32 %input_fm_buffer_load_29

]]></Node>
<StgValue><ssdm name="mul50_5_0_3"/></StgValue>
</operation>

<operation id="1927" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:447 %bitcast_ln72_30 = bitcast i32 %gmem_addr_32_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_30"/></StgValue>
</operation>

<operation id="1928" st_id="41" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:449 %mul50_6_0_3 = fmul i32 %bitcast_ln72_30, i32 %input_fm_buffer_load_30

]]></Node>
<StgValue><ssdm name="mul50_6_0_3"/></StgValue>
</operation>

<operation id="1929" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:455 %gmem_addr_33_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_33

]]></Node>
<StgValue><ssdm name="gmem_addr_33_read"/></StgValue>
</operation>

<operation id="1930" st_id="41" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:492 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="1931" st_id="41" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:501 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="1932" st_id="41" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:510 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="1933" st_id="41" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:519 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="1934" st_id="41" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:528 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="1935" st_id="41" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:537 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="1936" st_id="41" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:546 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="1937" st_id="41" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:555 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="1938" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:568 %empty_69 = add i64 %empty_61, i64 20

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="1939" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:706 %trunc_ln63_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_69, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_8"/></StgValue>
</operation>

<operation id="1940" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1062 %input_fm_buffer_load_78 = load i12 %input_fm_buffer_addr_78

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_78"/></StgValue>
</operation>

<operation id="1941" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1071 %input_fm_buffer_load_79 = load i12 %input_fm_buffer_addr_79

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_79"/></StgValue>
</operation>

<operation id="1942" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="11" op_0_bw="10">
<![CDATA[
for.inc67:1086 %zext_ln72_105 = zext i10 %mul_ln72_2

]]></Node>
<StgValue><ssdm name="zext_ln72_105"/></StgValue>
</operation>

<operation id="1943" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:1087 %add_ln72_254 = add i10 %mul_ln72_2, i10 %zext_ln72_7

]]></Node>
<StgValue><ssdm name="add_ln72_254"/></StgValue>
</operation>

<operation id="1944" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:1088 %zext_ln72_106 = zext i10 %add_ln72_254

]]></Node>
<StgValue><ssdm name="zext_ln72_106"/></StgValue>
</operation>

<operation id="1945" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1089 %input_fm_buffer_addr_80 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_106

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_80"/></StgValue>
</operation>

<operation id="1946" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1090 %add_ln72_255 = add i11 %zext_ln72_105, i11 441

]]></Node>
<StgValue><ssdm name="add_ln72_255"/></StgValue>
</operation>

<operation id="1947" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1091 %add_ln72_256 = add i11 %add_ln72_255, i11 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_256"/></StgValue>
</operation>

<operation id="1948" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1092 %zext_ln72_107 = zext i11 %add_ln72_256

]]></Node>
<StgValue><ssdm name="zext_ln72_107"/></StgValue>
</operation>

<operation id="1949" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1093 %input_fm_buffer_addr_81 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_107

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_81"/></StgValue>
</operation>

<operation id="1950" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1247 %input_fm_buffer_load_80 = load i12 %input_fm_buffer_addr_80

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_80"/></StgValue>
</operation>

<operation id="1951" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1254 %input_fm_buffer_load_81 = load i12 %input_fm_buffer_addr_81

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_81"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="1952" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:156 %add57_7 = fadd i32 %add57_6, i32 %mul50_7

]]></Node>
<StgValue><ssdm name="add57_7"/></StgValue>
</operation>

<operation id="1953" st_id="42" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:440 %mul50_5_0_3 = fmul i32 %bitcast_ln72_29, i32 %input_fm_buffer_load_29

]]></Node>
<StgValue><ssdm name="mul50_5_0_3"/></StgValue>
</operation>

<operation id="1954" st_id="42" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:449 %mul50_6_0_3 = fmul i32 %bitcast_ln72_30, i32 %input_fm_buffer_load_30

]]></Node>
<StgValue><ssdm name="mul50_6_0_3"/></StgValue>
</operation>

<operation id="1955" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:456 %bitcast_ln72_31 = bitcast i32 %gmem_addr_33_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_31"/></StgValue>
</operation>

<operation id="1956" st_id="42" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:458 %mul50_7_0_3 = fmul i32 %bitcast_ln72_31, i32 %input_fm_buffer_load_31

]]></Node>
<StgValue><ssdm name="mul50_7_0_3"/></StgValue>
</operation>

<operation id="1957" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:493 %gmem_addr_34_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_34

]]></Node>
<StgValue><ssdm name="gmem_addr_34_read"/></StgValue>
</operation>

<operation id="1958" st_id="42" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:501 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="1959" st_id="42" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:510 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="1960" st_id="42" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:519 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="1961" st_id="42" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:528 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="1962" st_id="42" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:537 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="1963" st_id="42" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:546 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="1964" st_id="42" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:555 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="1965" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:567 %empty_68 = add i64 %empty_60, i64 20

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="1966" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:707 %sext_ln63_8 = sext i62 %trunc_ln63_8

]]></Node>
<StgValue><ssdm name="sext_ln63_8"/></StgValue>
</operation>

<operation id="1967" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:709 %trunc_ln63_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_68, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_9"/></StgValue>
</operation>

<operation id="1968" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:730 %gmem_addr_42 = getelementptr i32 %gmem, i64 %sext_ln63_8

]]></Node>
<StgValue><ssdm name="gmem_addr_42"/></StgValue>
</operation>

<operation id="1969" st_id="42" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:731 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="1970" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1094 %add_ln72_257 = add i11 %zext_ln72_105, i11 882

]]></Node>
<StgValue><ssdm name="add_ln72_257"/></StgValue>
</operation>

<operation id="1971" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1095 %add_ln72_258 = add i11 %add_ln72_257, i11 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_258"/></StgValue>
</operation>

<operation id="1972" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1096 %zext_ln72_108 = zext i11 %add_ln72_258

]]></Node>
<StgValue><ssdm name="zext_ln72_108"/></StgValue>
</operation>

<operation id="1973" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1097 %input_fm_buffer_addr_82 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_108

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_82"/></StgValue>
</operation>

<operation id="1974" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1098 %add_ln72_259 = add i11 %zext_ln72_105, i11 1323

]]></Node>
<StgValue><ssdm name="add_ln72_259"/></StgValue>
</operation>

<operation id="1975" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1099 %add_ln72_260 = add i11 %add_ln72_259, i11 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_260"/></StgValue>
</operation>

<operation id="1976" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1100 %zext_ln72_109 = zext i11 %add_ln72_260

]]></Node>
<StgValue><ssdm name="zext_ln72_109"/></StgValue>
</operation>

<operation id="1977" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1101 %input_fm_buffer_addr_83 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_109

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_83"/></StgValue>
</operation>

<operation id="1978" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1247 %input_fm_buffer_load_80 = load i12 %input_fm_buffer_addr_80

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_80"/></StgValue>
</operation>

<operation id="1979" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1254 %input_fm_buffer_load_81 = load i12 %input_fm_buffer_addr_81

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_81"/></StgValue>
</operation>

<operation id="1980" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1261 %input_fm_buffer_load_82 = load i12 %input_fm_buffer_addr_82

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_82"/></StgValue>
</operation>

<operation id="1981" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1268 %input_fm_buffer_load_83 = load i12 %input_fm_buffer_addr_83

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_83"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="1982" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:156 %add57_7 = fadd i32 %add57_6, i32 %mul50_7

]]></Node>
<StgValue><ssdm name="add57_7"/></StgValue>
</operation>

<operation id="1983" st_id="43" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:449 %mul50_6_0_3 = fmul i32 %bitcast_ln72_30, i32 %input_fm_buffer_load_30

]]></Node>
<StgValue><ssdm name="mul50_6_0_3"/></StgValue>
</operation>

<operation id="1984" st_id="43" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:458 %mul50_7_0_3 = fmul i32 %bitcast_ln72_31, i32 %input_fm_buffer_load_31

]]></Node>
<StgValue><ssdm name="mul50_7_0_3"/></StgValue>
</operation>

<operation id="1985" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:494 %bitcast_ln72_32 = bitcast i32 %gmem_addr_34_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_32"/></StgValue>
</operation>

<operation id="1986" st_id="43" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:496 %mul_0_4 = fmul i32 %bitcast_ln72_32, i32 %input_fm_buffer_load_32

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="1987" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:502 %gmem_addr_35_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_35

]]></Node>
<StgValue><ssdm name="gmem_addr_35_read"/></StgValue>
</operation>

<operation id="1988" st_id="43" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:510 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="1989" st_id="43" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:519 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="1990" st_id="43" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:528 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="1991" st_id="43" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:537 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="1992" st_id="43" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:546 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="1993" st_id="43" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:555 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="1994" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:566 %empty_67 = add i64 %empty_59, i64 20

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="1995" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:710 %sext_ln63_9 = sext i62 %trunc_ln63_9

]]></Node>
<StgValue><ssdm name="sext_ln63_9"/></StgValue>
</operation>

<operation id="1996" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:712 %trunc_ln63_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_67, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_s"/></StgValue>
</operation>

<operation id="1997" st_id="43" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:731 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="1998" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:737 %gmem_addr_43 = getelementptr i32 %gmem, i64 %sext_ln63_9

]]></Node>
<StgValue><ssdm name="gmem_addr_43"/></StgValue>
</operation>

<operation id="1999" st_id="43" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:738 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="2000" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="12" op_0_bw="10">
<![CDATA[
for.inc67:1085 %zext_ln72_104 = zext i10 %mul_ln72_2

]]></Node>
<StgValue><ssdm name="zext_ln72_104"/></StgValue>
</operation>

<operation id="2001" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1102 %add_ln72_261 = add i12 %zext_ln72_104, i12 1764

]]></Node>
<StgValue><ssdm name="add_ln72_261"/></StgValue>
</operation>

<operation id="2002" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1103 %add_ln72_262 = add i12 %add_ln72_261, i12 %zext_ln72_5

]]></Node>
<StgValue><ssdm name="add_ln72_262"/></StgValue>
</operation>

<operation id="2003" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1104 %zext_ln72_110 = zext i12 %add_ln72_262

]]></Node>
<StgValue><ssdm name="zext_ln72_110"/></StgValue>
</operation>

<operation id="2004" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1105 %input_fm_buffer_addr_84 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_110

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_84"/></StgValue>
</operation>

<operation id="2005" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1106 %add_ln72_263 = add i12 %zext_ln72_104, i12 2205

]]></Node>
<StgValue><ssdm name="add_ln72_263"/></StgValue>
</operation>

<operation id="2006" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1107 %add_ln72_264 = add i12 %add_ln72_263, i12 %zext_ln72_5

]]></Node>
<StgValue><ssdm name="add_ln72_264"/></StgValue>
</operation>

<operation id="2007" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1108 %zext_ln72_111 = zext i12 %add_ln72_264

]]></Node>
<StgValue><ssdm name="zext_ln72_111"/></StgValue>
</operation>

<operation id="2008" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1109 %input_fm_buffer_addr_85 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_111

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_85"/></StgValue>
</operation>

<operation id="2009" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1261 %input_fm_buffer_load_82 = load i12 %input_fm_buffer_addr_82

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_82"/></StgValue>
</operation>

<operation id="2010" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1268 %input_fm_buffer_load_83 = load i12 %input_fm_buffer_addr_83

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_83"/></StgValue>
</operation>

<operation id="2011" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1275 %input_fm_buffer_load_84 = load i12 %input_fm_buffer_addr_84

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_84"/></StgValue>
</operation>

<operation id="2012" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1282 %input_fm_buffer_load_85 = load i12 %input_fm_buffer_addr_85

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_85"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="2013" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:156 %add57_7 = fadd i32 %add57_6, i32 %mul50_7

]]></Node>
<StgValue><ssdm name="add57_7"/></StgValue>
</operation>

<operation id="2014" st_id="44" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:458 %mul50_7_0_3 = fmul i32 %bitcast_ln72_31, i32 %input_fm_buffer_load_31

]]></Node>
<StgValue><ssdm name="mul50_7_0_3"/></StgValue>
</operation>

<operation id="2015" st_id="44" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:496 %mul_0_4 = fmul i32 %bitcast_ln72_32, i32 %input_fm_buffer_load_32

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="2016" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:503 %bitcast_ln72_33 = bitcast i32 %gmem_addr_35_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_33"/></StgValue>
</operation>

<operation id="2017" st_id="44" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:505 %mul50_1_0_4 = fmul i32 %bitcast_ln72_33, i32 %input_fm_buffer_load_33

]]></Node>
<StgValue><ssdm name="mul50_1_0_4"/></StgValue>
</operation>

<operation id="2018" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:511 %gmem_addr_36_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_36

]]></Node>
<StgValue><ssdm name="gmem_addr_36_read"/></StgValue>
</operation>

<operation id="2019" st_id="44" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:519 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="2020" st_id="44" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:528 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="2021" st_id="44" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:537 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="2022" st_id="44" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:546 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="2023" st_id="44" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:555 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="2024" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:565 %empty_66 = add i64 %empty_58, i64 20

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="2025" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:713 %sext_ln63_10 = sext i62 %trunc_ln63_s

]]></Node>
<StgValue><ssdm name="sext_ln63_10"/></StgValue>
</operation>

<operation id="2026" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:715 %trunc_ln63_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_66, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_10"/></StgValue>
</operation>

<operation id="2027" st_id="44" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:731 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="2028" st_id="44" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:738 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="2029" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:744 %gmem_addr_44 = getelementptr i32 %gmem, i64 %sext_ln63_10

]]></Node>
<StgValue><ssdm name="gmem_addr_44"/></StgValue>
</operation>

<operation id="2030" st_id="44" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:745 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="2031" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1110 %add_ln72_265 = add i12 %zext_ln72_104, i12 2646

]]></Node>
<StgValue><ssdm name="add_ln72_265"/></StgValue>
</operation>

<operation id="2032" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1111 %add_ln72_266 = add i12 %add_ln72_265, i12 %zext_ln72_5

]]></Node>
<StgValue><ssdm name="add_ln72_266"/></StgValue>
</operation>

<operation id="2033" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1112 %zext_ln72_112 = zext i12 %add_ln72_266

]]></Node>
<StgValue><ssdm name="zext_ln72_112"/></StgValue>
</operation>

<operation id="2034" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1113 %input_fm_buffer_addr_86 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_112

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_86"/></StgValue>
</operation>

<operation id="2035" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1114 %add_ln72_267 = add i11 %zext_ln72_105, i11 1039

]]></Node>
<StgValue><ssdm name="add_ln72_267"/></StgValue>
</operation>

<operation id="2036" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1115 %add_ln72_268 = add i11 %add_ln72_267, i11 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_268"/></StgValue>
</operation>

<operation id="2037" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:1116 %sext_ln72_175 = sext i11 %add_ln72_268

]]></Node>
<StgValue><ssdm name="sext_ln72_175"/></StgValue>
</operation>

<operation id="2038" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1117 %zext_ln72_113 = zext i12 %sext_ln72_175

]]></Node>
<StgValue><ssdm name="zext_ln72_113"/></StgValue>
</operation>

<operation id="2039" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1118 %input_fm_buffer_addr_87 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_113

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_87"/></StgValue>
</operation>

<operation id="2040" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1275 %input_fm_buffer_load_84 = load i12 %input_fm_buffer_addr_84

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_84"/></StgValue>
</operation>

<operation id="2041" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1282 %input_fm_buffer_load_85 = load i12 %input_fm_buffer_addr_85

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_85"/></StgValue>
</operation>

<operation id="2042" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1289 %input_fm_buffer_load_86 = load i12 %input_fm_buffer_addr_86

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_86"/></StgValue>
</operation>

<operation id="2043" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1296 %input_fm_buffer_load_87 = load i12 %input_fm_buffer_addr_87

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_87"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="2044" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:156 %add57_7 = fadd i32 %add57_6, i32 %mul50_7

]]></Node>
<StgValue><ssdm name="add57_7"/></StgValue>
</operation>

<operation id="2045" st_id="45" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:496 %mul_0_4 = fmul i32 %bitcast_ln72_32, i32 %input_fm_buffer_load_32

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="2046" st_id="45" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:505 %mul50_1_0_4 = fmul i32 %bitcast_ln72_33, i32 %input_fm_buffer_load_33

]]></Node>
<StgValue><ssdm name="mul50_1_0_4"/></StgValue>
</operation>

<operation id="2047" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:512 %bitcast_ln72_34 = bitcast i32 %gmem_addr_36_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_34"/></StgValue>
</operation>

<operation id="2048" st_id="45" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:514 %mul50_2_0_4 = fmul i32 %bitcast_ln72_34, i32 %input_fm_buffer_load_34

]]></Node>
<StgValue><ssdm name="mul50_2_0_4"/></StgValue>
</operation>

<operation id="2049" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:520 %gmem_addr_37_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_37

]]></Node>
<StgValue><ssdm name="gmem_addr_37_read"/></StgValue>
</operation>

<operation id="2050" st_id="45" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:528 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="2051" st_id="45" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:537 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="2052" st_id="45" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:546 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="2053" st_id="45" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:555 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="2054" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:564 %empty_65 = add i64 %empty_57, i64 20

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="2055" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:716 %sext_ln63_11 = sext i62 %trunc_ln63_10

]]></Node>
<StgValue><ssdm name="sext_ln63_11"/></StgValue>
</operation>

<operation id="2056" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:718 %trunc_ln63_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_65, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_11"/></StgValue>
</operation>

<operation id="2057" st_id="45" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:731 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="2058" st_id="45" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:738 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="2059" st_id="45" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:745 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="2060" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:751 %gmem_addr_45 = getelementptr i32 %gmem, i64 %sext_ln63_11

]]></Node>
<StgValue><ssdm name="gmem_addr_45"/></StgValue>
</operation>

<operation id="2061" st_id="45" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:752 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="2062" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:1119 %add_ln72_269 = add i10 %mul_ln72_2, i10 %zext_ln72_18

]]></Node>
<StgValue><ssdm name="add_ln72_269"/></StgValue>
</operation>

<operation id="2063" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:1120 %zext_ln72_114 = zext i10 %add_ln72_269

]]></Node>
<StgValue><ssdm name="zext_ln72_114"/></StgValue>
</operation>

<operation id="2064" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1121 %input_fm_buffer_addr_88 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_114

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_88"/></StgValue>
</operation>

<operation id="2065" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1122 %add_ln72_270 = add i11 %add_ln72_255, i11 %zext_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_270"/></StgValue>
</operation>

<operation id="2066" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1123 %zext_ln72_115 = zext i11 %add_ln72_270

]]></Node>
<StgValue><ssdm name="zext_ln72_115"/></StgValue>
</operation>

<operation id="2067" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1124 %input_fm_buffer_addr_89 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_115

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_89"/></StgValue>
</operation>

<operation id="2068" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1289 %input_fm_buffer_load_86 = load i12 %input_fm_buffer_addr_86

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_86"/></StgValue>
</operation>

<operation id="2069" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1296 %input_fm_buffer_load_87 = load i12 %input_fm_buffer_addr_87

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_87"/></StgValue>
</operation>

<operation id="2070" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1305 %input_fm_buffer_load_88 = load i12 %input_fm_buffer_addr_88

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_88"/></StgValue>
</operation>

<operation id="2071" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1314 %input_fm_buffer_load_89 = load i12 %input_fm_buffer_addr_89

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_89"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="2072" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:194 %add_0_1 = fadd i32 %add57_7, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="add_0_1"/></StgValue>
</operation>

<operation id="2073" st_id="46" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:505 %mul50_1_0_4 = fmul i32 %bitcast_ln72_33, i32 %input_fm_buffer_load_33

]]></Node>
<StgValue><ssdm name="mul50_1_0_4"/></StgValue>
</operation>

<operation id="2074" st_id="46" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:514 %mul50_2_0_4 = fmul i32 %bitcast_ln72_34, i32 %input_fm_buffer_load_34

]]></Node>
<StgValue><ssdm name="mul50_2_0_4"/></StgValue>
</operation>

<operation id="2075" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:521 %bitcast_ln72_35 = bitcast i32 %gmem_addr_37_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_35"/></StgValue>
</operation>

<operation id="2076" st_id="46" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:523 %mul50_3_0_4 = fmul i32 %bitcast_ln72_35, i32 %input_fm_buffer_load_35

]]></Node>
<StgValue><ssdm name="mul50_3_0_4"/></StgValue>
</operation>

<operation id="2077" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:529 %gmem_addr_38_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_38

]]></Node>
<StgValue><ssdm name="gmem_addr_38_read"/></StgValue>
</operation>

<operation id="2078" st_id="46" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:537 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="2079" st_id="46" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:546 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="2080" st_id="46" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:555 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="2081" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:563 %empty_64 = add i64 %empty_56, i64 20

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="2082" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:719 %sext_ln63_12 = sext i62 %trunc_ln63_11

]]></Node>
<StgValue><ssdm name="sext_ln63_12"/></StgValue>
</operation>

<operation id="2083" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:721 %trunc_ln63_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_64, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_12"/></StgValue>
</operation>

<operation id="2084" st_id="46" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:731 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="2085" st_id="46" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:738 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="2086" st_id="46" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:745 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="2087" st_id="46" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:752 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="2088" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:758 %gmem_addr_46 = getelementptr i32 %gmem, i64 %sext_ln63_12

]]></Node>
<StgValue><ssdm name="gmem_addr_46"/></StgValue>
</operation>

<operation id="2089" st_id="46" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:759 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="2090" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1125 %add_ln72_271 = add i11 %add_ln72_257, i11 %zext_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_271"/></StgValue>
</operation>

<operation id="2091" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1126 %zext_ln72_116 = zext i11 %add_ln72_271

]]></Node>
<StgValue><ssdm name="zext_ln72_116"/></StgValue>
</operation>

<operation id="2092" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1127 %input_fm_buffer_addr_90 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_116

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_90"/></StgValue>
</operation>

<operation id="2093" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1128 %add_ln72_272 = add i11 %add_ln72_259, i11 %zext_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_272"/></StgValue>
</operation>

<operation id="2094" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1129 %zext_ln72_117 = zext i11 %add_ln72_272

]]></Node>
<StgValue><ssdm name="zext_ln72_117"/></StgValue>
</operation>

<operation id="2095" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1130 %input_fm_buffer_addr_91 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_117

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_91"/></StgValue>
</operation>

<operation id="2096" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1305 %input_fm_buffer_load_88 = load i12 %input_fm_buffer_addr_88

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_88"/></StgValue>
</operation>

<operation id="2097" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1314 %input_fm_buffer_load_89 = load i12 %input_fm_buffer_addr_89

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_89"/></StgValue>
</operation>

<operation id="2098" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1323 %input_fm_buffer_load_90 = load i12 %input_fm_buffer_addr_90

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_90"/></StgValue>
</operation>

<operation id="2099" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1332 %input_fm_buffer_load_91 = load i12 %input_fm_buffer_addr_91

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_91"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="2100" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:194 %add_0_1 = fadd i32 %add57_7, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="add_0_1"/></StgValue>
</operation>

<operation id="2101" st_id="47" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:514 %mul50_2_0_4 = fmul i32 %bitcast_ln72_34, i32 %input_fm_buffer_load_34

]]></Node>
<StgValue><ssdm name="mul50_2_0_4"/></StgValue>
</operation>

<operation id="2102" st_id="47" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:523 %mul50_3_0_4 = fmul i32 %bitcast_ln72_35, i32 %input_fm_buffer_load_35

]]></Node>
<StgValue><ssdm name="mul50_3_0_4"/></StgValue>
</operation>

<operation id="2103" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:530 %bitcast_ln72_36 = bitcast i32 %gmem_addr_38_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_36"/></StgValue>
</operation>

<operation id="2104" st_id="47" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:532 %mul50_4_0_4 = fmul i32 %bitcast_ln72_36, i32 %input_fm_buffer_load_36

]]></Node>
<StgValue><ssdm name="mul50_4_0_4"/></StgValue>
</operation>

<operation id="2105" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:538 %gmem_addr_39_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_39

]]></Node>
<StgValue><ssdm name="gmem_addr_39_read"/></StgValue>
</operation>

<operation id="2106" st_id="47" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:546 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="2107" st_id="47" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:555 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="2108" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:562 %empty_63 = add i64 %empty_55, i64 20

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="2109" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:722 %sext_ln63_13 = sext i62 %trunc_ln63_12

]]></Node>
<StgValue><ssdm name="sext_ln63_13"/></StgValue>
</operation>

<operation id="2110" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:724 %trunc_ln63_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_63, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_13"/></StgValue>
</operation>

<operation id="2111" st_id="47" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:731 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="2112" st_id="47" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:738 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="2113" st_id="47" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:745 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="2114" st_id="47" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:752 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="2115" st_id="47" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:759 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="2116" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:765 %gmem_addr_47 = getelementptr i32 %gmem, i64 %sext_ln63_13

]]></Node>
<StgValue><ssdm name="gmem_addr_47"/></StgValue>
</operation>

<operation id="2117" st_id="47" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:766 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="2118" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1131 %add_ln72_273 = add i12 %add_ln72_261, i12 %zext_ln72_16

]]></Node>
<StgValue><ssdm name="add_ln72_273"/></StgValue>
</operation>

<operation id="2119" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1132 %zext_ln72_118 = zext i12 %add_ln72_273

]]></Node>
<StgValue><ssdm name="zext_ln72_118"/></StgValue>
</operation>

<operation id="2120" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1133 %input_fm_buffer_addr_92 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_118

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_92"/></StgValue>
</operation>

<operation id="2121" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1134 %add_ln72_274 = add i12 %add_ln72_263, i12 %zext_ln72_16

]]></Node>
<StgValue><ssdm name="add_ln72_274"/></StgValue>
</operation>

<operation id="2122" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1135 %zext_ln72_119 = zext i12 %add_ln72_274

]]></Node>
<StgValue><ssdm name="zext_ln72_119"/></StgValue>
</operation>

<operation id="2123" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1136 %input_fm_buffer_addr_93 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_119

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_93"/></StgValue>
</operation>

<operation id="2124" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1323 %input_fm_buffer_load_90 = load i12 %input_fm_buffer_addr_90

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_90"/></StgValue>
</operation>

<operation id="2125" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1332 %input_fm_buffer_load_91 = load i12 %input_fm_buffer_addr_91

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_91"/></StgValue>
</operation>

<operation id="2126" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1341 %input_fm_buffer_load_92 = load i12 %input_fm_buffer_addr_92

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_92"/></StgValue>
</operation>

<operation id="2127" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1350 %input_fm_buffer_load_93 = load i12 %input_fm_buffer_addr_93

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_93"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="2128" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:194 %add_0_1 = fadd i32 %add57_7, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="add_0_1"/></StgValue>
</operation>

<operation id="2129" st_id="48" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:523 %mul50_3_0_4 = fmul i32 %bitcast_ln72_35, i32 %input_fm_buffer_load_35

]]></Node>
<StgValue><ssdm name="mul50_3_0_4"/></StgValue>
</operation>

<operation id="2130" st_id="48" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:532 %mul50_4_0_4 = fmul i32 %bitcast_ln72_36, i32 %input_fm_buffer_load_36

]]></Node>
<StgValue><ssdm name="mul50_4_0_4"/></StgValue>
</operation>

<operation id="2131" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:539 %bitcast_ln72_37 = bitcast i32 %gmem_addr_39_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_37"/></StgValue>
</operation>

<operation id="2132" st_id="48" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:541 %mul50_5_0_4 = fmul i32 %bitcast_ln72_37, i32 %input_fm_buffer_load_37

]]></Node>
<StgValue><ssdm name="mul50_5_0_4"/></StgValue>
</operation>

<operation id="2133" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:547 %gmem_addr_40_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_40

]]></Node>
<StgValue><ssdm name="gmem_addr_40_read"/></StgValue>
</operation>

<operation id="2134" st_id="48" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:555 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="2135" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:561 %empty_62 = add i64 %empty_54, i64 20

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="2136" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:725 %sext_ln63_14 = sext i62 %trunc_ln63_13

]]></Node>
<StgValue><ssdm name="sext_ln63_14"/></StgValue>
</operation>

<operation id="2137" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:727 %trunc_ln63_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_62, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_14"/></StgValue>
</operation>

<operation id="2138" st_id="48" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:731 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="2139" st_id="48" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:738 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="2140" st_id="48" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:745 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="2141" st_id="48" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:752 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="2142" st_id="48" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:759 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="2143" st_id="48" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:766 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="2144" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:772 %gmem_addr_48 = getelementptr i32 %gmem, i64 %sext_ln63_14

]]></Node>
<StgValue><ssdm name="gmem_addr_48"/></StgValue>
</operation>

<operation id="2145" st_id="48" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:773 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="2146" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1137 %add_ln72_275 = add i12 %add_ln72_265, i12 %zext_ln72_16

]]></Node>
<StgValue><ssdm name="add_ln72_275"/></StgValue>
</operation>

<operation id="2147" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1138 %zext_ln72_120 = zext i12 %add_ln72_275

]]></Node>
<StgValue><ssdm name="zext_ln72_120"/></StgValue>
</operation>

<operation id="2148" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1139 %input_fm_buffer_addr_94 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_120

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_94"/></StgValue>
</operation>

<operation id="2149" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1140 %add_ln72_276 = add i11 %add_ln72_267, i11 %zext_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_276"/></StgValue>
</operation>

<operation id="2150" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:1141 %sext_ln72_176 = sext i11 %add_ln72_276

]]></Node>
<StgValue><ssdm name="sext_ln72_176"/></StgValue>
</operation>

<operation id="2151" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1142 %zext_ln72_121 = zext i12 %sext_ln72_176

]]></Node>
<StgValue><ssdm name="zext_ln72_121"/></StgValue>
</operation>

<operation id="2152" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1143 %input_fm_buffer_addr_95 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_121

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_95"/></StgValue>
</operation>

<operation id="2153" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1341 %input_fm_buffer_load_92 = load i12 %input_fm_buffer_addr_92

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_92"/></StgValue>
</operation>

<operation id="2154" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1350 %input_fm_buffer_load_93 = load i12 %input_fm_buffer_addr_93

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_93"/></StgValue>
</operation>

<operation id="2155" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1359 %input_fm_buffer_load_94 = load i12 %input_fm_buffer_addr_94

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_94"/></StgValue>
</operation>

<operation id="2156" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1368 %input_fm_buffer_load_95 = load i12 %input_fm_buffer_addr_95

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_95"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="2157" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:194 %add_0_1 = fadd i32 %add57_7, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="add_0_1"/></StgValue>
</operation>

<operation id="2158" st_id="49" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:532 %mul50_4_0_4 = fmul i32 %bitcast_ln72_36, i32 %input_fm_buffer_load_36

]]></Node>
<StgValue><ssdm name="mul50_4_0_4"/></StgValue>
</operation>

<operation id="2159" st_id="49" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:541 %mul50_5_0_4 = fmul i32 %bitcast_ln72_37, i32 %input_fm_buffer_load_37

]]></Node>
<StgValue><ssdm name="mul50_5_0_4"/></StgValue>
</operation>

<operation id="2160" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:548 %bitcast_ln72_38 = bitcast i32 %gmem_addr_40_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_38"/></StgValue>
</operation>

<operation id="2161" st_id="49" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:550 %mul50_6_0_4 = fmul i32 %bitcast_ln72_38, i32 %input_fm_buffer_load_38

]]></Node>
<StgValue><ssdm name="mul50_6_0_4"/></StgValue>
</operation>

<operation id="2162" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:556 %gmem_addr_41_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_41

]]></Node>
<StgValue><ssdm name="gmem_addr_41_read"/></StgValue>
</operation>

<operation id="2163" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:708 %sext_ln63_47 = sext i62 %trunc_ln63_8

]]></Node>
<StgValue><ssdm name="sext_ln63_47"/></StgValue>
</operation>

<operation id="2164" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:728 %sext_ln63_15 = sext i62 %trunc_ln63_14

]]></Node>
<StgValue><ssdm name="sext_ln63_15"/></StgValue>
</operation>

<operation id="2165" st_id="49" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:731 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="2166" st_id="49" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:738 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="2167" st_id="49" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:745 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="2168" st_id="49" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:752 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="2169" st_id="49" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:759 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="2170" st_id="49" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:766 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="2171" st_id="49" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:773 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="2172" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:779 %gmem_addr_49 = getelementptr i32 %gmem, i64 %sext_ln63_15

]]></Node>
<StgValue><ssdm name="gmem_addr_49"/></StgValue>
</operation>

<operation id="2173" st_id="49" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:780 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="2174" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:786 %add_ln72_32 = add i63 %sext_ln63_47, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_32"/></StgValue>
</operation>

<operation id="2175" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:787 %sext_ln72_34 = sext i63 %add_ln72_32

]]></Node>
<StgValue><ssdm name="sext_ln72_34"/></StgValue>
</operation>

<operation id="2176" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:788 %gmem_addr_50 = getelementptr i32 %gmem, i64 %sext_ln72_34

]]></Node>
<StgValue><ssdm name="gmem_addr_50"/></StgValue>
</operation>

<operation id="2177" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:1144 %add_ln72_277 = add i10 %mul_ln72_2, i10 %zext_ln72_29

]]></Node>
<StgValue><ssdm name="add_ln72_277"/></StgValue>
</operation>

<operation id="2178" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:1145 %zext_ln72_122 = zext i10 %add_ln72_277

]]></Node>
<StgValue><ssdm name="zext_ln72_122"/></StgValue>
</operation>

<operation id="2179" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1146 %input_fm_buffer_addr_96 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_122

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_96"/></StgValue>
</operation>

<operation id="2180" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1147 %add_ln72_278 = add i11 %add_ln72_255, i11 %zext_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_278"/></StgValue>
</operation>

<operation id="2181" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1148 %zext_ln72_123 = zext i11 %add_ln72_278

]]></Node>
<StgValue><ssdm name="zext_ln72_123"/></StgValue>
</operation>

<operation id="2182" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1149 %input_fm_buffer_addr_97 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_123

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_97"/></StgValue>
</operation>

<operation id="2183" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1359 %input_fm_buffer_load_94 = load i12 %input_fm_buffer_addr_94

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_94"/></StgValue>
</operation>

<operation id="2184" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1368 %input_fm_buffer_load_95 = load i12 %input_fm_buffer_addr_95

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_95"/></StgValue>
</operation>

<operation id="2185" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1377 %input_fm_buffer_load_96 = load i12 %input_fm_buffer_addr_96

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_96"/></StgValue>
</operation>

<operation id="2186" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1386 %input_fm_buffer_load_97 = load i12 %input_fm_buffer_addr_97

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_97"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="2187" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:203 %add57_1_0_1 = fadd i32 %add_0_1, i32 %mul50_1_0_1

]]></Node>
<StgValue><ssdm name="add57_1_0_1"/></StgValue>
</operation>

<operation id="2188" st_id="50" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:541 %mul50_5_0_4 = fmul i32 %bitcast_ln72_37, i32 %input_fm_buffer_load_37

]]></Node>
<StgValue><ssdm name="mul50_5_0_4"/></StgValue>
</operation>

<operation id="2189" st_id="50" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:550 %mul50_6_0_4 = fmul i32 %bitcast_ln72_38, i32 %input_fm_buffer_load_38

]]></Node>
<StgValue><ssdm name="mul50_6_0_4"/></StgValue>
</operation>

<operation id="2190" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:557 %bitcast_ln72_39 = bitcast i32 %gmem_addr_41_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_39"/></StgValue>
</operation>

<operation id="2191" st_id="50" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:559 %mul50_7_0_4 = fmul i32 %bitcast_ln72_39, i32 %input_fm_buffer_load_39

]]></Node>
<StgValue><ssdm name="mul50_7_0_4"/></StgValue>
</operation>

<operation id="2192" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:711 %sext_ln63_48 = sext i62 %trunc_ln63_9

]]></Node>
<StgValue><ssdm name="sext_ln63_48"/></StgValue>
</operation>

<operation id="2193" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:732 %gmem_addr_42_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_42

]]></Node>
<StgValue><ssdm name="gmem_addr_42_read"/></StgValue>
</operation>

<operation id="2194" st_id="50" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:738 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="2195" st_id="50" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:745 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="2196" st_id="50" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:752 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="2197" st_id="50" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:759 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="2198" st_id="50" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:766 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="2199" st_id="50" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:773 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="2200" st_id="50" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:780 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="2201" st_id="50" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:789 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="2202" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:795 %add_ln72_33 = add i63 %sext_ln63_48, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_33"/></StgValue>
</operation>

<operation id="2203" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:796 %sext_ln72_35 = sext i63 %add_ln72_33

]]></Node>
<StgValue><ssdm name="sext_ln72_35"/></StgValue>
</operation>

<operation id="2204" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:797 %gmem_addr_51 = getelementptr i32 %gmem, i64 %sext_ln72_35

]]></Node>
<StgValue><ssdm name="gmem_addr_51"/></StgValue>
</operation>

<operation id="2205" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1150 %add_ln72_279 = add i11 %add_ln72_257, i11 %zext_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_279"/></StgValue>
</operation>

<operation id="2206" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1151 %zext_ln72_124 = zext i11 %add_ln72_279

]]></Node>
<StgValue><ssdm name="zext_ln72_124"/></StgValue>
</operation>

<operation id="2207" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1152 %input_fm_buffer_addr_98 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_124

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_98"/></StgValue>
</operation>

<operation id="2208" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1153 %add_ln72_280 = add i11 %add_ln72_259, i11 %zext_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_280"/></StgValue>
</operation>

<operation id="2209" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1154 %zext_ln72_125 = zext i11 %add_ln72_280

]]></Node>
<StgValue><ssdm name="zext_ln72_125"/></StgValue>
</operation>

<operation id="2210" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1155 %input_fm_buffer_addr_99 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_125

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_99"/></StgValue>
</operation>

<operation id="2211" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1377 %input_fm_buffer_load_96 = load i12 %input_fm_buffer_addr_96

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_96"/></StgValue>
</operation>

<operation id="2212" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1386 %input_fm_buffer_load_97 = load i12 %input_fm_buffer_addr_97

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_97"/></StgValue>
</operation>

<operation id="2213" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1395 %input_fm_buffer_load_98 = load i12 %input_fm_buffer_addr_98

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_98"/></StgValue>
</operation>

<operation id="2214" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1404 %input_fm_buffer_load_99 = load i12 %input_fm_buffer_addr_99

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_99"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="2215" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:203 %add57_1_0_1 = fadd i32 %add_0_1, i32 %mul50_1_0_1

]]></Node>
<StgValue><ssdm name="add57_1_0_1"/></StgValue>
</operation>

<operation id="2216" st_id="51" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:550 %mul50_6_0_4 = fmul i32 %bitcast_ln72_38, i32 %input_fm_buffer_load_38

]]></Node>
<StgValue><ssdm name="mul50_6_0_4"/></StgValue>
</operation>

<operation id="2217" st_id="51" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:559 %mul50_7_0_4 = fmul i32 %bitcast_ln72_39, i32 %input_fm_buffer_load_39

]]></Node>
<StgValue><ssdm name="mul50_7_0_4"/></StgValue>
</operation>

<operation id="2218" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:714 %sext_ln63_49 = sext i62 %trunc_ln63_s

]]></Node>
<StgValue><ssdm name="sext_ln63_49"/></StgValue>
</operation>

<operation id="2219" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:733 %bitcast_ln72_40 = bitcast i32 %gmem_addr_42_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_40"/></StgValue>
</operation>

<operation id="2220" st_id="51" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:735 %mul_1 = fmul i32 %bitcast_ln72_40, i32 %input_fm_buffer_load_40

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="2221" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:739 %gmem_addr_43_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_43

]]></Node>
<StgValue><ssdm name="gmem_addr_43_read"/></StgValue>
</operation>

<operation id="2222" st_id="51" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:745 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="2223" st_id="51" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:752 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="2224" st_id="51" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:759 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="2225" st_id="51" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:766 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="2226" st_id="51" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:773 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="2227" st_id="51" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:780 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="2228" st_id="51" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:789 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="2229" st_id="51" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:798 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="2230" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:804 %add_ln72_34 = add i63 %sext_ln63_49, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_34"/></StgValue>
</operation>

<operation id="2231" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:805 %sext_ln72_36 = sext i63 %add_ln72_34

]]></Node>
<StgValue><ssdm name="sext_ln72_36"/></StgValue>
</operation>

<operation id="2232" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:806 %gmem_addr_52 = getelementptr i32 %gmem, i64 %sext_ln72_36

]]></Node>
<StgValue><ssdm name="gmem_addr_52"/></StgValue>
</operation>

<operation id="2233" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1156 %add_ln72_281 = add i12 %add_ln72_261, i12 %zext_ln72_27

]]></Node>
<StgValue><ssdm name="add_ln72_281"/></StgValue>
</operation>

<operation id="2234" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1157 %zext_ln72_126 = zext i12 %add_ln72_281

]]></Node>
<StgValue><ssdm name="zext_ln72_126"/></StgValue>
</operation>

<operation id="2235" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1158 %input_fm_buffer_addr_100 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_126

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_100"/></StgValue>
</operation>

<operation id="2236" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1159 %add_ln72_282 = add i12 %add_ln72_263, i12 %zext_ln72_27

]]></Node>
<StgValue><ssdm name="add_ln72_282"/></StgValue>
</operation>

<operation id="2237" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1160 %zext_ln72_127 = zext i12 %add_ln72_282

]]></Node>
<StgValue><ssdm name="zext_ln72_127"/></StgValue>
</operation>

<operation id="2238" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1161 %input_fm_buffer_addr_101 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_127

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_101"/></StgValue>
</operation>

<operation id="2239" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1395 %input_fm_buffer_load_98 = load i12 %input_fm_buffer_addr_98

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_98"/></StgValue>
</operation>

<operation id="2240" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1404 %input_fm_buffer_load_99 = load i12 %input_fm_buffer_addr_99

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_99"/></StgValue>
</operation>

<operation id="2241" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1413 %input_fm_buffer_load_100 = load i12 %input_fm_buffer_addr_100

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_100"/></StgValue>
</operation>

<operation id="2242" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1422 %input_fm_buffer_load_101 = load i12 %input_fm_buffer_addr_101

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_101"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="2243" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:203 %add57_1_0_1 = fadd i32 %add_0_1, i32 %mul50_1_0_1

]]></Node>
<StgValue><ssdm name="add57_1_0_1"/></StgValue>
</operation>

<operation id="2244" st_id="52" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:559 %mul50_7_0_4 = fmul i32 %bitcast_ln72_39, i32 %input_fm_buffer_load_39

]]></Node>
<StgValue><ssdm name="mul50_7_0_4"/></StgValue>
</operation>

<operation id="2245" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:717 %sext_ln63_50 = sext i62 %trunc_ln63_10

]]></Node>
<StgValue><ssdm name="sext_ln63_50"/></StgValue>
</operation>

<operation id="2246" st_id="52" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:735 %mul_1 = fmul i32 %bitcast_ln72_40, i32 %input_fm_buffer_load_40

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="2247" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:740 %bitcast_ln72_41 = bitcast i32 %gmem_addr_43_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_41"/></StgValue>
</operation>

<operation id="2248" st_id="52" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:742 %mul50_1_1 = fmul i32 %bitcast_ln72_41, i32 %input_fm_buffer_load_41

]]></Node>
<StgValue><ssdm name="mul50_1_1"/></StgValue>
</operation>

<operation id="2249" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:746 %gmem_addr_44_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_44

]]></Node>
<StgValue><ssdm name="gmem_addr_44_read"/></StgValue>
</operation>

<operation id="2250" st_id="52" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:752 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="2251" st_id="52" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:759 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="2252" st_id="52" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:766 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="2253" st_id="52" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:773 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="2254" st_id="52" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:780 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="2255" st_id="52" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:789 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="2256" st_id="52" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:798 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="2257" st_id="52" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:807 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="2258" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:813 %add_ln72_35 = add i63 %sext_ln63_50, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_35"/></StgValue>
</operation>

<operation id="2259" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:814 %sext_ln72_37 = sext i63 %add_ln72_35

]]></Node>
<StgValue><ssdm name="sext_ln72_37"/></StgValue>
</operation>

<operation id="2260" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:815 %gmem_addr_53 = getelementptr i32 %gmem, i64 %sext_ln72_37

]]></Node>
<StgValue><ssdm name="gmem_addr_53"/></StgValue>
</operation>

<operation id="2261" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1162 %add_ln72_283 = add i12 %add_ln72_265, i12 %zext_ln72_27

]]></Node>
<StgValue><ssdm name="add_ln72_283"/></StgValue>
</operation>

<operation id="2262" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1163 %zext_ln72_128 = zext i12 %add_ln72_283

]]></Node>
<StgValue><ssdm name="zext_ln72_128"/></StgValue>
</operation>

<operation id="2263" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1164 %input_fm_buffer_addr_102 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_128

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_102"/></StgValue>
</operation>

<operation id="2264" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1165 %add_ln72_284 = add i11 %add_ln72_267, i11 %zext_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_284"/></StgValue>
</operation>

<operation id="2265" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:1166 %sext_ln72_177 = sext i11 %add_ln72_284

]]></Node>
<StgValue><ssdm name="sext_ln72_177"/></StgValue>
</operation>

<operation id="2266" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1167 %zext_ln72_129 = zext i12 %sext_ln72_177

]]></Node>
<StgValue><ssdm name="zext_ln72_129"/></StgValue>
</operation>

<operation id="2267" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1168 %input_fm_buffer_addr_103 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_129

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_103"/></StgValue>
</operation>

<operation id="2268" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1413 %input_fm_buffer_load_100 = load i12 %input_fm_buffer_addr_100

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_100"/></StgValue>
</operation>

<operation id="2269" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1422 %input_fm_buffer_load_101 = load i12 %input_fm_buffer_addr_101

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_101"/></StgValue>
</operation>

<operation id="2270" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1431 %input_fm_buffer_load_102 = load i12 %input_fm_buffer_addr_102

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_102"/></StgValue>
</operation>

<operation id="2271" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1440 %input_fm_buffer_load_103 = load i12 %input_fm_buffer_addr_103

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_103"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="2272" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:203 %add57_1_0_1 = fadd i32 %add_0_1, i32 %mul50_1_0_1

]]></Node>
<StgValue><ssdm name="add57_1_0_1"/></StgValue>
</operation>

<operation id="2273" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:720 %sext_ln63_51 = sext i62 %trunc_ln63_11

]]></Node>
<StgValue><ssdm name="sext_ln63_51"/></StgValue>
</operation>

<operation id="2274" st_id="53" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:735 %mul_1 = fmul i32 %bitcast_ln72_40, i32 %input_fm_buffer_load_40

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="2275" st_id="53" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:742 %mul50_1_1 = fmul i32 %bitcast_ln72_41, i32 %input_fm_buffer_load_41

]]></Node>
<StgValue><ssdm name="mul50_1_1"/></StgValue>
</operation>

<operation id="2276" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:747 %bitcast_ln72_42 = bitcast i32 %gmem_addr_44_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_42"/></StgValue>
</operation>

<operation id="2277" st_id="53" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:749 %mul50_2_1 = fmul i32 %bitcast_ln72_42, i32 %input_fm_buffer_load_42

]]></Node>
<StgValue><ssdm name="mul50_2_1"/></StgValue>
</operation>

<operation id="2278" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:753 %gmem_addr_45_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_45

]]></Node>
<StgValue><ssdm name="gmem_addr_45_read"/></StgValue>
</operation>

<operation id="2279" st_id="53" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:759 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="2280" st_id="53" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:766 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="2281" st_id="53" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:773 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="2282" st_id="53" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:780 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="2283" st_id="53" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:789 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="2284" st_id="53" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:798 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="2285" st_id="53" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:807 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="2286" st_id="53" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:816 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="2287" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:822 %add_ln72_36 = add i63 %sext_ln63_51, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_36"/></StgValue>
</operation>

<operation id="2288" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:823 %sext_ln72_38 = sext i63 %add_ln72_36

]]></Node>
<StgValue><ssdm name="sext_ln72_38"/></StgValue>
</operation>

<operation id="2289" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:824 %gmem_addr_54 = getelementptr i32 %gmem, i64 %sext_ln72_38

]]></Node>
<StgValue><ssdm name="gmem_addr_54"/></StgValue>
</operation>

<operation id="2290" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:1169 %add_ln72_285 = add i10 %mul_ln72_2, i10 %zext_ln72_40

]]></Node>
<StgValue><ssdm name="add_ln72_285"/></StgValue>
</operation>

<operation id="2291" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:1170 %zext_ln72_130 = zext i10 %add_ln72_285

]]></Node>
<StgValue><ssdm name="zext_ln72_130"/></StgValue>
</operation>

<operation id="2292" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1171 %input_fm_buffer_addr_104 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_130

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_104"/></StgValue>
</operation>

<operation id="2293" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1172 %add_ln72_286 = add i11 %add_ln72_255, i11 %zext_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_286"/></StgValue>
</operation>

<operation id="2294" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1173 %zext_ln72_131 = zext i11 %add_ln72_286

]]></Node>
<StgValue><ssdm name="zext_ln72_131"/></StgValue>
</operation>

<operation id="2295" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1174 %input_fm_buffer_addr_105 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_131

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_105"/></StgValue>
</operation>

<operation id="2296" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1431 %input_fm_buffer_load_102 = load i12 %input_fm_buffer_addr_102

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_102"/></StgValue>
</operation>

<operation id="2297" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1440 %input_fm_buffer_load_103 = load i12 %input_fm_buffer_addr_103

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_103"/></StgValue>
</operation>

<operation id="2298" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1449 %input_fm_buffer_load_104 = load i12 %input_fm_buffer_addr_104

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_104"/></StgValue>
</operation>

<operation id="2299" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1458 %input_fm_buffer_load_105 = load i12 %input_fm_buffer_addr_105

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_105"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="2300" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:212 %add57_2_0_1 = fadd i32 %add57_1_0_1, i32 %mul50_2_0_1

]]></Node>
<StgValue><ssdm name="add57_2_0_1"/></StgValue>
</operation>

<operation id="2301" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:723 %sext_ln63_52 = sext i62 %trunc_ln63_12

]]></Node>
<StgValue><ssdm name="sext_ln63_52"/></StgValue>
</operation>

<operation id="2302" st_id="54" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:742 %mul50_1_1 = fmul i32 %bitcast_ln72_41, i32 %input_fm_buffer_load_41

]]></Node>
<StgValue><ssdm name="mul50_1_1"/></StgValue>
</operation>

<operation id="2303" st_id="54" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:749 %mul50_2_1 = fmul i32 %bitcast_ln72_42, i32 %input_fm_buffer_load_42

]]></Node>
<StgValue><ssdm name="mul50_2_1"/></StgValue>
</operation>

<operation id="2304" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:754 %bitcast_ln72_43 = bitcast i32 %gmem_addr_45_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_43"/></StgValue>
</operation>

<operation id="2305" st_id="54" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:756 %mul50_3_1 = fmul i32 %bitcast_ln72_43, i32 %input_fm_buffer_load_43

]]></Node>
<StgValue><ssdm name="mul50_3_1"/></StgValue>
</operation>

<operation id="2306" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:760 %gmem_addr_46_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_46

]]></Node>
<StgValue><ssdm name="gmem_addr_46_read"/></StgValue>
</operation>

<operation id="2307" st_id="54" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:766 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="2308" st_id="54" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:773 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="2309" st_id="54" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:780 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="2310" st_id="54" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:789 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="2311" st_id="54" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:798 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="2312" st_id="54" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:807 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="2313" st_id="54" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:816 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="2314" st_id="54" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:825 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="2315" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:831 %add_ln72_37 = add i63 %sext_ln63_52, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_37"/></StgValue>
</operation>

<operation id="2316" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:832 %sext_ln72_39 = sext i63 %add_ln72_37

]]></Node>
<StgValue><ssdm name="sext_ln72_39"/></StgValue>
</operation>

<operation id="2317" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:833 %gmem_addr_55 = getelementptr i32 %gmem, i64 %sext_ln72_39

]]></Node>
<StgValue><ssdm name="gmem_addr_55"/></StgValue>
</operation>

<operation id="2318" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1175 %add_ln72_287 = add i11 %add_ln72_257, i11 %zext_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_287"/></StgValue>
</operation>

<operation id="2319" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1176 %zext_ln72_132 = zext i11 %add_ln72_287

]]></Node>
<StgValue><ssdm name="zext_ln72_132"/></StgValue>
</operation>

<operation id="2320" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1177 %input_fm_buffer_addr_106 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_132

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_106"/></StgValue>
</operation>

<operation id="2321" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1178 %add_ln72_288 = add i11 %add_ln72_259, i11 %zext_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_288"/></StgValue>
</operation>

<operation id="2322" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1179 %zext_ln72_133 = zext i11 %add_ln72_288

]]></Node>
<StgValue><ssdm name="zext_ln72_133"/></StgValue>
</operation>

<operation id="2323" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1180 %input_fm_buffer_addr_107 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_133

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_107"/></StgValue>
</operation>

<operation id="2324" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1449 %input_fm_buffer_load_104 = load i12 %input_fm_buffer_addr_104

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_104"/></StgValue>
</operation>

<operation id="2325" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1458 %input_fm_buffer_load_105 = load i12 %input_fm_buffer_addr_105

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_105"/></StgValue>
</operation>

<operation id="2326" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1467 %input_fm_buffer_load_106 = load i12 %input_fm_buffer_addr_106

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_106"/></StgValue>
</operation>

<operation id="2327" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1476 %input_fm_buffer_load_107 = load i12 %input_fm_buffer_addr_107

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_107"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="2328" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:212 %add57_2_0_1 = fadd i32 %add57_1_0_1, i32 %mul50_2_0_1

]]></Node>
<StgValue><ssdm name="add57_2_0_1"/></StgValue>
</operation>

<operation id="2329" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:726 %sext_ln63_53 = sext i62 %trunc_ln63_13

]]></Node>
<StgValue><ssdm name="sext_ln63_53"/></StgValue>
</operation>

<operation id="2330" st_id="55" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:749 %mul50_2_1 = fmul i32 %bitcast_ln72_42, i32 %input_fm_buffer_load_42

]]></Node>
<StgValue><ssdm name="mul50_2_1"/></StgValue>
</operation>

<operation id="2331" st_id="55" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:756 %mul50_3_1 = fmul i32 %bitcast_ln72_43, i32 %input_fm_buffer_load_43

]]></Node>
<StgValue><ssdm name="mul50_3_1"/></StgValue>
</operation>

<operation id="2332" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:761 %bitcast_ln72_44 = bitcast i32 %gmem_addr_46_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_44"/></StgValue>
</operation>

<operation id="2333" st_id="55" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:763 %mul50_4_1 = fmul i32 %bitcast_ln72_44, i32 %input_fm_buffer_load_44

]]></Node>
<StgValue><ssdm name="mul50_4_1"/></StgValue>
</operation>

<operation id="2334" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:767 %gmem_addr_47_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_47

]]></Node>
<StgValue><ssdm name="gmem_addr_47_read"/></StgValue>
</operation>

<operation id="2335" st_id="55" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:773 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="2336" st_id="55" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:780 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="2337" st_id="55" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:789 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="2338" st_id="55" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:798 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="2339" st_id="55" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:807 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="2340" st_id="55" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:816 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="2341" st_id="55" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:825 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="2342" st_id="55" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:834 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="2343" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:840 %add_ln72_38 = add i63 %sext_ln63_53, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_38"/></StgValue>
</operation>

<operation id="2344" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:841 %sext_ln72_40 = sext i63 %add_ln72_38

]]></Node>
<StgValue><ssdm name="sext_ln72_40"/></StgValue>
</operation>

<operation id="2345" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:842 %gmem_addr_56 = getelementptr i32 %gmem, i64 %sext_ln72_40

]]></Node>
<StgValue><ssdm name="gmem_addr_56"/></StgValue>
</operation>

<operation id="2346" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1181 %add_ln72_289 = add i12 %add_ln72_261, i12 %zext_ln72_38

]]></Node>
<StgValue><ssdm name="add_ln72_289"/></StgValue>
</operation>

<operation id="2347" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1182 %zext_ln72_134 = zext i12 %add_ln72_289

]]></Node>
<StgValue><ssdm name="zext_ln72_134"/></StgValue>
</operation>

<operation id="2348" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1183 %input_fm_buffer_addr_108 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_134

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_108"/></StgValue>
</operation>

<operation id="2349" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1184 %add_ln72_290 = add i12 %add_ln72_263, i12 %zext_ln72_38

]]></Node>
<StgValue><ssdm name="add_ln72_290"/></StgValue>
</operation>

<operation id="2350" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1185 %zext_ln72_135 = zext i12 %add_ln72_290

]]></Node>
<StgValue><ssdm name="zext_ln72_135"/></StgValue>
</operation>

<operation id="2351" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1186 %input_fm_buffer_addr_109 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_135

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_109"/></StgValue>
</operation>

<operation id="2352" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1467 %input_fm_buffer_load_106 = load i12 %input_fm_buffer_addr_106

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_106"/></StgValue>
</operation>

<operation id="2353" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1476 %input_fm_buffer_load_107 = load i12 %input_fm_buffer_addr_107

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_107"/></StgValue>
</operation>

<operation id="2354" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1485 %input_fm_buffer_load_108 = load i12 %input_fm_buffer_addr_108

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_108"/></StgValue>
</operation>

<operation id="2355" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1494 %input_fm_buffer_load_109 = load i12 %input_fm_buffer_addr_109

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_109"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="2356" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:212 %add57_2_0_1 = fadd i32 %add57_1_0_1, i32 %mul50_2_0_1

]]></Node>
<StgValue><ssdm name="add57_2_0_1"/></StgValue>
</operation>

<operation id="2357" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:729 %sext_ln72_33 = sext i62 %trunc_ln63_14

]]></Node>
<StgValue><ssdm name="sext_ln72_33"/></StgValue>
</operation>

<operation id="2358" st_id="56" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:756 %mul50_3_1 = fmul i32 %bitcast_ln72_43, i32 %input_fm_buffer_load_43

]]></Node>
<StgValue><ssdm name="mul50_3_1"/></StgValue>
</operation>

<operation id="2359" st_id="56" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:763 %mul50_4_1 = fmul i32 %bitcast_ln72_44, i32 %input_fm_buffer_load_44

]]></Node>
<StgValue><ssdm name="mul50_4_1"/></StgValue>
</operation>

<operation id="2360" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:768 %bitcast_ln72_45 = bitcast i32 %gmem_addr_47_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_45"/></StgValue>
</operation>

<operation id="2361" st_id="56" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:770 %mul50_5_1 = fmul i32 %bitcast_ln72_45, i32 %input_fm_buffer_load_45

]]></Node>
<StgValue><ssdm name="mul50_5_1"/></StgValue>
</operation>

<operation id="2362" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:774 %gmem_addr_48_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_48

]]></Node>
<StgValue><ssdm name="gmem_addr_48_read"/></StgValue>
</operation>

<operation id="2363" st_id="56" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:780 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>

<operation id="2364" st_id="56" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:789 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="2365" st_id="56" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:798 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="2366" st_id="56" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:807 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="2367" st_id="56" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:816 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="2368" st_id="56" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:825 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="2369" st_id="56" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:834 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="2370" st_id="56" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:843 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="2371" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:849 %add_ln72_39 = add i63 %sext_ln72_33, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_39"/></StgValue>
</operation>

<operation id="2372" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:850 %sext_ln72_41 = sext i63 %add_ln72_39

]]></Node>
<StgValue><ssdm name="sext_ln72_41"/></StgValue>
</operation>

<operation id="2373" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:851 %gmem_addr_57 = getelementptr i32 %gmem, i64 %sext_ln72_41

]]></Node>
<StgValue><ssdm name="gmem_addr_57"/></StgValue>
</operation>

<operation id="2374" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1187 %add_ln72_291 = add i12 %add_ln72_265, i12 %zext_ln72_38

]]></Node>
<StgValue><ssdm name="add_ln72_291"/></StgValue>
</operation>

<operation id="2375" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1188 %zext_ln72_136 = zext i12 %add_ln72_291

]]></Node>
<StgValue><ssdm name="zext_ln72_136"/></StgValue>
</operation>

<operation id="2376" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1189 %input_fm_buffer_addr_110 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_136

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_110"/></StgValue>
</operation>

<operation id="2377" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1190 %add_ln72_292 = add i11 %add_ln72_267, i11 %zext_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_292"/></StgValue>
</operation>

<operation id="2378" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:1191 %sext_ln72_178 = sext i11 %add_ln72_292

]]></Node>
<StgValue><ssdm name="sext_ln72_178"/></StgValue>
</operation>

<operation id="2379" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1192 %zext_ln72_137 = zext i12 %sext_ln72_178

]]></Node>
<StgValue><ssdm name="zext_ln72_137"/></StgValue>
</operation>

<operation id="2380" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1193 %input_fm_buffer_addr_111 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_137

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_111"/></StgValue>
</operation>

<operation id="2381" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1485 %input_fm_buffer_load_108 = load i12 %input_fm_buffer_addr_108

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_108"/></StgValue>
</operation>

<operation id="2382" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1494 %input_fm_buffer_load_109 = load i12 %input_fm_buffer_addr_109

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_109"/></StgValue>
</operation>

<operation id="2383" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1503 %input_fm_buffer_load_110 = load i12 %input_fm_buffer_addr_110

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_110"/></StgValue>
</operation>

<operation id="2384" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1512 %input_fm_buffer_load_111 = load i12 %input_fm_buffer_addr_111

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_111"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="2385" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:212 %add57_2_0_1 = fadd i32 %add57_1_0_1, i32 %mul50_2_0_1

]]></Node>
<StgValue><ssdm name="add57_2_0_1"/></StgValue>
</operation>

<operation id="2386" st_id="57" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:763 %mul50_4_1 = fmul i32 %bitcast_ln72_44, i32 %input_fm_buffer_load_44

]]></Node>
<StgValue><ssdm name="mul50_4_1"/></StgValue>
</operation>

<operation id="2387" st_id="57" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:770 %mul50_5_1 = fmul i32 %bitcast_ln72_45, i32 %input_fm_buffer_load_45

]]></Node>
<StgValue><ssdm name="mul50_5_1"/></StgValue>
</operation>

<operation id="2388" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:775 %bitcast_ln72_46 = bitcast i32 %gmem_addr_48_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_46"/></StgValue>
</operation>

<operation id="2389" st_id="57" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:777 %mul50_6_1 = fmul i32 %bitcast_ln72_46, i32 %input_fm_buffer_load_46

]]></Node>
<StgValue><ssdm name="mul50_6_1"/></StgValue>
</operation>

<operation id="2390" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:781 %gmem_addr_49_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_49

]]></Node>
<StgValue><ssdm name="gmem_addr_49_read"/></StgValue>
</operation>

<operation id="2391" st_id="57" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:789 %gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="2392" st_id="57" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:798 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="2393" st_id="57" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:807 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="2394" st_id="57" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:816 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="2395" st_id="57" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:825 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="2396" st_id="57" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:834 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="2397" st_id="57" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:843 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="2398" st_id="57" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:852 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="2399" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:858 %add_ln72_40 = add i63 %sext_ln63_47, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_40"/></StgValue>
</operation>

<operation id="2400" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:859 %sext_ln72_42 = sext i63 %add_ln72_40

]]></Node>
<StgValue><ssdm name="sext_ln72_42"/></StgValue>
</operation>

<operation id="2401" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:860 %gmem_addr_58 = getelementptr i32 %gmem, i64 %sext_ln72_42

]]></Node>
<StgValue><ssdm name="gmem_addr_58"/></StgValue>
</operation>

<operation id="2402" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:1194 %add_ln72_293 = add i10 %mul_ln72_2, i10 %zext_ln72_51

]]></Node>
<StgValue><ssdm name="add_ln72_293"/></StgValue>
</operation>

<operation id="2403" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:1195 %zext_ln72_138 = zext i10 %add_ln72_293

]]></Node>
<StgValue><ssdm name="zext_ln72_138"/></StgValue>
</operation>

<operation id="2404" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1196 %input_fm_buffer_addr_112 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_138

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_112"/></StgValue>
</operation>

<operation id="2405" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1197 %add_ln72_294 = add i11 %add_ln72_255, i11 %zext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_294"/></StgValue>
</operation>

<operation id="2406" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1198 %zext_ln72_139 = zext i11 %add_ln72_294

]]></Node>
<StgValue><ssdm name="zext_ln72_139"/></StgValue>
</operation>

<operation id="2407" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1199 %input_fm_buffer_addr_113 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_139

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_113"/></StgValue>
</operation>

<operation id="2408" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1503 %input_fm_buffer_load_110 = load i12 %input_fm_buffer_addr_110

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_110"/></StgValue>
</operation>

<operation id="2409" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1512 %input_fm_buffer_load_111 = load i12 %input_fm_buffer_addr_111

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_111"/></StgValue>
</operation>

<operation id="2410" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1521 %input_fm_buffer_load_112 = load i12 %input_fm_buffer_addr_112

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_112"/></StgValue>
</operation>

<operation id="2411" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1530 %input_fm_buffer_load_113 = load i12 %input_fm_buffer_addr_113

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_113"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="2412" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:221 %add57_3_0_1 = fadd i32 %add57_2_0_1, i32 %mul50_3_0_1

]]></Node>
<StgValue><ssdm name="add57_3_0_1"/></StgValue>
</operation>

<operation id="2413" st_id="58" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:770 %mul50_5_1 = fmul i32 %bitcast_ln72_45, i32 %input_fm_buffer_load_45

]]></Node>
<StgValue><ssdm name="mul50_5_1"/></StgValue>
</operation>

<operation id="2414" st_id="58" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:777 %mul50_6_1 = fmul i32 %bitcast_ln72_46, i32 %input_fm_buffer_load_46

]]></Node>
<StgValue><ssdm name="mul50_6_1"/></StgValue>
</operation>

<operation id="2415" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:782 %bitcast_ln72_47 = bitcast i32 %gmem_addr_49_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_47"/></StgValue>
</operation>

<operation id="2416" st_id="58" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:784 %mul50_7_1 = fmul i32 %bitcast_ln72_47, i32 %input_fm_buffer_load_47

]]></Node>
<StgValue><ssdm name="mul50_7_1"/></StgValue>
</operation>

<operation id="2417" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:790 %gmem_addr_50_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_50

]]></Node>
<StgValue><ssdm name="gmem_addr_50_read"/></StgValue>
</operation>

<operation id="2418" st_id="58" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:798 %gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>

<operation id="2419" st_id="58" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:807 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="2420" st_id="58" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:816 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="2421" st_id="58" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:825 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="2422" st_id="58" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:834 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="2423" st_id="58" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:843 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="2424" st_id="58" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:852 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="2425" st_id="58" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:861 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="2426" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:867 %add_ln72_41 = add i63 %sext_ln63_48, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_41"/></StgValue>
</operation>

<operation id="2427" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:868 %sext_ln72_43 = sext i63 %add_ln72_41

]]></Node>
<StgValue><ssdm name="sext_ln72_43"/></StgValue>
</operation>

<operation id="2428" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:869 %gmem_addr_59 = getelementptr i32 %gmem, i64 %sext_ln72_43

]]></Node>
<StgValue><ssdm name="gmem_addr_59"/></StgValue>
</operation>

<operation id="2429" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1200 %add_ln72_295 = add i11 %add_ln72_257, i11 %zext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_295"/></StgValue>
</operation>

<operation id="2430" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1201 %zext_ln72_140 = zext i11 %add_ln72_295

]]></Node>
<StgValue><ssdm name="zext_ln72_140"/></StgValue>
</operation>

<operation id="2431" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1202 %input_fm_buffer_addr_114 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_140

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_114"/></StgValue>
</operation>

<operation id="2432" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1203 %add_ln72_296 = add i11 %add_ln72_259, i11 %zext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_296"/></StgValue>
</operation>

<operation id="2433" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1204 %zext_ln72_141 = zext i11 %add_ln72_296

]]></Node>
<StgValue><ssdm name="zext_ln72_141"/></StgValue>
</operation>

<operation id="2434" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1205 %input_fm_buffer_addr_115 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_141

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_115"/></StgValue>
</operation>

<operation id="2435" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1521 %input_fm_buffer_load_112 = load i12 %input_fm_buffer_addr_112

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_112"/></StgValue>
</operation>

<operation id="2436" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1530 %input_fm_buffer_load_113 = load i12 %input_fm_buffer_addr_113

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_113"/></StgValue>
</operation>

<operation id="2437" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1539 %input_fm_buffer_load_114 = load i12 %input_fm_buffer_addr_114

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_114"/></StgValue>
</operation>

<operation id="2438" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1548 %input_fm_buffer_load_115 = load i12 %input_fm_buffer_addr_115

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_115"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="2439" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:221 %add57_3_0_1 = fadd i32 %add57_2_0_1, i32 %mul50_3_0_1

]]></Node>
<StgValue><ssdm name="add57_3_0_1"/></StgValue>
</operation>

<operation id="2440" st_id="59" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:777 %mul50_6_1 = fmul i32 %bitcast_ln72_46, i32 %input_fm_buffer_load_46

]]></Node>
<StgValue><ssdm name="mul50_6_1"/></StgValue>
</operation>

<operation id="2441" st_id="59" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:784 %mul50_7_1 = fmul i32 %bitcast_ln72_47, i32 %input_fm_buffer_load_47

]]></Node>
<StgValue><ssdm name="mul50_7_1"/></StgValue>
</operation>

<operation id="2442" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:791 %bitcast_ln72_48 = bitcast i32 %gmem_addr_50_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_48"/></StgValue>
</operation>

<operation id="2443" st_id="59" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:793 %mul_1_1 = fmul i32 %bitcast_ln72_48, i32 %input_fm_buffer_load_48

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="2444" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:799 %gmem_addr_51_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_51

]]></Node>
<StgValue><ssdm name="gmem_addr_51_read"/></StgValue>
</operation>

<operation id="2445" st_id="59" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:807 %gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="2446" st_id="59" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:816 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="2447" st_id="59" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:825 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="2448" st_id="59" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:834 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="2449" st_id="59" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:843 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="2450" st_id="59" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:852 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="2451" st_id="59" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:861 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="2452" st_id="59" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:870 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="2453" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:876 %add_ln72_42 = add i63 %sext_ln63_49, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_42"/></StgValue>
</operation>

<operation id="2454" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:877 %sext_ln72_44 = sext i63 %add_ln72_42

]]></Node>
<StgValue><ssdm name="sext_ln72_44"/></StgValue>
</operation>

<operation id="2455" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:878 %gmem_addr_60 = getelementptr i32 %gmem, i64 %sext_ln72_44

]]></Node>
<StgValue><ssdm name="gmem_addr_60"/></StgValue>
</operation>

<operation id="2456" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1206 %add_ln72_297 = add i12 %add_ln72_261, i12 %zext_ln72_49

]]></Node>
<StgValue><ssdm name="add_ln72_297"/></StgValue>
</operation>

<operation id="2457" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1207 %zext_ln72_142 = zext i12 %add_ln72_297

]]></Node>
<StgValue><ssdm name="zext_ln72_142"/></StgValue>
</operation>

<operation id="2458" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1208 %input_fm_buffer_addr_116 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_142

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_116"/></StgValue>
</operation>

<operation id="2459" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1209 %add_ln72_298 = add i12 %add_ln72_263, i12 %zext_ln72_49

]]></Node>
<StgValue><ssdm name="add_ln72_298"/></StgValue>
</operation>

<operation id="2460" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1210 %zext_ln72_143 = zext i12 %add_ln72_298

]]></Node>
<StgValue><ssdm name="zext_ln72_143"/></StgValue>
</operation>

<operation id="2461" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1211 %input_fm_buffer_addr_117 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_143

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_117"/></StgValue>
</operation>

<operation id="2462" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1539 %input_fm_buffer_load_114 = load i12 %input_fm_buffer_addr_114

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_114"/></StgValue>
</operation>

<operation id="2463" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1548 %input_fm_buffer_load_115 = load i12 %input_fm_buffer_addr_115

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_115"/></StgValue>
</operation>

<operation id="2464" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1557 %input_fm_buffer_load_116 = load i12 %input_fm_buffer_addr_116

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_116"/></StgValue>
</operation>

<operation id="2465" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1566 %input_fm_buffer_load_117 = load i12 %input_fm_buffer_addr_117

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_117"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="2466" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:221 %add57_3_0_1 = fadd i32 %add57_2_0_1, i32 %mul50_3_0_1

]]></Node>
<StgValue><ssdm name="add57_3_0_1"/></StgValue>
</operation>

<operation id="2467" st_id="60" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:784 %mul50_7_1 = fmul i32 %bitcast_ln72_47, i32 %input_fm_buffer_load_47

]]></Node>
<StgValue><ssdm name="mul50_7_1"/></StgValue>
</operation>

<operation id="2468" st_id="60" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:793 %mul_1_1 = fmul i32 %bitcast_ln72_48, i32 %input_fm_buffer_load_48

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="2469" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:800 %bitcast_ln72_49 = bitcast i32 %gmem_addr_51_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_49"/></StgValue>
</operation>

<operation id="2470" st_id="60" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:802 %mul50_1_1_1 = fmul i32 %bitcast_ln72_49, i32 %input_fm_buffer_load_49

]]></Node>
<StgValue><ssdm name="mul50_1_1_1"/></StgValue>
</operation>

<operation id="2471" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:808 %gmem_addr_52_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_52

]]></Node>
<StgValue><ssdm name="gmem_addr_52_read"/></StgValue>
</operation>

<operation id="2472" st_id="60" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:816 %gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>

<operation id="2473" st_id="60" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:825 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="2474" st_id="60" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:834 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="2475" st_id="60" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:843 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="2476" st_id="60" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:852 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="2477" st_id="60" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:861 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="2478" st_id="60" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:870 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="2479" st_id="60" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:879 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="2480" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:885 %add_ln72_43 = add i63 %sext_ln63_50, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_43"/></StgValue>
</operation>

<operation id="2481" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:886 %sext_ln72_45 = sext i63 %add_ln72_43

]]></Node>
<StgValue><ssdm name="sext_ln72_45"/></StgValue>
</operation>

<operation id="2482" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:887 %gmem_addr_61 = getelementptr i32 %gmem, i64 %sext_ln72_45

]]></Node>
<StgValue><ssdm name="gmem_addr_61"/></StgValue>
</operation>

<operation id="2483" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1212 %add_ln72_299 = add i12 %add_ln72_265, i12 %zext_ln72_49

]]></Node>
<StgValue><ssdm name="add_ln72_299"/></StgValue>
</operation>

<operation id="2484" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1213 %zext_ln72_144 = zext i12 %add_ln72_299

]]></Node>
<StgValue><ssdm name="zext_ln72_144"/></StgValue>
</operation>

<operation id="2485" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1214 %input_fm_buffer_addr_118 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_144

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_118"/></StgValue>
</operation>

<operation id="2486" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1215 %add_ln72_300 = add i11 %add_ln72_267, i11 %zext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_300"/></StgValue>
</operation>

<operation id="2487" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:1216 %sext_ln72_179 = sext i11 %add_ln72_300

]]></Node>
<StgValue><ssdm name="sext_ln72_179"/></StgValue>
</operation>

<operation id="2488" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1217 %zext_ln72_145 = zext i12 %sext_ln72_179

]]></Node>
<StgValue><ssdm name="zext_ln72_145"/></StgValue>
</operation>

<operation id="2489" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1218 %input_fm_buffer_addr_119 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_145

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_119"/></StgValue>
</operation>

<operation id="2490" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1557 %input_fm_buffer_load_116 = load i12 %input_fm_buffer_addr_116

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_116"/></StgValue>
</operation>

<operation id="2491" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1566 %input_fm_buffer_load_117 = load i12 %input_fm_buffer_addr_117

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_117"/></StgValue>
</operation>

<operation id="2492" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1575 %input_fm_buffer_load_118 = load i12 %input_fm_buffer_addr_118

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_118"/></StgValue>
</operation>

<operation id="2493" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1584 %input_fm_buffer_load_119 = load i12 %input_fm_buffer_addr_119

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_119"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="2494" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:221 %add57_3_0_1 = fadd i32 %add57_2_0_1, i32 %mul50_3_0_1

]]></Node>
<StgValue><ssdm name="add57_3_0_1"/></StgValue>
</operation>

<operation id="2495" st_id="61" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:793 %mul_1_1 = fmul i32 %bitcast_ln72_48, i32 %input_fm_buffer_load_48

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="2496" st_id="61" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:802 %mul50_1_1_1 = fmul i32 %bitcast_ln72_49, i32 %input_fm_buffer_load_49

]]></Node>
<StgValue><ssdm name="mul50_1_1_1"/></StgValue>
</operation>

<operation id="2497" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:809 %bitcast_ln72_50 = bitcast i32 %gmem_addr_52_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_50"/></StgValue>
</operation>

<operation id="2498" st_id="61" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:811 %mul50_2_1_1 = fmul i32 %bitcast_ln72_50, i32 %input_fm_buffer_load_50

]]></Node>
<StgValue><ssdm name="mul50_2_1_1"/></StgValue>
</operation>

<operation id="2499" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:817 %gmem_addr_53_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_53

]]></Node>
<StgValue><ssdm name="gmem_addr_53_read"/></StgValue>
</operation>

<operation id="2500" st_id="61" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:825 %gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="2501" st_id="61" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:834 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="2502" st_id="61" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:843 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="2503" st_id="61" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:852 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="2504" st_id="61" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:861 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="2505" st_id="61" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:870 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="2506" st_id="61" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:879 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="2507" st_id="61" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:888 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="2508" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:894 %add_ln72_44 = add i63 %sext_ln63_51, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_44"/></StgValue>
</operation>

<operation id="2509" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:895 %sext_ln72_46 = sext i63 %add_ln72_44

]]></Node>
<StgValue><ssdm name="sext_ln72_46"/></StgValue>
</operation>

<operation id="2510" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:896 %gmem_addr_62 = getelementptr i32 %gmem, i64 %sext_ln72_46

]]></Node>
<StgValue><ssdm name="gmem_addr_62"/></StgValue>
</operation>

<operation id="2511" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1575 %input_fm_buffer_load_118 = load i12 %input_fm_buffer_addr_118

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_118"/></StgValue>
</operation>

<operation id="2512" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1584 %input_fm_buffer_load_119 = load i12 %input_fm_buffer_addr_119

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_119"/></StgValue>
</operation>

<operation id="2513" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="11" op_0_bw="10">
<![CDATA[
for.inc67:1599 %zext_ln72_148 = zext i10 %mul_ln72_3

]]></Node>
<StgValue><ssdm name="zext_ln72_148"/></StgValue>
</operation>

<operation id="2514" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:1600 %add_ln72_301 = add i10 %mul_ln72_3, i10 %zext_ln72_7

]]></Node>
<StgValue><ssdm name="add_ln72_301"/></StgValue>
</operation>

<operation id="2515" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:1601 %zext_ln72_149 = zext i10 %add_ln72_301

]]></Node>
<StgValue><ssdm name="zext_ln72_149"/></StgValue>
</operation>

<operation id="2516" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1602 %input_fm_buffer_addr_120 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_149

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_120"/></StgValue>
</operation>

<operation id="2517" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1603 %add_ln72_302 = add i11 %zext_ln72_148, i11 441

]]></Node>
<StgValue><ssdm name="add_ln72_302"/></StgValue>
</operation>

<operation id="2518" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1604 %add_ln72_303 = add i11 %add_ln72_302, i11 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_303"/></StgValue>
</operation>

<operation id="2519" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1605 %zext_ln72_150 = zext i11 %add_ln72_303

]]></Node>
<StgValue><ssdm name="zext_ln72_150"/></StgValue>
</operation>

<operation id="2520" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1606 %input_fm_buffer_addr_121 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_150

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_121"/></StgValue>
</operation>

<operation id="2521" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1760 %input_fm_buffer_load_120 = load i12 %input_fm_buffer_addr_120

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_120"/></StgValue>
</operation>

<operation id="2522" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1767 %input_fm_buffer_load_121 = load i12 %input_fm_buffer_addr_121

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_121"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="2523" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:230 %add57_4_0_1 = fadd i32 %add57_3_0_1, i32 %mul50_4_0_1

]]></Node>
<StgValue><ssdm name="add57_4_0_1"/></StgValue>
</operation>

<operation id="2524" st_id="62" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:802 %mul50_1_1_1 = fmul i32 %bitcast_ln72_49, i32 %input_fm_buffer_load_49

]]></Node>
<StgValue><ssdm name="mul50_1_1_1"/></StgValue>
</operation>

<operation id="2525" st_id="62" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:811 %mul50_2_1_1 = fmul i32 %bitcast_ln72_50, i32 %input_fm_buffer_load_50

]]></Node>
<StgValue><ssdm name="mul50_2_1_1"/></StgValue>
</operation>

<operation id="2526" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:818 %bitcast_ln72_51 = bitcast i32 %gmem_addr_53_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_51"/></StgValue>
</operation>

<operation id="2527" st_id="62" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:820 %mul50_3_1_1 = fmul i32 %bitcast_ln72_51, i32 %input_fm_buffer_load_51

]]></Node>
<StgValue><ssdm name="mul50_3_1_1"/></StgValue>
</operation>

<operation id="2528" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:826 %gmem_addr_54_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_54

]]></Node>
<StgValue><ssdm name="gmem_addr_54_read"/></StgValue>
</operation>

<operation id="2529" st_id="62" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:834 %gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>

<operation id="2530" st_id="62" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:843 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="2531" st_id="62" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:852 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="2532" st_id="62" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:861 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="2533" st_id="62" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:870 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="2534" st_id="62" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:879 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="2535" st_id="62" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:888 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="2536" st_id="62" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:897 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="2537" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:903 %add_ln72_45 = add i63 %sext_ln63_52, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_45"/></StgValue>
</operation>

<operation id="2538" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:904 %sext_ln72_47 = sext i63 %add_ln72_45

]]></Node>
<StgValue><ssdm name="sext_ln72_47"/></StgValue>
</operation>

<operation id="2539" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:905 %gmem_addr_63 = getelementptr i32 %gmem, i64 %sext_ln72_47

]]></Node>
<StgValue><ssdm name="gmem_addr_63"/></StgValue>
</operation>

<operation id="2540" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1607 %add_ln72_304 = add i11 %zext_ln72_148, i11 882

]]></Node>
<StgValue><ssdm name="add_ln72_304"/></StgValue>
</operation>

<operation id="2541" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1608 %add_ln72_305 = add i11 %add_ln72_304, i11 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_305"/></StgValue>
</operation>

<operation id="2542" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1609 %zext_ln72_151 = zext i11 %add_ln72_305

]]></Node>
<StgValue><ssdm name="zext_ln72_151"/></StgValue>
</operation>

<operation id="2543" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1610 %input_fm_buffer_addr_122 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_151

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_122"/></StgValue>
</operation>

<operation id="2544" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1611 %add_ln72_306 = add i11 %zext_ln72_148, i11 1323

]]></Node>
<StgValue><ssdm name="add_ln72_306"/></StgValue>
</operation>

<operation id="2545" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1612 %add_ln72_307 = add i11 %add_ln72_306, i11 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_307"/></StgValue>
</operation>

<operation id="2546" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1613 %zext_ln72_152 = zext i11 %add_ln72_307

]]></Node>
<StgValue><ssdm name="zext_ln72_152"/></StgValue>
</operation>

<operation id="2547" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1614 %input_fm_buffer_addr_123 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_152

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_123"/></StgValue>
</operation>

<operation id="2548" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1760 %input_fm_buffer_load_120 = load i12 %input_fm_buffer_addr_120

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_120"/></StgValue>
</operation>

<operation id="2549" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1767 %input_fm_buffer_load_121 = load i12 %input_fm_buffer_addr_121

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_121"/></StgValue>
</operation>

<operation id="2550" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1774 %input_fm_buffer_load_122 = load i12 %input_fm_buffer_addr_122

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_122"/></StgValue>
</operation>

<operation id="2551" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1781 %input_fm_buffer_load_123 = load i12 %input_fm_buffer_addr_123

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_123"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="2552" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:230 %add57_4_0_1 = fadd i32 %add57_3_0_1, i32 %mul50_4_0_1

]]></Node>
<StgValue><ssdm name="add57_4_0_1"/></StgValue>
</operation>

<operation id="2553" st_id="63" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:811 %mul50_2_1_1 = fmul i32 %bitcast_ln72_50, i32 %input_fm_buffer_load_50

]]></Node>
<StgValue><ssdm name="mul50_2_1_1"/></StgValue>
</operation>

<operation id="2554" st_id="63" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:820 %mul50_3_1_1 = fmul i32 %bitcast_ln72_51, i32 %input_fm_buffer_load_51

]]></Node>
<StgValue><ssdm name="mul50_3_1_1"/></StgValue>
</operation>

<operation id="2555" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:827 %bitcast_ln72_52 = bitcast i32 %gmem_addr_54_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_52"/></StgValue>
</operation>

<operation id="2556" st_id="63" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:829 %mul50_4_1_1 = fmul i32 %bitcast_ln72_52, i32 %input_fm_buffer_load_52

]]></Node>
<StgValue><ssdm name="mul50_4_1_1"/></StgValue>
</operation>

<operation id="2557" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:835 %gmem_addr_55_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_55

]]></Node>
<StgValue><ssdm name="gmem_addr_55_read"/></StgValue>
</operation>

<operation id="2558" st_id="63" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:843 %gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="2559" st_id="63" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:852 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="2560" st_id="63" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:861 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="2561" st_id="63" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:870 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="2562" st_id="63" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:879 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="2563" st_id="63" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:888 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="2564" st_id="63" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:897 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="2565" st_id="63" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:906 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="2566" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:912 %add_ln72_46 = add i63 %sext_ln63_53, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_46"/></StgValue>
</operation>

<operation id="2567" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:913 %sext_ln72_48 = sext i63 %add_ln72_46

]]></Node>
<StgValue><ssdm name="sext_ln72_48"/></StgValue>
</operation>

<operation id="2568" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:914 %gmem_addr_64 = getelementptr i32 %gmem, i64 %sext_ln72_48

]]></Node>
<StgValue><ssdm name="gmem_addr_64"/></StgValue>
</operation>

<operation id="2569" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="12" op_0_bw="10">
<![CDATA[
for.inc67:1598 %zext_ln72_147 = zext i10 %mul_ln72_3

]]></Node>
<StgValue><ssdm name="zext_ln72_147"/></StgValue>
</operation>

<operation id="2570" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1615 %add_ln72_308 = add i12 %zext_ln72_147, i12 1764

]]></Node>
<StgValue><ssdm name="add_ln72_308"/></StgValue>
</operation>

<operation id="2571" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1616 %add_ln72_309 = add i12 %add_ln72_308, i12 %zext_ln72_5

]]></Node>
<StgValue><ssdm name="add_ln72_309"/></StgValue>
</operation>

<operation id="2572" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1617 %zext_ln72_153 = zext i12 %add_ln72_309

]]></Node>
<StgValue><ssdm name="zext_ln72_153"/></StgValue>
</operation>

<operation id="2573" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1618 %input_fm_buffer_addr_124 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_153

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_124"/></StgValue>
</operation>

<operation id="2574" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1619 %add_ln72_310 = add i12 %zext_ln72_147, i12 2205

]]></Node>
<StgValue><ssdm name="add_ln72_310"/></StgValue>
</operation>

<operation id="2575" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1620 %add_ln72_311 = add i12 %add_ln72_310, i12 %zext_ln72_5

]]></Node>
<StgValue><ssdm name="add_ln72_311"/></StgValue>
</operation>

<operation id="2576" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1621 %zext_ln72_154 = zext i12 %add_ln72_311

]]></Node>
<StgValue><ssdm name="zext_ln72_154"/></StgValue>
</operation>

<operation id="2577" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1622 %input_fm_buffer_addr_125 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_154

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_125"/></StgValue>
</operation>

<operation id="2578" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1774 %input_fm_buffer_load_122 = load i12 %input_fm_buffer_addr_122

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_122"/></StgValue>
</operation>

<operation id="2579" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1781 %input_fm_buffer_load_123 = load i12 %input_fm_buffer_addr_123

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_123"/></StgValue>
</operation>

<operation id="2580" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1788 %input_fm_buffer_load_124 = load i12 %input_fm_buffer_addr_124

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_124"/></StgValue>
</operation>

<operation id="2581" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1795 %input_fm_buffer_load_125 = load i12 %input_fm_buffer_addr_125

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_125"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="2582" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:230 %add57_4_0_1 = fadd i32 %add57_3_0_1, i32 %mul50_4_0_1

]]></Node>
<StgValue><ssdm name="add57_4_0_1"/></StgValue>
</operation>

<operation id="2583" st_id="64" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:820 %mul50_3_1_1 = fmul i32 %bitcast_ln72_51, i32 %input_fm_buffer_load_51

]]></Node>
<StgValue><ssdm name="mul50_3_1_1"/></StgValue>
</operation>

<operation id="2584" st_id="64" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:829 %mul50_4_1_1 = fmul i32 %bitcast_ln72_52, i32 %input_fm_buffer_load_52

]]></Node>
<StgValue><ssdm name="mul50_4_1_1"/></StgValue>
</operation>

<operation id="2585" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:836 %bitcast_ln72_53 = bitcast i32 %gmem_addr_55_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_53"/></StgValue>
</operation>

<operation id="2586" st_id="64" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:838 %mul50_5_1_1 = fmul i32 %bitcast_ln72_53, i32 %input_fm_buffer_load_53

]]></Node>
<StgValue><ssdm name="mul50_5_1_1"/></StgValue>
</operation>

<operation id="2587" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:844 %gmem_addr_56_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_56

]]></Node>
<StgValue><ssdm name="gmem_addr_56_read"/></StgValue>
</operation>

<operation id="2588" st_id="64" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:852 %gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>

<operation id="2589" st_id="64" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:861 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="2590" st_id="64" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:870 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="2591" st_id="64" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:879 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="2592" st_id="64" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:888 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="2593" st_id="64" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:897 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="2594" st_id="64" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:906 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="2595" st_id="64" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:915 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="2596" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:921 %add_ln72_47 = add i63 %sext_ln72_33, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_47"/></StgValue>
</operation>

<operation id="2597" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:922 %sext_ln72_49 = sext i63 %add_ln72_47

]]></Node>
<StgValue><ssdm name="sext_ln72_49"/></StgValue>
</operation>

<operation id="2598" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:923 %gmem_addr_65 = getelementptr i32 %gmem, i64 %sext_ln72_49

]]></Node>
<StgValue><ssdm name="gmem_addr_65"/></StgValue>
</operation>

<operation id="2599" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1623 %add_ln72_312 = add i12 %zext_ln72_147, i12 2646

]]></Node>
<StgValue><ssdm name="add_ln72_312"/></StgValue>
</operation>

<operation id="2600" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1624 %add_ln72_313 = add i12 %add_ln72_312, i12 %zext_ln72_5

]]></Node>
<StgValue><ssdm name="add_ln72_313"/></StgValue>
</operation>

<operation id="2601" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1625 %zext_ln72_155 = zext i12 %add_ln72_313

]]></Node>
<StgValue><ssdm name="zext_ln72_155"/></StgValue>
</operation>

<operation id="2602" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1626 %input_fm_buffer_addr_126 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_155

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_126"/></StgValue>
</operation>

<operation id="2603" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1627 %add_ln72_314 = add i11 %zext_ln72_148, i11 1039

]]></Node>
<StgValue><ssdm name="add_ln72_314"/></StgValue>
</operation>

<operation id="2604" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1628 %add_ln72_315 = add i11 %add_ln72_314, i11 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_315"/></StgValue>
</operation>

<operation id="2605" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:1629 %sext_ln72_180 = sext i11 %add_ln72_315

]]></Node>
<StgValue><ssdm name="sext_ln72_180"/></StgValue>
</operation>

<operation id="2606" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1630 %zext_ln72_156 = zext i12 %sext_ln72_180

]]></Node>
<StgValue><ssdm name="zext_ln72_156"/></StgValue>
</operation>

<operation id="2607" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1631 %input_fm_buffer_addr_127 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_156

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_127"/></StgValue>
</operation>

<operation id="2608" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1788 %input_fm_buffer_load_124 = load i12 %input_fm_buffer_addr_124

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_124"/></StgValue>
</operation>

<operation id="2609" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1795 %input_fm_buffer_load_125 = load i12 %input_fm_buffer_addr_125

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_125"/></StgValue>
</operation>

<operation id="2610" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1802 %input_fm_buffer_load_126 = load i12 %input_fm_buffer_addr_126

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_126"/></StgValue>
</operation>

<operation id="2611" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1809 %input_fm_buffer_load_127 = load i12 %input_fm_buffer_addr_127

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_127"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="2612" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:230 %add57_4_0_1 = fadd i32 %add57_3_0_1, i32 %mul50_4_0_1

]]></Node>
<StgValue><ssdm name="add57_4_0_1"/></StgValue>
</operation>

<operation id="2613" st_id="65" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:829 %mul50_4_1_1 = fmul i32 %bitcast_ln72_52, i32 %input_fm_buffer_load_52

]]></Node>
<StgValue><ssdm name="mul50_4_1_1"/></StgValue>
</operation>

<operation id="2614" st_id="65" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:838 %mul50_5_1_1 = fmul i32 %bitcast_ln72_53, i32 %input_fm_buffer_load_53

]]></Node>
<StgValue><ssdm name="mul50_5_1_1"/></StgValue>
</operation>

<operation id="2615" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:845 %bitcast_ln72_54 = bitcast i32 %gmem_addr_56_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_54"/></StgValue>
</operation>

<operation id="2616" st_id="65" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:847 %mul50_6_1_1 = fmul i32 %bitcast_ln72_54, i32 %input_fm_buffer_load_54

]]></Node>
<StgValue><ssdm name="mul50_6_1_1"/></StgValue>
</operation>

<operation id="2617" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:853 %gmem_addr_57_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_57

]]></Node>
<StgValue><ssdm name="gmem_addr_57_read"/></StgValue>
</operation>

<operation id="2618" st_id="65" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:861 %gmem_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="2619" st_id="65" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:870 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="2620" st_id="65" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:879 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="2621" st_id="65" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:888 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="2622" st_id="65" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:897 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="2623" st_id="65" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:906 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="2624" st_id="65" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:915 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="2625" st_id="65" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:924 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="2626" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:930 %add_ln72_48 = add i63 %sext_ln63_47, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_48"/></StgValue>
</operation>

<operation id="2627" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:931 %sext_ln72_50 = sext i63 %add_ln72_48

]]></Node>
<StgValue><ssdm name="sext_ln72_50"/></StgValue>
</operation>

<operation id="2628" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:932 %gmem_addr_66 = getelementptr i32 %gmem, i64 %sext_ln72_50

]]></Node>
<StgValue><ssdm name="gmem_addr_66"/></StgValue>
</operation>

<operation id="2629" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1002 %add_ln72_56 = add i63 %sext_ln63_47, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_56"/></StgValue>
</operation>

<operation id="2630" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1003 %sext_ln72_58 = sext i63 %add_ln72_56

]]></Node>
<StgValue><ssdm name="sext_ln72_58"/></StgValue>
</operation>

<operation id="2631" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1004 %gmem_addr_74 = getelementptr i32 %gmem, i64 %sext_ln72_58

]]></Node>
<StgValue><ssdm name="gmem_addr_74"/></StgValue>
</operation>

<operation id="2632" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:1632 %add_ln72_316 = add i10 %mul_ln72_3, i10 %zext_ln72_18

]]></Node>
<StgValue><ssdm name="add_ln72_316"/></StgValue>
</operation>

<operation id="2633" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:1633 %zext_ln72_157 = zext i10 %add_ln72_316

]]></Node>
<StgValue><ssdm name="zext_ln72_157"/></StgValue>
</operation>

<operation id="2634" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1634 %input_fm_buffer_addr_128 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_157

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_128"/></StgValue>
</operation>

<operation id="2635" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1635 %add_ln72_317 = add i11 %add_ln72_302, i11 %zext_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_317"/></StgValue>
</operation>

<operation id="2636" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1636 %zext_ln72_158 = zext i11 %add_ln72_317

]]></Node>
<StgValue><ssdm name="zext_ln72_158"/></StgValue>
</operation>

<operation id="2637" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1637 %input_fm_buffer_addr_129 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_158

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_129"/></StgValue>
</operation>

<operation id="2638" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1802 %input_fm_buffer_load_126 = load i12 %input_fm_buffer_addr_126

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_126"/></StgValue>
</operation>

<operation id="2639" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1809 %input_fm_buffer_load_127 = load i12 %input_fm_buffer_addr_127

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_127"/></StgValue>
</operation>

<operation id="2640" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1818 %input_fm_buffer_load_128 = load i12 %input_fm_buffer_addr_128

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_128"/></StgValue>
</operation>

<operation id="2641" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1827 %input_fm_buffer_load_129 = load i12 %input_fm_buffer_addr_129

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_129"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="2642" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:239 %add57_5_0_1 = fadd i32 %add57_4_0_1, i32 %mul50_5_0_1

]]></Node>
<StgValue><ssdm name="add57_5_0_1"/></StgValue>
</operation>

<operation id="2643" st_id="66" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:838 %mul50_5_1_1 = fmul i32 %bitcast_ln72_53, i32 %input_fm_buffer_load_53

]]></Node>
<StgValue><ssdm name="mul50_5_1_1"/></StgValue>
</operation>

<operation id="2644" st_id="66" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:847 %mul50_6_1_1 = fmul i32 %bitcast_ln72_54, i32 %input_fm_buffer_load_54

]]></Node>
<StgValue><ssdm name="mul50_6_1_1"/></StgValue>
</operation>

<operation id="2645" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:854 %bitcast_ln72_55 = bitcast i32 %gmem_addr_57_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_55"/></StgValue>
</operation>

<operation id="2646" st_id="66" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:856 %mul50_7_1_1 = fmul i32 %bitcast_ln72_55, i32 %input_fm_buffer_load_55

]]></Node>
<StgValue><ssdm name="mul50_7_1_1"/></StgValue>
</operation>

<operation id="2647" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:862 %gmem_addr_58_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_58

]]></Node>
<StgValue><ssdm name="gmem_addr_58_read"/></StgValue>
</operation>

<operation id="2648" st_id="66" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:870 %gmem_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>

<operation id="2649" st_id="66" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:879 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="2650" st_id="66" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:888 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="2651" st_id="66" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:897 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="2652" st_id="66" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:906 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="2653" st_id="66" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:915 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="2654" st_id="66" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:924 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="2655" st_id="66" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:933 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="2656" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:939 %add_ln72_49 = add i63 %sext_ln63_48, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_49"/></StgValue>
</operation>

<operation id="2657" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:940 %sext_ln72_51 = sext i63 %add_ln72_49

]]></Node>
<StgValue><ssdm name="sext_ln72_51"/></StgValue>
</operation>

<operation id="2658" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:941 %gmem_addr_67 = getelementptr i32 %gmem, i64 %sext_ln72_51

]]></Node>
<StgValue><ssdm name="gmem_addr_67"/></StgValue>
</operation>

<operation id="2659" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1011 %add_ln72_57 = add i63 %sext_ln63_48, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_57"/></StgValue>
</operation>

<operation id="2660" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1012 %sext_ln72_59 = sext i63 %add_ln72_57

]]></Node>
<StgValue><ssdm name="sext_ln72_59"/></StgValue>
</operation>

<operation id="2661" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1013 %gmem_addr_75 = getelementptr i32 %gmem, i64 %sext_ln72_59

]]></Node>
<StgValue><ssdm name="gmem_addr_75"/></StgValue>
</operation>

<operation id="2662" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1638 %add_ln72_318 = add i11 %add_ln72_304, i11 %zext_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_318"/></StgValue>
</operation>

<operation id="2663" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1639 %zext_ln72_159 = zext i11 %add_ln72_318

]]></Node>
<StgValue><ssdm name="zext_ln72_159"/></StgValue>
</operation>

<operation id="2664" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1640 %input_fm_buffer_addr_130 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_159

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_130"/></StgValue>
</operation>

<operation id="2665" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1641 %add_ln72_319 = add i11 %add_ln72_306, i11 %zext_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_319"/></StgValue>
</operation>

<operation id="2666" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1642 %zext_ln72_160 = zext i11 %add_ln72_319

]]></Node>
<StgValue><ssdm name="zext_ln72_160"/></StgValue>
</operation>

<operation id="2667" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1643 %input_fm_buffer_addr_131 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_160

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_131"/></StgValue>
</operation>

<operation id="2668" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1818 %input_fm_buffer_load_128 = load i12 %input_fm_buffer_addr_128

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_128"/></StgValue>
</operation>

<operation id="2669" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1827 %input_fm_buffer_load_129 = load i12 %input_fm_buffer_addr_129

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_129"/></StgValue>
</operation>

<operation id="2670" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1836 %input_fm_buffer_load_130 = load i12 %input_fm_buffer_addr_130

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_130"/></StgValue>
</operation>

<operation id="2671" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1845 %input_fm_buffer_load_131 = load i12 %input_fm_buffer_addr_131

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_131"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="2672" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:239 %add57_5_0_1 = fadd i32 %add57_4_0_1, i32 %mul50_5_0_1

]]></Node>
<StgValue><ssdm name="add57_5_0_1"/></StgValue>
</operation>

<operation id="2673" st_id="67" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:847 %mul50_6_1_1 = fmul i32 %bitcast_ln72_54, i32 %input_fm_buffer_load_54

]]></Node>
<StgValue><ssdm name="mul50_6_1_1"/></StgValue>
</operation>

<operation id="2674" st_id="67" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:856 %mul50_7_1_1 = fmul i32 %bitcast_ln72_55, i32 %input_fm_buffer_load_55

]]></Node>
<StgValue><ssdm name="mul50_7_1_1"/></StgValue>
</operation>

<operation id="2675" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:863 %bitcast_ln72_56 = bitcast i32 %gmem_addr_58_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_56"/></StgValue>
</operation>

<operation id="2676" st_id="67" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:865 %mul_1_2 = fmul i32 %bitcast_ln72_56, i32 %input_fm_buffer_load_56

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="2677" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:871 %gmem_addr_59_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_59

]]></Node>
<StgValue><ssdm name="gmem_addr_59_read"/></StgValue>
</operation>

<operation id="2678" st_id="67" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:879 %gmem_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="2679" st_id="67" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:888 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="2680" st_id="67" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:897 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="2681" st_id="67" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:906 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="2682" st_id="67" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:915 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="2683" st_id="67" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:924 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="2684" st_id="67" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:933 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="2685" st_id="67" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:942 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="2686" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:948 %add_ln72_50 = add i63 %sext_ln63_49, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_50"/></StgValue>
</operation>

<operation id="2687" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:949 %sext_ln72_52 = sext i63 %add_ln72_50

]]></Node>
<StgValue><ssdm name="sext_ln72_52"/></StgValue>
</operation>

<operation id="2688" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:950 %gmem_addr_68 = getelementptr i32 %gmem, i64 %sext_ln72_52

]]></Node>
<StgValue><ssdm name="gmem_addr_68"/></StgValue>
</operation>

<operation id="2689" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1020 %add_ln72_58 = add i63 %sext_ln63_49, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_58"/></StgValue>
</operation>

<operation id="2690" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1021 %sext_ln72_60 = sext i63 %add_ln72_58

]]></Node>
<StgValue><ssdm name="sext_ln72_60"/></StgValue>
</operation>

<operation id="2691" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1022 %gmem_addr_76 = getelementptr i32 %gmem, i64 %sext_ln72_60

]]></Node>
<StgValue><ssdm name="gmem_addr_76"/></StgValue>
</operation>

<operation id="2692" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1644 %add_ln72_320 = add i12 %add_ln72_308, i12 %zext_ln72_16

]]></Node>
<StgValue><ssdm name="add_ln72_320"/></StgValue>
</operation>

<operation id="2693" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1645 %zext_ln72_161 = zext i12 %add_ln72_320

]]></Node>
<StgValue><ssdm name="zext_ln72_161"/></StgValue>
</operation>

<operation id="2694" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1646 %input_fm_buffer_addr_132 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_161

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_132"/></StgValue>
</operation>

<operation id="2695" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1647 %add_ln72_321 = add i12 %add_ln72_310, i12 %zext_ln72_16

]]></Node>
<StgValue><ssdm name="add_ln72_321"/></StgValue>
</operation>

<operation id="2696" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1648 %zext_ln72_162 = zext i12 %add_ln72_321

]]></Node>
<StgValue><ssdm name="zext_ln72_162"/></StgValue>
</operation>

<operation id="2697" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1649 %input_fm_buffer_addr_133 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_162

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_133"/></StgValue>
</operation>

<operation id="2698" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1836 %input_fm_buffer_load_130 = load i12 %input_fm_buffer_addr_130

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_130"/></StgValue>
</operation>

<operation id="2699" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1845 %input_fm_buffer_load_131 = load i12 %input_fm_buffer_addr_131

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_131"/></StgValue>
</operation>

<operation id="2700" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1854 %input_fm_buffer_load_132 = load i12 %input_fm_buffer_addr_132

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_132"/></StgValue>
</operation>

<operation id="2701" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1863 %input_fm_buffer_load_133 = load i12 %input_fm_buffer_addr_133

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_133"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="2702" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:239 %add57_5_0_1 = fadd i32 %add57_4_0_1, i32 %mul50_5_0_1

]]></Node>
<StgValue><ssdm name="add57_5_0_1"/></StgValue>
</operation>

<operation id="2703" st_id="68" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:856 %mul50_7_1_1 = fmul i32 %bitcast_ln72_55, i32 %input_fm_buffer_load_55

]]></Node>
<StgValue><ssdm name="mul50_7_1_1"/></StgValue>
</operation>

<operation id="2704" st_id="68" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:865 %mul_1_2 = fmul i32 %bitcast_ln72_56, i32 %input_fm_buffer_load_56

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="2705" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:872 %bitcast_ln72_57 = bitcast i32 %gmem_addr_59_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_57"/></StgValue>
</operation>

<operation id="2706" st_id="68" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:874 %mul50_1_1_2 = fmul i32 %bitcast_ln72_57, i32 %input_fm_buffer_load_57

]]></Node>
<StgValue><ssdm name="mul50_1_1_2"/></StgValue>
</operation>

<operation id="2707" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:880 %gmem_addr_60_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_60

]]></Node>
<StgValue><ssdm name="gmem_addr_60_read"/></StgValue>
</operation>

<operation id="2708" st_id="68" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:888 %gmem_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>

<operation id="2709" st_id="68" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:897 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="2710" st_id="68" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:906 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="2711" st_id="68" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:915 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="2712" st_id="68" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:924 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="2713" st_id="68" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:933 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="2714" st_id="68" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:942 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="2715" st_id="68" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:951 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="2716" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:957 %add_ln72_51 = add i63 %sext_ln63_50, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_51"/></StgValue>
</operation>

<operation id="2717" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:958 %sext_ln72_53 = sext i63 %add_ln72_51

]]></Node>
<StgValue><ssdm name="sext_ln72_53"/></StgValue>
</operation>

<operation id="2718" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:959 %gmem_addr_69 = getelementptr i32 %gmem, i64 %sext_ln72_53

]]></Node>
<StgValue><ssdm name="gmem_addr_69"/></StgValue>
</operation>

<operation id="2719" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1029 %add_ln72_59 = add i63 %sext_ln63_50, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_59"/></StgValue>
</operation>

<operation id="2720" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1030 %sext_ln72_61 = sext i63 %add_ln72_59

]]></Node>
<StgValue><ssdm name="sext_ln72_61"/></StgValue>
</operation>

<operation id="2721" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1031 %gmem_addr_77 = getelementptr i32 %gmem, i64 %sext_ln72_61

]]></Node>
<StgValue><ssdm name="gmem_addr_77"/></StgValue>
</operation>

<operation id="2722" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1650 %add_ln72_322 = add i12 %add_ln72_312, i12 %zext_ln72_16

]]></Node>
<StgValue><ssdm name="add_ln72_322"/></StgValue>
</operation>

<operation id="2723" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1651 %zext_ln72_163 = zext i12 %add_ln72_322

]]></Node>
<StgValue><ssdm name="zext_ln72_163"/></StgValue>
</operation>

<operation id="2724" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1652 %input_fm_buffer_addr_134 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_163

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_134"/></StgValue>
</operation>

<operation id="2725" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1653 %add_ln72_323 = add i11 %add_ln72_314, i11 %zext_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_323"/></StgValue>
</operation>

<operation id="2726" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:1654 %sext_ln72_181 = sext i11 %add_ln72_323

]]></Node>
<StgValue><ssdm name="sext_ln72_181"/></StgValue>
</operation>

<operation id="2727" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1655 %zext_ln72_164 = zext i12 %sext_ln72_181

]]></Node>
<StgValue><ssdm name="zext_ln72_164"/></StgValue>
</operation>

<operation id="2728" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1656 %input_fm_buffer_addr_135 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_164

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_135"/></StgValue>
</operation>

<operation id="2729" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1854 %input_fm_buffer_load_132 = load i12 %input_fm_buffer_addr_132

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_132"/></StgValue>
</operation>

<operation id="2730" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1863 %input_fm_buffer_load_133 = load i12 %input_fm_buffer_addr_133

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_133"/></StgValue>
</operation>

<operation id="2731" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1872 %input_fm_buffer_load_134 = load i12 %input_fm_buffer_addr_134

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_134"/></StgValue>
</operation>

<operation id="2732" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1881 %input_fm_buffer_load_135 = load i12 %input_fm_buffer_addr_135

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_135"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="2733" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:239 %add57_5_0_1 = fadd i32 %add57_4_0_1, i32 %mul50_5_0_1

]]></Node>
<StgValue><ssdm name="add57_5_0_1"/></StgValue>
</operation>

<operation id="2734" st_id="69" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:865 %mul_1_2 = fmul i32 %bitcast_ln72_56, i32 %input_fm_buffer_load_56

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="2735" st_id="69" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:874 %mul50_1_1_2 = fmul i32 %bitcast_ln72_57, i32 %input_fm_buffer_load_57

]]></Node>
<StgValue><ssdm name="mul50_1_1_2"/></StgValue>
</operation>

<operation id="2736" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:881 %bitcast_ln72_58 = bitcast i32 %gmem_addr_60_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_58"/></StgValue>
</operation>

<operation id="2737" st_id="69" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:883 %mul50_2_1_2 = fmul i32 %bitcast_ln72_58, i32 %input_fm_buffer_load_58

]]></Node>
<StgValue><ssdm name="mul50_2_1_2"/></StgValue>
</operation>

<operation id="2738" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:889 %gmem_addr_61_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_61

]]></Node>
<StgValue><ssdm name="gmem_addr_61_read"/></StgValue>
</operation>

<operation id="2739" st_id="69" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:897 %gmem_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="2740" st_id="69" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:906 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="2741" st_id="69" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:915 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="2742" st_id="69" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:924 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="2743" st_id="69" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:933 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="2744" st_id="69" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:942 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="2745" st_id="69" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:951 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="2746" st_id="69" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:960 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="2747" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:966 %add_ln72_52 = add i63 %sext_ln63_51, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_52"/></StgValue>
</operation>

<operation id="2748" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:967 %sext_ln72_54 = sext i63 %add_ln72_52

]]></Node>
<StgValue><ssdm name="sext_ln72_54"/></StgValue>
</operation>

<operation id="2749" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:968 %gmem_addr_70 = getelementptr i32 %gmem, i64 %sext_ln72_54

]]></Node>
<StgValue><ssdm name="gmem_addr_70"/></StgValue>
</operation>

<operation id="2750" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1038 %add_ln72_60 = add i63 %sext_ln63_51, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_60"/></StgValue>
</operation>

<operation id="2751" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1039 %sext_ln72_62 = sext i63 %add_ln72_60

]]></Node>
<StgValue><ssdm name="sext_ln72_62"/></StgValue>
</operation>

<operation id="2752" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1040 %gmem_addr_78 = getelementptr i32 %gmem, i64 %sext_ln72_62

]]></Node>
<StgValue><ssdm name="gmem_addr_78"/></StgValue>
</operation>

<operation id="2753" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:1657 %add_ln72_324 = add i10 %mul_ln72_3, i10 %zext_ln72_29

]]></Node>
<StgValue><ssdm name="add_ln72_324"/></StgValue>
</operation>

<operation id="2754" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:1658 %zext_ln72_165 = zext i10 %add_ln72_324

]]></Node>
<StgValue><ssdm name="zext_ln72_165"/></StgValue>
</operation>

<operation id="2755" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1659 %input_fm_buffer_addr_136 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_165

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_136"/></StgValue>
</operation>

<operation id="2756" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1660 %add_ln72_325 = add i11 %add_ln72_302, i11 %zext_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_325"/></StgValue>
</operation>

<operation id="2757" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1661 %zext_ln72_166 = zext i11 %add_ln72_325

]]></Node>
<StgValue><ssdm name="zext_ln72_166"/></StgValue>
</operation>

<operation id="2758" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1662 %input_fm_buffer_addr_137 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_166

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_137"/></StgValue>
</operation>

<operation id="2759" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1872 %input_fm_buffer_load_134 = load i12 %input_fm_buffer_addr_134

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_134"/></StgValue>
</operation>

<operation id="2760" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1881 %input_fm_buffer_load_135 = load i12 %input_fm_buffer_addr_135

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_135"/></StgValue>
</operation>

<operation id="2761" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1890 %input_fm_buffer_load_136 = load i12 %input_fm_buffer_addr_136

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_136"/></StgValue>
</operation>

<operation id="2762" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1899 %input_fm_buffer_load_137 = load i12 %input_fm_buffer_addr_137

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_137"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="2763" st_id="70" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:248 %add57_6_0_1 = fadd i32 %add57_5_0_1, i32 %mul50_6_0_1

]]></Node>
<StgValue><ssdm name="add57_6_0_1"/></StgValue>
</operation>

<operation id="2764" st_id="70" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:874 %mul50_1_1_2 = fmul i32 %bitcast_ln72_57, i32 %input_fm_buffer_load_57

]]></Node>
<StgValue><ssdm name="mul50_1_1_2"/></StgValue>
</operation>

<operation id="2765" st_id="70" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:883 %mul50_2_1_2 = fmul i32 %bitcast_ln72_58, i32 %input_fm_buffer_load_58

]]></Node>
<StgValue><ssdm name="mul50_2_1_2"/></StgValue>
</operation>

<operation id="2766" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:890 %bitcast_ln72_59 = bitcast i32 %gmem_addr_61_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_59"/></StgValue>
</operation>

<operation id="2767" st_id="70" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:892 %mul50_3_1_2 = fmul i32 %bitcast_ln72_59, i32 %input_fm_buffer_load_59

]]></Node>
<StgValue><ssdm name="mul50_3_1_2"/></StgValue>
</operation>

<operation id="2768" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:898 %gmem_addr_62_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_62

]]></Node>
<StgValue><ssdm name="gmem_addr_62_read"/></StgValue>
</operation>

<operation id="2769" st_id="70" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:906 %gmem_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>

<operation id="2770" st_id="70" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:915 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="2771" st_id="70" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:924 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="2772" st_id="70" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:933 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="2773" st_id="70" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:942 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="2774" st_id="70" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:951 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="2775" st_id="70" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:960 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="2776" st_id="70" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:969 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="2777" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:975 %add_ln72_53 = add i63 %sext_ln63_52, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_53"/></StgValue>
</operation>

<operation id="2778" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:976 %sext_ln72_55 = sext i63 %add_ln72_53

]]></Node>
<StgValue><ssdm name="sext_ln72_55"/></StgValue>
</operation>

<operation id="2779" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:977 %gmem_addr_71 = getelementptr i32 %gmem, i64 %sext_ln72_55

]]></Node>
<StgValue><ssdm name="gmem_addr_71"/></StgValue>
</operation>

<operation id="2780" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1047 %add_ln72_61 = add i63 %sext_ln63_52, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_61"/></StgValue>
</operation>

<operation id="2781" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1048 %sext_ln72_63 = sext i63 %add_ln72_61

]]></Node>
<StgValue><ssdm name="sext_ln72_63"/></StgValue>
</operation>

<operation id="2782" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1049 %gmem_addr_79 = getelementptr i32 %gmem, i64 %sext_ln72_63

]]></Node>
<StgValue><ssdm name="gmem_addr_79"/></StgValue>
</operation>

<operation id="2783" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1663 %add_ln72_326 = add i11 %add_ln72_304, i11 %zext_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_326"/></StgValue>
</operation>

<operation id="2784" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1664 %zext_ln72_167 = zext i11 %add_ln72_326

]]></Node>
<StgValue><ssdm name="zext_ln72_167"/></StgValue>
</operation>

<operation id="2785" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1665 %input_fm_buffer_addr_138 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_167

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_138"/></StgValue>
</operation>

<operation id="2786" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1666 %add_ln72_327 = add i11 %add_ln72_306, i11 %zext_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_327"/></StgValue>
</operation>

<operation id="2787" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1667 %zext_ln72_168 = zext i11 %add_ln72_327

]]></Node>
<StgValue><ssdm name="zext_ln72_168"/></StgValue>
</operation>

<operation id="2788" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1668 %input_fm_buffer_addr_139 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_168

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_139"/></StgValue>
</operation>

<operation id="2789" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1890 %input_fm_buffer_load_136 = load i12 %input_fm_buffer_addr_136

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_136"/></StgValue>
</operation>

<operation id="2790" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1899 %input_fm_buffer_load_137 = load i12 %input_fm_buffer_addr_137

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_137"/></StgValue>
</operation>

<operation id="2791" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1908 %input_fm_buffer_load_138 = load i12 %input_fm_buffer_addr_138

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_138"/></StgValue>
</operation>

<operation id="2792" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1917 %input_fm_buffer_load_139 = load i12 %input_fm_buffer_addr_139

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_139"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="2793" st_id="71" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:248 %add57_6_0_1 = fadd i32 %add57_5_0_1, i32 %mul50_6_0_1

]]></Node>
<StgValue><ssdm name="add57_6_0_1"/></StgValue>
</operation>

<operation id="2794" st_id="71" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:883 %mul50_2_1_2 = fmul i32 %bitcast_ln72_58, i32 %input_fm_buffer_load_58

]]></Node>
<StgValue><ssdm name="mul50_2_1_2"/></StgValue>
</operation>

<operation id="2795" st_id="71" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:892 %mul50_3_1_2 = fmul i32 %bitcast_ln72_59, i32 %input_fm_buffer_load_59

]]></Node>
<StgValue><ssdm name="mul50_3_1_2"/></StgValue>
</operation>

<operation id="2796" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:899 %bitcast_ln72_60 = bitcast i32 %gmem_addr_62_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_60"/></StgValue>
</operation>

<operation id="2797" st_id="71" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:901 %mul50_4_1_2 = fmul i32 %bitcast_ln72_60, i32 %input_fm_buffer_load_60

]]></Node>
<StgValue><ssdm name="mul50_4_1_2"/></StgValue>
</operation>

<operation id="2798" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:907 %gmem_addr_63_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_63

]]></Node>
<StgValue><ssdm name="gmem_addr_63_read"/></StgValue>
</operation>

<operation id="2799" st_id="71" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:915 %gmem_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="2800" st_id="71" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:924 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="2801" st_id="71" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:933 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="2802" st_id="71" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:942 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="2803" st_id="71" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:951 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="2804" st_id="71" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:960 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="2805" st_id="71" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:969 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="2806" st_id="71" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:978 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="2807" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:984 %add_ln72_54 = add i63 %sext_ln63_53, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_54"/></StgValue>
</operation>

<operation id="2808" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:985 %sext_ln72_56 = sext i63 %add_ln72_54

]]></Node>
<StgValue><ssdm name="sext_ln72_56"/></StgValue>
</operation>

<operation id="2809" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:986 %gmem_addr_72 = getelementptr i32 %gmem, i64 %sext_ln72_56

]]></Node>
<StgValue><ssdm name="gmem_addr_72"/></StgValue>
</operation>

<operation id="2810" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1056 %add_ln72_62 = add i63 %sext_ln63_53, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_62"/></StgValue>
</operation>

<operation id="2811" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1057 %sext_ln72_64 = sext i63 %add_ln72_62

]]></Node>
<StgValue><ssdm name="sext_ln72_64"/></StgValue>
</operation>

<operation id="2812" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1058 %gmem_addr_80 = getelementptr i32 %gmem, i64 %sext_ln72_64

]]></Node>
<StgValue><ssdm name="gmem_addr_80"/></StgValue>
</operation>

<operation id="2813" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1669 %add_ln72_328 = add i12 %add_ln72_308, i12 %zext_ln72_27

]]></Node>
<StgValue><ssdm name="add_ln72_328"/></StgValue>
</operation>

<operation id="2814" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1670 %zext_ln72_169 = zext i12 %add_ln72_328

]]></Node>
<StgValue><ssdm name="zext_ln72_169"/></StgValue>
</operation>

<operation id="2815" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1671 %input_fm_buffer_addr_140 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_169

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_140"/></StgValue>
</operation>

<operation id="2816" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1672 %add_ln72_329 = add i12 %add_ln72_310, i12 %zext_ln72_27

]]></Node>
<StgValue><ssdm name="add_ln72_329"/></StgValue>
</operation>

<operation id="2817" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1673 %zext_ln72_170 = zext i12 %add_ln72_329

]]></Node>
<StgValue><ssdm name="zext_ln72_170"/></StgValue>
</operation>

<operation id="2818" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1674 %input_fm_buffer_addr_141 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_170

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_141"/></StgValue>
</operation>

<operation id="2819" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1908 %input_fm_buffer_load_138 = load i12 %input_fm_buffer_addr_138

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_138"/></StgValue>
</operation>

<operation id="2820" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1917 %input_fm_buffer_load_139 = load i12 %input_fm_buffer_addr_139

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_139"/></StgValue>
</operation>

<operation id="2821" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1926 %input_fm_buffer_load_140 = load i12 %input_fm_buffer_addr_140

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_140"/></StgValue>
</operation>

<operation id="2822" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1935 %input_fm_buffer_load_141 = load i12 %input_fm_buffer_addr_141

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_141"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="2823" st_id="72" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:248 %add57_6_0_1 = fadd i32 %add57_5_0_1, i32 %mul50_6_0_1

]]></Node>
<StgValue><ssdm name="add57_6_0_1"/></StgValue>
</operation>

<operation id="2824" st_id="72" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:892 %mul50_3_1_2 = fmul i32 %bitcast_ln72_59, i32 %input_fm_buffer_load_59

]]></Node>
<StgValue><ssdm name="mul50_3_1_2"/></StgValue>
</operation>

<operation id="2825" st_id="72" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:901 %mul50_4_1_2 = fmul i32 %bitcast_ln72_60, i32 %input_fm_buffer_load_60

]]></Node>
<StgValue><ssdm name="mul50_4_1_2"/></StgValue>
</operation>

<operation id="2826" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:908 %bitcast_ln72_61 = bitcast i32 %gmem_addr_63_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_61"/></StgValue>
</operation>

<operation id="2827" st_id="72" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:910 %mul50_5_1_2 = fmul i32 %bitcast_ln72_61, i32 %input_fm_buffer_load_61

]]></Node>
<StgValue><ssdm name="mul50_5_1_2"/></StgValue>
</operation>

<operation id="2828" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:916 %gmem_addr_64_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_64

]]></Node>
<StgValue><ssdm name="gmem_addr_64_read"/></StgValue>
</operation>

<operation id="2829" st_id="72" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:924 %gmem_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>

<operation id="2830" st_id="72" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:933 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="2831" st_id="72" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:942 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="2832" st_id="72" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:951 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="2833" st_id="72" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:960 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="2834" st_id="72" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:969 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="2835" st_id="72" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:978 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="2836" st_id="72" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:987 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="2837" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:993 %add_ln72_55 = add i63 %sext_ln72_33, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_55"/></StgValue>
</operation>

<operation id="2838" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:994 %sext_ln72_57 = sext i63 %add_ln72_55

]]></Node>
<StgValue><ssdm name="sext_ln72_57"/></StgValue>
</operation>

<operation id="2839" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:995 %gmem_addr_73 = getelementptr i32 %gmem, i64 %sext_ln72_57

]]></Node>
<StgValue><ssdm name="gmem_addr_73"/></StgValue>
</operation>

<operation id="2840" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1065 %add_ln72_63 = add i63 %sext_ln72_33, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_63"/></StgValue>
</operation>

<operation id="2841" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1066 %sext_ln72_65 = sext i63 %add_ln72_63

]]></Node>
<StgValue><ssdm name="sext_ln72_65"/></StgValue>
</operation>

<operation id="2842" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1067 %gmem_addr_81 = getelementptr i32 %gmem, i64 %sext_ln72_65

]]></Node>
<StgValue><ssdm name="gmem_addr_81"/></StgValue>
</operation>

<operation id="2843" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1675 %add_ln72_330 = add i12 %add_ln72_312, i12 %zext_ln72_27

]]></Node>
<StgValue><ssdm name="add_ln72_330"/></StgValue>
</operation>

<operation id="2844" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1676 %zext_ln72_171 = zext i12 %add_ln72_330

]]></Node>
<StgValue><ssdm name="zext_ln72_171"/></StgValue>
</operation>

<operation id="2845" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1677 %input_fm_buffer_addr_142 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_171

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_142"/></StgValue>
</operation>

<operation id="2846" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1678 %add_ln72_331 = add i11 %add_ln72_314, i11 %zext_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_331"/></StgValue>
</operation>

<operation id="2847" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:1679 %sext_ln72_182 = sext i11 %add_ln72_331

]]></Node>
<StgValue><ssdm name="sext_ln72_182"/></StgValue>
</operation>

<operation id="2848" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1680 %zext_ln72_172 = zext i12 %sext_ln72_182

]]></Node>
<StgValue><ssdm name="zext_ln72_172"/></StgValue>
</operation>

<operation id="2849" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1681 %input_fm_buffer_addr_143 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_172

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_143"/></StgValue>
</operation>

<operation id="2850" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1926 %input_fm_buffer_load_140 = load i12 %input_fm_buffer_addr_140

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_140"/></StgValue>
</operation>

<operation id="2851" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1935 %input_fm_buffer_load_141 = load i12 %input_fm_buffer_addr_141

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_141"/></StgValue>
</operation>

<operation id="2852" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1944 %input_fm_buffer_load_142 = load i12 %input_fm_buffer_addr_142

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_142"/></StgValue>
</operation>

<operation id="2853" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1953 %input_fm_buffer_load_143 = load i12 %input_fm_buffer_addr_143

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_143"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="2854" st_id="73" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:248 %add57_6_0_1 = fadd i32 %add57_5_0_1, i32 %mul50_6_0_1

]]></Node>
<StgValue><ssdm name="add57_6_0_1"/></StgValue>
</operation>

<operation id="2855" st_id="73" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:901 %mul50_4_1_2 = fmul i32 %bitcast_ln72_60, i32 %input_fm_buffer_load_60

]]></Node>
<StgValue><ssdm name="mul50_4_1_2"/></StgValue>
</operation>

<operation id="2856" st_id="73" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:910 %mul50_5_1_2 = fmul i32 %bitcast_ln72_61, i32 %input_fm_buffer_load_61

]]></Node>
<StgValue><ssdm name="mul50_5_1_2"/></StgValue>
</operation>

<operation id="2857" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:917 %bitcast_ln72_62 = bitcast i32 %gmem_addr_64_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_62"/></StgValue>
</operation>

<operation id="2858" st_id="73" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:919 %mul50_6_1_2 = fmul i32 %bitcast_ln72_62, i32 %input_fm_buffer_load_62

]]></Node>
<StgValue><ssdm name="mul50_6_1_2"/></StgValue>
</operation>

<operation id="2859" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:925 %gmem_addr_65_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_65

]]></Node>
<StgValue><ssdm name="gmem_addr_65_read"/></StgValue>
</operation>

<operation id="2860" st_id="73" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:933 %gmem_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="2861" st_id="73" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:942 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="2862" st_id="73" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:951 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="2863" st_id="73" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:960 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="2864" st_id="73" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:969 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="2865" st_id="73" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:978 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="2866" st_id="73" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:987 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="2867" st_id="73" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:996 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="2868" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:1682 %add_ln72_332 = add i10 %mul_ln72_3, i10 %zext_ln72_40

]]></Node>
<StgValue><ssdm name="add_ln72_332"/></StgValue>
</operation>

<operation id="2869" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:1683 %zext_ln72_173 = zext i10 %add_ln72_332

]]></Node>
<StgValue><ssdm name="zext_ln72_173"/></StgValue>
</operation>

<operation id="2870" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1684 %input_fm_buffer_addr_144 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_173

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_144"/></StgValue>
</operation>

<operation id="2871" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1685 %add_ln72_333 = add i11 %add_ln72_302, i11 %zext_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_333"/></StgValue>
</operation>

<operation id="2872" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1686 %zext_ln72_174 = zext i11 %add_ln72_333

]]></Node>
<StgValue><ssdm name="zext_ln72_174"/></StgValue>
</operation>

<operation id="2873" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1687 %input_fm_buffer_addr_145 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_174

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_145"/></StgValue>
</operation>

<operation id="2874" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:1707 %add_ln72_340 = add i10 %mul_ln72_3, i10 %zext_ln72_51

]]></Node>
<StgValue><ssdm name="add_ln72_340"/></StgValue>
</operation>

<operation id="2875" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1944 %input_fm_buffer_load_142 = load i12 %input_fm_buffer_addr_142

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_142"/></StgValue>
</operation>

<operation id="2876" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1953 %input_fm_buffer_load_143 = load i12 %input_fm_buffer_addr_143

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_143"/></StgValue>
</operation>

<operation id="2877" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1962 %input_fm_buffer_load_144 = load i12 %input_fm_buffer_addr_144

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_144"/></StgValue>
</operation>

<operation id="2878" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1971 %input_fm_buffer_load_145 = load i12 %input_fm_buffer_addr_145

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_145"/></StgValue>
</operation>

<operation id="2879" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:2220 %add_ln72_387 = add i10 %mul_ln72_4, i10 %zext_ln72_51

]]></Node>
<StgValue><ssdm name="add_ln72_387"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="2880" st_id="74" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:257 %add57_7_0_1 = fadd i32 %add57_6_0_1, i32 %mul50_7_0_1

]]></Node>
<StgValue><ssdm name="add57_7_0_1"/></StgValue>
</operation>

<operation id="2881" st_id="74" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:910 %mul50_5_1_2 = fmul i32 %bitcast_ln72_61, i32 %input_fm_buffer_load_61

]]></Node>
<StgValue><ssdm name="mul50_5_1_2"/></StgValue>
</operation>

<operation id="2882" st_id="74" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:919 %mul50_6_1_2 = fmul i32 %bitcast_ln72_62, i32 %input_fm_buffer_load_62

]]></Node>
<StgValue><ssdm name="mul50_6_1_2"/></StgValue>
</operation>

<operation id="2883" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:926 %bitcast_ln72_63 = bitcast i32 %gmem_addr_65_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_63"/></StgValue>
</operation>

<operation id="2884" st_id="74" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:928 %mul50_7_1_2 = fmul i32 %bitcast_ln72_63, i32 %input_fm_buffer_load_63

]]></Node>
<StgValue><ssdm name="mul50_7_1_2"/></StgValue>
</operation>

<operation id="2885" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:934 %gmem_addr_66_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_66

]]></Node>
<StgValue><ssdm name="gmem_addr_66_read"/></StgValue>
</operation>

<operation id="2886" st_id="74" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:942 %gmem_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>

<operation id="2887" st_id="74" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:951 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="2888" st_id="74" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:960 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="2889" st_id="74" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:969 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="2890" st_id="74" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:978 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="2891" st_id="74" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:987 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="2892" st_id="74" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:996 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="2893" st_id="74" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1005 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="2894" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1688 %add_ln72_334 = add i11 %add_ln72_304, i11 %zext_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_334"/></StgValue>
</operation>

<operation id="2895" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1689 %zext_ln72_175 = zext i11 %add_ln72_334

]]></Node>
<StgValue><ssdm name="zext_ln72_175"/></StgValue>
</operation>

<operation id="2896" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1690 %input_fm_buffer_addr_146 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_175

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_146"/></StgValue>
</operation>

<operation id="2897" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1691 %add_ln72_335 = add i11 %add_ln72_306, i11 %zext_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_335"/></StgValue>
</operation>

<operation id="2898" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1692 %zext_ln72_176 = zext i11 %add_ln72_335

]]></Node>
<StgValue><ssdm name="zext_ln72_176"/></StgValue>
</operation>

<operation id="2899" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1693 %input_fm_buffer_addr_147 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_176

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_147"/></StgValue>
</operation>

<operation id="2900" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1962 %input_fm_buffer_load_144 = load i12 %input_fm_buffer_addr_144

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_144"/></StgValue>
</operation>

<operation id="2901" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1971 %input_fm_buffer_load_145 = load i12 %input_fm_buffer_addr_145

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_145"/></StgValue>
</operation>

<operation id="2902" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1980 %input_fm_buffer_load_146 = load i12 %input_fm_buffer_addr_146

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_146"/></StgValue>
</operation>

<operation id="2903" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1989 %input_fm_buffer_load_147 = load i12 %input_fm_buffer_addr_147

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_147"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="2904" st_id="75" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:257 %add57_7_0_1 = fadd i32 %add57_6_0_1, i32 %mul50_7_0_1

]]></Node>
<StgValue><ssdm name="add57_7_0_1"/></StgValue>
</operation>

<operation id="2905" st_id="75" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:919 %mul50_6_1_2 = fmul i32 %bitcast_ln72_62, i32 %input_fm_buffer_load_62

]]></Node>
<StgValue><ssdm name="mul50_6_1_2"/></StgValue>
</operation>

<operation id="2906" st_id="75" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:928 %mul50_7_1_2 = fmul i32 %bitcast_ln72_63, i32 %input_fm_buffer_load_63

]]></Node>
<StgValue><ssdm name="mul50_7_1_2"/></StgValue>
</operation>

<operation id="2907" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:935 %bitcast_ln72_64 = bitcast i32 %gmem_addr_66_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_64"/></StgValue>
</operation>

<operation id="2908" st_id="75" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:937 %mul_1_3 = fmul i32 %bitcast_ln72_64, i32 %input_fm_buffer_load_64

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="2909" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:943 %gmem_addr_67_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_67

]]></Node>
<StgValue><ssdm name="gmem_addr_67_read"/></StgValue>
</operation>

<operation id="2910" st_id="75" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:951 %gmem_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="2911" st_id="75" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:960 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="2912" st_id="75" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:969 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="2913" st_id="75" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:978 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="2914" st_id="75" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:987 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="2915" st_id="75" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:996 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="2916" st_id="75" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1005 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="2917" st_id="75" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1014 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="2918" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1694 %add_ln72_336 = add i12 %add_ln72_308, i12 %zext_ln72_38

]]></Node>
<StgValue><ssdm name="add_ln72_336"/></StgValue>
</operation>

<operation id="2919" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1695 %zext_ln72_177 = zext i12 %add_ln72_336

]]></Node>
<StgValue><ssdm name="zext_ln72_177"/></StgValue>
</operation>

<operation id="2920" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1696 %input_fm_buffer_addr_148 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_177

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_148"/></StgValue>
</operation>

<operation id="2921" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1697 %add_ln72_337 = add i12 %add_ln72_310, i12 %zext_ln72_38

]]></Node>
<StgValue><ssdm name="add_ln72_337"/></StgValue>
</operation>

<operation id="2922" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1698 %zext_ln72_178 = zext i12 %add_ln72_337

]]></Node>
<StgValue><ssdm name="zext_ln72_178"/></StgValue>
</operation>

<operation id="2923" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1699 %input_fm_buffer_addr_149 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_178

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_149"/></StgValue>
</operation>

<operation id="2924" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1980 %input_fm_buffer_load_146 = load i12 %input_fm_buffer_addr_146

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_146"/></StgValue>
</operation>

<operation id="2925" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1989 %input_fm_buffer_load_147 = load i12 %input_fm_buffer_addr_147

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_147"/></StgValue>
</operation>

<operation id="2926" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1998 %input_fm_buffer_load_148 = load i12 %input_fm_buffer_addr_148

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_148"/></StgValue>
</operation>

<operation id="2927" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2007 %input_fm_buffer_load_149 = load i12 %input_fm_buffer_addr_149

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_149"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="2928" st_id="76" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:257 %add57_7_0_1 = fadd i32 %add57_6_0_1, i32 %mul50_7_0_1

]]></Node>
<StgValue><ssdm name="add57_7_0_1"/></StgValue>
</operation>

<operation id="2929" st_id="76" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:928 %mul50_7_1_2 = fmul i32 %bitcast_ln72_63, i32 %input_fm_buffer_load_63

]]></Node>
<StgValue><ssdm name="mul50_7_1_2"/></StgValue>
</operation>

<operation id="2930" st_id="76" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:937 %mul_1_3 = fmul i32 %bitcast_ln72_64, i32 %input_fm_buffer_load_64

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="2931" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:944 %bitcast_ln72_65 = bitcast i32 %gmem_addr_67_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_65"/></StgValue>
</operation>

<operation id="2932" st_id="76" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:946 %mul50_1_1_3 = fmul i32 %bitcast_ln72_65, i32 %input_fm_buffer_load_65

]]></Node>
<StgValue><ssdm name="mul50_1_1_3"/></StgValue>
</operation>

<operation id="2933" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:952 %gmem_addr_68_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_68

]]></Node>
<StgValue><ssdm name="gmem_addr_68_read"/></StgValue>
</operation>

<operation id="2934" st_id="76" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:960 %gmem_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>

<operation id="2935" st_id="76" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:969 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="2936" st_id="76" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:978 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="2937" st_id="76" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:987 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="2938" st_id="76" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:996 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="2939" st_id="76" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1005 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="2940" st_id="76" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1014 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="2941" st_id="76" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1023 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="2942" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1700 %add_ln72_338 = add i12 %add_ln72_312, i12 %zext_ln72_38

]]></Node>
<StgValue><ssdm name="add_ln72_338"/></StgValue>
</operation>

<operation id="2943" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1701 %zext_ln72_179 = zext i12 %add_ln72_338

]]></Node>
<StgValue><ssdm name="zext_ln72_179"/></StgValue>
</operation>

<operation id="2944" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1702 %input_fm_buffer_addr_150 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_179

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_150"/></StgValue>
</operation>

<operation id="2945" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1703 %add_ln72_339 = add i11 %add_ln72_314, i11 %zext_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_339"/></StgValue>
</operation>

<operation id="2946" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:1704 %sext_ln72_183 = sext i11 %add_ln72_339

]]></Node>
<StgValue><ssdm name="sext_ln72_183"/></StgValue>
</operation>

<operation id="2947" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1705 %zext_ln72_180 = zext i12 %sext_ln72_183

]]></Node>
<StgValue><ssdm name="zext_ln72_180"/></StgValue>
</operation>

<operation id="2948" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1706 %input_fm_buffer_addr_151 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_180

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_151"/></StgValue>
</operation>

<operation id="2949" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:1998 %input_fm_buffer_load_148 = load i12 %input_fm_buffer_addr_148

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_148"/></StgValue>
</operation>

<operation id="2950" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2007 %input_fm_buffer_load_149 = load i12 %input_fm_buffer_addr_149

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_149"/></StgValue>
</operation>

<operation id="2951" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2016 %input_fm_buffer_load_150 = load i12 %input_fm_buffer_addr_150

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_150"/></StgValue>
</operation>

<operation id="2952" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2025 %input_fm_buffer_load_151 = load i12 %input_fm_buffer_addr_151

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_151"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="2953" st_id="77" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:257 %add57_7_0_1 = fadd i32 %add57_6_0_1, i32 %mul50_7_0_1

]]></Node>
<StgValue><ssdm name="add57_7_0_1"/></StgValue>
</operation>

<operation id="2954" st_id="77" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:937 %mul_1_3 = fmul i32 %bitcast_ln72_64, i32 %input_fm_buffer_load_64

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="2955" st_id="77" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:946 %mul50_1_1_3 = fmul i32 %bitcast_ln72_65, i32 %input_fm_buffer_load_65

]]></Node>
<StgValue><ssdm name="mul50_1_1_3"/></StgValue>
</operation>

<operation id="2956" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:953 %bitcast_ln72_66 = bitcast i32 %gmem_addr_68_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_66"/></StgValue>
</operation>

<operation id="2957" st_id="77" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:955 %mul50_2_1_3 = fmul i32 %bitcast_ln72_66, i32 %input_fm_buffer_load_66

]]></Node>
<StgValue><ssdm name="mul50_2_1_3"/></StgValue>
</operation>

<operation id="2958" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:961 %gmem_addr_69_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_69

]]></Node>
<StgValue><ssdm name="gmem_addr_69_read"/></StgValue>
</operation>

<operation id="2959" st_id="77" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:969 %gmem_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="2960" st_id="77" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:978 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="2961" st_id="77" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:987 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="2962" st_id="77" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:996 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="2963" st_id="77" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1005 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="2964" st_id="77" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1014 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="2965" st_id="77" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1023 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="2966" st_id="77" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1032 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="2967" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:1708 %zext_ln72_181 = zext i10 %add_ln72_340

]]></Node>
<StgValue><ssdm name="zext_ln72_181"/></StgValue>
</operation>

<operation id="2968" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1709 %input_fm_buffer_addr_152 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_181

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_152"/></StgValue>
</operation>

<operation id="2969" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1710 %add_ln72_341 = add i11 %add_ln72_302, i11 %zext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_341"/></StgValue>
</operation>

<operation id="2970" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1711 %zext_ln72_182 = zext i11 %add_ln72_341

]]></Node>
<StgValue><ssdm name="zext_ln72_182"/></StgValue>
</operation>

<operation id="2971" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1712 %input_fm_buffer_addr_153 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_182

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_153"/></StgValue>
</operation>

<operation id="2972" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2016 %input_fm_buffer_load_150 = load i12 %input_fm_buffer_addr_150

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_150"/></StgValue>
</operation>

<operation id="2973" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2025 %input_fm_buffer_load_151 = load i12 %input_fm_buffer_addr_151

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_151"/></StgValue>
</operation>

<operation id="2974" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2034 %input_fm_buffer_load_152 = load i12 %input_fm_buffer_addr_152

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_152"/></StgValue>
</operation>

<operation id="2975" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2043 %input_fm_buffer_load_153 = load i12 %input_fm_buffer_addr_153

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_153"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="2976" st_id="78" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:295 %add_0_2 = fadd i32 %add57_7_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="add_0_2"/></StgValue>
</operation>

<operation id="2977" st_id="78" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:946 %mul50_1_1_3 = fmul i32 %bitcast_ln72_65, i32 %input_fm_buffer_load_65

]]></Node>
<StgValue><ssdm name="mul50_1_1_3"/></StgValue>
</operation>

<operation id="2978" st_id="78" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:955 %mul50_2_1_3 = fmul i32 %bitcast_ln72_66, i32 %input_fm_buffer_load_66

]]></Node>
<StgValue><ssdm name="mul50_2_1_3"/></StgValue>
</operation>

<operation id="2979" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:962 %bitcast_ln72_67 = bitcast i32 %gmem_addr_69_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_67"/></StgValue>
</operation>

<operation id="2980" st_id="78" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:964 %mul50_3_1_3 = fmul i32 %bitcast_ln72_67, i32 %input_fm_buffer_load_67

]]></Node>
<StgValue><ssdm name="mul50_3_1_3"/></StgValue>
</operation>

<operation id="2981" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:970 %gmem_addr_70_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_70

]]></Node>
<StgValue><ssdm name="gmem_addr_70_read"/></StgValue>
</operation>

<operation id="2982" st_id="78" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:978 %gmem_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>

<operation id="2983" st_id="78" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:987 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="2984" st_id="78" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:996 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="2985" st_id="78" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1005 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="2986" st_id="78" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1014 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="2987" st_id="78" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1023 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="2988" st_id="78" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1032 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="2989" st_id="78" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1041 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="2990" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1713 %add_ln72_342 = add i11 %add_ln72_304, i11 %zext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_342"/></StgValue>
</operation>

<operation id="2991" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1714 %zext_ln72_183 = zext i11 %add_ln72_342

]]></Node>
<StgValue><ssdm name="zext_ln72_183"/></StgValue>
</operation>

<operation id="2992" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1715 %input_fm_buffer_addr_154 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_183

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_154"/></StgValue>
</operation>

<operation id="2993" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1716 %add_ln72_343 = add i11 %add_ln72_306, i11 %zext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_343"/></StgValue>
</operation>

<operation id="2994" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:1717 %zext_ln72_184 = zext i11 %add_ln72_343

]]></Node>
<StgValue><ssdm name="zext_ln72_184"/></StgValue>
</operation>

<operation id="2995" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1718 %input_fm_buffer_addr_155 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_184

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_155"/></StgValue>
</operation>

<operation id="2996" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2034 %input_fm_buffer_load_152 = load i12 %input_fm_buffer_addr_152

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_152"/></StgValue>
</operation>

<operation id="2997" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2043 %input_fm_buffer_load_153 = load i12 %input_fm_buffer_addr_153

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_153"/></StgValue>
</operation>

<operation id="2998" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2052 %input_fm_buffer_load_154 = load i12 %input_fm_buffer_addr_154

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_154"/></StgValue>
</operation>

<operation id="2999" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2061 %input_fm_buffer_load_155 = load i12 %input_fm_buffer_addr_155

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_155"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="3000" st_id="79" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:295 %add_0_2 = fadd i32 %add57_7_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="add_0_2"/></StgValue>
</operation>

<operation id="3001" st_id="79" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:955 %mul50_2_1_3 = fmul i32 %bitcast_ln72_66, i32 %input_fm_buffer_load_66

]]></Node>
<StgValue><ssdm name="mul50_2_1_3"/></StgValue>
</operation>

<operation id="3002" st_id="79" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:964 %mul50_3_1_3 = fmul i32 %bitcast_ln72_67, i32 %input_fm_buffer_load_67

]]></Node>
<StgValue><ssdm name="mul50_3_1_3"/></StgValue>
</operation>

<operation id="3003" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:971 %bitcast_ln72_68 = bitcast i32 %gmem_addr_70_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_68"/></StgValue>
</operation>

<operation id="3004" st_id="79" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:973 %mul50_4_1_3 = fmul i32 %bitcast_ln72_68, i32 %input_fm_buffer_load_68

]]></Node>
<StgValue><ssdm name="mul50_4_1_3"/></StgValue>
</operation>

<operation id="3005" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:979 %gmem_addr_71_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_71

]]></Node>
<StgValue><ssdm name="gmem_addr_71_read"/></StgValue>
</operation>

<operation id="3006" st_id="79" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:987 %gmem_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="3007" st_id="79" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:996 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="3008" st_id="79" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1005 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="3009" st_id="79" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1014 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="3010" st_id="79" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1023 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="3011" st_id="79" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1032 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="3012" st_id="79" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1041 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="3013" st_id="79" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1050 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="3014" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1719 %add_ln72_344 = add i12 %add_ln72_308, i12 %zext_ln72_49

]]></Node>
<StgValue><ssdm name="add_ln72_344"/></StgValue>
</operation>

<operation id="3015" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1720 %zext_ln72_185 = zext i12 %add_ln72_344

]]></Node>
<StgValue><ssdm name="zext_ln72_185"/></StgValue>
</operation>

<operation id="3016" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1721 %input_fm_buffer_addr_156 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_185

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_156"/></StgValue>
</operation>

<operation id="3017" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1722 %add_ln72_345 = add i12 %add_ln72_310, i12 %zext_ln72_49

]]></Node>
<StgValue><ssdm name="add_ln72_345"/></StgValue>
</operation>

<operation id="3018" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1723 %zext_ln72_186 = zext i12 %add_ln72_345

]]></Node>
<StgValue><ssdm name="zext_ln72_186"/></StgValue>
</operation>

<operation id="3019" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1724 %input_fm_buffer_addr_157 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_186

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_157"/></StgValue>
</operation>

<operation id="3020" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2052 %input_fm_buffer_load_154 = load i12 %input_fm_buffer_addr_154

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_154"/></StgValue>
</operation>

<operation id="3021" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2061 %input_fm_buffer_load_155 = load i12 %input_fm_buffer_addr_155

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_155"/></StgValue>
</operation>

<operation id="3022" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2070 %input_fm_buffer_load_156 = load i12 %input_fm_buffer_addr_156

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_156"/></StgValue>
</operation>

<operation id="3023" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2079 %input_fm_buffer_load_157 = load i12 %input_fm_buffer_addr_157

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_157"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="3024" st_id="80" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:295 %add_0_2 = fadd i32 %add57_7_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="add_0_2"/></StgValue>
</operation>

<operation id="3025" st_id="80" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:964 %mul50_3_1_3 = fmul i32 %bitcast_ln72_67, i32 %input_fm_buffer_load_67

]]></Node>
<StgValue><ssdm name="mul50_3_1_3"/></StgValue>
</operation>

<operation id="3026" st_id="80" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:973 %mul50_4_1_3 = fmul i32 %bitcast_ln72_68, i32 %input_fm_buffer_load_68

]]></Node>
<StgValue><ssdm name="mul50_4_1_3"/></StgValue>
</operation>

<operation id="3027" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:980 %bitcast_ln72_69 = bitcast i32 %gmem_addr_71_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_69"/></StgValue>
</operation>

<operation id="3028" st_id="80" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:982 %mul50_5_1_3 = fmul i32 %bitcast_ln72_69, i32 %input_fm_buffer_load_69

]]></Node>
<StgValue><ssdm name="mul50_5_1_3"/></StgValue>
</operation>

<operation id="3029" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:988 %gmem_addr_72_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_72

]]></Node>
<StgValue><ssdm name="gmem_addr_72_read"/></StgValue>
</operation>

<operation id="3030" st_id="80" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:996 %gmem_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>

<operation id="3031" st_id="80" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1005 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="3032" st_id="80" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1014 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="3033" st_id="80" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1023 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="3034" st_id="80" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1032 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="3035" st_id="80" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1041 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="3036" st_id="80" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1050 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="3037" st_id="80" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1059 %gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="3038" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:1725 %add_ln72_346 = add i12 %add_ln72_312, i12 %zext_ln72_49

]]></Node>
<StgValue><ssdm name="add_ln72_346"/></StgValue>
</operation>

<operation id="3039" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1726 %zext_ln72_187 = zext i12 %add_ln72_346

]]></Node>
<StgValue><ssdm name="zext_ln72_187"/></StgValue>
</operation>

<operation id="3040" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1727 %input_fm_buffer_addr_158 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_187

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_158"/></StgValue>
</operation>

<operation id="3041" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:1728 %add_ln72_347 = add i11 %add_ln72_314, i11 %zext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_347"/></StgValue>
</operation>

<operation id="3042" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:1729 %sext_ln72_184 = sext i11 %add_ln72_347

]]></Node>
<StgValue><ssdm name="sext_ln72_184"/></StgValue>
</operation>

<operation id="3043" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:1730 %zext_ln72_188 = zext i12 %sext_ln72_184

]]></Node>
<StgValue><ssdm name="zext_ln72_188"/></StgValue>
</operation>

<operation id="3044" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:1731 %input_fm_buffer_addr_159 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_188

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_159"/></StgValue>
</operation>

<operation id="3045" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2070 %input_fm_buffer_load_156 = load i12 %input_fm_buffer_addr_156

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_156"/></StgValue>
</operation>

<operation id="3046" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2079 %input_fm_buffer_load_157 = load i12 %input_fm_buffer_addr_157

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_157"/></StgValue>
</operation>

<operation id="3047" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2088 %input_fm_buffer_load_158 = load i12 %input_fm_buffer_addr_158

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_158"/></StgValue>
</operation>

<operation id="3048" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2097 %input_fm_buffer_load_159 = load i12 %input_fm_buffer_addr_159

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_159"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="3049" st_id="81" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:295 %add_0_2 = fadd i32 %add57_7_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="add_0_2"/></StgValue>
</operation>

<operation id="3050" st_id="81" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:973 %mul50_4_1_3 = fmul i32 %bitcast_ln72_68, i32 %input_fm_buffer_load_68

]]></Node>
<StgValue><ssdm name="mul50_4_1_3"/></StgValue>
</operation>

<operation id="3051" st_id="81" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:982 %mul50_5_1_3 = fmul i32 %bitcast_ln72_69, i32 %input_fm_buffer_load_69

]]></Node>
<StgValue><ssdm name="mul50_5_1_3"/></StgValue>
</operation>

<operation id="3052" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:989 %bitcast_ln72_70 = bitcast i32 %gmem_addr_72_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_70"/></StgValue>
</operation>

<operation id="3053" st_id="81" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:991 %mul50_6_1_3 = fmul i32 %bitcast_ln72_70, i32 %input_fm_buffer_load_70

]]></Node>
<StgValue><ssdm name="mul50_6_1_3"/></StgValue>
</operation>

<operation id="3054" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:997 %gmem_addr_73_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_73

]]></Node>
<StgValue><ssdm name="gmem_addr_73_read"/></StgValue>
</operation>

<operation id="3055" st_id="81" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1005 %gmem_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="3056" st_id="81" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1014 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="3057" st_id="81" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1023 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="3058" st_id="81" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1032 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="3059" st_id="81" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1041 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="3060" st_id="81" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1050 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="3061" st_id="81" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1059 %gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="3062" st_id="81" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1068 %gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>

<operation id="3063" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:1081 %empty_78 = add i64 %empty_61, i64 40

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="3064" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:1219 %trunc_ln63_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_78, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_15"/></StgValue>
</operation>

<operation id="3065" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2088 %input_fm_buffer_load_158 = load i12 %input_fm_buffer_addr_158

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_158"/></StgValue>
</operation>

<operation id="3066" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2097 %input_fm_buffer_load_159 = load i12 %input_fm_buffer_addr_159

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_159"/></StgValue>
</operation>

<operation id="3067" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="11" op_0_bw="10">
<![CDATA[
for.inc67:2112 %zext_ln72_191 = zext i10 %mul_ln72_4

]]></Node>
<StgValue><ssdm name="zext_ln72_191"/></StgValue>
</operation>

<operation id="3068" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:2113 %add_ln72_348 = add i10 %mul_ln72_4, i10 %zext_ln72_7

]]></Node>
<StgValue><ssdm name="add_ln72_348"/></StgValue>
</operation>

<operation id="3069" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:2114 %zext_ln72_192 = zext i10 %add_ln72_348

]]></Node>
<StgValue><ssdm name="zext_ln72_192"/></StgValue>
</operation>

<operation id="3070" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2115 %input_fm_buffer_addr_160 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_192

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_160"/></StgValue>
</operation>

<operation id="3071" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2116 %add_ln72_349 = add i11 %zext_ln72_191, i11 441

]]></Node>
<StgValue><ssdm name="add_ln72_349"/></StgValue>
</operation>

<operation id="3072" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2117 %add_ln72_350 = add i11 %add_ln72_349, i11 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_350"/></StgValue>
</operation>

<operation id="3073" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:2118 %zext_ln72_193 = zext i11 %add_ln72_350

]]></Node>
<StgValue><ssdm name="zext_ln72_193"/></StgValue>
</operation>

<operation id="3074" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2119 %input_fm_buffer_addr_161 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_193

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_161"/></StgValue>
</operation>

<operation id="3075" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2273 %input_fm_buffer_load_160 = load i12 %input_fm_buffer_addr_160

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_160"/></StgValue>
</operation>

<operation id="3076" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2280 %input_fm_buffer_load_161 = load i12 %input_fm_buffer_addr_161

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_161"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="3077" st_id="82" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:304 %add57_1_0_2 = fadd i32 %add_0_2, i32 %mul50_1_0_2

]]></Node>
<StgValue><ssdm name="add57_1_0_2"/></StgValue>
</operation>

<operation id="3078" st_id="82" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:982 %mul50_5_1_3 = fmul i32 %bitcast_ln72_69, i32 %input_fm_buffer_load_69

]]></Node>
<StgValue><ssdm name="mul50_5_1_3"/></StgValue>
</operation>

<operation id="3079" st_id="82" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:991 %mul50_6_1_3 = fmul i32 %bitcast_ln72_70, i32 %input_fm_buffer_load_70

]]></Node>
<StgValue><ssdm name="mul50_6_1_3"/></StgValue>
</operation>

<operation id="3080" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:998 %bitcast_ln72_71 = bitcast i32 %gmem_addr_73_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_71"/></StgValue>
</operation>

<operation id="3081" st_id="82" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1000 %mul50_7_1_3 = fmul i32 %bitcast_ln72_71, i32 %input_fm_buffer_load_71

]]></Node>
<StgValue><ssdm name="mul50_7_1_3"/></StgValue>
</operation>

<operation id="3082" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1006 %gmem_addr_74_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_74

]]></Node>
<StgValue><ssdm name="gmem_addr_74_read"/></StgValue>
</operation>

<operation id="3083" st_id="82" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1014 %gmem_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>

<operation id="3084" st_id="82" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1023 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="3085" st_id="82" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1032 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="3086" st_id="82" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1041 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="3087" st_id="82" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1050 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="3088" st_id="82" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1059 %gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="3089" st_id="82" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1068 %gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>

<operation id="3090" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:1080 %empty_77 = add i64 %empty_60, i64 40

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="3091" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:1220 %sext_ln63_16 = sext i62 %trunc_ln63_15

]]></Node>
<StgValue><ssdm name="sext_ln63_16"/></StgValue>
</operation>

<operation id="3092" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:1222 %trunc_ln63_16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_77, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_16"/></StgValue>
</operation>

<operation id="3093" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1243 %gmem_addr_82 = getelementptr i32 %gmem, i64 %sext_ln63_16

]]></Node>
<StgValue><ssdm name="gmem_addr_82"/></StgValue>
</operation>

<operation id="3094" st_id="82" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1244 %gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="3095" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2120 %add_ln72_351 = add i11 %zext_ln72_191, i11 882

]]></Node>
<StgValue><ssdm name="add_ln72_351"/></StgValue>
</operation>

<operation id="3096" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2121 %add_ln72_352 = add i11 %add_ln72_351, i11 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_352"/></StgValue>
</operation>

<operation id="3097" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:2122 %zext_ln72_194 = zext i11 %add_ln72_352

]]></Node>
<StgValue><ssdm name="zext_ln72_194"/></StgValue>
</operation>

<operation id="3098" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2123 %input_fm_buffer_addr_162 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_194

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_162"/></StgValue>
</operation>

<operation id="3099" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2124 %add_ln72_353 = add i11 %zext_ln72_191, i11 1323

]]></Node>
<StgValue><ssdm name="add_ln72_353"/></StgValue>
</operation>

<operation id="3100" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2125 %add_ln72_354 = add i11 %add_ln72_353, i11 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_354"/></StgValue>
</operation>

<operation id="3101" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:2126 %zext_ln72_195 = zext i11 %add_ln72_354

]]></Node>
<StgValue><ssdm name="zext_ln72_195"/></StgValue>
</operation>

<operation id="3102" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2127 %input_fm_buffer_addr_163 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_195

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_163"/></StgValue>
</operation>

<operation id="3103" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2273 %input_fm_buffer_load_160 = load i12 %input_fm_buffer_addr_160

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_160"/></StgValue>
</operation>

<operation id="3104" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2280 %input_fm_buffer_load_161 = load i12 %input_fm_buffer_addr_161

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_161"/></StgValue>
</operation>

<operation id="3105" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2287 %input_fm_buffer_load_162 = load i12 %input_fm_buffer_addr_162

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_162"/></StgValue>
</operation>

<operation id="3106" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2294 %input_fm_buffer_load_163 = load i12 %input_fm_buffer_addr_163

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_163"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="3107" st_id="83" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:304 %add57_1_0_2 = fadd i32 %add_0_2, i32 %mul50_1_0_2

]]></Node>
<StgValue><ssdm name="add57_1_0_2"/></StgValue>
</operation>

<operation id="3108" st_id="83" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:991 %mul50_6_1_3 = fmul i32 %bitcast_ln72_70, i32 %input_fm_buffer_load_70

]]></Node>
<StgValue><ssdm name="mul50_6_1_3"/></StgValue>
</operation>

<operation id="3109" st_id="83" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1000 %mul50_7_1_3 = fmul i32 %bitcast_ln72_71, i32 %input_fm_buffer_load_71

]]></Node>
<StgValue><ssdm name="mul50_7_1_3"/></StgValue>
</operation>

<operation id="3110" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1007 %bitcast_ln72_72 = bitcast i32 %gmem_addr_74_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_72"/></StgValue>
</operation>

<operation id="3111" st_id="83" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1009 %mul_1_4 = fmul i32 %bitcast_ln72_72, i32 %input_fm_buffer_load_72

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="3112" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1015 %gmem_addr_75_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_75

]]></Node>
<StgValue><ssdm name="gmem_addr_75_read"/></StgValue>
</operation>

<operation id="3113" st_id="83" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1023 %gmem_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="3114" st_id="83" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1032 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="3115" st_id="83" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1041 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="3116" st_id="83" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1050 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="3117" st_id="83" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1059 %gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="3118" st_id="83" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1068 %gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>

<operation id="3119" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:1079 %empty_76 = add i64 %empty_59, i64 40

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="3120" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:1223 %sext_ln63_17 = sext i62 %trunc_ln63_16

]]></Node>
<StgValue><ssdm name="sext_ln63_17"/></StgValue>
</operation>

<operation id="3121" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:1225 %trunc_ln63_17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_76, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_17"/></StgValue>
</operation>

<operation id="3122" st_id="83" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1244 %gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="3123" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1250 %gmem_addr_83 = getelementptr i32 %gmem, i64 %sext_ln63_17

]]></Node>
<StgValue><ssdm name="gmem_addr_83"/></StgValue>
</operation>

<operation id="3124" st_id="83" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1251 %gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>

<operation id="3125" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="12" op_0_bw="10">
<![CDATA[
for.inc67:2111 %zext_ln72_190 = zext i10 %mul_ln72_4

]]></Node>
<StgValue><ssdm name="zext_ln72_190"/></StgValue>
</operation>

<operation id="3126" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:2128 %add_ln72_355 = add i12 %zext_ln72_190, i12 1764

]]></Node>
<StgValue><ssdm name="add_ln72_355"/></StgValue>
</operation>

<operation id="3127" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:2129 %add_ln72_356 = add i12 %add_ln72_355, i12 %zext_ln72_5

]]></Node>
<StgValue><ssdm name="add_ln72_356"/></StgValue>
</operation>

<operation id="3128" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:2130 %zext_ln72_196 = zext i12 %add_ln72_356

]]></Node>
<StgValue><ssdm name="zext_ln72_196"/></StgValue>
</operation>

<operation id="3129" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2131 %input_fm_buffer_addr_164 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_196

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_164"/></StgValue>
</operation>

<operation id="3130" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:2132 %add_ln72_357 = add i12 %zext_ln72_190, i12 2205

]]></Node>
<StgValue><ssdm name="add_ln72_357"/></StgValue>
</operation>

<operation id="3131" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:2133 %add_ln72_358 = add i12 %add_ln72_357, i12 %zext_ln72_5

]]></Node>
<StgValue><ssdm name="add_ln72_358"/></StgValue>
</operation>

<operation id="3132" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:2134 %zext_ln72_197 = zext i12 %add_ln72_358

]]></Node>
<StgValue><ssdm name="zext_ln72_197"/></StgValue>
</operation>

<operation id="3133" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2135 %input_fm_buffer_addr_165 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_197

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_165"/></StgValue>
</operation>

<operation id="3134" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:2145 %add_ln72_363 = add i10 %mul_ln72_4, i10 %zext_ln72_18

]]></Node>
<StgValue><ssdm name="add_ln72_363"/></StgValue>
</operation>

<operation id="3135" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:2170 %add_ln72_371 = add i10 %mul_ln72_4, i10 %zext_ln72_29

]]></Node>
<StgValue><ssdm name="add_ln72_371"/></StgValue>
</operation>

<operation id="3136" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc67:2195 %add_ln72_379 = add i10 %mul_ln72_4, i10 %zext_ln72_40

]]></Node>
<StgValue><ssdm name="add_ln72_379"/></StgValue>
</operation>

<operation id="3137" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2287 %input_fm_buffer_load_162 = load i12 %input_fm_buffer_addr_162

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_162"/></StgValue>
</operation>

<operation id="3138" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2294 %input_fm_buffer_load_163 = load i12 %input_fm_buffer_addr_163

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_163"/></StgValue>
</operation>

<operation id="3139" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2301 %input_fm_buffer_load_164 = load i12 %input_fm_buffer_addr_164

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_164"/></StgValue>
</operation>

<operation id="3140" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2308 %input_fm_buffer_load_165 = load i12 %input_fm_buffer_addr_165

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_165"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="3141" st_id="84" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:304 %add57_1_0_2 = fadd i32 %add_0_2, i32 %mul50_1_0_2

]]></Node>
<StgValue><ssdm name="add57_1_0_2"/></StgValue>
</operation>

<operation id="3142" st_id="84" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1000 %mul50_7_1_3 = fmul i32 %bitcast_ln72_71, i32 %input_fm_buffer_load_71

]]></Node>
<StgValue><ssdm name="mul50_7_1_3"/></StgValue>
</operation>

<operation id="3143" st_id="84" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1009 %mul_1_4 = fmul i32 %bitcast_ln72_72, i32 %input_fm_buffer_load_72

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="3144" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1016 %bitcast_ln72_73 = bitcast i32 %gmem_addr_75_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_73"/></StgValue>
</operation>

<operation id="3145" st_id="84" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1018 %mul50_1_1_4 = fmul i32 %bitcast_ln72_73, i32 %input_fm_buffer_load_73

]]></Node>
<StgValue><ssdm name="mul50_1_1_4"/></StgValue>
</operation>

<operation id="3146" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1024 %gmem_addr_76_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_76

]]></Node>
<StgValue><ssdm name="gmem_addr_76_read"/></StgValue>
</operation>

<operation id="3147" st_id="84" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1032 %gmem_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>

<operation id="3148" st_id="84" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1041 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="3149" st_id="84" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1050 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="3150" st_id="84" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1059 %gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="3151" st_id="84" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1068 %gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>

<operation id="3152" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:1078 %empty_75 = add i64 %empty_58, i64 40

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="3153" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:1226 %sext_ln63_18 = sext i62 %trunc_ln63_17

]]></Node>
<StgValue><ssdm name="sext_ln63_18"/></StgValue>
</operation>

<operation id="3154" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:1228 %trunc_ln63_18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_75, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_18"/></StgValue>
</operation>

<operation id="3155" st_id="84" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1244 %gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="3156" st_id="84" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1251 %gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>

<operation id="3157" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1257 %gmem_addr_84 = getelementptr i32 %gmem, i64 %sext_ln63_18

]]></Node>
<StgValue><ssdm name="gmem_addr_84"/></StgValue>
</operation>

<operation id="3158" st_id="84" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1258 %gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="3159" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:2136 %add_ln72_359 = add i12 %zext_ln72_190, i12 2646

]]></Node>
<StgValue><ssdm name="add_ln72_359"/></StgValue>
</operation>

<operation id="3160" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:2137 %add_ln72_360 = add i12 %add_ln72_359, i12 %zext_ln72_5

]]></Node>
<StgValue><ssdm name="add_ln72_360"/></StgValue>
</operation>

<operation id="3161" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:2138 %zext_ln72_198 = zext i12 %add_ln72_360

]]></Node>
<StgValue><ssdm name="zext_ln72_198"/></StgValue>
</operation>

<operation id="3162" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2139 %input_fm_buffer_addr_166 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_198

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_166"/></StgValue>
</operation>

<operation id="3163" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2140 %add_ln72_361 = add i11 %zext_ln72_191, i11 1039

]]></Node>
<StgValue><ssdm name="add_ln72_361"/></StgValue>
</operation>

<operation id="3164" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2141 %add_ln72_362 = add i11 %add_ln72_361, i11 %zext_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_362"/></StgValue>
</operation>

<operation id="3165" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:2142 %sext_ln72_185 = sext i11 %add_ln72_362

]]></Node>
<StgValue><ssdm name="sext_ln72_185"/></StgValue>
</operation>

<operation id="3166" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:2143 %zext_ln72_199 = zext i12 %sext_ln72_185

]]></Node>
<StgValue><ssdm name="zext_ln72_199"/></StgValue>
</operation>

<operation id="3167" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2144 %input_fm_buffer_addr_167 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_199

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_167"/></StgValue>
</operation>

<operation id="3168" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2301 %input_fm_buffer_load_164 = load i12 %input_fm_buffer_addr_164

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_164"/></StgValue>
</operation>

<operation id="3169" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2308 %input_fm_buffer_load_165 = load i12 %input_fm_buffer_addr_165

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_165"/></StgValue>
</operation>

<operation id="3170" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2315 %input_fm_buffer_load_166 = load i12 %input_fm_buffer_addr_166

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_166"/></StgValue>
</operation>

<operation id="3171" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2322 %input_fm_buffer_load_167 = load i12 %input_fm_buffer_addr_167

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_167"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="3172" st_id="85" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:304 %add57_1_0_2 = fadd i32 %add_0_2, i32 %mul50_1_0_2

]]></Node>
<StgValue><ssdm name="add57_1_0_2"/></StgValue>
</operation>

<operation id="3173" st_id="85" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1009 %mul_1_4 = fmul i32 %bitcast_ln72_72, i32 %input_fm_buffer_load_72

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="3174" st_id="85" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1018 %mul50_1_1_4 = fmul i32 %bitcast_ln72_73, i32 %input_fm_buffer_load_73

]]></Node>
<StgValue><ssdm name="mul50_1_1_4"/></StgValue>
</operation>

<operation id="3175" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1025 %bitcast_ln72_74 = bitcast i32 %gmem_addr_76_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_74"/></StgValue>
</operation>

<operation id="3176" st_id="85" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1027 %mul50_2_1_4 = fmul i32 %bitcast_ln72_74, i32 %input_fm_buffer_load_74

]]></Node>
<StgValue><ssdm name="mul50_2_1_4"/></StgValue>
</operation>

<operation id="3177" st_id="85" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1033 %gmem_addr_77_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_77

]]></Node>
<StgValue><ssdm name="gmem_addr_77_read"/></StgValue>
</operation>

<operation id="3178" st_id="85" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1041 %gmem_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="3179" st_id="85" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1050 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="3180" st_id="85" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1059 %gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="3181" st_id="85" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1068 %gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>

<operation id="3182" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:1077 %empty_74 = add i64 %empty_57, i64 40

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="3183" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:1229 %sext_ln63_19 = sext i62 %trunc_ln63_18

]]></Node>
<StgValue><ssdm name="sext_ln63_19"/></StgValue>
</operation>

<operation id="3184" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:1231 %trunc_ln63_19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_74, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_19"/></StgValue>
</operation>

<operation id="3185" st_id="85" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1244 %gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="3186" st_id="85" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1251 %gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>

<operation id="3187" st_id="85" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1258 %gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="3188" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1264 %gmem_addr_85 = getelementptr i32 %gmem, i64 %sext_ln63_19

]]></Node>
<StgValue><ssdm name="gmem_addr_85"/></StgValue>
</operation>

<operation id="3189" st_id="85" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1265 %gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>

<operation id="3190" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:2146 %zext_ln72_200 = zext i10 %add_ln72_363

]]></Node>
<StgValue><ssdm name="zext_ln72_200"/></StgValue>
</operation>

<operation id="3191" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2147 %input_fm_buffer_addr_168 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_200

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_168"/></StgValue>
</operation>

<operation id="3192" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2148 %add_ln72_364 = add i11 %add_ln72_349, i11 %zext_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_364"/></StgValue>
</operation>

<operation id="3193" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:2149 %zext_ln72_201 = zext i11 %add_ln72_364

]]></Node>
<StgValue><ssdm name="zext_ln72_201"/></StgValue>
</operation>

<operation id="3194" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2150 %input_fm_buffer_addr_169 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_201

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_169"/></StgValue>
</operation>

<operation id="3195" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2315 %input_fm_buffer_load_166 = load i12 %input_fm_buffer_addr_166

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_166"/></StgValue>
</operation>

<operation id="3196" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2322 %input_fm_buffer_load_167 = load i12 %input_fm_buffer_addr_167

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_167"/></StgValue>
</operation>

<operation id="3197" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2331 %input_fm_buffer_load_168 = load i12 %input_fm_buffer_addr_168

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_168"/></StgValue>
</operation>

<operation id="3198" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2340 %input_fm_buffer_load_169 = load i12 %input_fm_buffer_addr_169

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_169"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="3199" st_id="86" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:313 %add57_2_0_2 = fadd i32 %add57_1_0_2, i32 %mul50_2_0_2

]]></Node>
<StgValue><ssdm name="add57_2_0_2"/></StgValue>
</operation>

<operation id="3200" st_id="86" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1018 %mul50_1_1_4 = fmul i32 %bitcast_ln72_73, i32 %input_fm_buffer_load_73

]]></Node>
<StgValue><ssdm name="mul50_1_1_4"/></StgValue>
</operation>

<operation id="3201" st_id="86" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1027 %mul50_2_1_4 = fmul i32 %bitcast_ln72_74, i32 %input_fm_buffer_load_74

]]></Node>
<StgValue><ssdm name="mul50_2_1_4"/></StgValue>
</operation>

<operation id="3202" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1034 %bitcast_ln72_75 = bitcast i32 %gmem_addr_77_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_75"/></StgValue>
</operation>

<operation id="3203" st_id="86" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1036 %mul50_3_1_4 = fmul i32 %bitcast_ln72_75, i32 %input_fm_buffer_load_75

]]></Node>
<StgValue><ssdm name="mul50_3_1_4"/></StgValue>
</operation>

<operation id="3204" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1042 %gmem_addr_78_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_78

]]></Node>
<StgValue><ssdm name="gmem_addr_78_read"/></StgValue>
</operation>

<operation id="3205" st_id="86" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1050 %gmem_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>

<operation id="3206" st_id="86" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1059 %gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="3207" st_id="86" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1068 %gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>

<operation id="3208" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:1076 %empty_73 = add i64 %empty_56, i64 40

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="3209" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:1232 %sext_ln63_20 = sext i62 %trunc_ln63_19

]]></Node>
<StgValue><ssdm name="sext_ln63_20"/></StgValue>
</operation>

<operation id="3210" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:1234 %trunc_ln63_20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_73, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_20"/></StgValue>
</operation>

<operation id="3211" st_id="86" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1244 %gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="3212" st_id="86" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1251 %gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>

<operation id="3213" st_id="86" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1258 %gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="3214" st_id="86" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1265 %gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>

<operation id="3215" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1271 %gmem_addr_86 = getelementptr i32 %gmem, i64 %sext_ln63_20

]]></Node>
<StgValue><ssdm name="gmem_addr_86"/></StgValue>
</operation>

<operation id="3216" st_id="86" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1272 %gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="3217" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2151 %add_ln72_365 = add i11 %add_ln72_351, i11 %zext_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_365"/></StgValue>
</operation>

<operation id="3218" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:2152 %zext_ln72_202 = zext i11 %add_ln72_365

]]></Node>
<StgValue><ssdm name="zext_ln72_202"/></StgValue>
</operation>

<operation id="3219" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2153 %input_fm_buffer_addr_170 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_202

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_170"/></StgValue>
</operation>

<operation id="3220" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2154 %add_ln72_366 = add i11 %add_ln72_353, i11 %zext_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_366"/></StgValue>
</operation>

<operation id="3221" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:2155 %zext_ln72_203 = zext i11 %add_ln72_366

]]></Node>
<StgValue><ssdm name="zext_ln72_203"/></StgValue>
</operation>

<operation id="3222" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2156 %input_fm_buffer_addr_171 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_203

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_171"/></StgValue>
</operation>

<operation id="3223" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2331 %input_fm_buffer_load_168 = load i12 %input_fm_buffer_addr_168

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_168"/></StgValue>
</operation>

<operation id="3224" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2340 %input_fm_buffer_load_169 = load i12 %input_fm_buffer_addr_169

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_169"/></StgValue>
</operation>

<operation id="3225" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2349 %input_fm_buffer_load_170 = load i12 %input_fm_buffer_addr_170

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_170"/></StgValue>
</operation>

<operation id="3226" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2358 %input_fm_buffer_load_171 = load i12 %input_fm_buffer_addr_171

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_171"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="3227" st_id="87" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:313 %add57_2_0_2 = fadd i32 %add57_1_0_2, i32 %mul50_2_0_2

]]></Node>
<StgValue><ssdm name="add57_2_0_2"/></StgValue>
</operation>

<operation id="3228" st_id="87" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1027 %mul50_2_1_4 = fmul i32 %bitcast_ln72_74, i32 %input_fm_buffer_load_74

]]></Node>
<StgValue><ssdm name="mul50_2_1_4"/></StgValue>
</operation>

<operation id="3229" st_id="87" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1036 %mul50_3_1_4 = fmul i32 %bitcast_ln72_75, i32 %input_fm_buffer_load_75

]]></Node>
<StgValue><ssdm name="mul50_3_1_4"/></StgValue>
</operation>

<operation id="3230" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1043 %bitcast_ln72_76 = bitcast i32 %gmem_addr_78_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_76"/></StgValue>
</operation>

<operation id="3231" st_id="87" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1045 %mul50_4_1_4 = fmul i32 %bitcast_ln72_76, i32 %input_fm_buffer_load_76

]]></Node>
<StgValue><ssdm name="mul50_4_1_4"/></StgValue>
</operation>

<operation id="3232" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1051 %gmem_addr_79_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_79

]]></Node>
<StgValue><ssdm name="gmem_addr_79_read"/></StgValue>
</operation>

<operation id="3233" st_id="87" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1059 %gmem_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="3234" st_id="87" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1068 %gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>

<operation id="3235" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:1075 %empty_72 = add i64 %empty_55, i64 40

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="3236" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:1235 %sext_ln63_21 = sext i62 %trunc_ln63_20

]]></Node>
<StgValue><ssdm name="sext_ln63_21"/></StgValue>
</operation>

<operation id="3237" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:1237 %trunc_ln63_21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_72, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_21"/></StgValue>
</operation>

<operation id="3238" st_id="87" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1244 %gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="3239" st_id="87" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1251 %gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>

<operation id="3240" st_id="87" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1258 %gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="3241" st_id="87" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1265 %gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>

<operation id="3242" st_id="87" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1272 %gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="3243" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1278 %gmem_addr_87 = getelementptr i32 %gmem, i64 %sext_ln63_21

]]></Node>
<StgValue><ssdm name="gmem_addr_87"/></StgValue>
</operation>

<operation id="3244" st_id="87" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1279 %gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>

<operation id="3245" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:2157 %add_ln72_367 = add i12 %add_ln72_355, i12 %zext_ln72_16

]]></Node>
<StgValue><ssdm name="add_ln72_367"/></StgValue>
</operation>

<operation id="3246" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:2158 %zext_ln72_204 = zext i12 %add_ln72_367

]]></Node>
<StgValue><ssdm name="zext_ln72_204"/></StgValue>
</operation>

<operation id="3247" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2159 %input_fm_buffer_addr_172 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_204

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_172"/></StgValue>
</operation>

<operation id="3248" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:2160 %add_ln72_368 = add i12 %add_ln72_357, i12 %zext_ln72_16

]]></Node>
<StgValue><ssdm name="add_ln72_368"/></StgValue>
</operation>

<operation id="3249" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:2161 %zext_ln72_205 = zext i12 %add_ln72_368

]]></Node>
<StgValue><ssdm name="zext_ln72_205"/></StgValue>
</operation>

<operation id="3250" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2162 %input_fm_buffer_addr_173 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_205

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_173"/></StgValue>
</operation>

<operation id="3251" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2349 %input_fm_buffer_load_170 = load i12 %input_fm_buffer_addr_170

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_170"/></StgValue>
</operation>

<operation id="3252" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2358 %input_fm_buffer_load_171 = load i12 %input_fm_buffer_addr_171

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_171"/></StgValue>
</operation>

<operation id="3253" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2367 %input_fm_buffer_load_172 = load i12 %input_fm_buffer_addr_172

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_172"/></StgValue>
</operation>

<operation id="3254" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2376 %input_fm_buffer_load_173 = load i12 %input_fm_buffer_addr_173

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_173"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="3255" st_id="88" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:313 %add57_2_0_2 = fadd i32 %add57_1_0_2, i32 %mul50_2_0_2

]]></Node>
<StgValue><ssdm name="add57_2_0_2"/></StgValue>
</operation>

<operation id="3256" st_id="88" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1036 %mul50_3_1_4 = fmul i32 %bitcast_ln72_75, i32 %input_fm_buffer_load_75

]]></Node>
<StgValue><ssdm name="mul50_3_1_4"/></StgValue>
</operation>

<operation id="3257" st_id="88" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1045 %mul50_4_1_4 = fmul i32 %bitcast_ln72_76, i32 %input_fm_buffer_load_76

]]></Node>
<StgValue><ssdm name="mul50_4_1_4"/></StgValue>
</operation>

<operation id="3258" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1052 %bitcast_ln72_77 = bitcast i32 %gmem_addr_79_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_77"/></StgValue>
</operation>

<operation id="3259" st_id="88" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1054 %mul50_5_1_4 = fmul i32 %bitcast_ln72_77, i32 %input_fm_buffer_load_77

]]></Node>
<StgValue><ssdm name="mul50_5_1_4"/></StgValue>
</operation>

<operation id="3260" st_id="88" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1060 %gmem_addr_80_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_80

]]></Node>
<StgValue><ssdm name="gmem_addr_80_read"/></StgValue>
</operation>

<operation id="3261" st_id="88" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1068 %gmem_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>

<operation id="3262" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:1074 %empty_71 = add i64 %empty_54, i64 40

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="3263" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:1238 %sext_ln63_22 = sext i62 %trunc_ln63_21

]]></Node>
<StgValue><ssdm name="sext_ln63_22"/></StgValue>
</operation>

<operation id="3264" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:1240 %trunc_ln63_22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_71, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_22"/></StgValue>
</operation>

<operation id="3265" st_id="88" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1244 %gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="3266" st_id="88" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1251 %gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>

<operation id="3267" st_id="88" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1258 %gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="3268" st_id="88" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1265 %gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>

<operation id="3269" st_id="88" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1272 %gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="3270" st_id="88" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1279 %gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>

<operation id="3271" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1285 %gmem_addr_88 = getelementptr i32 %gmem, i64 %sext_ln63_22

]]></Node>
<StgValue><ssdm name="gmem_addr_88"/></StgValue>
</operation>

<operation id="3272" st_id="88" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1286 %gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="3273" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:2163 %add_ln72_369 = add i12 %add_ln72_359, i12 %zext_ln72_16

]]></Node>
<StgValue><ssdm name="add_ln72_369"/></StgValue>
</operation>

<operation id="3274" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:2164 %zext_ln72_206 = zext i12 %add_ln72_369

]]></Node>
<StgValue><ssdm name="zext_ln72_206"/></StgValue>
</operation>

<operation id="3275" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2165 %input_fm_buffer_addr_174 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_206

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_174"/></StgValue>
</operation>

<operation id="3276" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2166 %add_ln72_370 = add i11 %add_ln72_361, i11 %zext_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_370"/></StgValue>
</operation>

<operation id="3277" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:2167 %sext_ln72_186 = sext i11 %add_ln72_370

]]></Node>
<StgValue><ssdm name="sext_ln72_186"/></StgValue>
</operation>

<operation id="3278" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:2168 %zext_ln72_207 = zext i12 %sext_ln72_186

]]></Node>
<StgValue><ssdm name="zext_ln72_207"/></StgValue>
</operation>

<operation id="3279" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2169 %input_fm_buffer_addr_175 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_207

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_175"/></StgValue>
</operation>

<operation id="3280" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2367 %input_fm_buffer_load_172 = load i12 %input_fm_buffer_addr_172

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_172"/></StgValue>
</operation>

<operation id="3281" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2376 %input_fm_buffer_load_173 = load i12 %input_fm_buffer_addr_173

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_173"/></StgValue>
</operation>

<operation id="3282" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2385 %input_fm_buffer_load_174 = load i12 %input_fm_buffer_addr_174

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_174"/></StgValue>
</operation>

<operation id="3283" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2394 %input_fm_buffer_load_175 = load i12 %input_fm_buffer_addr_175

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_175"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="3284" st_id="89" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:313 %add57_2_0_2 = fadd i32 %add57_1_0_2, i32 %mul50_2_0_2

]]></Node>
<StgValue><ssdm name="add57_2_0_2"/></StgValue>
</operation>

<operation id="3285" st_id="89" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1045 %mul50_4_1_4 = fmul i32 %bitcast_ln72_76, i32 %input_fm_buffer_load_76

]]></Node>
<StgValue><ssdm name="mul50_4_1_4"/></StgValue>
</operation>

<operation id="3286" st_id="89" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1054 %mul50_5_1_4 = fmul i32 %bitcast_ln72_77, i32 %input_fm_buffer_load_77

]]></Node>
<StgValue><ssdm name="mul50_5_1_4"/></StgValue>
</operation>

<operation id="3287" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1061 %bitcast_ln72_78 = bitcast i32 %gmem_addr_80_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_78"/></StgValue>
</operation>

<operation id="3288" st_id="89" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1063 %mul50_6_1_4 = fmul i32 %bitcast_ln72_78, i32 %input_fm_buffer_load_78

]]></Node>
<StgValue><ssdm name="mul50_6_1_4"/></StgValue>
</operation>

<operation id="3289" st_id="89" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1069 %gmem_addr_81_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_81

]]></Node>
<StgValue><ssdm name="gmem_addr_81_read"/></StgValue>
</operation>

<operation id="3290" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:1221 %sext_ln63_54 = sext i62 %trunc_ln63_15

]]></Node>
<StgValue><ssdm name="sext_ln63_54"/></StgValue>
</operation>

<operation id="3291" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:1241 %sext_ln63_23 = sext i62 %trunc_ln63_22

]]></Node>
<StgValue><ssdm name="sext_ln63_23"/></StgValue>
</operation>

<operation id="3292" st_id="89" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1244 %gmem_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="3293" st_id="89" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1251 %gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>

<operation id="3294" st_id="89" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1258 %gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="3295" st_id="89" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1265 %gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>

<operation id="3296" st_id="89" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1272 %gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="3297" st_id="89" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1279 %gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>

<operation id="3298" st_id="89" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1286 %gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="3299" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1292 %gmem_addr_89 = getelementptr i32 %gmem, i64 %sext_ln63_23

]]></Node>
<StgValue><ssdm name="gmem_addr_89"/></StgValue>
</operation>

<operation id="3300" st_id="89" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1293 %gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>

<operation id="3301" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1299 %add_ln72_64 = add i63 %sext_ln63_54, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_64"/></StgValue>
</operation>

<operation id="3302" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1300 %sext_ln72_67 = sext i63 %add_ln72_64

]]></Node>
<StgValue><ssdm name="sext_ln72_67"/></StgValue>
</operation>

<operation id="3303" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1301 %gmem_addr_90 = getelementptr i32 %gmem, i64 %sext_ln72_67

]]></Node>
<StgValue><ssdm name="gmem_addr_90"/></StgValue>
</operation>

<operation id="3304" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:2171 %zext_ln72_208 = zext i10 %add_ln72_371

]]></Node>
<StgValue><ssdm name="zext_ln72_208"/></StgValue>
</operation>

<operation id="3305" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2172 %input_fm_buffer_addr_176 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_208

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_176"/></StgValue>
</operation>

<operation id="3306" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2173 %add_ln72_372 = add i11 %add_ln72_349, i11 %zext_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_372"/></StgValue>
</operation>

<operation id="3307" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:2174 %zext_ln72_209 = zext i11 %add_ln72_372

]]></Node>
<StgValue><ssdm name="zext_ln72_209"/></StgValue>
</operation>

<operation id="3308" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2175 %input_fm_buffer_addr_177 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_209

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_177"/></StgValue>
</operation>

<operation id="3309" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2385 %input_fm_buffer_load_174 = load i12 %input_fm_buffer_addr_174

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_174"/></StgValue>
</operation>

<operation id="3310" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2394 %input_fm_buffer_load_175 = load i12 %input_fm_buffer_addr_175

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_175"/></StgValue>
</operation>

<operation id="3311" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2403 %input_fm_buffer_load_176 = load i12 %input_fm_buffer_addr_176

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_176"/></StgValue>
</operation>

<operation id="3312" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2412 %input_fm_buffer_load_177 = load i12 %input_fm_buffer_addr_177

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_177"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="3313" st_id="90" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:322 %add57_3_0_2 = fadd i32 %add57_2_0_2, i32 %mul50_3_0_2

]]></Node>
<StgValue><ssdm name="add57_3_0_2"/></StgValue>
</operation>

<operation id="3314" st_id="90" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1054 %mul50_5_1_4 = fmul i32 %bitcast_ln72_77, i32 %input_fm_buffer_load_77

]]></Node>
<StgValue><ssdm name="mul50_5_1_4"/></StgValue>
</operation>

<operation id="3315" st_id="90" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1063 %mul50_6_1_4 = fmul i32 %bitcast_ln72_78, i32 %input_fm_buffer_load_78

]]></Node>
<StgValue><ssdm name="mul50_6_1_4"/></StgValue>
</operation>

<operation id="3316" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1070 %bitcast_ln72_79 = bitcast i32 %gmem_addr_81_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_79"/></StgValue>
</operation>

<operation id="3317" st_id="90" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1072 %mul50_7_1_4 = fmul i32 %bitcast_ln72_79, i32 %input_fm_buffer_load_79

]]></Node>
<StgValue><ssdm name="mul50_7_1_4"/></StgValue>
</operation>

<operation id="3318" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:1224 %sext_ln63_55 = sext i62 %trunc_ln63_16

]]></Node>
<StgValue><ssdm name="sext_ln63_55"/></StgValue>
</operation>

<operation id="3319" st_id="90" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1245 %gmem_addr_82_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_82

]]></Node>
<StgValue><ssdm name="gmem_addr_82_read"/></StgValue>
</operation>

<operation id="3320" st_id="90" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1251 %gmem_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>

<operation id="3321" st_id="90" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1258 %gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="3322" st_id="90" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1265 %gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>

<operation id="3323" st_id="90" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1272 %gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="3324" st_id="90" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1279 %gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>

<operation id="3325" st_id="90" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1286 %gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="3326" st_id="90" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1293 %gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>

<operation id="3327" st_id="90" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1302 %gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="3328" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1308 %add_ln72_65 = add i63 %sext_ln63_55, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_65"/></StgValue>
</operation>

<operation id="3329" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1309 %sext_ln72_68 = sext i63 %add_ln72_65

]]></Node>
<StgValue><ssdm name="sext_ln72_68"/></StgValue>
</operation>

<operation id="3330" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1310 %gmem_addr_91 = getelementptr i32 %gmem, i64 %sext_ln72_68

]]></Node>
<StgValue><ssdm name="gmem_addr_91"/></StgValue>
</operation>

<operation id="3331" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2176 %add_ln72_373 = add i11 %add_ln72_351, i11 %zext_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_373"/></StgValue>
</operation>

<operation id="3332" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:2177 %zext_ln72_210 = zext i11 %add_ln72_373

]]></Node>
<StgValue><ssdm name="zext_ln72_210"/></StgValue>
</operation>

<operation id="3333" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2178 %input_fm_buffer_addr_178 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_210

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_178"/></StgValue>
</operation>

<operation id="3334" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2179 %add_ln72_374 = add i11 %add_ln72_353, i11 %zext_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_374"/></StgValue>
</operation>

<operation id="3335" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:2180 %zext_ln72_211 = zext i11 %add_ln72_374

]]></Node>
<StgValue><ssdm name="zext_ln72_211"/></StgValue>
</operation>

<operation id="3336" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2181 %input_fm_buffer_addr_179 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_211

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_179"/></StgValue>
</operation>

<operation id="3337" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2403 %input_fm_buffer_load_176 = load i12 %input_fm_buffer_addr_176

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_176"/></StgValue>
</operation>

<operation id="3338" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2412 %input_fm_buffer_load_177 = load i12 %input_fm_buffer_addr_177

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_177"/></StgValue>
</operation>

<operation id="3339" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2421 %input_fm_buffer_load_178 = load i12 %input_fm_buffer_addr_178

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_178"/></StgValue>
</operation>

<operation id="3340" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2430 %input_fm_buffer_load_179 = load i12 %input_fm_buffer_addr_179

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_179"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="3341" st_id="91" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:322 %add57_3_0_2 = fadd i32 %add57_2_0_2, i32 %mul50_3_0_2

]]></Node>
<StgValue><ssdm name="add57_3_0_2"/></StgValue>
</operation>

<operation id="3342" st_id="91" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1063 %mul50_6_1_4 = fmul i32 %bitcast_ln72_78, i32 %input_fm_buffer_load_78

]]></Node>
<StgValue><ssdm name="mul50_6_1_4"/></StgValue>
</operation>

<operation id="3343" st_id="91" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1072 %mul50_7_1_4 = fmul i32 %bitcast_ln72_79, i32 %input_fm_buffer_load_79

]]></Node>
<StgValue><ssdm name="mul50_7_1_4"/></StgValue>
</operation>

<operation id="3344" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:1227 %sext_ln63_56 = sext i62 %trunc_ln63_17

]]></Node>
<StgValue><ssdm name="sext_ln63_56"/></StgValue>
</operation>

<operation id="3345" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1246 %bitcast_ln72_80 = bitcast i32 %gmem_addr_82_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_80"/></StgValue>
</operation>

<operation id="3346" st_id="91" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1248 %mul_2 = fmul i32 %bitcast_ln72_80, i32 %input_fm_buffer_load_80

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="3347" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1252 %gmem_addr_83_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_83

]]></Node>
<StgValue><ssdm name="gmem_addr_83_read"/></StgValue>
</operation>

<operation id="3348" st_id="91" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1258 %gmem_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="3349" st_id="91" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1265 %gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>

<operation id="3350" st_id="91" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1272 %gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="3351" st_id="91" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1279 %gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>

<operation id="3352" st_id="91" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1286 %gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="3353" st_id="91" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1293 %gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>

<operation id="3354" st_id="91" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1302 %gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="3355" st_id="91" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1311 %gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>

<operation id="3356" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1317 %add_ln72_66 = add i63 %sext_ln63_56, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_66"/></StgValue>
</operation>

<operation id="3357" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1318 %sext_ln72_69 = sext i63 %add_ln72_66

]]></Node>
<StgValue><ssdm name="sext_ln72_69"/></StgValue>
</operation>

<operation id="3358" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1319 %gmem_addr_92 = getelementptr i32 %gmem, i64 %sext_ln72_69

]]></Node>
<StgValue><ssdm name="gmem_addr_92"/></StgValue>
</operation>

<operation id="3359" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:2182 %add_ln72_375 = add i12 %add_ln72_355, i12 %zext_ln72_27

]]></Node>
<StgValue><ssdm name="add_ln72_375"/></StgValue>
</operation>

<operation id="3360" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:2183 %zext_ln72_212 = zext i12 %add_ln72_375

]]></Node>
<StgValue><ssdm name="zext_ln72_212"/></StgValue>
</operation>

<operation id="3361" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2184 %input_fm_buffer_addr_180 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_212

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_180"/></StgValue>
</operation>

<operation id="3362" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:2185 %add_ln72_376 = add i12 %add_ln72_357, i12 %zext_ln72_27

]]></Node>
<StgValue><ssdm name="add_ln72_376"/></StgValue>
</operation>

<operation id="3363" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:2186 %zext_ln72_213 = zext i12 %add_ln72_376

]]></Node>
<StgValue><ssdm name="zext_ln72_213"/></StgValue>
</operation>

<operation id="3364" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2187 %input_fm_buffer_addr_181 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_213

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_181"/></StgValue>
</operation>

<operation id="3365" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2421 %input_fm_buffer_load_178 = load i12 %input_fm_buffer_addr_178

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_178"/></StgValue>
</operation>

<operation id="3366" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2430 %input_fm_buffer_load_179 = load i12 %input_fm_buffer_addr_179

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_179"/></StgValue>
</operation>

<operation id="3367" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2439 %input_fm_buffer_load_180 = load i12 %input_fm_buffer_addr_180

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_180"/></StgValue>
</operation>

<operation id="3368" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2448 %input_fm_buffer_load_181 = load i12 %input_fm_buffer_addr_181

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_181"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="3369" st_id="92" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:322 %add57_3_0_2 = fadd i32 %add57_2_0_2, i32 %mul50_3_0_2

]]></Node>
<StgValue><ssdm name="add57_3_0_2"/></StgValue>
</operation>

<operation id="3370" st_id="92" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1072 %mul50_7_1_4 = fmul i32 %bitcast_ln72_79, i32 %input_fm_buffer_load_79

]]></Node>
<StgValue><ssdm name="mul50_7_1_4"/></StgValue>
</operation>

<operation id="3371" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:1230 %sext_ln63_57 = sext i62 %trunc_ln63_18

]]></Node>
<StgValue><ssdm name="sext_ln63_57"/></StgValue>
</operation>

<operation id="3372" st_id="92" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1248 %mul_2 = fmul i32 %bitcast_ln72_80, i32 %input_fm_buffer_load_80

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="3373" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1253 %bitcast_ln72_81 = bitcast i32 %gmem_addr_83_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_81"/></StgValue>
</operation>

<operation id="3374" st_id="92" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1255 %mul50_1_2 = fmul i32 %bitcast_ln72_81, i32 %input_fm_buffer_load_81

]]></Node>
<StgValue><ssdm name="mul50_1_2"/></StgValue>
</operation>

<operation id="3375" st_id="92" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1259 %gmem_addr_84_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_84

]]></Node>
<StgValue><ssdm name="gmem_addr_84_read"/></StgValue>
</operation>

<operation id="3376" st_id="92" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1265 %gmem_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>

<operation id="3377" st_id="92" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1272 %gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="3378" st_id="92" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1279 %gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>

<operation id="3379" st_id="92" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1286 %gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="3380" st_id="92" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1293 %gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>

<operation id="3381" st_id="92" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1302 %gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="3382" st_id="92" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1311 %gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>

<operation id="3383" st_id="92" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1320 %gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="3384" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1326 %add_ln72_67 = add i63 %sext_ln63_57, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_67"/></StgValue>
</operation>

<operation id="3385" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1327 %sext_ln72_70 = sext i63 %add_ln72_67

]]></Node>
<StgValue><ssdm name="sext_ln72_70"/></StgValue>
</operation>

<operation id="3386" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1328 %gmem_addr_93 = getelementptr i32 %gmem, i64 %sext_ln72_70

]]></Node>
<StgValue><ssdm name="gmem_addr_93"/></StgValue>
</operation>

<operation id="3387" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:2188 %add_ln72_377 = add i12 %add_ln72_359, i12 %zext_ln72_27

]]></Node>
<StgValue><ssdm name="add_ln72_377"/></StgValue>
</operation>

<operation id="3388" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:2189 %zext_ln72_214 = zext i12 %add_ln72_377

]]></Node>
<StgValue><ssdm name="zext_ln72_214"/></StgValue>
</operation>

<operation id="3389" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2190 %input_fm_buffer_addr_182 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_214

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_182"/></StgValue>
</operation>

<operation id="3390" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2191 %add_ln72_378 = add i11 %add_ln72_361, i11 %zext_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_378"/></StgValue>
</operation>

<operation id="3391" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:2192 %sext_ln72_187 = sext i11 %add_ln72_378

]]></Node>
<StgValue><ssdm name="sext_ln72_187"/></StgValue>
</operation>

<operation id="3392" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:2193 %zext_ln72_215 = zext i12 %sext_ln72_187

]]></Node>
<StgValue><ssdm name="zext_ln72_215"/></StgValue>
</operation>

<operation id="3393" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2194 %input_fm_buffer_addr_183 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_215

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_183"/></StgValue>
</operation>

<operation id="3394" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2439 %input_fm_buffer_load_180 = load i12 %input_fm_buffer_addr_180

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_180"/></StgValue>
</operation>

<operation id="3395" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2448 %input_fm_buffer_load_181 = load i12 %input_fm_buffer_addr_181

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_181"/></StgValue>
</operation>

<operation id="3396" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2457 %input_fm_buffer_load_182 = load i12 %input_fm_buffer_addr_182

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_182"/></StgValue>
</operation>

<operation id="3397" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2466 %input_fm_buffer_load_183 = load i12 %input_fm_buffer_addr_183

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_183"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="3398" st_id="93" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:322 %add57_3_0_2 = fadd i32 %add57_2_0_2, i32 %mul50_3_0_2

]]></Node>
<StgValue><ssdm name="add57_3_0_2"/></StgValue>
</operation>

<operation id="3399" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:1233 %sext_ln63_58 = sext i62 %trunc_ln63_19

]]></Node>
<StgValue><ssdm name="sext_ln63_58"/></StgValue>
</operation>

<operation id="3400" st_id="93" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1248 %mul_2 = fmul i32 %bitcast_ln72_80, i32 %input_fm_buffer_load_80

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="3401" st_id="93" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1255 %mul50_1_2 = fmul i32 %bitcast_ln72_81, i32 %input_fm_buffer_load_81

]]></Node>
<StgValue><ssdm name="mul50_1_2"/></StgValue>
</operation>

<operation id="3402" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1260 %bitcast_ln72_82 = bitcast i32 %gmem_addr_84_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_82"/></StgValue>
</operation>

<operation id="3403" st_id="93" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1262 %mul50_2_2 = fmul i32 %bitcast_ln72_82, i32 %input_fm_buffer_load_82

]]></Node>
<StgValue><ssdm name="mul50_2_2"/></StgValue>
</operation>

<operation id="3404" st_id="93" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1266 %gmem_addr_85_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_85

]]></Node>
<StgValue><ssdm name="gmem_addr_85_read"/></StgValue>
</operation>

<operation id="3405" st_id="93" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1272 %gmem_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="3406" st_id="93" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1279 %gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>

<operation id="3407" st_id="93" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1286 %gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="3408" st_id="93" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1293 %gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>

<operation id="3409" st_id="93" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1302 %gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="3410" st_id="93" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1311 %gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>

<operation id="3411" st_id="93" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1320 %gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="3412" st_id="93" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1329 %gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>

<operation id="3413" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1335 %add_ln72_68 = add i63 %sext_ln63_58, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_68"/></StgValue>
</operation>

<operation id="3414" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1336 %sext_ln72_71 = sext i63 %add_ln72_68

]]></Node>
<StgValue><ssdm name="sext_ln72_71"/></StgValue>
</operation>

<operation id="3415" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1337 %gmem_addr_94 = getelementptr i32 %gmem, i64 %sext_ln72_71

]]></Node>
<StgValue><ssdm name="gmem_addr_94"/></StgValue>
</operation>

<operation id="3416" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:2196 %zext_ln72_216 = zext i10 %add_ln72_379

]]></Node>
<StgValue><ssdm name="zext_ln72_216"/></StgValue>
</operation>

<operation id="3417" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2197 %input_fm_buffer_addr_184 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_216

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_184"/></StgValue>
</operation>

<operation id="3418" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2198 %add_ln72_380 = add i11 %add_ln72_349, i11 %zext_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_380"/></StgValue>
</operation>

<operation id="3419" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:2199 %zext_ln72_217 = zext i11 %add_ln72_380

]]></Node>
<StgValue><ssdm name="zext_ln72_217"/></StgValue>
</operation>

<operation id="3420" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2200 %input_fm_buffer_addr_185 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_217

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_185"/></StgValue>
</operation>

<operation id="3421" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2457 %input_fm_buffer_load_182 = load i12 %input_fm_buffer_addr_182

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_182"/></StgValue>
</operation>

<operation id="3422" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2466 %input_fm_buffer_load_183 = load i12 %input_fm_buffer_addr_183

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_183"/></StgValue>
</operation>

<operation id="3423" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2475 %input_fm_buffer_load_184 = load i12 %input_fm_buffer_addr_184

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_184"/></StgValue>
</operation>

<operation id="3424" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2484 %input_fm_buffer_load_185 = load i12 %input_fm_buffer_addr_185

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_185"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="3425" st_id="94" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:331 %add57_4_0_2 = fadd i32 %add57_3_0_2, i32 %mul50_4_0_2

]]></Node>
<StgValue><ssdm name="add57_4_0_2"/></StgValue>
</operation>

<operation id="3426" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:1236 %sext_ln63_59 = sext i62 %trunc_ln63_20

]]></Node>
<StgValue><ssdm name="sext_ln63_59"/></StgValue>
</operation>

<operation id="3427" st_id="94" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1255 %mul50_1_2 = fmul i32 %bitcast_ln72_81, i32 %input_fm_buffer_load_81

]]></Node>
<StgValue><ssdm name="mul50_1_2"/></StgValue>
</operation>

<operation id="3428" st_id="94" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1262 %mul50_2_2 = fmul i32 %bitcast_ln72_82, i32 %input_fm_buffer_load_82

]]></Node>
<StgValue><ssdm name="mul50_2_2"/></StgValue>
</operation>

<operation id="3429" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1267 %bitcast_ln72_83 = bitcast i32 %gmem_addr_85_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_83"/></StgValue>
</operation>

<operation id="3430" st_id="94" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1269 %mul50_3_2 = fmul i32 %bitcast_ln72_83, i32 %input_fm_buffer_load_83

]]></Node>
<StgValue><ssdm name="mul50_3_2"/></StgValue>
</operation>

<operation id="3431" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1273 %gmem_addr_86_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_86

]]></Node>
<StgValue><ssdm name="gmem_addr_86_read"/></StgValue>
</operation>

<operation id="3432" st_id="94" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1279 %gmem_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>

<operation id="3433" st_id="94" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1286 %gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="3434" st_id="94" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1293 %gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>

<operation id="3435" st_id="94" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1302 %gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="3436" st_id="94" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1311 %gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>

<operation id="3437" st_id="94" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1320 %gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="3438" st_id="94" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1329 %gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>

<operation id="3439" st_id="94" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1338 %gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="3440" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1344 %add_ln72_69 = add i63 %sext_ln63_59, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_69"/></StgValue>
</operation>

<operation id="3441" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1345 %sext_ln72_72 = sext i63 %add_ln72_69

]]></Node>
<StgValue><ssdm name="sext_ln72_72"/></StgValue>
</operation>

<operation id="3442" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1346 %gmem_addr_95 = getelementptr i32 %gmem, i64 %sext_ln72_72

]]></Node>
<StgValue><ssdm name="gmem_addr_95"/></StgValue>
</operation>

<operation id="3443" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2201 %add_ln72_381 = add i11 %add_ln72_351, i11 %zext_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_381"/></StgValue>
</operation>

<operation id="3444" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:2202 %zext_ln72_218 = zext i11 %add_ln72_381

]]></Node>
<StgValue><ssdm name="zext_ln72_218"/></StgValue>
</operation>

<operation id="3445" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2203 %input_fm_buffer_addr_186 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_218

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_186"/></StgValue>
</operation>

<operation id="3446" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2204 %add_ln72_382 = add i11 %add_ln72_353, i11 %zext_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_382"/></StgValue>
</operation>

<operation id="3447" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:2205 %zext_ln72_219 = zext i11 %add_ln72_382

]]></Node>
<StgValue><ssdm name="zext_ln72_219"/></StgValue>
</operation>

<operation id="3448" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2206 %input_fm_buffer_addr_187 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_219

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_187"/></StgValue>
</operation>

<operation id="3449" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2216 %add_ln72_386 = add i11 %add_ln72_361, i11 %zext_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_386"/></StgValue>
</operation>

<operation id="3450" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2223 %add_ln72_388 = add i11 %add_ln72_349, i11 %zext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_388"/></StgValue>
</operation>

<operation id="3451" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2226 %add_ln72_389 = add i11 %add_ln72_351, i11 %zext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_389"/></StgValue>
</operation>

<operation id="3452" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2229 %add_ln72_390 = add i11 %add_ln72_353, i11 %zext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_390"/></StgValue>
</operation>

<operation id="3453" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc67:2241 %add_ln72_394 = add i11 %add_ln72_361, i11 %zext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_394"/></StgValue>
</operation>

<operation id="3454" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2475 %input_fm_buffer_load_184 = load i12 %input_fm_buffer_addr_184

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_184"/></StgValue>
</operation>

<operation id="3455" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2484 %input_fm_buffer_load_185 = load i12 %input_fm_buffer_addr_185

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_185"/></StgValue>
</operation>

<operation id="3456" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2493 %input_fm_buffer_load_186 = load i12 %input_fm_buffer_addr_186

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_186"/></StgValue>
</operation>

<operation id="3457" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2502 %input_fm_buffer_load_187 = load i12 %input_fm_buffer_addr_187

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_187"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="3458" st_id="95" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:331 %add57_4_0_2 = fadd i32 %add57_3_0_2, i32 %mul50_4_0_2

]]></Node>
<StgValue><ssdm name="add57_4_0_2"/></StgValue>
</operation>

<operation id="3459" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:1239 %sext_ln63_60 = sext i62 %trunc_ln63_21

]]></Node>
<StgValue><ssdm name="sext_ln63_60"/></StgValue>
</operation>

<operation id="3460" st_id="95" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1262 %mul50_2_2 = fmul i32 %bitcast_ln72_82, i32 %input_fm_buffer_load_82

]]></Node>
<StgValue><ssdm name="mul50_2_2"/></StgValue>
</operation>

<operation id="3461" st_id="95" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1269 %mul50_3_2 = fmul i32 %bitcast_ln72_83, i32 %input_fm_buffer_load_83

]]></Node>
<StgValue><ssdm name="mul50_3_2"/></StgValue>
</operation>

<operation id="3462" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1274 %bitcast_ln72_84 = bitcast i32 %gmem_addr_86_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_84"/></StgValue>
</operation>

<operation id="3463" st_id="95" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1276 %mul50_4_2 = fmul i32 %bitcast_ln72_84, i32 %input_fm_buffer_load_84

]]></Node>
<StgValue><ssdm name="mul50_4_2"/></StgValue>
</operation>

<operation id="3464" st_id="95" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1280 %gmem_addr_87_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_87

]]></Node>
<StgValue><ssdm name="gmem_addr_87_read"/></StgValue>
</operation>

<operation id="3465" st_id="95" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1286 %gmem_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="3466" st_id="95" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1293 %gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>

<operation id="3467" st_id="95" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1302 %gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="3468" st_id="95" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1311 %gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>

<operation id="3469" st_id="95" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1320 %gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="3470" st_id="95" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1329 %gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>

<operation id="3471" st_id="95" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1338 %gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="3472" st_id="95" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1347 %gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>

<operation id="3473" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1353 %add_ln72_70 = add i63 %sext_ln63_60, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_70"/></StgValue>
</operation>

<operation id="3474" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1354 %sext_ln72_73 = sext i63 %add_ln72_70

]]></Node>
<StgValue><ssdm name="sext_ln72_73"/></StgValue>
</operation>

<operation id="3475" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1355 %gmem_addr_96 = getelementptr i32 %gmem, i64 %sext_ln72_73

]]></Node>
<StgValue><ssdm name="gmem_addr_96"/></StgValue>
</operation>

<operation id="3476" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:2207 %add_ln72_383 = add i12 %add_ln72_355, i12 %zext_ln72_38

]]></Node>
<StgValue><ssdm name="add_ln72_383"/></StgValue>
</operation>

<operation id="3477" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:2208 %zext_ln72_220 = zext i12 %add_ln72_383

]]></Node>
<StgValue><ssdm name="zext_ln72_220"/></StgValue>
</operation>

<operation id="3478" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2209 %input_fm_buffer_addr_188 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_220

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_188"/></StgValue>
</operation>

<operation id="3479" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:2210 %add_ln72_384 = add i12 %add_ln72_357, i12 %zext_ln72_38

]]></Node>
<StgValue><ssdm name="add_ln72_384"/></StgValue>
</operation>

<operation id="3480" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:2211 %zext_ln72_221 = zext i12 %add_ln72_384

]]></Node>
<StgValue><ssdm name="zext_ln72_221"/></StgValue>
</operation>

<operation id="3481" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2212 %input_fm_buffer_addr_189 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_221

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_189"/></StgValue>
</operation>

<operation id="3482" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:2213 %add_ln72_385 = add i12 %add_ln72_359, i12 %zext_ln72_38

]]></Node>
<StgValue><ssdm name="add_ln72_385"/></StgValue>
</operation>

<operation id="3483" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:2232 %add_ln72_391 = add i12 %add_ln72_355, i12 %zext_ln72_49

]]></Node>
<StgValue><ssdm name="add_ln72_391"/></StgValue>
</operation>

<operation id="3484" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:2235 %add_ln72_392 = add i12 %add_ln72_357, i12 %zext_ln72_49

]]></Node>
<StgValue><ssdm name="add_ln72_392"/></StgValue>
</operation>

<operation id="3485" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc67:2238 %add_ln72_393 = add i12 %add_ln72_359, i12 %zext_ln72_49

]]></Node>
<StgValue><ssdm name="add_ln72_393"/></StgValue>
</operation>

<operation id="3486" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2493 %input_fm_buffer_load_186 = load i12 %input_fm_buffer_addr_186

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_186"/></StgValue>
</operation>

<operation id="3487" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2502 %input_fm_buffer_load_187 = load i12 %input_fm_buffer_addr_187

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_187"/></StgValue>
</operation>

<operation id="3488" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2511 %input_fm_buffer_load_188 = load i12 %input_fm_buffer_addr_188

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_188"/></StgValue>
</operation>

<operation id="3489" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2520 %input_fm_buffer_load_189 = load i12 %input_fm_buffer_addr_189

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_189"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="3490" st_id="96" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:331 %add57_4_0_2 = fadd i32 %add57_3_0_2, i32 %mul50_4_0_2

]]></Node>
<StgValue><ssdm name="add57_4_0_2"/></StgValue>
</operation>

<operation id="3491" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:1242 %sext_ln72_66 = sext i62 %trunc_ln63_22

]]></Node>
<StgValue><ssdm name="sext_ln72_66"/></StgValue>
</operation>

<operation id="3492" st_id="96" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1269 %mul50_3_2 = fmul i32 %bitcast_ln72_83, i32 %input_fm_buffer_load_83

]]></Node>
<StgValue><ssdm name="mul50_3_2"/></StgValue>
</operation>

<operation id="3493" st_id="96" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1276 %mul50_4_2 = fmul i32 %bitcast_ln72_84, i32 %input_fm_buffer_load_84

]]></Node>
<StgValue><ssdm name="mul50_4_2"/></StgValue>
</operation>

<operation id="3494" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1281 %bitcast_ln72_85 = bitcast i32 %gmem_addr_87_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_85"/></StgValue>
</operation>

<operation id="3495" st_id="96" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1283 %mul50_5_2 = fmul i32 %bitcast_ln72_85, i32 %input_fm_buffer_load_85

]]></Node>
<StgValue><ssdm name="mul50_5_2"/></StgValue>
</operation>

<operation id="3496" st_id="96" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1287 %gmem_addr_88_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_88

]]></Node>
<StgValue><ssdm name="gmem_addr_88_read"/></StgValue>
</operation>

<operation id="3497" st_id="96" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1293 %gmem_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>

<operation id="3498" st_id="96" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1302 %gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="3499" st_id="96" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1311 %gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>

<operation id="3500" st_id="96" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1320 %gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="3501" st_id="96" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1329 %gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>

<operation id="3502" st_id="96" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1338 %gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="3503" st_id="96" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1347 %gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>

<operation id="3504" st_id="96" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1356 %gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="3505" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1362 %add_ln72_71 = add i63 %sext_ln72_66, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_71"/></StgValue>
</operation>

<operation id="3506" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1363 %sext_ln72_74 = sext i63 %add_ln72_71

]]></Node>
<StgValue><ssdm name="sext_ln72_74"/></StgValue>
</operation>

<operation id="3507" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1364 %gmem_addr_97 = getelementptr i32 %gmem, i64 %sext_ln72_74

]]></Node>
<StgValue><ssdm name="gmem_addr_97"/></StgValue>
</operation>

<operation id="3508" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:2214 %zext_ln72_222 = zext i12 %add_ln72_385

]]></Node>
<StgValue><ssdm name="zext_ln72_222"/></StgValue>
</operation>

<operation id="3509" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2215 %input_fm_buffer_addr_190 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_222

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_190"/></StgValue>
</operation>

<operation id="3510" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:2217 %sext_ln72_188 = sext i11 %add_ln72_386

]]></Node>
<StgValue><ssdm name="sext_ln72_188"/></StgValue>
</operation>

<operation id="3511" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:2218 %zext_ln72_223 = zext i12 %sext_ln72_188

]]></Node>
<StgValue><ssdm name="zext_ln72_223"/></StgValue>
</operation>

<operation id="3512" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2219 %input_fm_buffer_addr_191 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_223

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_191"/></StgValue>
</operation>

<operation id="3513" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2511 %input_fm_buffer_load_188 = load i12 %input_fm_buffer_addr_188

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_188"/></StgValue>
</operation>

<operation id="3514" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2520 %input_fm_buffer_load_189 = load i12 %input_fm_buffer_addr_189

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_189"/></StgValue>
</operation>

<operation id="3515" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2529 %input_fm_buffer_load_190 = load i12 %input_fm_buffer_addr_190

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_190"/></StgValue>
</operation>

<operation id="3516" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2538 %input_fm_buffer_load_191 = load i12 %input_fm_buffer_addr_191

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_191"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="3517" st_id="97" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:331 %add57_4_0_2 = fadd i32 %add57_3_0_2, i32 %mul50_4_0_2

]]></Node>
<StgValue><ssdm name="add57_4_0_2"/></StgValue>
</operation>

<operation id="3518" st_id="97" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1276 %mul50_4_2 = fmul i32 %bitcast_ln72_84, i32 %input_fm_buffer_load_84

]]></Node>
<StgValue><ssdm name="mul50_4_2"/></StgValue>
</operation>

<operation id="3519" st_id="97" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1283 %mul50_5_2 = fmul i32 %bitcast_ln72_85, i32 %input_fm_buffer_load_85

]]></Node>
<StgValue><ssdm name="mul50_5_2"/></StgValue>
</operation>

<operation id="3520" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1288 %bitcast_ln72_86 = bitcast i32 %gmem_addr_88_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_86"/></StgValue>
</operation>

<operation id="3521" st_id="97" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1290 %mul50_6_2 = fmul i32 %bitcast_ln72_86, i32 %input_fm_buffer_load_86

]]></Node>
<StgValue><ssdm name="mul50_6_2"/></StgValue>
</operation>

<operation id="3522" st_id="97" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1294 %gmem_addr_89_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_89

]]></Node>
<StgValue><ssdm name="gmem_addr_89_read"/></StgValue>
</operation>

<operation id="3523" st_id="97" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1302 %gmem_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="3524" st_id="97" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1311 %gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>

<operation id="3525" st_id="97" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1320 %gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="3526" st_id="97" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1329 %gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>

<operation id="3527" st_id="97" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1338 %gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="3528" st_id="97" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1347 %gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>

<operation id="3529" st_id="97" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1356 %gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="3530" st_id="97" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1365 %gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>

<operation id="3531" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1371 %add_ln72_72 = add i63 %sext_ln63_54, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_72"/></StgValue>
</operation>

<operation id="3532" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1372 %sext_ln72_75 = sext i63 %add_ln72_72

]]></Node>
<StgValue><ssdm name="sext_ln72_75"/></StgValue>
</operation>

<operation id="3533" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1373 %gmem_addr_98 = getelementptr i32 %gmem, i64 %sext_ln72_75

]]></Node>
<StgValue><ssdm name="gmem_addr_98"/></StgValue>
</operation>

<operation id="3534" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="64" op_0_bw="10">
<![CDATA[
for.inc67:2221 %zext_ln72_224 = zext i10 %add_ln72_387

]]></Node>
<StgValue><ssdm name="zext_ln72_224"/></StgValue>
</operation>

<operation id="3535" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2222 %input_fm_buffer_addr_192 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_224

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_192"/></StgValue>
</operation>

<operation id="3536" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:2224 %zext_ln72_225 = zext i11 %add_ln72_388

]]></Node>
<StgValue><ssdm name="zext_ln72_225"/></StgValue>
</operation>

<operation id="3537" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2225 %input_fm_buffer_addr_193 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_225

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_193"/></StgValue>
</operation>

<operation id="3538" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2529 %input_fm_buffer_load_190 = load i12 %input_fm_buffer_addr_190

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_190"/></StgValue>
</operation>

<operation id="3539" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2538 %input_fm_buffer_load_191 = load i12 %input_fm_buffer_addr_191

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_191"/></StgValue>
</operation>

<operation id="3540" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2547 %input_fm_buffer_load_192 = load i12 %input_fm_buffer_addr_192

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_192"/></StgValue>
</operation>

<operation id="3541" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2556 %input_fm_buffer_load_193 = load i12 %input_fm_buffer_addr_193

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_193"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="3542" st_id="98" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:340 %add57_5_0_2 = fadd i32 %add57_4_0_2, i32 %mul50_5_0_2

]]></Node>
<StgValue><ssdm name="add57_5_0_2"/></StgValue>
</operation>

<operation id="3543" st_id="98" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1283 %mul50_5_2 = fmul i32 %bitcast_ln72_85, i32 %input_fm_buffer_load_85

]]></Node>
<StgValue><ssdm name="mul50_5_2"/></StgValue>
</operation>

<operation id="3544" st_id="98" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1290 %mul50_6_2 = fmul i32 %bitcast_ln72_86, i32 %input_fm_buffer_load_86

]]></Node>
<StgValue><ssdm name="mul50_6_2"/></StgValue>
</operation>

<operation id="3545" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1295 %bitcast_ln72_87 = bitcast i32 %gmem_addr_89_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_87"/></StgValue>
</operation>

<operation id="3546" st_id="98" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1297 %mul50_7_2 = fmul i32 %bitcast_ln72_87, i32 %input_fm_buffer_load_87

]]></Node>
<StgValue><ssdm name="mul50_7_2"/></StgValue>
</operation>

<operation id="3547" st_id="98" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1303 %gmem_addr_90_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_90

]]></Node>
<StgValue><ssdm name="gmem_addr_90_read"/></StgValue>
</operation>

<operation id="3548" st_id="98" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1311 %gmem_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>

<operation id="3549" st_id="98" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1320 %gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="3550" st_id="98" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1329 %gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>

<operation id="3551" st_id="98" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1338 %gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="3552" st_id="98" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1347 %gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>

<operation id="3553" st_id="98" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1356 %gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="3554" st_id="98" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1365 %gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>

<operation id="3555" st_id="98" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1374 %gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="3556" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1380 %add_ln72_73 = add i63 %sext_ln63_55, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_73"/></StgValue>
</operation>

<operation id="3557" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1381 %sext_ln72_76 = sext i63 %add_ln72_73

]]></Node>
<StgValue><ssdm name="sext_ln72_76"/></StgValue>
</operation>

<operation id="3558" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1382 %gmem_addr_99 = getelementptr i32 %gmem, i64 %sext_ln72_76

]]></Node>
<StgValue><ssdm name="gmem_addr_99"/></StgValue>
</operation>

<operation id="3559" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:2227 %zext_ln72_226 = zext i11 %add_ln72_389

]]></Node>
<StgValue><ssdm name="zext_ln72_226"/></StgValue>
</operation>

<operation id="3560" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2228 %input_fm_buffer_addr_194 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_226

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_194"/></StgValue>
</operation>

<operation id="3561" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="64" op_0_bw="11">
<![CDATA[
for.inc67:2230 %zext_ln72_227 = zext i11 %add_ln72_390

]]></Node>
<StgValue><ssdm name="zext_ln72_227"/></StgValue>
</operation>

<operation id="3562" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2231 %input_fm_buffer_addr_195 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_227

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_195"/></StgValue>
</operation>

<operation id="3563" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2547 %input_fm_buffer_load_192 = load i12 %input_fm_buffer_addr_192

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_192"/></StgValue>
</operation>

<operation id="3564" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2556 %input_fm_buffer_load_193 = load i12 %input_fm_buffer_addr_193

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_193"/></StgValue>
</operation>

<operation id="3565" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2565 %input_fm_buffer_load_194 = load i12 %input_fm_buffer_addr_194

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_194"/></StgValue>
</operation>

<operation id="3566" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2574 %input_fm_buffer_load_195 = load i12 %input_fm_buffer_addr_195

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_195"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="3567" st_id="99" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:340 %add57_5_0_2 = fadd i32 %add57_4_0_2, i32 %mul50_5_0_2

]]></Node>
<StgValue><ssdm name="add57_5_0_2"/></StgValue>
</operation>

<operation id="3568" st_id="99" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1290 %mul50_6_2 = fmul i32 %bitcast_ln72_86, i32 %input_fm_buffer_load_86

]]></Node>
<StgValue><ssdm name="mul50_6_2"/></StgValue>
</operation>

<operation id="3569" st_id="99" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1297 %mul50_7_2 = fmul i32 %bitcast_ln72_87, i32 %input_fm_buffer_load_87

]]></Node>
<StgValue><ssdm name="mul50_7_2"/></StgValue>
</operation>

<operation id="3570" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1304 %bitcast_ln72_88 = bitcast i32 %gmem_addr_90_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_88"/></StgValue>
</operation>

<operation id="3571" st_id="99" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1306 %mul_2_1 = fmul i32 %bitcast_ln72_88, i32 %input_fm_buffer_load_88

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="3572" st_id="99" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1312 %gmem_addr_91_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_91

]]></Node>
<StgValue><ssdm name="gmem_addr_91_read"/></StgValue>
</operation>

<operation id="3573" st_id="99" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1320 %gmem_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="3574" st_id="99" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1329 %gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>

<operation id="3575" st_id="99" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1338 %gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="3576" st_id="99" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1347 %gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>

<operation id="3577" st_id="99" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1356 %gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="3578" st_id="99" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1365 %gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>

<operation id="3579" st_id="99" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1374 %gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="3580" st_id="99" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1383 %gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>

<operation id="3581" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1389 %add_ln72_74 = add i63 %sext_ln63_56, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_74"/></StgValue>
</operation>

<operation id="3582" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1390 %sext_ln72_77 = sext i63 %add_ln72_74

]]></Node>
<StgValue><ssdm name="sext_ln72_77"/></StgValue>
</operation>

<operation id="3583" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1391 %gmem_addr_100 = getelementptr i32 %gmem, i64 %sext_ln72_77

]]></Node>
<StgValue><ssdm name="gmem_addr_100"/></StgValue>
</operation>

<operation id="3584" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:2233 %zext_ln72_228 = zext i12 %add_ln72_391

]]></Node>
<StgValue><ssdm name="zext_ln72_228"/></StgValue>
</operation>

<operation id="3585" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2234 %input_fm_buffer_addr_196 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_228

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_196"/></StgValue>
</operation>

<operation id="3586" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:2236 %zext_ln72_229 = zext i12 %add_ln72_392

]]></Node>
<StgValue><ssdm name="zext_ln72_229"/></StgValue>
</operation>

<operation id="3587" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2237 %input_fm_buffer_addr_197 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_229

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_197"/></StgValue>
</operation>

<operation id="3588" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2565 %input_fm_buffer_load_194 = load i12 %input_fm_buffer_addr_194

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_194"/></StgValue>
</operation>

<operation id="3589" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2574 %input_fm_buffer_load_195 = load i12 %input_fm_buffer_addr_195

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_195"/></StgValue>
</operation>

<operation id="3590" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2583 %input_fm_buffer_load_196 = load i12 %input_fm_buffer_addr_196

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_196"/></StgValue>
</operation>

<operation id="3591" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2592 %input_fm_buffer_load_197 = load i12 %input_fm_buffer_addr_197

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_197"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="3592" st_id="100" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:340 %add57_5_0_2 = fadd i32 %add57_4_0_2, i32 %mul50_5_0_2

]]></Node>
<StgValue><ssdm name="add57_5_0_2"/></StgValue>
</operation>

<operation id="3593" st_id="100" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1297 %mul50_7_2 = fmul i32 %bitcast_ln72_87, i32 %input_fm_buffer_load_87

]]></Node>
<StgValue><ssdm name="mul50_7_2"/></StgValue>
</operation>

<operation id="3594" st_id="100" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1306 %mul_2_1 = fmul i32 %bitcast_ln72_88, i32 %input_fm_buffer_load_88

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="3595" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1313 %bitcast_ln72_89 = bitcast i32 %gmem_addr_91_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_89"/></StgValue>
</operation>

<operation id="3596" st_id="100" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1315 %mul50_1_2_1 = fmul i32 %bitcast_ln72_89, i32 %input_fm_buffer_load_89

]]></Node>
<StgValue><ssdm name="mul50_1_2_1"/></StgValue>
</operation>

<operation id="3597" st_id="100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1321 %gmem_addr_92_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_92

]]></Node>
<StgValue><ssdm name="gmem_addr_92_read"/></StgValue>
</operation>

<operation id="3598" st_id="100" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1329 %gmem_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>

<operation id="3599" st_id="100" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1338 %gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="3600" st_id="100" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1347 %gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>

<operation id="3601" st_id="100" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1356 %gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="3602" st_id="100" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1365 %gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>

<operation id="3603" st_id="100" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1374 %gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="3604" st_id="100" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1383 %gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>

<operation id="3605" st_id="100" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1392 %gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="3606" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1398 %add_ln72_75 = add i63 %sext_ln63_57, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_75"/></StgValue>
</operation>

<operation id="3607" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1399 %sext_ln72_78 = sext i63 %add_ln72_75

]]></Node>
<StgValue><ssdm name="sext_ln72_78"/></StgValue>
</operation>

<operation id="3608" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1400 %gmem_addr_101 = getelementptr i32 %gmem, i64 %sext_ln72_78

]]></Node>
<StgValue><ssdm name="gmem_addr_101"/></StgValue>
</operation>

<operation id="3609" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:2239 %zext_ln72_230 = zext i12 %add_ln72_393

]]></Node>
<StgValue><ssdm name="zext_ln72_230"/></StgValue>
</operation>

<operation id="3610" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2240 %input_fm_buffer_addr_198 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_230

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_198"/></StgValue>
</operation>

<operation id="3611" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="12" op_0_bw="11">
<![CDATA[
for.inc67:2242 %sext_ln72_189 = sext i11 %add_ln72_394

]]></Node>
<StgValue><ssdm name="sext_ln72_189"/></StgValue>
</operation>

<operation id="3612" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="64" op_0_bw="12">
<![CDATA[
for.inc67:2243 %zext_ln72_231 = zext i12 %sext_ln72_189

]]></Node>
<StgValue><ssdm name="zext_ln72_231"/></StgValue>
</operation>

<operation id="3613" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67:2244 %input_fm_buffer_addr_199 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln72_231

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_199"/></StgValue>
</operation>

<operation id="3614" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2583 %input_fm_buffer_load_196 = load i12 %input_fm_buffer_addr_196

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_196"/></StgValue>
</operation>

<operation id="3615" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2592 %input_fm_buffer_load_197 = load i12 %input_fm_buffer_addr_197

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_197"/></StgValue>
</operation>

<operation id="3616" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2601 %input_fm_buffer_load_198 = load i12 %input_fm_buffer_addr_198

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_198"/></StgValue>
</operation>

<operation id="3617" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2610 %input_fm_buffer_load_199 = load i12 %input_fm_buffer_addr_199

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_199"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="3618" st_id="101" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:340 %add57_5_0_2 = fadd i32 %add57_4_0_2, i32 %mul50_5_0_2

]]></Node>
<StgValue><ssdm name="add57_5_0_2"/></StgValue>
</operation>

<operation id="3619" st_id="101" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1306 %mul_2_1 = fmul i32 %bitcast_ln72_88, i32 %input_fm_buffer_load_88

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="3620" st_id="101" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1315 %mul50_1_2_1 = fmul i32 %bitcast_ln72_89, i32 %input_fm_buffer_load_89

]]></Node>
<StgValue><ssdm name="mul50_1_2_1"/></StgValue>
</operation>

<operation id="3621" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1322 %bitcast_ln72_90 = bitcast i32 %gmem_addr_92_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_90"/></StgValue>
</operation>

<operation id="3622" st_id="101" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1324 %mul50_2_2_1 = fmul i32 %bitcast_ln72_90, i32 %input_fm_buffer_load_90

]]></Node>
<StgValue><ssdm name="mul50_2_2_1"/></StgValue>
</operation>

<operation id="3623" st_id="101" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1330 %gmem_addr_93_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_93

]]></Node>
<StgValue><ssdm name="gmem_addr_93_read"/></StgValue>
</operation>

<operation id="3624" st_id="101" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1338 %gmem_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="3625" st_id="101" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1347 %gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>

<operation id="3626" st_id="101" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1356 %gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="3627" st_id="101" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1365 %gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>

<operation id="3628" st_id="101" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1374 %gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="3629" st_id="101" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1383 %gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>

<operation id="3630" st_id="101" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1392 %gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="3631" st_id="101" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1401 %gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>

<operation id="3632" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1407 %add_ln72_76 = add i63 %sext_ln63_58, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_76"/></StgValue>
</operation>

<operation id="3633" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1408 %sext_ln72_79 = sext i63 %add_ln72_76

]]></Node>
<StgValue><ssdm name="sext_ln72_79"/></StgValue>
</operation>

<operation id="3634" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1409 %gmem_addr_102 = getelementptr i32 %gmem, i64 %sext_ln72_79

]]></Node>
<StgValue><ssdm name="gmem_addr_102"/></StgValue>
</operation>

<operation id="3635" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2601 %input_fm_buffer_load_198 = load i12 %input_fm_buffer_addr_198

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_198"/></StgValue>
</operation>

<operation id="3636" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="32" op_0_bw="12">
<![CDATA[
for.inc67:2610 %input_fm_buffer_load_199 = load i12 %input_fm_buffer_addr_199

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_199"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="3637" st_id="102" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:349 %add57_6_0_2 = fadd i32 %add57_5_0_2, i32 %mul50_6_0_2

]]></Node>
<StgValue><ssdm name="add57_6_0_2"/></StgValue>
</operation>

<operation id="3638" st_id="102" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1315 %mul50_1_2_1 = fmul i32 %bitcast_ln72_89, i32 %input_fm_buffer_load_89

]]></Node>
<StgValue><ssdm name="mul50_1_2_1"/></StgValue>
</operation>

<operation id="3639" st_id="102" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1324 %mul50_2_2_1 = fmul i32 %bitcast_ln72_90, i32 %input_fm_buffer_load_90

]]></Node>
<StgValue><ssdm name="mul50_2_2_1"/></StgValue>
</operation>

<operation id="3640" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1331 %bitcast_ln72_91 = bitcast i32 %gmem_addr_93_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_91"/></StgValue>
</operation>

<operation id="3641" st_id="102" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1333 %mul50_3_2_1 = fmul i32 %bitcast_ln72_91, i32 %input_fm_buffer_load_91

]]></Node>
<StgValue><ssdm name="mul50_3_2_1"/></StgValue>
</operation>

<operation id="3642" st_id="102" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1339 %gmem_addr_94_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_94

]]></Node>
<StgValue><ssdm name="gmem_addr_94_read"/></StgValue>
</operation>

<operation id="3643" st_id="102" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1347 %gmem_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>

<operation id="3644" st_id="102" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1356 %gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="3645" st_id="102" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1365 %gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>

<operation id="3646" st_id="102" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1374 %gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="3647" st_id="102" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1383 %gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>

<operation id="3648" st_id="102" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1392 %gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="3649" st_id="102" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1401 %gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>

<operation id="3650" st_id="102" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1410 %gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="3651" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1416 %add_ln72_77 = add i63 %sext_ln63_59, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_77"/></StgValue>
</operation>

<operation id="3652" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1417 %sext_ln72_80 = sext i63 %add_ln72_77

]]></Node>
<StgValue><ssdm name="sext_ln72_80"/></StgValue>
</operation>

<operation id="3653" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1418 %gmem_addr_103 = getelementptr i32 %gmem, i64 %sext_ln72_80

]]></Node>
<StgValue><ssdm name="gmem_addr_103"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="3654" st_id="103" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:349 %add57_6_0_2 = fadd i32 %add57_5_0_2, i32 %mul50_6_0_2

]]></Node>
<StgValue><ssdm name="add57_6_0_2"/></StgValue>
</operation>

<operation id="3655" st_id="103" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1324 %mul50_2_2_1 = fmul i32 %bitcast_ln72_90, i32 %input_fm_buffer_load_90

]]></Node>
<StgValue><ssdm name="mul50_2_2_1"/></StgValue>
</operation>

<operation id="3656" st_id="103" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1333 %mul50_3_2_1 = fmul i32 %bitcast_ln72_91, i32 %input_fm_buffer_load_91

]]></Node>
<StgValue><ssdm name="mul50_3_2_1"/></StgValue>
</operation>

<operation id="3657" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1340 %bitcast_ln72_92 = bitcast i32 %gmem_addr_94_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_92"/></StgValue>
</operation>

<operation id="3658" st_id="103" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1342 %mul50_4_2_1 = fmul i32 %bitcast_ln72_92, i32 %input_fm_buffer_load_92

]]></Node>
<StgValue><ssdm name="mul50_4_2_1"/></StgValue>
</operation>

<operation id="3659" st_id="103" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1348 %gmem_addr_95_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_95

]]></Node>
<StgValue><ssdm name="gmem_addr_95_read"/></StgValue>
</operation>

<operation id="3660" st_id="103" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1356 %gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="3661" st_id="103" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1365 %gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>

<operation id="3662" st_id="103" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1374 %gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="3663" st_id="103" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1383 %gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>

<operation id="3664" st_id="103" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1392 %gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="3665" st_id="103" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1401 %gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>

<operation id="3666" st_id="103" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1410 %gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="3667" st_id="103" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1419 %gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>

<operation id="3668" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1425 %add_ln72_78 = add i63 %sext_ln63_60, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_78"/></StgValue>
</operation>

<operation id="3669" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1426 %sext_ln72_81 = sext i63 %add_ln72_78

]]></Node>
<StgValue><ssdm name="sext_ln72_81"/></StgValue>
</operation>

<operation id="3670" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1427 %gmem_addr_104 = getelementptr i32 %gmem, i64 %sext_ln72_81

]]></Node>
<StgValue><ssdm name="gmem_addr_104"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="3671" st_id="104" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:349 %add57_6_0_2 = fadd i32 %add57_5_0_2, i32 %mul50_6_0_2

]]></Node>
<StgValue><ssdm name="add57_6_0_2"/></StgValue>
</operation>

<operation id="3672" st_id="104" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1333 %mul50_3_2_1 = fmul i32 %bitcast_ln72_91, i32 %input_fm_buffer_load_91

]]></Node>
<StgValue><ssdm name="mul50_3_2_1"/></StgValue>
</operation>

<operation id="3673" st_id="104" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1342 %mul50_4_2_1 = fmul i32 %bitcast_ln72_92, i32 %input_fm_buffer_load_92

]]></Node>
<StgValue><ssdm name="mul50_4_2_1"/></StgValue>
</operation>

<operation id="3674" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1349 %bitcast_ln72_93 = bitcast i32 %gmem_addr_95_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_93"/></StgValue>
</operation>

<operation id="3675" st_id="104" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1351 %mul50_5_2_1 = fmul i32 %bitcast_ln72_93, i32 %input_fm_buffer_load_93

]]></Node>
<StgValue><ssdm name="mul50_5_2_1"/></StgValue>
</operation>

<operation id="3676" st_id="104" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1357 %gmem_addr_96_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_96

]]></Node>
<StgValue><ssdm name="gmem_addr_96_read"/></StgValue>
</operation>

<operation id="3677" st_id="104" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1365 %gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>

<operation id="3678" st_id="104" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1374 %gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="3679" st_id="104" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1383 %gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>

<operation id="3680" st_id="104" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1392 %gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="3681" st_id="104" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1401 %gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>

<operation id="3682" st_id="104" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1410 %gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="3683" st_id="104" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1419 %gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>

<operation id="3684" st_id="104" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1428 %gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="3685" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1434 %add_ln72_79 = add i63 %sext_ln72_66, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_79"/></StgValue>
</operation>

<operation id="3686" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1435 %sext_ln72_82 = sext i63 %add_ln72_79

]]></Node>
<StgValue><ssdm name="sext_ln72_82"/></StgValue>
</operation>

<operation id="3687" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1436 %gmem_addr_105 = getelementptr i32 %gmem, i64 %sext_ln72_82

]]></Node>
<StgValue><ssdm name="gmem_addr_105"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="3688" st_id="105" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:349 %add57_6_0_2 = fadd i32 %add57_5_0_2, i32 %mul50_6_0_2

]]></Node>
<StgValue><ssdm name="add57_6_0_2"/></StgValue>
</operation>

<operation id="3689" st_id="105" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1342 %mul50_4_2_1 = fmul i32 %bitcast_ln72_92, i32 %input_fm_buffer_load_92

]]></Node>
<StgValue><ssdm name="mul50_4_2_1"/></StgValue>
</operation>

<operation id="3690" st_id="105" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1351 %mul50_5_2_1 = fmul i32 %bitcast_ln72_93, i32 %input_fm_buffer_load_93

]]></Node>
<StgValue><ssdm name="mul50_5_2_1"/></StgValue>
</operation>

<operation id="3691" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1358 %bitcast_ln72_94 = bitcast i32 %gmem_addr_96_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_94"/></StgValue>
</operation>

<operation id="3692" st_id="105" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1360 %mul50_6_2_1 = fmul i32 %bitcast_ln72_94, i32 %input_fm_buffer_load_94

]]></Node>
<StgValue><ssdm name="mul50_6_2_1"/></StgValue>
</operation>

<operation id="3693" st_id="105" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1366 %gmem_addr_97_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_97

]]></Node>
<StgValue><ssdm name="gmem_addr_97_read"/></StgValue>
</operation>

<operation id="3694" st_id="105" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1374 %gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="3695" st_id="105" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1383 %gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>

<operation id="3696" st_id="105" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1392 %gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="3697" st_id="105" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1401 %gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>

<operation id="3698" st_id="105" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1410 %gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="3699" st_id="105" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1419 %gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>

<operation id="3700" st_id="105" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1428 %gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="3701" st_id="105" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1437 %gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>

<operation id="3702" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1443 %add_ln72_80 = add i63 %sext_ln63_54, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_80"/></StgValue>
</operation>

<operation id="3703" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1444 %sext_ln72_83 = sext i63 %add_ln72_80

]]></Node>
<StgValue><ssdm name="sext_ln72_83"/></StgValue>
</operation>

<operation id="3704" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1445 %gmem_addr_106 = getelementptr i32 %gmem, i64 %sext_ln72_83

]]></Node>
<StgValue><ssdm name="gmem_addr_106"/></StgValue>
</operation>

<operation id="3705" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1515 %add_ln72_88 = add i63 %sext_ln63_54, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_88"/></StgValue>
</operation>

<operation id="3706" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1516 %sext_ln72_91 = sext i63 %add_ln72_88

]]></Node>
<StgValue><ssdm name="sext_ln72_91"/></StgValue>
</operation>

<operation id="3707" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1517 %gmem_addr_114 = getelementptr i32 %gmem, i64 %sext_ln72_91

]]></Node>
<StgValue><ssdm name="gmem_addr_114"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="3708" st_id="106" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:358 %add57_7_0_2 = fadd i32 %add57_6_0_2, i32 %mul50_7_0_2

]]></Node>
<StgValue><ssdm name="add57_7_0_2"/></StgValue>
</operation>

<operation id="3709" st_id="106" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1351 %mul50_5_2_1 = fmul i32 %bitcast_ln72_93, i32 %input_fm_buffer_load_93

]]></Node>
<StgValue><ssdm name="mul50_5_2_1"/></StgValue>
</operation>

<operation id="3710" st_id="106" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1360 %mul50_6_2_1 = fmul i32 %bitcast_ln72_94, i32 %input_fm_buffer_load_94

]]></Node>
<StgValue><ssdm name="mul50_6_2_1"/></StgValue>
</operation>

<operation id="3711" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1367 %bitcast_ln72_95 = bitcast i32 %gmem_addr_97_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_95"/></StgValue>
</operation>

<operation id="3712" st_id="106" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1369 %mul50_7_2_1 = fmul i32 %bitcast_ln72_95, i32 %input_fm_buffer_load_95

]]></Node>
<StgValue><ssdm name="mul50_7_2_1"/></StgValue>
</operation>

<operation id="3713" st_id="106" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1375 %gmem_addr_98_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_98

]]></Node>
<StgValue><ssdm name="gmem_addr_98_read"/></StgValue>
</operation>

<operation id="3714" st_id="106" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1383 %gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>

<operation id="3715" st_id="106" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1392 %gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="3716" st_id="106" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1401 %gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>

<operation id="3717" st_id="106" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1410 %gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="3718" st_id="106" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1419 %gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>

<operation id="3719" st_id="106" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1428 %gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="3720" st_id="106" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1437 %gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>

<operation id="3721" st_id="106" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1446 %gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="3722" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1452 %add_ln72_81 = add i63 %sext_ln63_55, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_81"/></StgValue>
</operation>

<operation id="3723" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1453 %sext_ln72_84 = sext i63 %add_ln72_81

]]></Node>
<StgValue><ssdm name="sext_ln72_84"/></StgValue>
</operation>

<operation id="3724" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1454 %gmem_addr_107 = getelementptr i32 %gmem, i64 %sext_ln72_84

]]></Node>
<StgValue><ssdm name="gmem_addr_107"/></StgValue>
</operation>

<operation id="3725" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1524 %add_ln72_89 = add i63 %sext_ln63_55, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_89"/></StgValue>
</operation>

<operation id="3726" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1525 %sext_ln72_92 = sext i63 %add_ln72_89

]]></Node>
<StgValue><ssdm name="sext_ln72_92"/></StgValue>
</operation>

<operation id="3727" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1526 %gmem_addr_115 = getelementptr i32 %gmem, i64 %sext_ln72_92

]]></Node>
<StgValue><ssdm name="gmem_addr_115"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="3728" st_id="107" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:358 %add57_7_0_2 = fadd i32 %add57_6_0_2, i32 %mul50_7_0_2

]]></Node>
<StgValue><ssdm name="add57_7_0_2"/></StgValue>
</operation>

<operation id="3729" st_id="107" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1360 %mul50_6_2_1 = fmul i32 %bitcast_ln72_94, i32 %input_fm_buffer_load_94

]]></Node>
<StgValue><ssdm name="mul50_6_2_1"/></StgValue>
</operation>

<operation id="3730" st_id="107" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1369 %mul50_7_2_1 = fmul i32 %bitcast_ln72_95, i32 %input_fm_buffer_load_95

]]></Node>
<StgValue><ssdm name="mul50_7_2_1"/></StgValue>
</operation>

<operation id="3731" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1376 %bitcast_ln72_96 = bitcast i32 %gmem_addr_98_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_96"/></StgValue>
</operation>

<operation id="3732" st_id="107" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1378 %mul_2_2 = fmul i32 %bitcast_ln72_96, i32 %input_fm_buffer_load_96

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="3733" st_id="107" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1384 %gmem_addr_99_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_99

]]></Node>
<StgValue><ssdm name="gmem_addr_99_read"/></StgValue>
</operation>

<operation id="3734" st_id="107" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1392 %gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="3735" st_id="107" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1401 %gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>

<operation id="3736" st_id="107" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1410 %gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="3737" st_id="107" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1419 %gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>

<operation id="3738" st_id="107" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1428 %gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="3739" st_id="107" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1437 %gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>

<operation id="3740" st_id="107" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1446 %gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="3741" st_id="107" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1455 %gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>

<operation id="3742" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1461 %add_ln72_82 = add i63 %sext_ln63_56, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_82"/></StgValue>
</operation>

<operation id="3743" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1462 %sext_ln72_85 = sext i63 %add_ln72_82

]]></Node>
<StgValue><ssdm name="sext_ln72_85"/></StgValue>
</operation>

<operation id="3744" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1463 %gmem_addr_108 = getelementptr i32 %gmem, i64 %sext_ln72_85

]]></Node>
<StgValue><ssdm name="gmem_addr_108"/></StgValue>
</operation>

<operation id="3745" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1533 %add_ln72_90 = add i63 %sext_ln63_56, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_90"/></StgValue>
</operation>

<operation id="3746" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1534 %sext_ln72_93 = sext i63 %add_ln72_90

]]></Node>
<StgValue><ssdm name="sext_ln72_93"/></StgValue>
</operation>

<operation id="3747" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1535 %gmem_addr_116 = getelementptr i32 %gmem, i64 %sext_ln72_93

]]></Node>
<StgValue><ssdm name="gmem_addr_116"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="3748" st_id="108" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:358 %add57_7_0_2 = fadd i32 %add57_6_0_2, i32 %mul50_7_0_2

]]></Node>
<StgValue><ssdm name="add57_7_0_2"/></StgValue>
</operation>

<operation id="3749" st_id="108" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1369 %mul50_7_2_1 = fmul i32 %bitcast_ln72_95, i32 %input_fm_buffer_load_95

]]></Node>
<StgValue><ssdm name="mul50_7_2_1"/></StgValue>
</operation>

<operation id="3750" st_id="108" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1378 %mul_2_2 = fmul i32 %bitcast_ln72_96, i32 %input_fm_buffer_load_96

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="3751" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1385 %bitcast_ln72_97 = bitcast i32 %gmem_addr_99_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_97"/></StgValue>
</operation>

<operation id="3752" st_id="108" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1387 %mul50_1_2_2 = fmul i32 %bitcast_ln72_97, i32 %input_fm_buffer_load_97

]]></Node>
<StgValue><ssdm name="mul50_1_2_2"/></StgValue>
</operation>

<operation id="3753" st_id="108" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1393 %gmem_addr_100_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_100

]]></Node>
<StgValue><ssdm name="gmem_addr_100_read"/></StgValue>
</operation>

<operation id="3754" st_id="108" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1401 %gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>

<operation id="3755" st_id="108" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1410 %gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="3756" st_id="108" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1419 %gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>

<operation id="3757" st_id="108" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1428 %gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="3758" st_id="108" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1437 %gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>

<operation id="3759" st_id="108" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1446 %gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="3760" st_id="108" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1455 %gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>

<operation id="3761" st_id="108" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1464 %gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="3762" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1470 %add_ln72_83 = add i63 %sext_ln63_57, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_83"/></StgValue>
</operation>

<operation id="3763" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1471 %sext_ln72_86 = sext i63 %add_ln72_83

]]></Node>
<StgValue><ssdm name="sext_ln72_86"/></StgValue>
</operation>

<operation id="3764" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1472 %gmem_addr_109 = getelementptr i32 %gmem, i64 %sext_ln72_86

]]></Node>
<StgValue><ssdm name="gmem_addr_109"/></StgValue>
</operation>

<operation id="3765" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1542 %add_ln72_91 = add i63 %sext_ln63_57, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_91"/></StgValue>
</operation>

<operation id="3766" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1543 %sext_ln72_94 = sext i63 %add_ln72_91

]]></Node>
<StgValue><ssdm name="sext_ln72_94"/></StgValue>
</operation>

<operation id="3767" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1544 %gmem_addr_117 = getelementptr i32 %gmem, i64 %sext_ln72_94

]]></Node>
<StgValue><ssdm name="gmem_addr_117"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="3768" st_id="109" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:358 %add57_7_0_2 = fadd i32 %add57_6_0_2, i32 %mul50_7_0_2

]]></Node>
<StgValue><ssdm name="add57_7_0_2"/></StgValue>
</operation>

<operation id="3769" st_id="109" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1378 %mul_2_2 = fmul i32 %bitcast_ln72_96, i32 %input_fm_buffer_load_96

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="3770" st_id="109" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1387 %mul50_1_2_2 = fmul i32 %bitcast_ln72_97, i32 %input_fm_buffer_load_97

]]></Node>
<StgValue><ssdm name="mul50_1_2_2"/></StgValue>
</operation>

<operation id="3771" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1394 %bitcast_ln72_98 = bitcast i32 %gmem_addr_100_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_98"/></StgValue>
</operation>

<operation id="3772" st_id="109" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1396 %mul50_2_2_2 = fmul i32 %bitcast_ln72_98, i32 %input_fm_buffer_load_98

]]></Node>
<StgValue><ssdm name="mul50_2_2_2"/></StgValue>
</operation>

<operation id="3773" st_id="109" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1402 %gmem_addr_101_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_101

]]></Node>
<StgValue><ssdm name="gmem_addr_101_read"/></StgValue>
</operation>

<operation id="3774" st_id="109" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1410 %gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="3775" st_id="109" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1419 %gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>

<operation id="3776" st_id="109" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1428 %gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="3777" st_id="109" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1437 %gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>

<operation id="3778" st_id="109" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1446 %gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="3779" st_id="109" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1455 %gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>

<operation id="3780" st_id="109" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1464 %gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="3781" st_id="109" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1473 %gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>

<operation id="3782" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1479 %add_ln72_84 = add i63 %sext_ln63_58, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_84"/></StgValue>
</operation>

<operation id="3783" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1480 %sext_ln72_87 = sext i63 %add_ln72_84

]]></Node>
<StgValue><ssdm name="sext_ln72_87"/></StgValue>
</operation>

<operation id="3784" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1481 %gmem_addr_110 = getelementptr i32 %gmem, i64 %sext_ln72_87

]]></Node>
<StgValue><ssdm name="gmem_addr_110"/></StgValue>
</operation>

<operation id="3785" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1551 %add_ln72_92 = add i63 %sext_ln63_58, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_92"/></StgValue>
</operation>

<operation id="3786" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1552 %sext_ln72_95 = sext i63 %add_ln72_92

]]></Node>
<StgValue><ssdm name="sext_ln72_95"/></StgValue>
</operation>

<operation id="3787" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1553 %gmem_addr_118 = getelementptr i32 %gmem, i64 %sext_ln72_95

]]></Node>
<StgValue><ssdm name="gmem_addr_118"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="3788" st_id="110" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:396 %add_0_3 = fadd i32 %add57_7_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="add_0_3"/></StgValue>
</operation>

<operation id="3789" st_id="110" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1387 %mul50_1_2_2 = fmul i32 %bitcast_ln72_97, i32 %input_fm_buffer_load_97

]]></Node>
<StgValue><ssdm name="mul50_1_2_2"/></StgValue>
</operation>

<operation id="3790" st_id="110" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1396 %mul50_2_2_2 = fmul i32 %bitcast_ln72_98, i32 %input_fm_buffer_load_98

]]></Node>
<StgValue><ssdm name="mul50_2_2_2"/></StgValue>
</operation>

<operation id="3791" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1403 %bitcast_ln72_99 = bitcast i32 %gmem_addr_101_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_99"/></StgValue>
</operation>

<operation id="3792" st_id="110" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1405 %mul50_3_2_2 = fmul i32 %bitcast_ln72_99, i32 %input_fm_buffer_load_99

]]></Node>
<StgValue><ssdm name="mul50_3_2_2"/></StgValue>
</operation>

<operation id="3793" st_id="110" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1411 %gmem_addr_102_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_102

]]></Node>
<StgValue><ssdm name="gmem_addr_102_read"/></StgValue>
</operation>

<operation id="3794" st_id="110" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1419 %gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>

<operation id="3795" st_id="110" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1428 %gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="3796" st_id="110" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1437 %gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>

<operation id="3797" st_id="110" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1446 %gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="3798" st_id="110" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1455 %gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>

<operation id="3799" st_id="110" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1464 %gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="3800" st_id="110" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1473 %gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>

<operation id="3801" st_id="110" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1482 %gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="3802" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1488 %add_ln72_85 = add i63 %sext_ln63_59, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_85"/></StgValue>
</operation>

<operation id="3803" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1489 %sext_ln72_88 = sext i63 %add_ln72_85

]]></Node>
<StgValue><ssdm name="sext_ln72_88"/></StgValue>
</operation>

<operation id="3804" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1490 %gmem_addr_111 = getelementptr i32 %gmem, i64 %sext_ln72_88

]]></Node>
<StgValue><ssdm name="gmem_addr_111"/></StgValue>
</operation>

<operation id="3805" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1560 %add_ln72_93 = add i63 %sext_ln63_59, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_93"/></StgValue>
</operation>

<operation id="3806" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1561 %sext_ln72_96 = sext i63 %add_ln72_93

]]></Node>
<StgValue><ssdm name="sext_ln72_96"/></StgValue>
</operation>

<operation id="3807" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1562 %gmem_addr_119 = getelementptr i32 %gmem, i64 %sext_ln72_96

]]></Node>
<StgValue><ssdm name="gmem_addr_119"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="3808" st_id="111" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:396 %add_0_3 = fadd i32 %add57_7_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="add_0_3"/></StgValue>
</operation>

<operation id="3809" st_id="111" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1396 %mul50_2_2_2 = fmul i32 %bitcast_ln72_98, i32 %input_fm_buffer_load_98

]]></Node>
<StgValue><ssdm name="mul50_2_2_2"/></StgValue>
</operation>

<operation id="3810" st_id="111" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1405 %mul50_3_2_2 = fmul i32 %bitcast_ln72_99, i32 %input_fm_buffer_load_99

]]></Node>
<StgValue><ssdm name="mul50_3_2_2"/></StgValue>
</operation>

<operation id="3811" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1412 %bitcast_ln72_100 = bitcast i32 %gmem_addr_102_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_100"/></StgValue>
</operation>

<operation id="3812" st_id="111" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1414 %mul50_4_2_2 = fmul i32 %bitcast_ln72_100, i32 %input_fm_buffer_load_100

]]></Node>
<StgValue><ssdm name="mul50_4_2_2"/></StgValue>
</operation>

<operation id="3813" st_id="111" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1420 %gmem_addr_103_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_103

]]></Node>
<StgValue><ssdm name="gmem_addr_103_read"/></StgValue>
</operation>

<operation id="3814" st_id="111" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1428 %gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="3815" st_id="111" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1437 %gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>

<operation id="3816" st_id="111" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1446 %gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="3817" st_id="111" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1455 %gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>

<operation id="3818" st_id="111" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1464 %gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="3819" st_id="111" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1473 %gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>

<operation id="3820" st_id="111" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1482 %gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="3821" st_id="111" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1491 %gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>

<operation id="3822" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1497 %add_ln72_86 = add i63 %sext_ln63_60, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_86"/></StgValue>
</operation>

<operation id="3823" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1498 %sext_ln72_89 = sext i63 %add_ln72_86

]]></Node>
<StgValue><ssdm name="sext_ln72_89"/></StgValue>
</operation>

<operation id="3824" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1499 %gmem_addr_112 = getelementptr i32 %gmem, i64 %sext_ln72_89

]]></Node>
<StgValue><ssdm name="gmem_addr_112"/></StgValue>
</operation>

<operation id="3825" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1569 %add_ln72_94 = add i63 %sext_ln63_60, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_94"/></StgValue>
</operation>

<operation id="3826" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1570 %sext_ln72_97 = sext i63 %add_ln72_94

]]></Node>
<StgValue><ssdm name="sext_ln72_97"/></StgValue>
</operation>

<operation id="3827" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1571 %gmem_addr_120 = getelementptr i32 %gmem, i64 %sext_ln72_97

]]></Node>
<StgValue><ssdm name="gmem_addr_120"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="3828" st_id="112" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:396 %add_0_3 = fadd i32 %add57_7_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="add_0_3"/></StgValue>
</operation>

<operation id="3829" st_id="112" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1405 %mul50_3_2_2 = fmul i32 %bitcast_ln72_99, i32 %input_fm_buffer_load_99

]]></Node>
<StgValue><ssdm name="mul50_3_2_2"/></StgValue>
</operation>

<operation id="3830" st_id="112" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1414 %mul50_4_2_2 = fmul i32 %bitcast_ln72_100, i32 %input_fm_buffer_load_100

]]></Node>
<StgValue><ssdm name="mul50_4_2_2"/></StgValue>
</operation>

<operation id="3831" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1421 %bitcast_ln72_101 = bitcast i32 %gmem_addr_103_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_101"/></StgValue>
</operation>

<operation id="3832" st_id="112" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1423 %mul50_5_2_2 = fmul i32 %bitcast_ln72_101, i32 %input_fm_buffer_load_101

]]></Node>
<StgValue><ssdm name="mul50_5_2_2"/></StgValue>
</operation>

<operation id="3833" st_id="112" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1429 %gmem_addr_104_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_104

]]></Node>
<StgValue><ssdm name="gmem_addr_104_read"/></StgValue>
</operation>

<operation id="3834" st_id="112" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1437 %gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>

<operation id="3835" st_id="112" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1446 %gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="3836" st_id="112" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1455 %gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>

<operation id="3837" st_id="112" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1464 %gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="3838" st_id="112" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1473 %gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>

<operation id="3839" st_id="112" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1482 %gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="3840" st_id="112" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1491 %gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>

<operation id="3841" st_id="112" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1500 %gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="3842" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1506 %add_ln72_87 = add i63 %sext_ln72_66, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_87"/></StgValue>
</operation>

<operation id="3843" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1507 %sext_ln72_90 = sext i63 %add_ln72_87

]]></Node>
<StgValue><ssdm name="sext_ln72_90"/></StgValue>
</operation>

<operation id="3844" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1508 %gmem_addr_113 = getelementptr i32 %gmem, i64 %sext_ln72_90

]]></Node>
<StgValue><ssdm name="gmem_addr_113"/></StgValue>
</operation>

<operation id="3845" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1578 %add_ln72_95 = add i63 %sext_ln72_66, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_95"/></StgValue>
</operation>

<operation id="3846" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1579 %sext_ln72_98 = sext i63 %add_ln72_95

]]></Node>
<StgValue><ssdm name="sext_ln72_98"/></StgValue>
</operation>

<operation id="3847" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1580 %gmem_addr_121 = getelementptr i32 %gmem, i64 %sext_ln72_98

]]></Node>
<StgValue><ssdm name="gmem_addr_121"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="3848" st_id="113" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:396 %add_0_3 = fadd i32 %add57_7_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="add_0_3"/></StgValue>
</operation>

<operation id="3849" st_id="113" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1414 %mul50_4_2_2 = fmul i32 %bitcast_ln72_100, i32 %input_fm_buffer_load_100

]]></Node>
<StgValue><ssdm name="mul50_4_2_2"/></StgValue>
</operation>

<operation id="3850" st_id="113" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1423 %mul50_5_2_2 = fmul i32 %bitcast_ln72_101, i32 %input_fm_buffer_load_101

]]></Node>
<StgValue><ssdm name="mul50_5_2_2"/></StgValue>
</operation>

<operation id="3851" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1430 %bitcast_ln72_102 = bitcast i32 %gmem_addr_104_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_102"/></StgValue>
</operation>

<operation id="3852" st_id="113" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1432 %mul50_6_2_2 = fmul i32 %bitcast_ln72_102, i32 %input_fm_buffer_load_102

]]></Node>
<StgValue><ssdm name="mul50_6_2_2"/></StgValue>
</operation>

<operation id="3853" st_id="113" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1438 %gmem_addr_105_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_105

]]></Node>
<StgValue><ssdm name="gmem_addr_105_read"/></StgValue>
</operation>

<operation id="3854" st_id="113" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1446 %gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="3855" st_id="113" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1455 %gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>

<operation id="3856" st_id="113" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1464 %gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="3857" st_id="113" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1473 %gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>

<operation id="3858" st_id="113" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1482 %gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="3859" st_id="113" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1491 %gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>

<operation id="3860" st_id="113" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1500 %gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="3861" st_id="113" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1509 %gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="3862" st_id="114" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:405 %add57_1_0_3 = fadd i32 %add_0_3, i32 %mul50_1_0_3

]]></Node>
<StgValue><ssdm name="add57_1_0_3"/></StgValue>
</operation>

<operation id="3863" st_id="114" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1423 %mul50_5_2_2 = fmul i32 %bitcast_ln72_101, i32 %input_fm_buffer_load_101

]]></Node>
<StgValue><ssdm name="mul50_5_2_2"/></StgValue>
</operation>

<operation id="3864" st_id="114" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1432 %mul50_6_2_2 = fmul i32 %bitcast_ln72_102, i32 %input_fm_buffer_load_102

]]></Node>
<StgValue><ssdm name="mul50_6_2_2"/></StgValue>
</operation>

<operation id="3865" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1439 %bitcast_ln72_103 = bitcast i32 %gmem_addr_105_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_103"/></StgValue>
</operation>

<operation id="3866" st_id="114" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1441 %mul50_7_2_2 = fmul i32 %bitcast_ln72_103, i32 %input_fm_buffer_load_103

]]></Node>
<StgValue><ssdm name="mul50_7_2_2"/></StgValue>
</operation>

<operation id="3867" st_id="114" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1447 %gmem_addr_106_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_106

]]></Node>
<StgValue><ssdm name="gmem_addr_106_read"/></StgValue>
</operation>

<operation id="3868" st_id="114" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1455 %gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>

<operation id="3869" st_id="114" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1464 %gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="3870" st_id="114" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1473 %gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>

<operation id="3871" st_id="114" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1482 %gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="3872" st_id="114" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1491 %gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>

<operation id="3873" st_id="114" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1500 %gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="3874" st_id="114" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1509 %gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>

<operation id="3875" st_id="114" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1518 %gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="3876" st_id="115" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:405 %add57_1_0_3 = fadd i32 %add_0_3, i32 %mul50_1_0_3

]]></Node>
<StgValue><ssdm name="add57_1_0_3"/></StgValue>
</operation>

<operation id="3877" st_id="115" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1432 %mul50_6_2_2 = fmul i32 %bitcast_ln72_102, i32 %input_fm_buffer_load_102

]]></Node>
<StgValue><ssdm name="mul50_6_2_2"/></StgValue>
</operation>

<operation id="3878" st_id="115" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1441 %mul50_7_2_2 = fmul i32 %bitcast_ln72_103, i32 %input_fm_buffer_load_103

]]></Node>
<StgValue><ssdm name="mul50_7_2_2"/></StgValue>
</operation>

<operation id="3879" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1448 %bitcast_ln72_104 = bitcast i32 %gmem_addr_106_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_104"/></StgValue>
</operation>

<operation id="3880" st_id="115" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1450 %mul_2_3 = fmul i32 %bitcast_ln72_104, i32 %input_fm_buffer_load_104

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="3881" st_id="115" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1456 %gmem_addr_107_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_107

]]></Node>
<StgValue><ssdm name="gmem_addr_107_read"/></StgValue>
</operation>

<operation id="3882" st_id="115" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1464 %gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="3883" st_id="115" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1473 %gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>

<operation id="3884" st_id="115" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1482 %gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="3885" st_id="115" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1491 %gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>

<operation id="3886" st_id="115" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1500 %gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="3887" st_id="115" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1509 %gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>

<operation id="3888" st_id="115" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1518 %gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="3889" st_id="115" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1527 %gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="3890" st_id="116" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:405 %add57_1_0_3 = fadd i32 %add_0_3, i32 %mul50_1_0_3

]]></Node>
<StgValue><ssdm name="add57_1_0_3"/></StgValue>
</operation>

<operation id="3891" st_id="116" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1441 %mul50_7_2_2 = fmul i32 %bitcast_ln72_103, i32 %input_fm_buffer_load_103

]]></Node>
<StgValue><ssdm name="mul50_7_2_2"/></StgValue>
</operation>

<operation id="3892" st_id="116" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1450 %mul_2_3 = fmul i32 %bitcast_ln72_104, i32 %input_fm_buffer_load_104

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="3893" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1457 %bitcast_ln72_105 = bitcast i32 %gmem_addr_107_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_105"/></StgValue>
</operation>

<operation id="3894" st_id="116" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1459 %mul50_1_2_3 = fmul i32 %bitcast_ln72_105, i32 %input_fm_buffer_load_105

]]></Node>
<StgValue><ssdm name="mul50_1_2_3"/></StgValue>
</operation>

<operation id="3895" st_id="116" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1465 %gmem_addr_108_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_108

]]></Node>
<StgValue><ssdm name="gmem_addr_108_read"/></StgValue>
</operation>

<operation id="3896" st_id="116" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1473 %gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>

<operation id="3897" st_id="116" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1482 %gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="3898" st_id="116" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1491 %gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>

<operation id="3899" st_id="116" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1500 %gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="3900" st_id="116" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1509 %gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>

<operation id="3901" st_id="116" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1518 %gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="3902" st_id="116" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1527 %gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>

<operation id="3903" st_id="116" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1536 %gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="3904" st_id="117" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:405 %add57_1_0_3 = fadd i32 %add_0_3, i32 %mul50_1_0_3

]]></Node>
<StgValue><ssdm name="add57_1_0_3"/></StgValue>
</operation>

<operation id="3905" st_id="117" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1450 %mul_2_3 = fmul i32 %bitcast_ln72_104, i32 %input_fm_buffer_load_104

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="3906" st_id="117" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1459 %mul50_1_2_3 = fmul i32 %bitcast_ln72_105, i32 %input_fm_buffer_load_105

]]></Node>
<StgValue><ssdm name="mul50_1_2_3"/></StgValue>
</operation>

<operation id="3907" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1466 %bitcast_ln72_106 = bitcast i32 %gmem_addr_108_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_106"/></StgValue>
</operation>

<operation id="3908" st_id="117" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1468 %mul50_2_2_3 = fmul i32 %bitcast_ln72_106, i32 %input_fm_buffer_load_106

]]></Node>
<StgValue><ssdm name="mul50_2_2_3"/></StgValue>
</operation>

<operation id="3909" st_id="117" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1474 %gmem_addr_109_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_109

]]></Node>
<StgValue><ssdm name="gmem_addr_109_read"/></StgValue>
</operation>

<operation id="3910" st_id="117" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1482 %gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="3911" st_id="117" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1491 %gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>

<operation id="3912" st_id="117" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1500 %gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="3913" st_id="117" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1509 %gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>

<operation id="3914" st_id="117" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1518 %gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="3915" st_id="117" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1527 %gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>

<operation id="3916" st_id="117" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1536 %gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="3917" st_id="117" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1545 %gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="3918" st_id="118" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:414 %add57_2_0_3 = fadd i32 %add57_1_0_3, i32 %mul50_2_0_3

]]></Node>
<StgValue><ssdm name="add57_2_0_3"/></StgValue>
</operation>

<operation id="3919" st_id="118" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1459 %mul50_1_2_3 = fmul i32 %bitcast_ln72_105, i32 %input_fm_buffer_load_105

]]></Node>
<StgValue><ssdm name="mul50_1_2_3"/></StgValue>
</operation>

<operation id="3920" st_id="118" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1468 %mul50_2_2_3 = fmul i32 %bitcast_ln72_106, i32 %input_fm_buffer_load_106

]]></Node>
<StgValue><ssdm name="mul50_2_2_3"/></StgValue>
</operation>

<operation id="3921" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1475 %bitcast_ln72_107 = bitcast i32 %gmem_addr_109_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_107"/></StgValue>
</operation>

<operation id="3922" st_id="118" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1477 %mul50_3_2_3 = fmul i32 %bitcast_ln72_107, i32 %input_fm_buffer_load_107

]]></Node>
<StgValue><ssdm name="mul50_3_2_3"/></StgValue>
</operation>

<operation id="3923" st_id="118" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1483 %gmem_addr_110_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_110

]]></Node>
<StgValue><ssdm name="gmem_addr_110_read"/></StgValue>
</operation>

<operation id="3924" st_id="118" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1491 %gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>

<operation id="3925" st_id="118" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1500 %gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="3926" st_id="118" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1509 %gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>

<operation id="3927" st_id="118" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1518 %gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="3928" st_id="118" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1527 %gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>

<operation id="3929" st_id="118" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1536 %gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="3930" st_id="118" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1545 %gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>

<operation id="3931" st_id="118" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1554 %gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="3932" st_id="119" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:414 %add57_2_0_3 = fadd i32 %add57_1_0_3, i32 %mul50_2_0_3

]]></Node>
<StgValue><ssdm name="add57_2_0_3"/></StgValue>
</operation>

<operation id="3933" st_id="119" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1468 %mul50_2_2_3 = fmul i32 %bitcast_ln72_106, i32 %input_fm_buffer_load_106

]]></Node>
<StgValue><ssdm name="mul50_2_2_3"/></StgValue>
</operation>

<operation id="3934" st_id="119" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1477 %mul50_3_2_3 = fmul i32 %bitcast_ln72_107, i32 %input_fm_buffer_load_107

]]></Node>
<StgValue><ssdm name="mul50_3_2_3"/></StgValue>
</operation>

<operation id="3935" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1484 %bitcast_ln72_108 = bitcast i32 %gmem_addr_110_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_108"/></StgValue>
</operation>

<operation id="3936" st_id="119" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1486 %mul50_4_2_3 = fmul i32 %bitcast_ln72_108, i32 %input_fm_buffer_load_108

]]></Node>
<StgValue><ssdm name="mul50_4_2_3"/></StgValue>
</operation>

<operation id="3937" st_id="119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1492 %gmem_addr_111_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_111

]]></Node>
<StgValue><ssdm name="gmem_addr_111_read"/></StgValue>
</operation>

<operation id="3938" st_id="119" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1500 %gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="3939" st_id="119" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1509 %gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>

<operation id="3940" st_id="119" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1518 %gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="3941" st_id="119" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1527 %gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>

<operation id="3942" st_id="119" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1536 %gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="3943" st_id="119" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1545 %gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>

<operation id="3944" st_id="119" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1554 %gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="3945" st_id="119" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1563 %gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="3946" st_id="120" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:414 %add57_2_0_3 = fadd i32 %add57_1_0_3, i32 %mul50_2_0_3

]]></Node>
<StgValue><ssdm name="add57_2_0_3"/></StgValue>
</operation>

<operation id="3947" st_id="120" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1477 %mul50_3_2_3 = fmul i32 %bitcast_ln72_107, i32 %input_fm_buffer_load_107

]]></Node>
<StgValue><ssdm name="mul50_3_2_3"/></StgValue>
</operation>

<operation id="3948" st_id="120" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1486 %mul50_4_2_3 = fmul i32 %bitcast_ln72_108, i32 %input_fm_buffer_load_108

]]></Node>
<StgValue><ssdm name="mul50_4_2_3"/></StgValue>
</operation>

<operation id="3949" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1493 %bitcast_ln72_109 = bitcast i32 %gmem_addr_111_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_109"/></StgValue>
</operation>

<operation id="3950" st_id="120" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1495 %mul50_5_2_3 = fmul i32 %bitcast_ln72_109, i32 %input_fm_buffer_load_109

]]></Node>
<StgValue><ssdm name="mul50_5_2_3"/></StgValue>
</operation>

<operation id="3951" st_id="120" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1501 %gmem_addr_112_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_112

]]></Node>
<StgValue><ssdm name="gmem_addr_112_read"/></StgValue>
</operation>

<operation id="3952" st_id="120" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1509 %gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>

<operation id="3953" st_id="120" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1518 %gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="3954" st_id="120" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1527 %gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>

<operation id="3955" st_id="120" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1536 %gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="3956" st_id="120" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1545 %gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>

<operation id="3957" st_id="120" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1554 %gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="3958" st_id="120" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1563 %gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>

<operation id="3959" st_id="120" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1572 %gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="3960" st_id="121" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:414 %add57_2_0_3 = fadd i32 %add57_1_0_3, i32 %mul50_2_0_3

]]></Node>
<StgValue><ssdm name="add57_2_0_3"/></StgValue>
</operation>

<operation id="3961" st_id="121" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1486 %mul50_4_2_3 = fmul i32 %bitcast_ln72_108, i32 %input_fm_buffer_load_108

]]></Node>
<StgValue><ssdm name="mul50_4_2_3"/></StgValue>
</operation>

<operation id="3962" st_id="121" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1495 %mul50_5_2_3 = fmul i32 %bitcast_ln72_109, i32 %input_fm_buffer_load_109

]]></Node>
<StgValue><ssdm name="mul50_5_2_3"/></StgValue>
</operation>

<operation id="3963" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1502 %bitcast_ln72_110 = bitcast i32 %gmem_addr_112_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_110"/></StgValue>
</operation>

<operation id="3964" st_id="121" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1504 %mul50_6_2_3 = fmul i32 %bitcast_ln72_110, i32 %input_fm_buffer_load_110

]]></Node>
<StgValue><ssdm name="mul50_6_2_3"/></StgValue>
</operation>

<operation id="3965" st_id="121" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1510 %gmem_addr_113_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_113

]]></Node>
<StgValue><ssdm name="gmem_addr_113_read"/></StgValue>
</operation>

<operation id="3966" st_id="121" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1518 %gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="3967" st_id="121" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1527 %gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>

<operation id="3968" st_id="121" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1536 %gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="3969" st_id="121" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1545 %gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>

<operation id="3970" st_id="121" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1554 %gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="3971" st_id="121" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1563 %gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>

<operation id="3972" st_id="121" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1572 %gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>

<operation id="3973" st_id="121" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1581 %gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>

<operation id="3974" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:1594 %empty_87 = add i64 %empty_61, i64 60

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="3975" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:1732 %trunc_ln63_23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_87, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_23"/></StgValue>
</operation>

<operation id="3976" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:2107 %empty_96 = add i64 %empty_61, i64 80

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="3977" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:2245 %trunc_ln63_31 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_96, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_31"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="3978" st_id="122" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:423 %add57_3_0_3 = fadd i32 %add57_2_0_3, i32 %mul50_3_0_3

]]></Node>
<StgValue><ssdm name="add57_3_0_3"/></StgValue>
</operation>

<operation id="3979" st_id="122" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1495 %mul50_5_2_3 = fmul i32 %bitcast_ln72_109, i32 %input_fm_buffer_load_109

]]></Node>
<StgValue><ssdm name="mul50_5_2_3"/></StgValue>
</operation>

<operation id="3980" st_id="122" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1504 %mul50_6_2_3 = fmul i32 %bitcast_ln72_110, i32 %input_fm_buffer_load_110

]]></Node>
<StgValue><ssdm name="mul50_6_2_3"/></StgValue>
</operation>

<operation id="3981" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1511 %bitcast_ln72_111 = bitcast i32 %gmem_addr_113_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_111"/></StgValue>
</operation>

<operation id="3982" st_id="122" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1513 %mul50_7_2_3 = fmul i32 %bitcast_ln72_111, i32 %input_fm_buffer_load_111

]]></Node>
<StgValue><ssdm name="mul50_7_2_3"/></StgValue>
</operation>

<operation id="3983" st_id="122" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1519 %gmem_addr_114_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_114

]]></Node>
<StgValue><ssdm name="gmem_addr_114_read"/></StgValue>
</operation>

<operation id="3984" st_id="122" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1527 %gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>

<operation id="3985" st_id="122" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1536 %gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="3986" st_id="122" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1545 %gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>

<operation id="3987" st_id="122" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1554 %gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="3988" st_id="122" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1563 %gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>

<operation id="3989" st_id="122" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1572 %gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>

<operation id="3990" st_id="122" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1581 %gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>

<operation id="3991" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:1593 %empty_86 = add i64 %empty_60, i64 60

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="3992" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:1733 %sext_ln63_24 = sext i62 %trunc_ln63_23

]]></Node>
<StgValue><ssdm name="sext_ln63_24"/></StgValue>
</operation>

<operation id="3993" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:1735 %trunc_ln63_24 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_86, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_24"/></StgValue>
</operation>

<operation id="3994" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1756 %gmem_addr_122 = getelementptr i32 %gmem, i64 %sext_ln63_24

]]></Node>
<StgValue><ssdm name="gmem_addr_122"/></StgValue>
</operation>

<operation id="3995" st_id="122" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1757 %gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>

<operation id="3996" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:2106 %empty_95 = add i64 %empty_60, i64 80

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="3997" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:2248 %trunc_ln63_32 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_95, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_32"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="3998" st_id="123" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:423 %add57_3_0_3 = fadd i32 %add57_2_0_3, i32 %mul50_3_0_3

]]></Node>
<StgValue><ssdm name="add57_3_0_3"/></StgValue>
</operation>

<operation id="3999" st_id="123" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1504 %mul50_6_2_3 = fmul i32 %bitcast_ln72_110, i32 %input_fm_buffer_load_110

]]></Node>
<StgValue><ssdm name="mul50_6_2_3"/></StgValue>
</operation>

<operation id="4000" st_id="123" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1513 %mul50_7_2_3 = fmul i32 %bitcast_ln72_111, i32 %input_fm_buffer_load_111

]]></Node>
<StgValue><ssdm name="mul50_7_2_3"/></StgValue>
</operation>

<operation id="4001" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1520 %bitcast_ln72_112 = bitcast i32 %gmem_addr_114_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_112"/></StgValue>
</operation>

<operation id="4002" st_id="123" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1522 %mul_2_4 = fmul i32 %bitcast_ln72_112, i32 %input_fm_buffer_load_112

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="4003" st_id="123" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1528 %gmem_addr_115_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_115

]]></Node>
<StgValue><ssdm name="gmem_addr_115_read"/></StgValue>
</operation>

<operation id="4004" st_id="123" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1536 %gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="4005" st_id="123" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1545 %gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>

<operation id="4006" st_id="123" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1554 %gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="4007" st_id="123" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1563 %gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>

<operation id="4008" st_id="123" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1572 %gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>

<operation id="4009" st_id="123" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1581 %gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>

<operation id="4010" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:1592 %empty_85 = add i64 %empty_59, i64 60

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="4011" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:1736 %sext_ln63_25 = sext i62 %trunc_ln63_24

]]></Node>
<StgValue><ssdm name="sext_ln63_25"/></StgValue>
</operation>

<operation id="4012" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:1738 %trunc_ln63_25 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_85, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_25"/></StgValue>
</operation>

<operation id="4013" st_id="123" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1757 %gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>

<operation id="4014" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1763 %gmem_addr_123 = getelementptr i32 %gmem, i64 %sext_ln63_25

]]></Node>
<StgValue><ssdm name="gmem_addr_123"/></StgValue>
</operation>

<operation id="4015" st_id="123" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1764 %gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>

<operation id="4016" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:2105 %empty_94 = add i64 %empty_59, i64 80

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="4017" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:2251 %trunc_ln63_33 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_94, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_33"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="4018" st_id="124" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:423 %add57_3_0_3 = fadd i32 %add57_2_0_3, i32 %mul50_3_0_3

]]></Node>
<StgValue><ssdm name="add57_3_0_3"/></StgValue>
</operation>

<operation id="4019" st_id="124" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1513 %mul50_7_2_3 = fmul i32 %bitcast_ln72_111, i32 %input_fm_buffer_load_111

]]></Node>
<StgValue><ssdm name="mul50_7_2_3"/></StgValue>
</operation>

<operation id="4020" st_id="124" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1522 %mul_2_4 = fmul i32 %bitcast_ln72_112, i32 %input_fm_buffer_load_112

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="4021" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1529 %bitcast_ln72_113 = bitcast i32 %gmem_addr_115_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_113"/></StgValue>
</operation>

<operation id="4022" st_id="124" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1531 %mul50_1_2_4 = fmul i32 %bitcast_ln72_113, i32 %input_fm_buffer_load_113

]]></Node>
<StgValue><ssdm name="mul50_1_2_4"/></StgValue>
</operation>

<operation id="4023" st_id="124" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1537 %gmem_addr_116_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_116

]]></Node>
<StgValue><ssdm name="gmem_addr_116_read"/></StgValue>
</operation>

<operation id="4024" st_id="124" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1545 %gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>

<operation id="4025" st_id="124" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1554 %gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="4026" st_id="124" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1563 %gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>

<operation id="4027" st_id="124" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1572 %gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>

<operation id="4028" st_id="124" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1581 %gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>

<operation id="4029" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:1591 %empty_84 = add i64 %empty_58, i64 60

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="4030" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:1739 %sext_ln63_26 = sext i62 %trunc_ln63_25

]]></Node>
<StgValue><ssdm name="sext_ln63_26"/></StgValue>
</operation>

<operation id="4031" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:1741 %trunc_ln63_26 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_84, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_26"/></StgValue>
</operation>

<operation id="4032" st_id="124" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1757 %gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>

<operation id="4033" st_id="124" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1764 %gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>

<operation id="4034" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1770 %gmem_addr_124 = getelementptr i32 %gmem, i64 %sext_ln63_26

]]></Node>
<StgValue><ssdm name="gmem_addr_124"/></StgValue>
</operation>

<operation id="4035" st_id="124" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1771 %gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>

<operation id="4036" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:2104 %empty_93 = add i64 %empty_58, i64 80

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="4037" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:2254 %trunc_ln63_34 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_93, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_34"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="4038" st_id="125" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:423 %add57_3_0_3 = fadd i32 %add57_2_0_3, i32 %mul50_3_0_3

]]></Node>
<StgValue><ssdm name="add57_3_0_3"/></StgValue>
</operation>

<operation id="4039" st_id="125" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1522 %mul_2_4 = fmul i32 %bitcast_ln72_112, i32 %input_fm_buffer_load_112

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="4040" st_id="125" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1531 %mul50_1_2_4 = fmul i32 %bitcast_ln72_113, i32 %input_fm_buffer_load_113

]]></Node>
<StgValue><ssdm name="mul50_1_2_4"/></StgValue>
</operation>

<operation id="4041" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1538 %bitcast_ln72_114 = bitcast i32 %gmem_addr_116_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_114"/></StgValue>
</operation>

<operation id="4042" st_id="125" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1540 %mul50_2_2_4 = fmul i32 %bitcast_ln72_114, i32 %input_fm_buffer_load_114

]]></Node>
<StgValue><ssdm name="mul50_2_2_4"/></StgValue>
</operation>

<operation id="4043" st_id="125" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1546 %gmem_addr_117_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_117

]]></Node>
<StgValue><ssdm name="gmem_addr_117_read"/></StgValue>
</operation>

<operation id="4044" st_id="125" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1554 %gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="4045" st_id="125" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1563 %gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>

<operation id="4046" st_id="125" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1572 %gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>

<operation id="4047" st_id="125" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1581 %gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>

<operation id="4048" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:1590 %empty_83 = add i64 %empty_57, i64 60

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="4049" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:1742 %sext_ln63_27 = sext i62 %trunc_ln63_26

]]></Node>
<StgValue><ssdm name="sext_ln63_27"/></StgValue>
</operation>

<operation id="4050" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:1744 %trunc_ln63_27 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_83, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_27"/></StgValue>
</operation>

<operation id="4051" st_id="125" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1757 %gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>

<operation id="4052" st_id="125" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1764 %gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>

<operation id="4053" st_id="125" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1771 %gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>

<operation id="4054" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1777 %gmem_addr_125 = getelementptr i32 %gmem, i64 %sext_ln63_27

]]></Node>
<StgValue><ssdm name="gmem_addr_125"/></StgValue>
</operation>

<operation id="4055" st_id="125" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1778 %gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>

<operation id="4056" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:2103 %empty_92 = add i64 %empty_57, i64 80

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="4057" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:2257 %trunc_ln63_35 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_92, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_35"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="4058" st_id="126" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:432 %add57_4_0_3 = fadd i32 %add57_3_0_3, i32 %mul50_4_0_3

]]></Node>
<StgValue><ssdm name="add57_4_0_3"/></StgValue>
</operation>

<operation id="4059" st_id="126" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1531 %mul50_1_2_4 = fmul i32 %bitcast_ln72_113, i32 %input_fm_buffer_load_113

]]></Node>
<StgValue><ssdm name="mul50_1_2_4"/></StgValue>
</operation>

<operation id="4060" st_id="126" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1540 %mul50_2_2_4 = fmul i32 %bitcast_ln72_114, i32 %input_fm_buffer_load_114

]]></Node>
<StgValue><ssdm name="mul50_2_2_4"/></StgValue>
</operation>

<operation id="4061" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1547 %bitcast_ln72_115 = bitcast i32 %gmem_addr_117_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_115"/></StgValue>
</operation>

<operation id="4062" st_id="126" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1549 %mul50_3_2_4 = fmul i32 %bitcast_ln72_115, i32 %input_fm_buffer_load_115

]]></Node>
<StgValue><ssdm name="mul50_3_2_4"/></StgValue>
</operation>

<operation id="4063" st_id="126" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1555 %gmem_addr_118_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_118

]]></Node>
<StgValue><ssdm name="gmem_addr_118_read"/></StgValue>
</operation>

<operation id="4064" st_id="126" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1563 %gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>

<operation id="4065" st_id="126" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1572 %gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>

<operation id="4066" st_id="126" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1581 %gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>

<operation id="4067" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:1589 %empty_82 = add i64 %empty_56, i64 60

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="4068" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:1745 %sext_ln63_28 = sext i62 %trunc_ln63_27

]]></Node>
<StgValue><ssdm name="sext_ln63_28"/></StgValue>
</operation>

<operation id="4069" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:1747 %trunc_ln63_28 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_82, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_28"/></StgValue>
</operation>

<operation id="4070" st_id="126" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1757 %gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>

<operation id="4071" st_id="126" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1764 %gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>

<operation id="4072" st_id="126" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1771 %gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>

<operation id="4073" st_id="126" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1778 %gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>

<operation id="4074" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1784 %gmem_addr_126 = getelementptr i32 %gmem, i64 %sext_ln63_28

]]></Node>
<StgValue><ssdm name="gmem_addr_126"/></StgValue>
</operation>

<operation id="4075" st_id="126" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1785 %gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>

<operation id="4076" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:2102 %empty_91 = add i64 %empty_56, i64 80

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="4077" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:2260 %trunc_ln63_36 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_91, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_36"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="4078" st_id="127" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:432 %add57_4_0_3 = fadd i32 %add57_3_0_3, i32 %mul50_4_0_3

]]></Node>
<StgValue><ssdm name="add57_4_0_3"/></StgValue>
</operation>

<operation id="4079" st_id="127" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1540 %mul50_2_2_4 = fmul i32 %bitcast_ln72_114, i32 %input_fm_buffer_load_114

]]></Node>
<StgValue><ssdm name="mul50_2_2_4"/></StgValue>
</operation>

<operation id="4080" st_id="127" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1549 %mul50_3_2_4 = fmul i32 %bitcast_ln72_115, i32 %input_fm_buffer_load_115

]]></Node>
<StgValue><ssdm name="mul50_3_2_4"/></StgValue>
</operation>

<operation id="4081" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1556 %bitcast_ln72_116 = bitcast i32 %gmem_addr_118_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_116"/></StgValue>
</operation>

<operation id="4082" st_id="127" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1558 %mul50_4_2_4 = fmul i32 %bitcast_ln72_116, i32 %input_fm_buffer_load_116

]]></Node>
<StgValue><ssdm name="mul50_4_2_4"/></StgValue>
</operation>

<operation id="4083" st_id="127" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1564 %gmem_addr_119_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_119

]]></Node>
<StgValue><ssdm name="gmem_addr_119_read"/></StgValue>
</operation>

<operation id="4084" st_id="127" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1572 %gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>

<operation id="4085" st_id="127" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1581 %gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>

<operation id="4086" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:1588 %empty_81 = add i64 %empty_55, i64 60

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="4087" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:1748 %sext_ln63_29 = sext i62 %trunc_ln63_28

]]></Node>
<StgValue><ssdm name="sext_ln63_29"/></StgValue>
</operation>

<operation id="4088" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:1750 %trunc_ln63_29 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_81, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_29"/></StgValue>
</operation>

<operation id="4089" st_id="127" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1757 %gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>

<operation id="4090" st_id="127" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1764 %gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>

<operation id="4091" st_id="127" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1771 %gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>

<operation id="4092" st_id="127" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1778 %gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>

<operation id="4093" st_id="127" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1785 %gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>

<operation id="4094" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1791 %gmem_addr_127 = getelementptr i32 %gmem, i64 %sext_ln63_29

]]></Node>
<StgValue><ssdm name="gmem_addr_127"/></StgValue>
</operation>

<operation id="4095" st_id="127" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1792 %gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>

<operation id="4096" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:2101 %empty_90 = add i64 %empty_55, i64 80

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="4097" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:2263 %trunc_ln63_37 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_90, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_37"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="4098" st_id="128" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:432 %add57_4_0_3 = fadd i32 %add57_3_0_3, i32 %mul50_4_0_3

]]></Node>
<StgValue><ssdm name="add57_4_0_3"/></StgValue>
</operation>

<operation id="4099" st_id="128" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1549 %mul50_3_2_4 = fmul i32 %bitcast_ln72_115, i32 %input_fm_buffer_load_115

]]></Node>
<StgValue><ssdm name="mul50_3_2_4"/></StgValue>
</operation>

<operation id="4100" st_id="128" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1558 %mul50_4_2_4 = fmul i32 %bitcast_ln72_116, i32 %input_fm_buffer_load_116

]]></Node>
<StgValue><ssdm name="mul50_4_2_4"/></StgValue>
</operation>

<operation id="4101" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1565 %bitcast_ln72_117 = bitcast i32 %gmem_addr_119_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_117"/></StgValue>
</operation>

<operation id="4102" st_id="128" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1567 %mul50_5_2_4 = fmul i32 %bitcast_ln72_117, i32 %input_fm_buffer_load_117

]]></Node>
<StgValue><ssdm name="mul50_5_2_4"/></StgValue>
</operation>

<operation id="4103" st_id="128" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1573 %gmem_addr_120_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_120

]]></Node>
<StgValue><ssdm name="gmem_addr_120_read"/></StgValue>
</operation>

<operation id="4104" st_id="128" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1581 %gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>

<operation id="4105" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:1587 %empty_80 = add i64 %empty_54, i64 60

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="4106" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:1751 %sext_ln63_30 = sext i62 %trunc_ln63_29

]]></Node>
<StgValue><ssdm name="sext_ln63_30"/></StgValue>
</operation>

<operation id="4107" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:1753 %trunc_ln63_30 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_80, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_30"/></StgValue>
</operation>

<operation id="4108" st_id="128" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1757 %gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>

<operation id="4109" st_id="128" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1764 %gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>

<operation id="4110" st_id="128" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1771 %gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>

<operation id="4111" st_id="128" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1778 %gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>

<operation id="4112" st_id="128" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1785 %gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>

<operation id="4113" st_id="128" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1792 %gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>

<operation id="4114" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1798 %gmem_addr_128 = getelementptr i32 %gmem, i64 %sext_ln63_30

]]></Node>
<StgValue><ssdm name="gmem_addr_128"/></StgValue>
</operation>

<operation id="4115" st_id="128" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1799 %gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_128_req"/></StgValue>
</operation>

<operation id="4116" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:2100 %empty_89 = add i64 %empty_54, i64 80

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="4117" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc67:2266 %trunc_ln63_38 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_89, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln63_38"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="4118" st_id="129" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:432 %add57_4_0_3 = fadd i32 %add57_3_0_3, i32 %mul50_4_0_3

]]></Node>
<StgValue><ssdm name="add57_4_0_3"/></StgValue>
</operation>

<operation id="4119" st_id="129" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1558 %mul50_4_2_4 = fmul i32 %bitcast_ln72_116, i32 %input_fm_buffer_load_116

]]></Node>
<StgValue><ssdm name="mul50_4_2_4"/></StgValue>
</operation>

<operation id="4120" st_id="129" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1567 %mul50_5_2_4 = fmul i32 %bitcast_ln72_117, i32 %input_fm_buffer_load_117

]]></Node>
<StgValue><ssdm name="mul50_5_2_4"/></StgValue>
</operation>

<operation id="4121" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1574 %bitcast_ln72_118 = bitcast i32 %gmem_addr_120_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_118"/></StgValue>
</operation>

<operation id="4122" st_id="129" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1576 %mul50_6_2_4 = fmul i32 %bitcast_ln72_118, i32 %input_fm_buffer_load_118

]]></Node>
<StgValue><ssdm name="mul50_6_2_4"/></StgValue>
</operation>

<operation id="4123" st_id="129" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1582 %gmem_addr_121_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_121

]]></Node>
<StgValue><ssdm name="gmem_addr_121_read"/></StgValue>
</operation>

<operation id="4124" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:1734 %sext_ln63_61 = sext i62 %trunc_ln63_23

]]></Node>
<StgValue><ssdm name="sext_ln63_61"/></StgValue>
</operation>

<operation id="4125" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:1754 %sext_ln63_31 = sext i62 %trunc_ln63_30

]]></Node>
<StgValue><ssdm name="sext_ln63_31"/></StgValue>
</operation>

<operation id="4126" st_id="129" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1757 %gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>

<operation id="4127" st_id="129" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1764 %gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>

<operation id="4128" st_id="129" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1771 %gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>

<operation id="4129" st_id="129" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1778 %gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>

<operation id="4130" st_id="129" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1785 %gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>

<operation id="4131" st_id="129" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1792 %gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>

<operation id="4132" st_id="129" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1799 %gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_128_req"/></StgValue>
</operation>

<operation id="4133" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1805 %gmem_addr_129 = getelementptr i32 %gmem, i64 %sext_ln63_31

]]></Node>
<StgValue><ssdm name="gmem_addr_129"/></StgValue>
</operation>

<operation id="4134" st_id="129" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1806 %gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_129_req"/></StgValue>
</operation>

<operation id="4135" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1812 %add_ln72_96 = add i63 %sext_ln63_61, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_96"/></StgValue>
</operation>

<operation id="4136" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1813 %sext_ln72_100 = sext i63 %add_ln72_96

]]></Node>
<StgValue><ssdm name="sext_ln72_100"/></StgValue>
</operation>

<operation id="4137" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1814 %gmem_addr_130 = getelementptr i32 %gmem, i64 %sext_ln72_100

]]></Node>
<StgValue><ssdm name="gmem_addr_130"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="4138" st_id="130" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:441 %add57_5_0_3 = fadd i32 %add57_4_0_3, i32 %mul50_5_0_3

]]></Node>
<StgValue><ssdm name="add57_5_0_3"/></StgValue>
</operation>

<operation id="4139" st_id="130" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1567 %mul50_5_2_4 = fmul i32 %bitcast_ln72_117, i32 %input_fm_buffer_load_117

]]></Node>
<StgValue><ssdm name="mul50_5_2_4"/></StgValue>
</operation>

<operation id="4140" st_id="130" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1576 %mul50_6_2_4 = fmul i32 %bitcast_ln72_118, i32 %input_fm_buffer_load_118

]]></Node>
<StgValue><ssdm name="mul50_6_2_4"/></StgValue>
</operation>

<operation id="4141" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1583 %bitcast_ln72_119 = bitcast i32 %gmem_addr_121_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_119"/></StgValue>
</operation>

<operation id="4142" st_id="130" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1585 %mul50_7_2_4 = fmul i32 %bitcast_ln72_119, i32 %input_fm_buffer_load_119

]]></Node>
<StgValue><ssdm name="mul50_7_2_4"/></StgValue>
</operation>

<operation id="4143" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:1737 %sext_ln63_62 = sext i62 %trunc_ln63_24

]]></Node>
<StgValue><ssdm name="sext_ln63_62"/></StgValue>
</operation>

<operation id="4144" st_id="130" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1758 %gmem_addr_122_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_122

]]></Node>
<StgValue><ssdm name="gmem_addr_122_read"/></StgValue>
</operation>

<operation id="4145" st_id="130" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1764 %gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>

<operation id="4146" st_id="130" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1771 %gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>

<operation id="4147" st_id="130" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1778 %gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>

<operation id="4148" st_id="130" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1785 %gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>

<operation id="4149" st_id="130" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1792 %gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>

<operation id="4150" st_id="130" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1799 %gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_128_req"/></StgValue>
</operation>

<operation id="4151" st_id="130" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1806 %gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_129_req"/></StgValue>
</operation>

<operation id="4152" st_id="130" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1815 %gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_130_req"/></StgValue>
</operation>

<operation id="4153" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1821 %add_ln72_97 = add i63 %sext_ln63_62, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_97"/></StgValue>
</operation>

<operation id="4154" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1822 %sext_ln72_101 = sext i63 %add_ln72_97

]]></Node>
<StgValue><ssdm name="sext_ln72_101"/></StgValue>
</operation>

<operation id="4155" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1823 %gmem_addr_131 = getelementptr i32 %gmem, i64 %sext_ln72_101

]]></Node>
<StgValue><ssdm name="gmem_addr_131"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="4156" st_id="131" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:441 %add57_5_0_3 = fadd i32 %add57_4_0_3, i32 %mul50_5_0_3

]]></Node>
<StgValue><ssdm name="add57_5_0_3"/></StgValue>
</operation>

<operation id="4157" st_id="131" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1576 %mul50_6_2_4 = fmul i32 %bitcast_ln72_118, i32 %input_fm_buffer_load_118

]]></Node>
<StgValue><ssdm name="mul50_6_2_4"/></StgValue>
</operation>

<operation id="4158" st_id="131" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1585 %mul50_7_2_4 = fmul i32 %bitcast_ln72_119, i32 %input_fm_buffer_load_119

]]></Node>
<StgValue><ssdm name="mul50_7_2_4"/></StgValue>
</operation>

<operation id="4159" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:1740 %sext_ln63_63 = sext i62 %trunc_ln63_25

]]></Node>
<StgValue><ssdm name="sext_ln63_63"/></StgValue>
</operation>

<operation id="4160" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1759 %bitcast_ln72_120 = bitcast i32 %gmem_addr_122_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_120"/></StgValue>
</operation>

<operation id="4161" st_id="131" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1761 %mul_3 = fmul i32 %bitcast_ln72_120, i32 %input_fm_buffer_load_120

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="4162" st_id="131" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1765 %gmem_addr_123_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_123

]]></Node>
<StgValue><ssdm name="gmem_addr_123_read"/></StgValue>
</operation>

<operation id="4163" st_id="131" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1771 %gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>

<operation id="4164" st_id="131" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1778 %gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>

<operation id="4165" st_id="131" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1785 %gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>

<operation id="4166" st_id="131" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1792 %gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>

<operation id="4167" st_id="131" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1799 %gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_128_req"/></StgValue>
</operation>

<operation id="4168" st_id="131" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1806 %gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_129_req"/></StgValue>
</operation>

<operation id="4169" st_id="131" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1815 %gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_130_req"/></StgValue>
</operation>

<operation id="4170" st_id="131" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1824 %gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_131_req"/></StgValue>
</operation>

<operation id="4171" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1830 %add_ln72_98 = add i63 %sext_ln63_63, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_98"/></StgValue>
</operation>

<operation id="4172" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1831 %sext_ln72_102 = sext i63 %add_ln72_98

]]></Node>
<StgValue><ssdm name="sext_ln72_102"/></StgValue>
</operation>

<operation id="4173" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1832 %gmem_addr_132 = getelementptr i32 %gmem, i64 %sext_ln72_102

]]></Node>
<StgValue><ssdm name="gmem_addr_132"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="4174" st_id="132" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:441 %add57_5_0_3 = fadd i32 %add57_4_0_3, i32 %mul50_5_0_3

]]></Node>
<StgValue><ssdm name="add57_5_0_3"/></StgValue>
</operation>

<operation id="4175" st_id="132" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1585 %mul50_7_2_4 = fmul i32 %bitcast_ln72_119, i32 %input_fm_buffer_load_119

]]></Node>
<StgValue><ssdm name="mul50_7_2_4"/></StgValue>
</operation>

<operation id="4176" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:1743 %sext_ln63_64 = sext i62 %trunc_ln63_26

]]></Node>
<StgValue><ssdm name="sext_ln63_64"/></StgValue>
</operation>

<operation id="4177" st_id="132" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1761 %mul_3 = fmul i32 %bitcast_ln72_120, i32 %input_fm_buffer_load_120

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="4178" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1766 %bitcast_ln72_121 = bitcast i32 %gmem_addr_123_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_121"/></StgValue>
</operation>

<operation id="4179" st_id="132" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1768 %mul50_1_3 = fmul i32 %bitcast_ln72_121, i32 %input_fm_buffer_load_121

]]></Node>
<StgValue><ssdm name="mul50_1_3"/></StgValue>
</operation>

<operation id="4180" st_id="132" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1772 %gmem_addr_124_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_124

]]></Node>
<StgValue><ssdm name="gmem_addr_124_read"/></StgValue>
</operation>

<operation id="4181" st_id="132" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1778 %gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>

<operation id="4182" st_id="132" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1785 %gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>

<operation id="4183" st_id="132" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1792 %gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>

<operation id="4184" st_id="132" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1799 %gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_128_req"/></StgValue>
</operation>

<operation id="4185" st_id="132" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1806 %gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_129_req"/></StgValue>
</operation>

<operation id="4186" st_id="132" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1815 %gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_130_req"/></StgValue>
</operation>

<operation id="4187" st_id="132" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1824 %gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_131_req"/></StgValue>
</operation>

<operation id="4188" st_id="132" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1833 %gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_132_req"/></StgValue>
</operation>

<operation id="4189" st_id="132" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1839 %add_ln72_99 = add i63 %sext_ln63_64, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_99"/></StgValue>
</operation>

<operation id="4190" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1840 %sext_ln72_103 = sext i63 %add_ln72_99

]]></Node>
<StgValue><ssdm name="sext_ln72_103"/></StgValue>
</operation>

<operation id="4191" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1841 %gmem_addr_133 = getelementptr i32 %gmem, i64 %sext_ln72_103

]]></Node>
<StgValue><ssdm name="gmem_addr_133"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="4192" st_id="133" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:441 %add57_5_0_3 = fadd i32 %add57_4_0_3, i32 %mul50_5_0_3

]]></Node>
<StgValue><ssdm name="add57_5_0_3"/></StgValue>
</operation>

<operation id="4193" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:1746 %sext_ln63_65 = sext i62 %trunc_ln63_27

]]></Node>
<StgValue><ssdm name="sext_ln63_65"/></StgValue>
</operation>

<operation id="4194" st_id="133" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1761 %mul_3 = fmul i32 %bitcast_ln72_120, i32 %input_fm_buffer_load_120

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="4195" st_id="133" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1768 %mul50_1_3 = fmul i32 %bitcast_ln72_121, i32 %input_fm_buffer_load_121

]]></Node>
<StgValue><ssdm name="mul50_1_3"/></StgValue>
</operation>

<operation id="4196" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1773 %bitcast_ln72_122 = bitcast i32 %gmem_addr_124_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_122"/></StgValue>
</operation>

<operation id="4197" st_id="133" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1775 %mul50_2_3 = fmul i32 %bitcast_ln72_122, i32 %input_fm_buffer_load_122

]]></Node>
<StgValue><ssdm name="mul50_2_3"/></StgValue>
</operation>

<operation id="4198" st_id="133" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1779 %gmem_addr_125_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_125

]]></Node>
<StgValue><ssdm name="gmem_addr_125_read"/></StgValue>
</operation>

<operation id="4199" st_id="133" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1785 %gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>

<operation id="4200" st_id="133" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1792 %gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>

<operation id="4201" st_id="133" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1799 %gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_128_req"/></StgValue>
</operation>

<operation id="4202" st_id="133" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1806 %gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_129_req"/></StgValue>
</operation>

<operation id="4203" st_id="133" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1815 %gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_130_req"/></StgValue>
</operation>

<operation id="4204" st_id="133" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1824 %gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_131_req"/></StgValue>
</operation>

<operation id="4205" st_id="133" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1833 %gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_132_req"/></StgValue>
</operation>

<operation id="4206" st_id="133" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1842 %gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_133_req"/></StgValue>
</operation>

<operation id="4207" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1848 %add_ln72_100 = add i63 %sext_ln63_65, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_100"/></StgValue>
</operation>

<operation id="4208" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1849 %sext_ln72_104 = sext i63 %add_ln72_100

]]></Node>
<StgValue><ssdm name="sext_ln72_104"/></StgValue>
</operation>

<operation id="4209" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1850 %gmem_addr_134 = getelementptr i32 %gmem, i64 %sext_ln72_104

]]></Node>
<StgValue><ssdm name="gmem_addr_134"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="4210" st_id="134" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:450 %add57_6_0_3 = fadd i32 %add57_5_0_3, i32 %mul50_6_0_3

]]></Node>
<StgValue><ssdm name="add57_6_0_3"/></StgValue>
</operation>

<operation id="4211" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:1749 %sext_ln63_66 = sext i62 %trunc_ln63_28

]]></Node>
<StgValue><ssdm name="sext_ln63_66"/></StgValue>
</operation>

<operation id="4212" st_id="134" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1768 %mul50_1_3 = fmul i32 %bitcast_ln72_121, i32 %input_fm_buffer_load_121

]]></Node>
<StgValue><ssdm name="mul50_1_3"/></StgValue>
</operation>

<operation id="4213" st_id="134" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1775 %mul50_2_3 = fmul i32 %bitcast_ln72_122, i32 %input_fm_buffer_load_122

]]></Node>
<StgValue><ssdm name="mul50_2_3"/></StgValue>
</operation>

<operation id="4214" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1780 %bitcast_ln72_123 = bitcast i32 %gmem_addr_125_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_123"/></StgValue>
</operation>

<operation id="4215" st_id="134" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1782 %mul50_3_3 = fmul i32 %bitcast_ln72_123, i32 %input_fm_buffer_load_123

]]></Node>
<StgValue><ssdm name="mul50_3_3"/></StgValue>
</operation>

<operation id="4216" st_id="134" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1786 %gmem_addr_126_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_126

]]></Node>
<StgValue><ssdm name="gmem_addr_126_read"/></StgValue>
</operation>

<operation id="4217" st_id="134" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1792 %gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>

<operation id="4218" st_id="134" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1799 %gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_128_req"/></StgValue>
</operation>

<operation id="4219" st_id="134" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1806 %gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_129_req"/></StgValue>
</operation>

<operation id="4220" st_id="134" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1815 %gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_130_req"/></StgValue>
</operation>

<operation id="4221" st_id="134" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1824 %gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_131_req"/></StgValue>
</operation>

<operation id="4222" st_id="134" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1833 %gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_132_req"/></StgValue>
</operation>

<operation id="4223" st_id="134" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1842 %gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_133_req"/></StgValue>
</operation>

<operation id="4224" st_id="134" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1851 %gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_134_req"/></StgValue>
</operation>

<operation id="4225" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1857 %add_ln72_101 = add i63 %sext_ln63_66, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_101"/></StgValue>
</operation>

<operation id="4226" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1858 %sext_ln72_105 = sext i63 %add_ln72_101

]]></Node>
<StgValue><ssdm name="sext_ln72_105"/></StgValue>
</operation>

<operation id="4227" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1859 %gmem_addr_135 = getelementptr i32 %gmem, i64 %sext_ln72_105

]]></Node>
<StgValue><ssdm name="gmem_addr_135"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="4228" st_id="135" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:450 %add57_6_0_3 = fadd i32 %add57_5_0_3, i32 %mul50_6_0_3

]]></Node>
<StgValue><ssdm name="add57_6_0_3"/></StgValue>
</operation>

<operation id="4229" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:1752 %sext_ln63_67 = sext i62 %trunc_ln63_29

]]></Node>
<StgValue><ssdm name="sext_ln63_67"/></StgValue>
</operation>

<operation id="4230" st_id="135" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1775 %mul50_2_3 = fmul i32 %bitcast_ln72_122, i32 %input_fm_buffer_load_122

]]></Node>
<StgValue><ssdm name="mul50_2_3"/></StgValue>
</operation>

<operation id="4231" st_id="135" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1782 %mul50_3_3 = fmul i32 %bitcast_ln72_123, i32 %input_fm_buffer_load_123

]]></Node>
<StgValue><ssdm name="mul50_3_3"/></StgValue>
</operation>

<operation id="4232" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1787 %bitcast_ln72_124 = bitcast i32 %gmem_addr_126_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_124"/></StgValue>
</operation>

<operation id="4233" st_id="135" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1789 %mul50_4_3 = fmul i32 %bitcast_ln72_124, i32 %input_fm_buffer_load_124

]]></Node>
<StgValue><ssdm name="mul50_4_3"/></StgValue>
</operation>

<operation id="4234" st_id="135" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1793 %gmem_addr_127_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_127

]]></Node>
<StgValue><ssdm name="gmem_addr_127_read"/></StgValue>
</operation>

<operation id="4235" st_id="135" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1799 %gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_128_req"/></StgValue>
</operation>

<operation id="4236" st_id="135" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1806 %gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_129_req"/></StgValue>
</operation>

<operation id="4237" st_id="135" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1815 %gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_130_req"/></StgValue>
</operation>

<operation id="4238" st_id="135" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1824 %gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_131_req"/></StgValue>
</operation>

<operation id="4239" st_id="135" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1833 %gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_132_req"/></StgValue>
</operation>

<operation id="4240" st_id="135" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1842 %gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_133_req"/></StgValue>
</operation>

<operation id="4241" st_id="135" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1851 %gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_134_req"/></StgValue>
</operation>

<operation id="4242" st_id="135" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1860 %gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_135_req"/></StgValue>
</operation>

<operation id="4243" st_id="135" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1866 %add_ln72_102 = add i63 %sext_ln63_67, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_102"/></StgValue>
</operation>

<operation id="4244" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1867 %sext_ln72_106 = sext i63 %add_ln72_102

]]></Node>
<StgValue><ssdm name="sext_ln72_106"/></StgValue>
</operation>

<operation id="4245" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1868 %gmem_addr_136 = getelementptr i32 %gmem, i64 %sext_ln72_106

]]></Node>
<StgValue><ssdm name="gmem_addr_136"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="4246" st_id="136" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:450 %add57_6_0_3 = fadd i32 %add57_5_0_3, i32 %mul50_6_0_3

]]></Node>
<StgValue><ssdm name="add57_6_0_3"/></StgValue>
</operation>

<operation id="4247" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:1755 %sext_ln72_99 = sext i62 %trunc_ln63_30

]]></Node>
<StgValue><ssdm name="sext_ln72_99"/></StgValue>
</operation>

<operation id="4248" st_id="136" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1782 %mul50_3_3 = fmul i32 %bitcast_ln72_123, i32 %input_fm_buffer_load_123

]]></Node>
<StgValue><ssdm name="mul50_3_3"/></StgValue>
</operation>

<operation id="4249" st_id="136" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1789 %mul50_4_3 = fmul i32 %bitcast_ln72_124, i32 %input_fm_buffer_load_124

]]></Node>
<StgValue><ssdm name="mul50_4_3"/></StgValue>
</operation>

<operation id="4250" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1794 %bitcast_ln72_125 = bitcast i32 %gmem_addr_127_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_125"/></StgValue>
</operation>

<operation id="4251" st_id="136" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1796 %mul50_5_3 = fmul i32 %bitcast_ln72_125, i32 %input_fm_buffer_load_125

]]></Node>
<StgValue><ssdm name="mul50_5_3"/></StgValue>
</operation>

<operation id="4252" st_id="136" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1800 %gmem_addr_128_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_128

]]></Node>
<StgValue><ssdm name="gmem_addr_128_read"/></StgValue>
</operation>

<operation id="4253" st_id="136" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1806 %gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_129_req"/></StgValue>
</operation>

<operation id="4254" st_id="136" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1815 %gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_130_req"/></StgValue>
</operation>

<operation id="4255" st_id="136" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1824 %gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_131_req"/></StgValue>
</operation>

<operation id="4256" st_id="136" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1833 %gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_132_req"/></StgValue>
</operation>

<operation id="4257" st_id="136" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1842 %gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_133_req"/></StgValue>
</operation>

<operation id="4258" st_id="136" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1851 %gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_134_req"/></StgValue>
</operation>

<operation id="4259" st_id="136" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1860 %gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_135_req"/></StgValue>
</operation>

<operation id="4260" st_id="136" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1869 %gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_136_req"/></StgValue>
</operation>

<operation id="4261" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1875 %add_ln72_103 = add i63 %sext_ln72_99, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_103"/></StgValue>
</operation>

<operation id="4262" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1876 %sext_ln72_107 = sext i63 %add_ln72_103

]]></Node>
<StgValue><ssdm name="sext_ln72_107"/></StgValue>
</operation>

<operation id="4263" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1877 %gmem_addr_137 = getelementptr i32 %gmem, i64 %sext_ln72_107

]]></Node>
<StgValue><ssdm name="gmem_addr_137"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="4264" st_id="137" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:450 %add57_6_0_3 = fadd i32 %add57_5_0_3, i32 %mul50_6_0_3

]]></Node>
<StgValue><ssdm name="add57_6_0_3"/></StgValue>
</operation>

<operation id="4265" st_id="137" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1789 %mul50_4_3 = fmul i32 %bitcast_ln72_124, i32 %input_fm_buffer_load_124

]]></Node>
<StgValue><ssdm name="mul50_4_3"/></StgValue>
</operation>

<operation id="4266" st_id="137" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1796 %mul50_5_3 = fmul i32 %bitcast_ln72_125, i32 %input_fm_buffer_load_125

]]></Node>
<StgValue><ssdm name="mul50_5_3"/></StgValue>
</operation>

<operation id="4267" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1801 %bitcast_ln72_126 = bitcast i32 %gmem_addr_128_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_126"/></StgValue>
</operation>

<operation id="4268" st_id="137" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1803 %mul50_6_3 = fmul i32 %bitcast_ln72_126, i32 %input_fm_buffer_load_126

]]></Node>
<StgValue><ssdm name="mul50_6_3"/></StgValue>
</operation>

<operation id="4269" st_id="137" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1807 %gmem_addr_129_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_129

]]></Node>
<StgValue><ssdm name="gmem_addr_129_read"/></StgValue>
</operation>

<operation id="4270" st_id="137" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1815 %gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_130_req"/></StgValue>
</operation>

<operation id="4271" st_id="137" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1824 %gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_131_req"/></StgValue>
</operation>

<operation id="4272" st_id="137" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1833 %gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_132_req"/></StgValue>
</operation>

<operation id="4273" st_id="137" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1842 %gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_133_req"/></StgValue>
</operation>

<operation id="4274" st_id="137" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1851 %gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_134_req"/></StgValue>
</operation>

<operation id="4275" st_id="137" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1860 %gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_135_req"/></StgValue>
</operation>

<operation id="4276" st_id="137" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1869 %gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_136_req"/></StgValue>
</operation>

<operation id="4277" st_id="137" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1878 %gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_137_req"/></StgValue>
</operation>

<operation id="4278" st_id="137" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1884 %add_ln72_104 = add i63 %sext_ln63_61, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_104"/></StgValue>
</operation>

<operation id="4279" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1885 %sext_ln72_108 = sext i63 %add_ln72_104

]]></Node>
<StgValue><ssdm name="sext_ln72_108"/></StgValue>
</operation>

<operation id="4280" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1886 %gmem_addr_138 = getelementptr i32 %gmem, i64 %sext_ln72_108

]]></Node>
<StgValue><ssdm name="gmem_addr_138"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="4281" st_id="138" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:459 %add57_7_0_3 = fadd i32 %add57_6_0_3, i32 %mul50_7_0_3

]]></Node>
<StgValue><ssdm name="add57_7_0_3"/></StgValue>
</operation>

<operation id="4282" st_id="138" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1796 %mul50_5_3 = fmul i32 %bitcast_ln72_125, i32 %input_fm_buffer_load_125

]]></Node>
<StgValue><ssdm name="mul50_5_3"/></StgValue>
</operation>

<operation id="4283" st_id="138" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1803 %mul50_6_3 = fmul i32 %bitcast_ln72_126, i32 %input_fm_buffer_load_126

]]></Node>
<StgValue><ssdm name="mul50_6_3"/></StgValue>
</operation>

<operation id="4284" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1808 %bitcast_ln72_127 = bitcast i32 %gmem_addr_129_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_127"/></StgValue>
</operation>

<operation id="4285" st_id="138" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1810 %mul50_7_3 = fmul i32 %bitcast_ln72_127, i32 %input_fm_buffer_load_127

]]></Node>
<StgValue><ssdm name="mul50_7_3"/></StgValue>
</operation>

<operation id="4286" st_id="138" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1816 %gmem_addr_130_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_130

]]></Node>
<StgValue><ssdm name="gmem_addr_130_read"/></StgValue>
</operation>

<operation id="4287" st_id="138" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1824 %gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_131_req"/></StgValue>
</operation>

<operation id="4288" st_id="138" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1833 %gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_132_req"/></StgValue>
</operation>

<operation id="4289" st_id="138" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1842 %gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_133_req"/></StgValue>
</operation>

<operation id="4290" st_id="138" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1851 %gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_134_req"/></StgValue>
</operation>

<operation id="4291" st_id="138" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1860 %gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_135_req"/></StgValue>
</operation>

<operation id="4292" st_id="138" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1869 %gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_136_req"/></StgValue>
</operation>

<operation id="4293" st_id="138" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1878 %gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_137_req"/></StgValue>
</operation>

<operation id="4294" st_id="138" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1887 %gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_138_req"/></StgValue>
</operation>

<operation id="4295" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1893 %add_ln72_105 = add i63 %sext_ln63_62, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_105"/></StgValue>
</operation>

<operation id="4296" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1894 %sext_ln72_109 = sext i63 %add_ln72_105

]]></Node>
<StgValue><ssdm name="sext_ln72_109"/></StgValue>
</operation>

<operation id="4297" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1895 %gmem_addr_139 = getelementptr i32 %gmem, i64 %sext_ln72_109

]]></Node>
<StgValue><ssdm name="gmem_addr_139"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="4298" st_id="139" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:459 %add57_7_0_3 = fadd i32 %add57_6_0_3, i32 %mul50_7_0_3

]]></Node>
<StgValue><ssdm name="add57_7_0_3"/></StgValue>
</operation>

<operation id="4299" st_id="139" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1803 %mul50_6_3 = fmul i32 %bitcast_ln72_126, i32 %input_fm_buffer_load_126

]]></Node>
<StgValue><ssdm name="mul50_6_3"/></StgValue>
</operation>

<operation id="4300" st_id="139" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1810 %mul50_7_3 = fmul i32 %bitcast_ln72_127, i32 %input_fm_buffer_load_127

]]></Node>
<StgValue><ssdm name="mul50_7_3"/></StgValue>
</operation>

<operation id="4301" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1817 %bitcast_ln72_128 = bitcast i32 %gmem_addr_130_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_128"/></StgValue>
</operation>

<operation id="4302" st_id="139" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1819 %mul_3_1 = fmul i32 %bitcast_ln72_128, i32 %input_fm_buffer_load_128

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="4303" st_id="139" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1825 %gmem_addr_131_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_131

]]></Node>
<StgValue><ssdm name="gmem_addr_131_read"/></StgValue>
</operation>

<operation id="4304" st_id="139" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1833 %gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_132_req"/></StgValue>
</operation>

<operation id="4305" st_id="139" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1842 %gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_133_req"/></StgValue>
</operation>

<operation id="4306" st_id="139" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1851 %gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_134_req"/></StgValue>
</operation>

<operation id="4307" st_id="139" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1860 %gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_135_req"/></StgValue>
</operation>

<operation id="4308" st_id="139" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1869 %gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_136_req"/></StgValue>
</operation>

<operation id="4309" st_id="139" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1878 %gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_137_req"/></StgValue>
</operation>

<operation id="4310" st_id="139" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1887 %gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_138_req"/></StgValue>
</operation>

<operation id="4311" st_id="139" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1896 %gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_139_req"/></StgValue>
</operation>

<operation id="4312" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1902 %add_ln72_106 = add i63 %sext_ln63_63, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_106"/></StgValue>
</operation>

<operation id="4313" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1903 %sext_ln72_110 = sext i63 %add_ln72_106

]]></Node>
<StgValue><ssdm name="sext_ln72_110"/></StgValue>
</operation>

<operation id="4314" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1904 %gmem_addr_140 = getelementptr i32 %gmem, i64 %sext_ln72_110

]]></Node>
<StgValue><ssdm name="gmem_addr_140"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="4315" st_id="140" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:459 %add57_7_0_3 = fadd i32 %add57_6_0_3, i32 %mul50_7_0_3

]]></Node>
<StgValue><ssdm name="add57_7_0_3"/></StgValue>
</operation>

<operation id="4316" st_id="140" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1810 %mul50_7_3 = fmul i32 %bitcast_ln72_127, i32 %input_fm_buffer_load_127

]]></Node>
<StgValue><ssdm name="mul50_7_3"/></StgValue>
</operation>

<operation id="4317" st_id="140" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1819 %mul_3_1 = fmul i32 %bitcast_ln72_128, i32 %input_fm_buffer_load_128

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="4318" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1826 %bitcast_ln72_129 = bitcast i32 %gmem_addr_131_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_129"/></StgValue>
</operation>

<operation id="4319" st_id="140" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1828 %mul50_1_3_1 = fmul i32 %bitcast_ln72_129, i32 %input_fm_buffer_load_129

]]></Node>
<StgValue><ssdm name="mul50_1_3_1"/></StgValue>
</operation>

<operation id="4320" st_id="140" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1834 %gmem_addr_132_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_132

]]></Node>
<StgValue><ssdm name="gmem_addr_132_read"/></StgValue>
</operation>

<operation id="4321" st_id="140" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1842 %gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_133_req"/></StgValue>
</operation>

<operation id="4322" st_id="140" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1851 %gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_134_req"/></StgValue>
</operation>

<operation id="4323" st_id="140" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1860 %gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_135_req"/></StgValue>
</operation>

<operation id="4324" st_id="140" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1869 %gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_136_req"/></StgValue>
</operation>

<operation id="4325" st_id="140" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1878 %gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_137_req"/></StgValue>
</operation>

<operation id="4326" st_id="140" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1887 %gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_138_req"/></StgValue>
</operation>

<operation id="4327" st_id="140" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1896 %gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_139_req"/></StgValue>
</operation>

<operation id="4328" st_id="140" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1905 %gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_140_req"/></StgValue>
</operation>

<operation id="4329" st_id="140" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1911 %add_ln72_107 = add i63 %sext_ln63_64, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_107"/></StgValue>
</operation>

<operation id="4330" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1912 %sext_ln72_111 = sext i63 %add_ln72_107

]]></Node>
<StgValue><ssdm name="sext_ln72_111"/></StgValue>
</operation>

<operation id="4331" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1913 %gmem_addr_141 = getelementptr i32 %gmem, i64 %sext_ln72_111

]]></Node>
<StgValue><ssdm name="gmem_addr_141"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="4332" st_id="141" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:459 %add57_7_0_3 = fadd i32 %add57_6_0_3, i32 %mul50_7_0_3

]]></Node>
<StgValue><ssdm name="add57_7_0_3"/></StgValue>
</operation>

<operation id="4333" st_id="141" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1819 %mul_3_1 = fmul i32 %bitcast_ln72_128, i32 %input_fm_buffer_load_128

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="4334" st_id="141" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1828 %mul50_1_3_1 = fmul i32 %bitcast_ln72_129, i32 %input_fm_buffer_load_129

]]></Node>
<StgValue><ssdm name="mul50_1_3_1"/></StgValue>
</operation>

<operation id="4335" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1835 %bitcast_ln72_130 = bitcast i32 %gmem_addr_132_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_130"/></StgValue>
</operation>

<operation id="4336" st_id="141" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1837 %mul50_2_3_1 = fmul i32 %bitcast_ln72_130, i32 %input_fm_buffer_load_130

]]></Node>
<StgValue><ssdm name="mul50_2_3_1"/></StgValue>
</operation>

<operation id="4337" st_id="141" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1843 %gmem_addr_133_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_133

]]></Node>
<StgValue><ssdm name="gmem_addr_133_read"/></StgValue>
</operation>

<operation id="4338" st_id="141" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1851 %gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_134_req"/></StgValue>
</operation>

<operation id="4339" st_id="141" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1860 %gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_135_req"/></StgValue>
</operation>

<operation id="4340" st_id="141" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1869 %gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_136_req"/></StgValue>
</operation>

<operation id="4341" st_id="141" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1878 %gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_137_req"/></StgValue>
</operation>

<operation id="4342" st_id="141" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1887 %gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_138_req"/></StgValue>
</operation>

<operation id="4343" st_id="141" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1896 %gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_139_req"/></StgValue>
</operation>

<operation id="4344" st_id="141" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1905 %gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_140_req"/></StgValue>
</operation>

<operation id="4345" st_id="141" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1914 %gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_141_req"/></StgValue>
</operation>

<operation id="4346" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1920 %add_ln72_108 = add i63 %sext_ln63_65, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_108"/></StgValue>
</operation>

<operation id="4347" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1921 %sext_ln72_112 = sext i63 %add_ln72_108

]]></Node>
<StgValue><ssdm name="sext_ln72_112"/></StgValue>
</operation>

<operation id="4348" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1922 %gmem_addr_142 = getelementptr i32 %gmem, i64 %sext_ln72_112

]]></Node>
<StgValue><ssdm name="gmem_addr_142"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="4349" st_id="142" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:497 %add_0_4 = fadd i32 %add57_7_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="add_0_4"/></StgValue>
</operation>

<operation id="4350" st_id="142" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1828 %mul50_1_3_1 = fmul i32 %bitcast_ln72_129, i32 %input_fm_buffer_load_129

]]></Node>
<StgValue><ssdm name="mul50_1_3_1"/></StgValue>
</operation>

<operation id="4351" st_id="142" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1837 %mul50_2_3_1 = fmul i32 %bitcast_ln72_130, i32 %input_fm_buffer_load_130

]]></Node>
<StgValue><ssdm name="mul50_2_3_1"/></StgValue>
</operation>

<operation id="4352" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1844 %bitcast_ln72_131 = bitcast i32 %gmem_addr_133_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_131"/></StgValue>
</operation>

<operation id="4353" st_id="142" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1846 %mul50_3_3_1 = fmul i32 %bitcast_ln72_131, i32 %input_fm_buffer_load_131

]]></Node>
<StgValue><ssdm name="mul50_3_3_1"/></StgValue>
</operation>

<operation id="4354" st_id="142" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1852 %gmem_addr_134_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_134

]]></Node>
<StgValue><ssdm name="gmem_addr_134_read"/></StgValue>
</operation>

<operation id="4355" st_id="142" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1860 %gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_135_req"/></StgValue>
</operation>

<operation id="4356" st_id="142" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1869 %gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_136_req"/></StgValue>
</operation>

<operation id="4357" st_id="142" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1878 %gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_137_req"/></StgValue>
</operation>

<operation id="4358" st_id="142" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1887 %gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_138_req"/></StgValue>
</operation>

<operation id="4359" st_id="142" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1896 %gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_139_req"/></StgValue>
</operation>

<operation id="4360" st_id="142" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1905 %gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_140_req"/></StgValue>
</operation>

<operation id="4361" st_id="142" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1914 %gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_141_req"/></StgValue>
</operation>

<operation id="4362" st_id="142" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1923 %gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_142_req"/></StgValue>
</operation>

<operation id="4363" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1929 %add_ln72_109 = add i63 %sext_ln63_66, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_109"/></StgValue>
</operation>

<operation id="4364" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1930 %sext_ln72_113 = sext i63 %add_ln72_109

]]></Node>
<StgValue><ssdm name="sext_ln72_113"/></StgValue>
</operation>

<operation id="4365" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1931 %gmem_addr_143 = getelementptr i32 %gmem, i64 %sext_ln72_113

]]></Node>
<StgValue><ssdm name="gmem_addr_143"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="4366" st_id="143" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:497 %add_0_4 = fadd i32 %add57_7_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="add_0_4"/></StgValue>
</operation>

<operation id="4367" st_id="143" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1837 %mul50_2_3_1 = fmul i32 %bitcast_ln72_130, i32 %input_fm_buffer_load_130

]]></Node>
<StgValue><ssdm name="mul50_2_3_1"/></StgValue>
</operation>

<operation id="4368" st_id="143" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1846 %mul50_3_3_1 = fmul i32 %bitcast_ln72_131, i32 %input_fm_buffer_load_131

]]></Node>
<StgValue><ssdm name="mul50_3_3_1"/></StgValue>
</operation>

<operation id="4369" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1853 %bitcast_ln72_132 = bitcast i32 %gmem_addr_134_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_132"/></StgValue>
</operation>

<operation id="4370" st_id="143" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1855 %mul50_4_3_1 = fmul i32 %bitcast_ln72_132, i32 %input_fm_buffer_load_132

]]></Node>
<StgValue><ssdm name="mul50_4_3_1"/></StgValue>
</operation>

<operation id="4371" st_id="143" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1861 %gmem_addr_135_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_135

]]></Node>
<StgValue><ssdm name="gmem_addr_135_read"/></StgValue>
</operation>

<operation id="4372" st_id="143" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1869 %gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_136_req"/></StgValue>
</operation>

<operation id="4373" st_id="143" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1878 %gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_137_req"/></StgValue>
</operation>

<operation id="4374" st_id="143" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1887 %gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_138_req"/></StgValue>
</operation>

<operation id="4375" st_id="143" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1896 %gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_139_req"/></StgValue>
</operation>

<operation id="4376" st_id="143" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1905 %gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_140_req"/></StgValue>
</operation>

<operation id="4377" st_id="143" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1914 %gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_141_req"/></StgValue>
</operation>

<operation id="4378" st_id="143" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1923 %gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_142_req"/></StgValue>
</operation>

<operation id="4379" st_id="143" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1932 %gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_143_req"/></StgValue>
</operation>

<operation id="4380" st_id="143" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1938 %add_ln72_110 = add i63 %sext_ln63_67, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_110"/></StgValue>
</operation>

<operation id="4381" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1939 %sext_ln72_114 = sext i63 %add_ln72_110

]]></Node>
<StgValue><ssdm name="sext_ln72_114"/></StgValue>
</operation>

<operation id="4382" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1940 %gmem_addr_144 = getelementptr i32 %gmem, i64 %sext_ln72_114

]]></Node>
<StgValue><ssdm name="gmem_addr_144"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="4383" st_id="144" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:497 %add_0_4 = fadd i32 %add57_7_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="add_0_4"/></StgValue>
</operation>

<operation id="4384" st_id="144" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1846 %mul50_3_3_1 = fmul i32 %bitcast_ln72_131, i32 %input_fm_buffer_load_131

]]></Node>
<StgValue><ssdm name="mul50_3_3_1"/></StgValue>
</operation>

<operation id="4385" st_id="144" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1855 %mul50_4_3_1 = fmul i32 %bitcast_ln72_132, i32 %input_fm_buffer_load_132

]]></Node>
<StgValue><ssdm name="mul50_4_3_1"/></StgValue>
</operation>

<operation id="4386" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1862 %bitcast_ln72_133 = bitcast i32 %gmem_addr_135_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_133"/></StgValue>
</operation>

<operation id="4387" st_id="144" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1864 %mul50_5_3_1 = fmul i32 %bitcast_ln72_133, i32 %input_fm_buffer_load_133

]]></Node>
<StgValue><ssdm name="mul50_5_3_1"/></StgValue>
</operation>

<operation id="4388" st_id="144" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1870 %gmem_addr_136_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_136

]]></Node>
<StgValue><ssdm name="gmem_addr_136_read"/></StgValue>
</operation>

<operation id="4389" st_id="144" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1878 %gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_137_req"/></StgValue>
</operation>

<operation id="4390" st_id="144" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1887 %gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_138_req"/></StgValue>
</operation>

<operation id="4391" st_id="144" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1896 %gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_139_req"/></StgValue>
</operation>

<operation id="4392" st_id="144" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1905 %gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_140_req"/></StgValue>
</operation>

<operation id="4393" st_id="144" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1914 %gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_141_req"/></StgValue>
</operation>

<operation id="4394" st_id="144" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1923 %gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_142_req"/></StgValue>
</operation>

<operation id="4395" st_id="144" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1932 %gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_143_req"/></StgValue>
</operation>

<operation id="4396" st_id="144" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1941 %gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_144_req"/></StgValue>
</operation>

<operation id="4397" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1947 %add_ln72_111 = add i63 %sext_ln72_99, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_111"/></StgValue>
</operation>

<operation id="4398" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1948 %sext_ln72_115 = sext i63 %add_ln72_111

]]></Node>
<StgValue><ssdm name="sext_ln72_115"/></StgValue>
</operation>

<operation id="4399" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1949 %gmem_addr_145 = getelementptr i32 %gmem, i64 %sext_ln72_115

]]></Node>
<StgValue><ssdm name="gmem_addr_145"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="4400" st_id="145" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:497 %add_0_4 = fadd i32 %add57_7_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="add_0_4"/></StgValue>
</operation>

<operation id="4401" st_id="145" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1855 %mul50_4_3_1 = fmul i32 %bitcast_ln72_132, i32 %input_fm_buffer_load_132

]]></Node>
<StgValue><ssdm name="mul50_4_3_1"/></StgValue>
</operation>

<operation id="4402" st_id="145" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1864 %mul50_5_3_1 = fmul i32 %bitcast_ln72_133, i32 %input_fm_buffer_load_133

]]></Node>
<StgValue><ssdm name="mul50_5_3_1"/></StgValue>
</operation>

<operation id="4403" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1871 %bitcast_ln72_134 = bitcast i32 %gmem_addr_136_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_134"/></StgValue>
</operation>

<operation id="4404" st_id="145" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1873 %mul50_6_3_1 = fmul i32 %bitcast_ln72_134, i32 %input_fm_buffer_load_134

]]></Node>
<StgValue><ssdm name="mul50_6_3_1"/></StgValue>
</operation>

<operation id="4405" st_id="145" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1879 %gmem_addr_137_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_137

]]></Node>
<StgValue><ssdm name="gmem_addr_137_read"/></StgValue>
</operation>

<operation id="4406" st_id="145" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1887 %gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_138_req"/></StgValue>
</operation>

<operation id="4407" st_id="145" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1896 %gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_139_req"/></StgValue>
</operation>

<operation id="4408" st_id="145" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1905 %gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_140_req"/></StgValue>
</operation>

<operation id="4409" st_id="145" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1914 %gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_141_req"/></StgValue>
</operation>

<operation id="4410" st_id="145" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1923 %gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_142_req"/></StgValue>
</operation>

<operation id="4411" st_id="145" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1932 %gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_143_req"/></StgValue>
</operation>

<operation id="4412" st_id="145" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1941 %gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_144_req"/></StgValue>
</operation>

<operation id="4413" st_id="145" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1950 %gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_145_req"/></StgValue>
</operation>

<operation id="4414" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1956 %add_ln72_112 = add i63 %sext_ln63_61, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_112"/></StgValue>
</operation>

<operation id="4415" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1957 %sext_ln72_116 = sext i63 %add_ln72_112

]]></Node>
<StgValue><ssdm name="sext_ln72_116"/></StgValue>
</operation>

<operation id="4416" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1958 %gmem_addr_146 = getelementptr i32 %gmem, i64 %sext_ln72_116

]]></Node>
<StgValue><ssdm name="gmem_addr_146"/></StgValue>
</operation>

<operation id="4417" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2028 %add_ln72_120 = add i63 %sext_ln63_61, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_120"/></StgValue>
</operation>

<operation id="4418" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2029 %sext_ln72_124 = sext i63 %add_ln72_120

]]></Node>
<StgValue><ssdm name="sext_ln72_124"/></StgValue>
</operation>

<operation id="4419" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2030 %gmem_addr_154 = getelementptr i32 %gmem, i64 %sext_ln72_124

]]></Node>
<StgValue><ssdm name="gmem_addr_154"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="4420" st_id="146" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:506 %add57_1_0_4 = fadd i32 %add_0_4, i32 %mul50_1_0_4

]]></Node>
<StgValue><ssdm name="add57_1_0_4"/></StgValue>
</operation>

<operation id="4421" st_id="146" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1864 %mul50_5_3_1 = fmul i32 %bitcast_ln72_133, i32 %input_fm_buffer_load_133

]]></Node>
<StgValue><ssdm name="mul50_5_3_1"/></StgValue>
</operation>

<operation id="4422" st_id="146" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1873 %mul50_6_3_1 = fmul i32 %bitcast_ln72_134, i32 %input_fm_buffer_load_134

]]></Node>
<StgValue><ssdm name="mul50_6_3_1"/></StgValue>
</operation>

<operation id="4423" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1880 %bitcast_ln72_135 = bitcast i32 %gmem_addr_137_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_135"/></StgValue>
</operation>

<operation id="4424" st_id="146" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1882 %mul50_7_3_1 = fmul i32 %bitcast_ln72_135, i32 %input_fm_buffer_load_135

]]></Node>
<StgValue><ssdm name="mul50_7_3_1"/></StgValue>
</operation>

<operation id="4425" st_id="146" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1888 %gmem_addr_138_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_138

]]></Node>
<StgValue><ssdm name="gmem_addr_138_read"/></StgValue>
</operation>

<operation id="4426" st_id="146" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1896 %gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_139_req"/></StgValue>
</operation>

<operation id="4427" st_id="146" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1905 %gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_140_req"/></StgValue>
</operation>

<operation id="4428" st_id="146" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1914 %gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_141_req"/></StgValue>
</operation>

<operation id="4429" st_id="146" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1923 %gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_142_req"/></StgValue>
</operation>

<operation id="4430" st_id="146" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1932 %gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_143_req"/></StgValue>
</operation>

<operation id="4431" st_id="146" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1941 %gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_144_req"/></StgValue>
</operation>

<operation id="4432" st_id="146" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1950 %gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_145_req"/></StgValue>
</operation>

<operation id="4433" st_id="146" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1959 %gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_146_req"/></StgValue>
</operation>

<operation id="4434" st_id="146" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1965 %add_ln72_113 = add i63 %sext_ln63_62, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_113"/></StgValue>
</operation>

<operation id="4435" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1966 %sext_ln72_117 = sext i63 %add_ln72_113

]]></Node>
<StgValue><ssdm name="sext_ln72_117"/></StgValue>
</operation>

<operation id="4436" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1967 %gmem_addr_147 = getelementptr i32 %gmem, i64 %sext_ln72_117

]]></Node>
<StgValue><ssdm name="gmem_addr_147"/></StgValue>
</operation>

<operation id="4437" st_id="146" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2037 %add_ln72_121 = add i63 %sext_ln63_62, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_121"/></StgValue>
</operation>

<operation id="4438" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2038 %sext_ln72_125 = sext i63 %add_ln72_121

]]></Node>
<StgValue><ssdm name="sext_ln72_125"/></StgValue>
</operation>

<operation id="4439" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2039 %gmem_addr_155 = getelementptr i32 %gmem, i64 %sext_ln72_125

]]></Node>
<StgValue><ssdm name="gmem_addr_155"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="4440" st_id="147" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:506 %add57_1_0_4 = fadd i32 %add_0_4, i32 %mul50_1_0_4

]]></Node>
<StgValue><ssdm name="add57_1_0_4"/></StgValue>
</operation>

<operation id="4441" st_id="147" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1873 %mul50_6_3_1 = fmul i32 %bitcast_ln72_134, i32 %input_fm_buffer_load_134

]]></Node>
<StgValue><ssdm name="mul50_6_3_1"/></StgValue>
</operation>

<operation id="4442" st_id="147" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1882 %mul50_7_3_1 = fmul i32 %bitcast_ln72_135, i32 %input_fm_buffer_load_135

]]></Node>
<StgValue><ssdm name="mul50_7_3_1"/></StgValue>
</operation>

<operation id="4443" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1889 %bitcast_ln72_136 = bitcast i32 %gmem_addr_138_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_136"/></StgValue>
</operation>

<operation id="4444" st_id="147" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1891 %mul_3_2 = fmul i32 %bitcast_ln72_136, i32 %input_fm_buffer_load_136

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="4445" st_id="147" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1897 %gmem_addr_139_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_139

]]></Node>
<StgValue><ssdm name="gmem_addr_139_read"/></StgValue>
</operation>

<operation id="4446" st_id="147" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1905 %gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_140_req"/></StgValue>
</operation>

<operation id="4447" st_id="147" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1914 %gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_141_req"/></StgValue>
</operation>

<operation id="4448" st_id="147" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1923 %gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_142_req"/></StgValue>
</operation>

<operation id="4449" st_id="147" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1932 %gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_143_req"/></StgValue>
</operation>

<operation id="4450" st_id="147" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1941 %gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_144_req"/></StgValue>
</operation>

<operation id="4451" st_id="147" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1950 %gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_145_req"/></StgValue>
</operation>

<operation id="4452" st_id="147" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1959 %gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_146_req"/></StgValue>
</operation>

<operation id="4453" st_id="147" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1968 %gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_147_req"/></StgValue>
</operation>

<operation id="4454" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1974 %add_ln72_114 = add i63 %sext_ln63_63, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_114"/></StgValue>
</operation>

<operation id="4455" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1975 %sext_ln72_118 = sext i63 %add_ln72_114

]]></Node>
<StgValue><ssdm name="sext_ln72_118"/></StgValue>
</operation>

<operation id="4456" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1976 %gmem_addr_148 = getelementptr i32 %gmem, i64 %sext_ln72_118

]]></Node>
<StgValue><ssdm name="gmem_addr_148"/></StgValue>
</operation>

<operation id="4457" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2046 %add_ln72_122 = add i63 %sext_ln63_63, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_122"/></StgValue>
</operation>

<operation id="4458" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2047 %sext_ln72_126 = sext i63 %add_ln72_122

]]></Node>
<StgValue><ssdm name="sext_ln72_126"/></StgValue>
</operation>

<operation id="4459" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2048 %gmem_addr_156 = getelementptr i32 %gmem, i64 %sext_ln72_126

]]></Node>
<StgValue><ssdm name="gmem_addr_156"/></StgValue>
</operation>
</state>

<state id="148" st_id="149">

<operation id="4460" st_id="148" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:506 %add57_1_0_4 = fadd i32 %add_0_4, i32 %mul50_1_0_4

]]></Node>
<StgValue><ssdm name="add57_1_0_4"/></StgValue>
</operation>

<operation id="4461" st_id="148" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1882 %mul50_7_3_1 = fmul i32 %bitcast_ln72_135, i32 %input_fm_buffer_load_135

]]></Node>
<StgValue><ssdm name="mul50_7_3_1"/></StgValue>
</operation>

<operation id="4462" st_id="148" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1891 %mul_3_2 = fmul i32 %bitcast_ln72_136, i32 %input_fm_buffer_load_136

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="4463" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1898 %bitcast_ln72_137 = bitcast i32 %gmem_addr_139_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_137"/></StgValue>
</operation>

<operation id="4464" st_id="148" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1900 %mul50_1_3_2 = fmul i32 %bitcast_ln72_137, i32 %input_fm_buffer_load_137

]]></Node>
<StgValue><ssdm name="mul50_1_3_2"/></StgValue>
</operation>

<operation id="4465" st_id="148" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1906 %gmem_addr_140_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_140

]]></Node>
<StgValue><ssdm name="gmem_addr_140_read"/></StgValue>
</operation>

<operation id="4466" st_id="148" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1914 %gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_141_req"/></StgValue>
</operation>

<operation id="4467" st_id="148" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1923 %gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_142_req"/></StgValue>
</operation>

<operation id="4468" st_id="148" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1932 %gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_143_req"/></StgValue>
</operation>

<operation id="4469" st_id="148" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1941 %gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_144_req"/></StgValue>
</operation>

<operation id="4470" st_id="148" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1950 %gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_145_req"/></StgValue>
</operation>

<operation id="4471" st_id="148" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1959 %gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_146_req"/></StgValue>
</operation>

<operation id="4472" st_id="148" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1968 %gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_147_req"/></StgValue>
</operation>

<operation id="4473" st_id="148" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1977 %gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_148_req"/></StgValue>
</operation>

<operation id="4474" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1983 %add_ln72_115 = add i63 %sext_ln63_64, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_115"/></StgValue>
</operation>

<operation id="4475" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1984 %sext_ln72_119 = sext i63 %add_ln72_115

]]></Node>
<StgValue><ssdm name="sext_ln72_119"/></StgValue>
</operation>

<operation id="4476" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1985 %gmem_addr_149 = getelementptr i32 %gmem, i64 %sext_ln72_119

]]></Node>
<StgValue><ssdm name="gmem_addr_149"/></StgValue>
</operation>

<operation id="4477" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2055 %add_ln72_123 = add i63 %sext_ln63_64, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_123"/></StgValue>
</operation>

<operation id="4478" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2056 %sext_ln72_127 = sext i63 %add_ln72_123

]]></Node>
<StgValue><ssdm name="sext_ln72_127"/></StgValue>
</operation>

<operation id="4479" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2057 %gmem_addr_157 = getelementptr i32 %gmem, i64 %sext_ln72_127

]]></Node>
<StgValue><ssdm name="gmem_addr_157"/></StgValue>
</operation>
</state>

<state id="149" st_id="150">

<operation id="4480" st_id="149" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:506 %add57_1_0_4 = fadd i32 %add_0_4, i32 %mul50_1_0_4

]]></Node>
<StgValue><ssdm name="add57_1_0_4"/></StgValue>
</operation>

<operation id="4481" st_id="149" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1891 %mul_3_2 = fmul i32 %bitcast_ln72_136, i32 %input_fm_buffer_load_136

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="4482" st_id="149" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1900 %mul50_1_3_2 = fmul i32 %bitcast_ln72_137, i32 %input_fm_buffer_load_137

]]></Node>
<StgValue><ssdm name="mul50_1_3_2"/></StgValue>
</operation>

<operation id="4483" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1907 %bitcast_ln72_138 = bitcast i32 %gmem_addr_140_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_138"/></StgValue>
</operation>

<operation id="4484" st_id="149" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1909 %mul50_2_3_2 = fmul i32 %bitcast_ln72_138, i32 %input_fm_buffer_load_138

]]></Node>
<StgValue><ssdm name="mul50_2_3_2"/></StgValue>
</operation>

<operation id="4485" st_id="149" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1915 %gmem_addr_141_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_141

]]></Node>
<StgValue><ssdm name="gmem_addr_141_read"/></StgValue>
</operation>

<operation id="4486" st_id="149" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1923 %gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_142_req"/></StgValue>
</operation>

<operation id="4487" st_id="149" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1932 %gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_143_req"/></StgValue>
</operation>

<operation id="4488" st_id="149" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1941 %gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_144_req"/></StgValue>
</operation>

<operation id="4489" st_id="149" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1950 %gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_145_req"/></StgValue>
</operation>

<operation id="4490" st_id="149" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1959 %gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_146_req"/></StgValue>
</operation>

<operation id="4491" st_id="149" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1968 %gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_147_req"/></StgValue>
</operation>

<operation id="4492" st_id="149" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1977 %gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_148_req"/></StgValue>
</operation>

<operation id="4493" st_id="149" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1986 %gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_149_req"/></StgValue>
</operation>

<operation id="4494" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:1992 %add_ln72_116 = add i63 %sext_ln63_65, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_116"/></StgValue>
</operation>

<operation id="4495" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:1993 %sext_ln72_120 = sext i63 %add_ln72_116

]]></Node>
<StgValue><ssdm name="sext_ln72_120"/></StgValue>
</operation>

<operation id="4496" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:1994 %gmem_addr_150 = getelementptr i32 %gmem, i64 %sext_ln72_120

]]></Node>
<StgValue><ssdm name="gmem_addr_150"/></StgValue>
</operation>

<operation id="4497" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2064 %add_ln72_124 = add i63 %sext_ln63_65, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_124"/></StgValue>
</operation>

<operation id="4498" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2065 %sext_ln72_128 = sext i63 %add_ln72_124

]]></Node>
<StgValue><ssdm name="sext_ln72_128"/></StgValue>
</operation>

<operation id="4499" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2066 %gmem_addr_158 = getelementptr i32 %gmem, i64 %sext_ln72_128

]]></Node>
<StgValue><ssdm name="gmem_addr_158"/></StgValue>
</operation>
</state>

<state id="150" st_id="151">

<operation id="4500" st_id="150" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:515 %add57_2_0_4 = fadd i32 %add57_1_0_4, i32 %mul50_2_0_4

]]></Node>
<StgValue><ssdm name="add57_2_0_4"/></StgValue>
</operation>

<operation id="4501" st_id="150" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1900 %mul50_1_3_2 = fmul i32 %bitcast_ln72_137, i32 %input_fm_buffer_load_137

]]></Node>
<StgValue><ssdm name="mul50_1_3_2"/></StgValue>
</operation>

<operation id="4502" st_id="150" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1909 %mul50_2_3_2 = fmul i32 %bitcast_ln72_138, i32 %input_fm_buffer_load_138

]]></Node>
<StgValue><ssdm name="mul50_2_3_2"/></StgValue>
</operation>

<operation id="4503" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1916 %bitcast_ln72_139 = bitcast i32 %gmem_addr_141_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_139"/></StgValue>
</operation>

<operation id="4504" st_id="150" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1918 %mul50_3_3_2 = fmul i32 %bitcast_ln72_139, i32 %input_fm_buffer_load_139

]]></Node>
<StgValue><ssdm name="mul50_3_3_2"/></StgValue>
</operation>

<operation id="4505" st_id="150" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1924 %gmem_addr_142_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_142

]]></Node>
<StgValue><ssdm name="gmem_addr_142_read"/></StgValue>
</operation>

<operation id="4506" st_id="150" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1932 %gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_143_req"/></StgValue>
</operation>

<operation id="4507" st_id="150" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1941 %gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_144_req"/></StgValue>
</operation>

<operation id="4508" st_id="150" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1950 %gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_145_req"/></StgValue>
</operation>

<operation id="4509" st_id="150" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1959 %gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_146_req"/></StgValue>
</operation>

<operation id="4510" st_id="150" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1968 %gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_147_req"/></StgValue>
</operation>

<operation id="4511" st_id="150" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1977 %gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_148_req"/></StgValue>
</operation>

<operation id="4512" st_id="150" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1986 %gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_149_req"/></StgValue>
</operation>

<operation id="4513" st_id="150" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1995 %gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_150_req"/></StgValue>
</operation>

<operation id="4514" st_id="150" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2001 %add_ln72_117 = add i63 %sext_ln63_66, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_117"/></StgValue>
</operation>

<operation id="4515" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2002 %sext_ln72_121 = sext i63 %add_ln72_117

]]></Node>
<StgValue><ssdm name="sext_ln72_121"/></StgValue>
</operation>

<operation id="4516" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2003 %gmem_addr_151 = getelementptr i32 %gmem, i64 %sext_ln72_121

]]></Node>
<StgValue><ssdm name="gmem_addr_151"/></StgValue>
</operation>

<operation id="4517" st_id="150" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2073 %add_ln72_125 = add i63 %sext_ln63_66, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_125"/></StgValue>
</operation>

<operation id="4518" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2074 %sext_ln72_129 = sext i63 %add_ln72_125

]]></Node>
<StgValue><ssdm name="sext_ln72_129"/></StgValue>
</operation>

<operation id="4519" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2075 %gmem_addr_159 = getelementptr i32 %gmem, i64 %sext_ln72_129

]]></Node>
<StgValue><ssdm name="gmem_addr_159"/></StgValue>
</operation>
</state>

<state id="151" st_id="152">

<operation id="4520" st_id="151" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:515 %add57_2_0_4 = fadd i32 %add57_1_0_4, i32 %mul50_2_0_4

]]></Node>
<StgValue><ssdm name="add57_2_0_4"/></StgValue>
</operation>

<operation id="4521" st_id="151" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1909 %mul50_2_3_2 = fmul i32 %bitcast_ln72_138, i32 %input_fm_buffer_load_138

]]></Node>
<StgValue><ssdm name="mul50_2_3_2"/></StgValue>
</operation>

<operation id="4522" st_id="151" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1918 %mul50_3_3_2 = fmul i32 %bitcast_ln72_139, i32 %input_fm_buffer_load_139

]]></Node>
<StgValue><ssdm name="mul50_3_3_2"/></StgValue>
</operation>

<operation id="4523" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1925 %bitcast_ln72_140 = bitcast i32 %gmem_addr_142_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_140"/></StgValue>
</operation>

<operation id="4524" st_id="151" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1927 %mul50_4_3_2 = fmul i32 %bitcast_ln72_140, i32 %input_fm_buffer_load_140

]]></Node>
<StgValue><ssdm name="mul50_4_3_2"/></StgValue>
</operation>

<operation id="4525" st_id="151" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1933 %gmem_addr_143_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_143

]]></Node>
<StgValue><ssdm name="gmem_addr_143_read"/></StgValue>
</operation>

<operation id="4526" st_id="151" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1941 %gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_144_req"/></StgValue>
</operation>

<operation id="4527" st_id="151" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1950 %gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_145_req"/></StgValue>
</operation>

<operation id="4528" st_id="151" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1959 %gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_146_req"/></StgValue>
</operation>

<operation id="4529" st_id="151" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1968 %gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_147_req"/></StgValue>
</operation>

<operation id="4530" st_id="151" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1977 %gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_148_req"/></StgValue>
</operation>

<operation id="4531" st_id="151" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1986 %gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_149_req"/></StgValue>
</operation>

<operation id="4532" st_id="151" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1995 %gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_150_req"/></StgValue>
</operation>

<operation id="4533" st_id="151" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2004 %gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_151_req"/></StgValue>
</operation>

<operation id="4534" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2010 %add_ln72_118 = add i63 %sext_ln63_67, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_118"/></StgValue>
</operation>

<operation id="4535" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2011 %sext_ln72_122 = sext i63 %add_ln72_118

]]></Node>
<StgValue><ssdm name="sext_ln72_122"/></StgValue>
</operation>

<operation id="4536" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2012 %gmem_addr_152 = getelementptr i32 %gmem, i64 %sext_ln72_122

]]></Node>
<StgValue><ssdm name="gmem_addr_152"/></StgValue>
</operation>

<operation id="4537" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2082 %add_ln72_126 = add i63 %sext_ln63_67, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_126"/></StgValue>
</operation>

<operation id="4538" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2083 %sext_ln72_130 = sext i63 %add_ln72_126

]]></Node>
<StgValue><ssdm name="sext_ln72_130"/></StgValue>
</operation>

<operation id="4539" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2084 %gmem_addr_160 = getelementptr i32 %gmem, i64 %sext_ln72_130

]]></Node>
<StgValue><ssdm name="gmem_addr_160"/></StgValue>
</operation>
</state>

<state id="152" st_id="153">

<operation id="4540" st_id="152" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:515 %add57_2_0_4 = fadd i32 %add57_1_0_4, i32 %mul50_2_0_4

]]></Node>
<StgValue><ssdm name="add57_2_0_4"/></StgValue>
</operation>

<operation id="4541" st_id="152" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1918 %mul50_3_3_2 = fmul i32 %bitcast_ln72_139, i32 %input_fm_buffer_load_139

]]></Node>
<StgValue><ssdm name="mul50_3_3_2"/></StgValue>
</operation>

<operation id="4542" st_id="152" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1927 %mul50_4_3_2 = fmul i32 %bitcast_ln72_140, i32 %input_fm_buffer_load_140

]]></Node>
<StgValue><ssdm name="mul50_4_3_2"/></StgValue>
</operation>

<operation id="4543" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1934 %bitcast_ln72_141 = bitcast i32 %gmem_addr_143_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_141"/></StgValue>
</operation>

<operation id="4544" st_id="152" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1936 %mul50_5_3_2 = fmul i32 %bitcast_ln72_141, i32 %input_fm_buffer_load_141

]]></Node>
<StgValue><ssdm name="mul50_5_3_2"/></StgValue>
</operation>

<operation id="4545" st_id="152" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1942 %gmem_addr_144_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_144

]]></Node>
<StgValue><ssdm name="gmem_addr_144_read"/></StgValue>
</operation>

<operation id="4546" st_id="152" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1950 %gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_145_req"/></StgValue>
</operation>

<operation id="4547" st_id="152" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1959 %gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_146_req"/></StgValue>
</operation>

<operation id="4548" st_id="152" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1968 %gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_147_req"/></StgValue>
</operation>

<operation id="4549" st_id="152" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1977 %gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_148_req"/></StgValue>
</operation>

<operation id="4550" st_id="152" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1986 %gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_149_req"/></StgValue>
</operation>

<operation id="4551" st_id="152" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1995 %gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_150_req"/></StgValue>
</operation>

<operation id="4552" st_id="152" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2004 %gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_151_req"/></StgValue>
</operation>

<operation id="4553" st_id="152" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2013 %gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_152_req"/></StgValue>
</operation>

<operation id="4554" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2019 %add_ln72_119 = add i63 %sext_ln72_99, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_119"/></StgValue>
</operation>

<operation id="4555" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2020 %sext_ln72_123 = sext i63 %add_ln72_119

]]></Node>
<StgValue><ssdm name="sext_ln72_123"/></StgValue>
</operation>

<operation id="4556" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2021 %gmem_addr_153 = getelementptr i32 %gmem, i64 %sext_ln72_123

]]></Node>
<StgValue><ssdm name="gmem_addr_153"/></StgValue>
</operation>

<operation id="4557" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2091 %add_ln72_127 = add i63 %sext_ln72_99, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_127"/></StgValue>
</operation>

<operation id="4558" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2092 %sext_ln72_131 = sext i63 %add_ln72_127

]]></Node>
<StgValue><ssdm name="sext_ln72_131"/></StgValue>
</operation>

<operation id="4559" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2093 %gmem_addr_161 = getelementptr i32 %gmem, i64 %sext_ln72_131

]]></Node>
<StgValue><ssdm name="gmem_addr_161"/></StgValue>
</operation>
</state>

<state id="153" st_id="154">

<operation id="4560" st_id="153" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:515 %add57_2_0_4 = fadd i32 %add57_1_0_4, i32 %mul50_2_0_4

]]></Node>
<StgValue><ssdm name="add57_2_0_4"/></StgValue>
</operation>

<operation id="4561" st_id="153" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1927 %mul50_4_3_2 = fmul i32 %bitcast_ln72_140, i32 %input_fm_buffer_load_140

]]></Node>
<StgValue><ssdm name="mul50_4_3_2"/></StgValue>
</operation>

<operation id="4562" st_id="153" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1936 %mul50_5_3_2 = fmul i32 %bitcast_ln72_141, i32 %input_fm_buffer_load_141

]]></Node>
<StgValue><ssdm name="mul50_5_3_2"/></StgValue>
</operation>

<operation id="4563" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1943 %bitcast_ln72_142 = bitcast i32 %gmem_addr_144_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_142"/></StgValue>
</operation>

<operation id="4564" st_id="153" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1945 %mul50_6_3_2 = fmul i32 %bitcast_ln72_142, i32 %input_fm_buffer_load_142

]]></Node>
<StgValue><ssdm name="mul50_6_3_2"/></StgValue>
</operation>

<operation id="4565" st_id="153" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1951 %gmem_addr_145_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_145

]]></Node>
<StgValue><ssdm name="gmem_addr_145_read"/></StgValue>
</operation>

<operation id="4566" st_id="153" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1959 %gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_146_req"/></StgValue>
</operation>

<operation id="4567" st_id="153" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1968 %gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_147_req"/></StgValue>
</operation>

<operation id="4568" st_id="153" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1977 %gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_148_req"/></StgValue>
</operation>

<operation id="4569" st_id="153" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1986 %gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_149_req"/></StgValue>
</operation>

<operation id="4570" st_id="153" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1995 %gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_150_req"/></StgValue>
</operation>

<operation id="4571" st_id="153" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2004 %gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_151_req"/></StgValue>
</operation>

<operation id="4572" st_id="153" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2013 %gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_152_req"/></StgValue>
</operation>

<operation id="4573" st_id="153" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2022 %gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_153_req"/></StgValue>
</operation>
</state>

<state id="154" st_id="155">

<operation id="4574" st_id="154" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:524 %add57_3_0_4 = fadd i32 %add57_2_0_4, i32 %mul50_3_0_4

]]></Node>
<StgValue><ssdm name="add57_3_0_4"/></StgValue>
</operation>

<operation id="4575" st_id="154" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1936 %mul50_5_3_2 = fmul i32 %bitcast_ln72_141, i32 %input_fm_buffer_load_141

]]></Node>
<StgValue><ssdm name="mul50_5_3_2"/></StgValue>
</operation>

<operation id="4576" st_id="154" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1945 %mul50_6_3_2 = fmul i32 %bitcast_ln72_142, i32 %input_fm_buffer_load_142

]]></Node>
<StgValue><ssdm name="mul50_6_3_2"/></StgValue>
</operation>

<operation id="4577" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1952 %bitcast_ln72_143 = bitcast i32 %gmem_addr_145_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_143"/></StgValue>
</operation>

<operation id="4578" st_id="154" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1954 %mul50_7_3_2 = fmul i32 %bitcast_ln72_143, i32 %input_fm_buffer_load_143

]]></Node>
<StgValue><ssdm name="mul50_7_3_2"/></StgValue>
</operation>

<operation id="4579" st_id="154" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1960 %gmem_addr_146_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_146

]]></Node>
<StgValue><ssdm name="gmem_addr_146_read"/></StgValue>
</operation>

<operation id="4580" st_id="154" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1968 %gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_147_req"/></StgValue>
</operation>

<operation id="4581" st_id="154" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1977 %gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_148_req"/></StgValue>
</operation>

<operation id="4582" st_id="154" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1986 %gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_149_req"/></StgValue>
</operation>

<operation id="4583" st_id="154" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1995 %gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_150_req"/></StgValue>
</operation>

<operation id="4584" st_id="154" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2004 %gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_151_req"/></StgValue>
</operation>

<operation id="4585" st_id="154" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2013 %gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_152_req"/></StgValue>
</operation>

<operation id="4586" st_id="154" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2022 %gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_153_req"/></StgValue>
</operation>

<operation id="4587" st_id="154" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2031 %gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_154_req"/></StgValue>
</operation>
</state>

<state id="155" st_id="156">

<operation id="4588" st_id="155" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:524 %add57_3_0_4 = fadd i32 %add57_2_0_4, i32 %mul50_3_0_4

]]></Node>
<StgValue><ssdm name="add57_3_0_4"/></StgValue>
</operation>

<operation id="4589" st_id="155" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1945 %mul50_6_3_2 = fmul i32 %bitcast_ln72_142, i32 %input_fm_buffer_load_142

]]></Node>
<StgValue><ssdm name="mul50_6_3_2"/></StgValue>
</operation>

<operation id="4590" st_id="155" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1954 %mul50_7_3_2 = fmul i32 %bitcast_ln72_143, i32 %input_fm_buffer_load_143

]]></Node>
<StgValue><ssdm name="mul50_7_3_2"/></StgValue>
</operation>

<operation id="4591" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1961 %bitcast_ln72_144 = bitcast i32 %gmem_addr_146_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_144"/></StgValue>
</operation>

<operation id="4592" st_id="155" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1963 %mul_3_3 = fmul i32 %bitcast_ln72_144, i32 %input_fm_buffer_load_144

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="4593" st_id="155" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1969 %gmem_addr_147_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_147

]]></Node>
<StgValue><ssdm name="gmem_addr_147_read"/></StgValue>
</operation>

<operation id="4594" st_id="155" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1977 %gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_148_req"/></StgValue>
</operation>

<operation id="4595" st_id="155" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1986 %gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_149_req"/></StgValue>
</operation>

<operation id="4596" st_id="155" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1995 %gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_150_req"/></StgValue>
</operation>

<operation id="4597" st_id="155" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2004 %gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_151_req"/></StgValue>
</operation>

<operation id="4598" st_id="155" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2013 %gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_152_req"/></StgValue>
</operation>

<operation id="4599" st_id="155" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2022 %gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_153_req"/></StgValue>
</operation>

<operation id="4600" st_id="155" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2031 %gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_154_req"/></StgValue>
</operation>

<operation id="4601" st_id="155" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2040 %gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_155_req"/></StgValue>
</operation>
</state>

<state id="156" st_id="157">

<operation id="4602" st_id="156" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:524 %add57_3_0_4 = fadd i32 %add57_2_0_4, i32 %mul50_3_0_4

]]></Node>
<StgValue><ssdm name="add57_3_0_4"/></StgValue>
</operation>

<operation id="4603" st_id="156" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1954 %mul50_7_3_2 = fmul i32 %bitcast_ln72_143, i32 %input_fm_buffer_load_143

]]></Node>
<StgValue><ssdm name="mul50_7_3_2"/></StgValue>
</operation>

<operation id="4604" st_id="156" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1963 %mul_3_3 = fmul i32 %bitcast_ln72_144, i32 %input_fm_buffer_load_144

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="4605" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1970 %bitcast_ln72_145 = bitcast i32 %gmem_addr_147_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_145"/></StgValue>
</operation>

<operation id="4606" st_id="156" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1972 %mul50_1_3_3 = fmul i32 %bitcast_ln72_145, i32 %input_fm_buffer_load_145

]]></Node>
<StgValue><ssdm name="mul50_1_3_3"/></StgValue>
</operation>

<operation id="4607" st_id="156" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1978 %gmem_addr_148_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_148

]]></Node>
<StgValue><ssdm name="gmem_addr_148_read"/></StgValue>
</operation>

<operation id="4608" st_id="156" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1986 %gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_149_req"/></StgValue>
</operation>

<operation id="4609" st_id="156" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1995 %gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_150_req"/></StgValue>
</operation>

<operation id="4610" st_id="156" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2004 %gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_151_req"/></StgValue>
</operation>

<operation id="4611" st_id="156" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2013 %gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_152_req"/></StgValue>
</operation>

<operation id="4612" st_id="156" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2022 %gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_153_req"/></StgValue>
</operation>

<operation id="4613" st_id="156" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2031 %gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_154_req"/></StgValue>
</operation>

<operation id="4614" st_id="156" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2040 %gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_155_req"/></StgValue>
</operation>

<operation id="4615" st_id="156" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2049 %gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_156_req"/></StgValue>
</operation>
</state>

<state id="157" st_id="158">

<operation id="4616" st_id="157" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:524 %add57_3_0_4 = fadd i32 %add57_2_0_4, i32 %mul50_3_0_4

]]></Node>
<StgValue><ssdm name="add57_3_0_4"/></StgValue>
</operation>

<operation id="4617" st_id="157" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1963 %mul_3_3 = fmul i32 %bitcast_ln72_144, i32 %input_fm_buffer_load_144

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="4618" st_id="157" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1972 %mul50_1_3_3 = fmul i32 %bitcast_ln72_145, i32 %input_fm_buffer_load_145

]]></Node>
<StgValue><ssdm name="mul50_1_3_3"/></StgValue>
</operation>

<operation id="4619" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1979 %bitcast_ln72_146 = bitcast i32 %gmem_addr_148_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_146"/></StgValue>
</operation>

<operation id="4620" st_id="157" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1981 %mul50_2_3_3 = fmul i32 %bitcast_ln72_146, i32 %input_fm_buffer_load_146

]]></Node>
<StgValue><ssdm name="mul50_2_3_3"/></StgValue>
</operation>

<operation id="4621" st_id="157" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1987 %gmem_addr_149_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_149

]]></Node>
<StgValue><ssdm name="gmem_addr_149_read"/></StgValue>
</operation>

<operation id="4622" st_id="157" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:1995 %gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_150_req"/></StgValue>
</operation>

<operation id="4623" st_id="157" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2004 %gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_151_req"/></StgValue>
</operation>

<operation id="4624" st_id="157" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2013 %gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_152_req"/></StgValue>
</operation>

<operation id="4625" st_id="157" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2022 %gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_153_req"/></StgValue>
</operation>

<operation id="4626" st_id="157" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2031 %gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_154_req"/></StgValue>
</operation>

<operation id="4627" st_id="157" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2040 %gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_155_req"/></StgValue>
</operation>

<operation id="4628" st_id="157" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2049 %gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_156_req"/></StgValue>
</operation>

<operation id="4629" st_id="157" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2058 %gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_157_req"/></StgValue>
</operation>
</state>

<state id="158" st_id="159">

<operation id="4630" st_id="158" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:533 %add57_4_0_4 = fadd i32 %add57_3_0_4, i32 %mul50_4_0_4

]]></Node>
<StgValue><ssdm name="add57_4_0_4"/></StgValue>
</operation>

<operation id="4631" st_id="158" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1972 %mul50_1_3_3 = fmul i32 %bitcast_ln72_145, i32 %input_fm_buffer_load_145

]]></Node>
<StgValue><ssdm name="mul50_1_3_3"/></StgValue>
</operation>

<operation id="4632" st_id="158" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1981 %mul50_2_3_3 = fmul i32 %bitcast_ln72_146, i32 %input_fm_buffer_load_146

]]></Node>
<StgValue><ssdm name="mul50_2_3_3"/></StgValue>
</operation>

<operation id="4633" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1988 %bitcast_ln72_147 = bitcast i32 %gmem_addr_149_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_147"/></StgValue>
</operation>

<operation id="4634" st_id="158" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1990 %mul50_3_3_3 = fmul i32 %bitcast_ln72_147, i32 %input_fm_buffer_load_147

]]></Node>
<StgValue><ssdm name="mul50_3_3_3"/></StgValue>
</operation>

<operation id="4635" st_id="158" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:1996 %gmem_addr_150_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_150

]]></Node>
<StgValue><ssdm name="gmem_addr_150_read"/></StgValue>
</operation>

<operation id="4636" st_id="158" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2004 %gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_151_req"/></StgValue>
</operation>

<operation id="4637" st_id="158" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2013 %gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_152_req"/></StgValue>
</operation>

<operation id="4638" st_id="158" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2022 %gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_153_req"/></StgValue>
</operation>

<operation id="4639" st_id="158" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2031 %gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_154_req"/></StgValue>
</operation>

<operation id="4640" st_id="158" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2040 %gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_155_req"/></StgValue>
</operation>

<operation id="4641" st_id="158" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2049 %gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_156_req"/></StgValue>
</operation>

<operation id="4642" st_id="158" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2058 %gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_157_req"/></StgValue>
</operation>

<operation id="4643" st_id="158" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2067 %gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_158, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_158_req"/></StgValue>
</operation>
</state>

<state id="159" st_id="160">

<operation id="4644" st_id="159" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:533 %add57_4_0_4 = fadd i32 %add57_3_0_4, i32 %mul50_4_0_4

]]></Node>
<StgValue><ssdm name="add57_4_0_4"/></StgValue>
</operation>

<operation id="4645" st_id="159" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1981 %mul50_2_3_3 = fmul i32 %bitcast_ln72_146, i32 %input_fm_buffer_load_146

]]></Node>
<StgValue><ssdm name="mul50_2_3_3"/></StgValue>
</operation>

<operation id="4646" st_id="159" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1990 %mul50_3_3_3 = fmul i32 %bitcast_ln72_147, i32 %input_fm_buffer_load_147

]]></Node>
<StgValue><ssdm name="mul50_3_3_3"/></StgValue>
</operation>

<operation id="4647" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:1997 %bitcast_ln72_148 = bitcast i32 %gmem_addr_150_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_148"/></StgValue>
</operation>

<operation id="4648" st_id="159" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1999 %mul50_4_3_3 = fmul i32 %bitcast_ln72_148, i32 %input_fm_buffer_load_148

]]></Node>
<StgValue><ssdm name="mul50_4_3_3"/></StgValue>
</operation>

<operation id="4649" st_id="159" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2005 %gmem_addr_151_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_151

]]></Node>
<StgValue><ssdm name="gmem_addr_151_read"/></StgValue>
</operation>

<operation id="4650" st_id="159" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2013 %gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_152_req"/></StgValue>
</operation>

<operation id="4651" st_id="159" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2022 %gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_153_req"/></StgValue>
</operation>

<operation id="4652" st_id="159" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2031 %gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_154_req"/></StgValue>
</operation>

<operation id="4653" st_id="159" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2040 %gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_155_req"/></StgValue>
</operation>

<operation id="4654" st_id="159" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2049 %gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_156_req"/></StgValue>
</operation>

<operation id="4655" st_id="159" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2058 %gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_157_req"/></StgValue>
</operation>

<operation id="4656" st_id="159" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2067 %gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_158, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_158_req"/></StgValue>
</operation>

<operation id="4657" st_id="159" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2076 %gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_159, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_159_req"/></StgValue>
</operation>
</state>

<state id="160" st_id="161">

<operation id="4658" st_id="160" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:533 %add57_4_0_4 = fadd i32 %add57_3_0_4, i32 %mul50_4_0_4

]]></Node>
<StgValue><ssdm name="add57_4_0_4"/></StgValue>
</operation>

<operation id="4659" st_id="160" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1990 %mul50_3_3_3 = fmul i32 %bitcast_ln72_147, i32 %input_fm_buffer_load_147

]]></Node>
<StgValue><ssdm name="mul50_3_3_3"/></StgValue>
</operation>

<operation id="4660" st_id="160" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1999 %mul50_4_3_3 = fmul i32 %bitcast_ln72_148, i32 %input_fm_buffer_load_148

]]></Node>
<StgValue><ssdm name="mul50_4_3_3"/></StgValue>
</operation>

<operation id="4661" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2006 %bitcast_ln72_149 = bitcast i32 %gmem_addr_151_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_149"/></StgValue>
</operation>

<operation id="4662" st_id="160" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2008 %mul50_5_3_3 = fmul i32 %bitcast_ln72_149, i32 %input_fm_buffer_load_149

]]></Node>
<StgValue><ssdm name="mul50_5_3_3"/></StgValue>
</operation>

<operation id="4663" st_id="160" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2014 %gmem_addr_152_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_152

]]></Node>
<StgValue><ssdm name="gmem_addr_152_read"/></StgValue>
</operation>

<operation id="4664" st_id="160" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2022 %gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_153_req"/></StgValue>
</operation>

<operation id="4665" st_id="160" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2031 %gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_154_req"/></StgValue>
</operation>

<operation id="4666" st_id="160" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2040 %gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_155_req"/></StgValue>
</operation>

<operation id="4667" st_id="160" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2049 %gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_156_req"/></StgValue>
</operation>

<operation id="4668" st_id="160" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2058 %gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_157_req"/></StgValue>
</operation>

<operation id="4669" st_id="160" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2067 %gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_158, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_158_req"/></StgValue>
</operation>

<operation id="4670" st_id="160" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2076 %gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_159, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_159_req"/></StgValue>
</operation>

<operation id="4671" st_id="160" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2085 %gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_160, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_160_req"/></StgValue>
</operation>
</state>

<state id="161" st_id="162">

<operation id="4672" st_id="161" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:533 %add57_4_0_4 = fadd i32 %add57_3_0_4, i32 %mul50_4_0_4

]]></Node>
<StgValue><ssdm name="add57_4_0_4"/></StgValue>
</operation>

<operation id="4673" st_id="161" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1999 %mul50_4_3_3 = fmul i32 %bitcast_ln72_148, i32 %input_fm_buffer_load_148

]]></Node>
<StgValue><ssdm name="mul50_4_3_3"/></StgValue>
</operation>

<operation id="4674" st_id="161" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2008 %mul50_5_3_3 = fmul i32 %bitcast_ln72_149, i32 %input_fm_buffer_load_149

]]></Node>
<StgValue><ssdm name="mul50_5_3_3"/></StgValue>
</operation>

<operation id="4675" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2015 %bitcast_ln72_150 = bitcast i32 %gmem_addr_152_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_150"/></StgValue>
</operation>

<operation id="4676" st_id="161" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2017 %mul50_6_3_3 = fmul i32 %bitcast_ln72_150, i32 %input_fm_buffer_load_150

]]></Node>
<StgValue><ssdm name="mul50_6_3_3"/></StgValue>
</operation>

<operation id="4677" st_id="161" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2023 %gmem_addr_153_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_153

]]></Node>
<StgValue><ssdm name="gmem_addr_153_read"/></StgValue>
</operation>

<operation id="4678" st_id="161" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2031 %gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_154_req"/></StgValue>
</operation>

<operation id="4679" st_id="161" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2040 %gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_155_req"/></StgValue>
</operation>

<operation id="4680" st_id="161" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2049 %gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_156_req"/></StgValue>
</operation>

<operation id="4681" st_id="161" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2058 %gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_157_req"/></StgValue>
</operation>

<operation id="4682" st_id="161" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2067 %gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_158, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_158_req"/></StgValue>
</operation>

<operation id="4683" st_id="161" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2076 %gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_159, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_159_req"/></StgValue>
</operation>

<operation id="4684" st_id="161" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2085 %gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_160, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_160_req"/></StgValue>
</operation>

<operation id="4685" st_id="161" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2094 %gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_161, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_161_req"/></StgValue>
</operation>
</state>

<state id="162" st_id="163">

<operation id="4686" st_id="162" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:542 %add57_5_0_4 = fadd i32 %add57_4_0_4, i32 %mul50_5_0_4

]]></Node>
<StgValue><ssdm name="add57_5_0_4"/></StgValue>
</operation>

<operation id="4687" st_id="162" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2008 %mul50_5_3_3 = fmul i32 %bitcast_ln72_149, i32 %input_fm_buffer_load_149

]]></Node>
<StgValue><ssdm name="mul50_5_3_3"/></StgValue>
</operation>

<operation id="4688" st_id="162" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2017 %mul50_6_3_3 = fmul i32 %bitcast_ln72_150, i32 %input_fm_buffer_load_150

]]></Node>
<StgValue><ssdm name="mul50_6_3_3"/></StgValue>
</operation>

<operation id="4689" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2024 %bitcast_ln72_151 = bitcast i32 %gmem_addr_153_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_151"/></StgValue>
</operation>

<operation id="4690" st_id="162" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2026 %mul50_7_3_3 = fmul i32 %bitcast_ln72_151, i32 %input_fm_buffer_load_151

]]></Node>
<StgValue><ssdm name="mul50_7_3_3"/></StgValue>
</operation>

<operation id="4691" st_id="162" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2032 %gmem_addr_154_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_154

]]></Node>
<StgValue><ssdm name="gmem_addr_154_read"/></StgValue>
</operation>

<operation id="4692" st_id="162" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2040 %gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_155_req"/></StgValue>
</operation>

<operation id="4693" st_id="162" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2049 %gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_156_req"/></StgValue>
</operation>

<operation id="4694" st_id="162" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2058 %gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_157_req"/></StgValue>
</operation>

<operation id="4695" st_id="162" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2067 %gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_158, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_158_req"/></StgValue>
</operation>

<operation id="4696" st_id="162" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2076 %gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_159, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_159_req"/></StgValue>
</operation>

<operation id="4697" st_id="162" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2085 %gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_160, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_160_req"/></StgValue>
</operation>

<operation id="4698" st_id="162" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2094 %gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_161, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_161_req"/></StgValue>
</operation>

<operation id="4699" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:2246 %sext_ln63_32 = sext i62 %trunc_ln63_31

]]></Node>
<StgValue><ssdm name="sext_ln63_32"/></StgValue>
</operation>

<operation id="4700" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2269 %gmem_addr_162 = getelementptr i32 %gmem, i64 %sext_ln63_32

]]></Node>
<StgValue><ssdm name="gmem_addr_162"/></StgValue>
</operation>

<operation id="4701" st_id="162" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2270 %gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_162, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_162_req"/></StgValue>
</operation>
</state>

<state id="163" st_id="164">

<operation id="4702" st_id="163" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:542 %add57_5_0_4 = fadd i32 %add57_4_0_4, i32 %mul50_5_0_4

]]></Node>
<StgValue><ssdm name="add57_5_0_4"/></StgValue>
</operation>

<operation id="4703" st_id="163" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2017 %mul50_6_3_3 = fmul i32 %bitcast_ln72_150, i32 %input_fm_buffer_load_150

]]></Node>
<StgValue><ssdm name="mul50_6_3_3"/></StgValue>
</operation>

<operation id="4704" st_id="163" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2026 %mul50_7_3_3 = fmul i32 %bitcast_ln72_151, i32 %input_fm_buffer_load_151

]]></Node>
<StgValue><ssdm name="mul50_7_3_3"/></StgValue>
</operation>

<operation id="4705" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2033 %bitcast_ln72_152 = bitcast i32 %gmem_addr_154_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_152"/></StgValue>
</operation>

<operation id="4706" st_id="163" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2035 %mul_3_4 = fmul i32 %bitcast_ln72_152, i32 %input_fm_buffer_load_152

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="4707" st_id="163" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2041 %gmem_addr_155_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_155

]]></Node>
<StgValue><ssdm name="gmem_addr_155_read"/></StgValue>
</operation>

<operation id="4708" st_id="163" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2049 %gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_156_req"/></StgValue>
</operation>

<operation id="4709" st_id="163" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2058 %gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_157_req"/></StgValue>
</operation>

<operation id="4710" st_id="163" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2067 %gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_158, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_158_req"/></StgValue>
</operation>

<operation id="4711" st_id="163" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2076 %gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_159, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_159_req"/></StgValue>
</operation>

<operation id="4712" st_id="163" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2085 %gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_160, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_160_req"/></StgValue>
</operation>

<operation id="4713" st_id="163" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2094 %gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_161, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_161_req"/></StgValue>
</operation>

<operation id="4714" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:2249 %sext_ln63_33 = sext i62 %trunc_ln63_32

]]></Node>
<StgValue><ssdm name="sext_ln63_33"/></StgValue>
</operation>

<operation id="4715" st_id="163" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2270 %gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_162, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_162_req"/></StgValue>
</operation>

<operation id="4716" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2276 %gmem_addr_163 = getelementptr i32 %gmem, i64 %sext_ln63_33

]]></Node>
<StgValue><ssdm name="gmem_addr_163"/></StgValue>
</operation>

<operation id="4717" st_id="163" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2277 %gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_163, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_163_req"/></StgValue>
</operation>
</state>

<state id="164" st_id="165">

<operation id="4718" st_id="164" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:542 %add57_5_0_4 = fadd i32 %add57_4_0_4, i32 %mul50_5_0_4

]]></Node>
<StgValue><ssdm name="add57_5_0_4"/></StgValue>
</operation>

<operation id="4719" st_id="164" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2026 %mul50_7_3_3 = fmul i32 %bitcast_ln72_151, i32 %input_fm_buffer_load_151

]]></Node>
<StgValue><ssdm name="mul50_7_3_3"/></StgValue>
</operation>

<operation id="4720" st_id="164" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2035 %mul_3_4 = fmul i32 %bitcast_ln72_152, i32 %input_fm_buffer_load_152

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="4721" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2042 %bitcast_ln72_153 = bitcast i32 %gmem_addr_155_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_153"/></StgValue>
</operation>

<operation id="4722" st_id="164" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2044 %mul50_1_3_4 = fmul i32 %bitcast_ln72_153, i32 %input_fm_buffer_load_153

]]></Node>
<StgValue><ssdm name="mul50_1_3_4"/></StgValue>
</operation>

<operation id="4723" st_id="164" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2050 %gmem_addr_156_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_156

]]></Node>
<StgValue><ssdm name="gmem_addr_156_read"/></StgValue>
</operation>

<operation id="4724" st_id="164" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2058 %gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_157_req"/></StgValue>
</operation>

<operation id="4725" st_id="164" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2067 %gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_158, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_158_req"/></StgValue>
</operation>

<operation id="4726" st_id="164" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2076 %gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_159, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_159_req"/></StgValue>
</operation>

<operation id="4727" st_id="164" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2085 %gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_160, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_160_req"/></StgValue>
</operation>

<operation id="4728" st_id="164" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2094 %gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_161, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_161_req"/></StgValue>
</operation>

<operation id="4729" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:2252 %sext_ln63_34 = sext i62 %trunc_ln63_33

]]></Node>
<StgValue><ssdm name="sext_ln63_34"/></StgValue>
</operation>

<operation id="4730" st_id="164" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2270 %gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_162, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_162_req"/></StgValue>
</operation>

<operation id="4731" st_id="164" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2277 %gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_163, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_163_req"/></StgValue>
</operation>

<operation id="4732" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2283 %gmem_addr_164 = getelementptr i32 %gmem, i64 %sext_ln63_34

]]></Node>
<StgValue><ssdm name="gmem_addr_164"/></StgValue>
</operation>

<operation id="4733" st_id="164" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2284 %gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_164, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_164_req"/></StgValue>
</operation>
</state>

<state id="165" st_id="166">

<operation id="4734" st_id="165" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:542 %add57_5_0_4 = fadd i32 %add57_4_0_4, i32 %mul50_5_0_4

]]></Node>
<StgValue><ssdm name="add57_5_0_4"/></StgValue>
</operation>

<operation id="4735" st_id="165" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2035 %mul_3_4 = fmul i32 %bitcast_ln72_152, i32 %input_fm_buffer_load_152

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="4736" st_id="165" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2044 %mul50_1_3_4 = fmul i32 %bitcast_ln72_153, i32 %input_fm_buffer_load_153

]]></Node>
<StgValue><ssdm name="mul50_1_3_4"/></StgValue>
</operation>

<operation id="4737" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2051 %bitcast_ln72_154 = bitcast i32 %gmem_addr_156_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_154"/></StgValue>
</operation>

<operation id="4738" st_id="165" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2053 %mul50_2_3_4 = fmul i32 %bitcast_ln72_154, i32 %input_fm_buffer_load_154

]]></Node>
<StgValue><ssdm name="mul50_2_3_4"/></StgValue>
</operation>

<operation id="4739" st_id="165" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2059 %gmem_addr_157_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_157

]]></Node>
<StgValue><ssdm name="gmem_addr_157_read"/></StgValue>
</operation>

<operation id="4740" st_id="165" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2067 %gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_158, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_158_req"/></StgValue>
</operation>

<operation id="4741" st_id="165" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2076 %gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_159, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_159_req"/></StgValue>
</operation>

<operation id="4742" st_id="165" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2085 %gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_160, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_160_req"/></StgValue>
</operation>

<operation id="4743" st_id="165" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2094 %gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_161, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_161_req"/></StgValue>
</operation>

<operation id="4744" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:2255 %sext_ln63_35 = sext i62 %trunc_ln63_34

]]></Node>
<StgValue><ssdm name="sext_ln63_35"/></StgValue>
</operation>

<operation id="4745" st_id="165" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2270 %gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_162, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_162_req"/></StgValue>
</operation>

<operation id="4746" st_id="165" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2277 %gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_163, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_163_req"/></StgValue>
</operation>

<operation id="4747" st_id="165" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2284 %gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_164, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_164_req"/></StgValue>
</operation>

<operation id="4748" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2290 %gmem_addr_165 = getelementptr i32 %gmem, i64 %sext_ln63_35

]]></Node>
<StgValue><ssdm name="gmem_addr_165"/></StgValue>
</operation>

<operation id="4749" st_id="165" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2291 %gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_165, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_165_req"/></StgValue>
</operation>
</state>

<state id="166" st_id="167">

<operation id="4750" st_id="166" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:551 %add57_6_0_4 = fadd i32 %add57_5_0_4, i32 %mul50_6_0_4

]]></Node>
<StgValue><ssdm name="add57_6_0_4"/></StgValue>
</operation>

<operation id="4751" st_id="166" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2044 %mul50_1_3_4 = fmul i32 %bitcast_ln72_153, i32 %input_fm_buffer_load_153

]]></Node>
<StgValue><ssdm name="mul50_1_3_4"/></StgValue>
</operation>

<operation id="4752" st_id="166" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2053 %mul50_2_3_4 = fmul i32 %bitcast_ln72_154, i32 %input_fm_buffer_load_154

]]></Node>
<StgValue><ssdm name="mul50_2_3_4"/></StgValue>
</operation>

<operation id="4753" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2060 %bitcast_ln72_155 = bitcast i32 %gmem_addr_157_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_155"/></StgValue>
</operation>

<operation id="4754" st_id="166" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2062 %mul50_3_3_4 = fmul i32 %bitcast_ln72_155, i32 %input_fm_buffer_load_155

]]></Node>
<StgValue><ssdm name="mul50_3_3_4"/></StgValue>
</operation>

<operation id="4755" st_id="166" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2068 %gmem_addr_158_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_158

]]></Node>
<StgValue><ssdm name="gmem_addr_158_read"/></StgValue>
</operation>

<operation id="4756" st_id="166" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2076 %gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_159, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_159_req"/></StgValue>
</operation>

<operation id="4757" st_id="166" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2085 %gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_160, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_160_req"/></StgValue>
</operation>

<operation id="4758" st_id="166" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2094 %gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_161, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_161_req"/></StgValue>
</operation>

<operation id="4759" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:2258 %sext_ln63_36 = sext i62 %trunc_ln63_35

]]></Node>
<StgValue><ssdm name="sext_ln63_36"/></StgValue>
</operation>

<operation id="4760" st_id="166" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2270 %gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_162, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_162_req"/></StgValue>
</operation>

<operation id="4761" st_id="166" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2277 %gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_163, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_163_req"/></StgValue>
</operation>

<operation id="4762" st_id="166" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2284 %gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_164, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_164_req"/></StgValue>
</operation>

<operation id="4763" st_id="166" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2291 %gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_165, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_165_req"/></StgValue>
</operation>

<operation id="4764" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2297 %gmem_addr_166 = getelementptr i32 %gmem, i64 %sext_ln63_36

]]></Node>
<StgValue><ssdm name="gmem_addr_166"/></StgValue>
</operation>

<operation id="4765" st_id="166" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2298 %gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_166, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_166_req"/></StgValue>
</operation>
</state>

<state id="167" st_id="168">

<operation id="4766" st_id="167" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:551 %add57_6_0_4 = fadd i32 %add57_5_0_4, i32 %mul50_6_0_4

]]></Node>
<StgValue><ssdm name="add57_6_0_4"/></StgValue>
</operation>

<operation id="4767" st_id="167" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2053 %mul50_2_3_4 = fmul i32 %bitcast_ln72_154, i32 %input_fm_buffer_load_154

]]></Node>
<StgValue><ssdm name="mul50_2_3_4"/></StgValue>
</operation>

<operation id="4768" st_id="167" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2062 %mul50_3_3_4 = fmul i32 %bitcast_ln72_155, i32 %input_fm_buffer_load_155

]]></Node>
<StgValue><ssdm name="mul50_3_3_4"/></StgValue>
</operation>

<operation id="4769" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2069 %bitcast_ln72_156 = bitcast i32 %gmem_addr_158_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_156"/></StgValue>
</operation>

<operation id="4770" st_id="167" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2071 %mul50_4_3_4 = fmul i32 %bitcast_ln72_156, i32 %input_fm_buffer_load_156

]]></Node>
<StgValue><ssdm name="mul50_4_3_4"/></StgValue>
</operation>

<operation id="4771" st_id="167" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2077 %gmem_addr_159_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_159

]]></Node>
<StgValue><ssdm name="gmem_addr_159_read"/></StgValue>
</operation>

<operation id="4772" st_id="167" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2085 %gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_160, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_160_req"/></StgValue>
</operation>

<operation id="4773" st_id="167" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2094 %gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_161, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_161_req"/></StgValue>
</operation>

<operation id="4774" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:2261 %sext_ln63_37 = sext i62 %trunc_ln63_36

]]></Node>
<StgValue><ssdm name="sext_ln63_37"/></StgValue>
</operation>

<operation id="4775" st_id="167" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2270 %gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_162, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_162_req"/></StgValue>
</operation>

<operation id="4776" st_id="167" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2277 %gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_163, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_163_req"/></StgValue>
</operation>

<operation id="4777" st_id="167" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2284 %gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_164, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_164_req"/></StgValue>
</operation>

<operation id="4778" st_id="167" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2291 %gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_165, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_165_req"/></StgValue>
</operation>

<operation id="4779" st_id="167" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2298 %gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_166, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_166_req"/></StgValue>
</operation>

<operation id="4780" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2304 %gmem_addr_167 = getelementptr i32 %gmem, i64 %sext_ln63_37

]]></Node>
<StgValue><ssdm name="gmem_addr_167"/></StgValue>
</operation>

<operation id="4781" st_id="167" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2305 %gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_167, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_167_req"/></StgValue>
</operation>
</state>

<state id="168" st_id="169">

<operation id="4782" st_id="168" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:551 %add57_6_0_4 = fadd i32 %add57_5_0_4, i32 %mul50_6_0_4

]]></Node>
<StgValue><ssdm name="add57_6_0_4"/></StgValue>
</operation>

<operation id="4783" st_id="168" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2062 %mul50_3_3_4 = fmul i32 %bitcast_ln72_155, i32 %input_fm_buffer_load_155

]]></Node>
<StgValue><ssdm name="mul50_3_3_4"/></StgValue>
</operation>

<operation id="4784" st_id="168" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2071 %mul50_4_3_4 = fmul i32 %bitcast_ln72_156, i32 %input_fm_buffer_load_156

]]></Node>
<StgValue><ssdm name="mul50_4_3_4"/></StgValue>
</operation>

<operation id="4785" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2078 %bitcast_ln72_157 = bitcast i32 %gmem_addr_159_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_157"/></StgValue>
</operation>

<operation id="4786" st_id="168" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2080 %mul50_5_3_4 = fmul i32 %bitcast_ln72_157, i32 %input_fm_buffer_load_157

]]></Node>
<StgValue><ssdm name="mul50_5_3_4"/></StgValue>
</operation>

<operation id="4787" st_id="168" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2086 %gmem_addr_160_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_160

]]></Node>
<StgValue><ssdm name="gmem_addr_160_read"/></StgValue>
</operation>

<operation id="4788" st_id="168" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2094 %gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_161, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_161_req"/></StgValue>
</operation>

<operation id="4789" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:2264 %sext_ln63_38 = sext i62 %trunc_ln63_37

]]></Node>
<StgValue><ssdm name="sext_ln63_38"/></StgValue>
</operation>

<operation id="4790" st_id="168" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2270 %gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_162, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_162_req"/></StgValue>
</operation>

<operation id="4791" st_id="168" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2277 %gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_163, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_163_req"/></StgValue>
</operation>

<operation id="4792" st_id="168" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2284 %gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_164, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_164_req"/></StgValue>
</operation>

<operation id="4793" st_id="168" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2291 %gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_165, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_165_req"/></StgValue>
</operation>

<operation id="4794" st_id="168" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2298 %gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_166, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_166_req"/></StgValue>
</operation>

<operation id="4795" st_id="168" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2305 %gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_167, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_167_req"/></StgValue>
</operation>

<operation id="4796" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2311 %gmem_addr_168 = getelementptr i32 %gmem, i64 %sext_ln63_38

]]></Node>
<StgValue><ssdm name="gmem_addr_168"/></StgValue>
</operation>

<operation id="4797" st_id="168" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2312 %gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_168, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_168_req"/></StgValue>
</operation>
</state>

<state id="169" st_id="170">

<operation id="4798" st_id="169" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:551 %add57_6_0_4 = fadd i32 %add57_5_0_4, i32 %mul50_6_0_4

]]></Node>
<StgValue><ssdm name="add57_6_0_4"/></StgValue>
</operation>

<operation id="4799" st_id="169" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2071 %mul50_4_3_4 = fmul i32 %bitcast_ln72_156, i32 %input_fm_buffer_load_156

]]></Node>
<StgValue><ssdm name="mul50_4_3_4"/></StgValue>
</operation>

<operation id="4800" st_id="169" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2080 %mul50_5_3_4 = fmul i32 %bitcast_ln72_157, i32 %input_fm_buffer_load_157

]]></Node>
<StgValue><ssdm name="mul50_5_3_4"/></StgValue>
</operation>

<operation id="4801" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2087 %bitcast_ln72_158 = bitcast i32 %gmem_addr_160_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_158"/></StgValue>
</operation>

<operation id="4802" st_id="169" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2089 %mul50_6_3_4 = fmul i32 %bitcast_ln72_158, i32 %input_fm_buffer_load_158

]]></Node>
<StgValue><ssdm name="mul50_6_3_4"/></StgValue>
</operation>

<operation id="4803" st_id="169" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2095 %gmem_addr_161_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_161

]]></Node>
<StgValue><ssdm name="gmem_addr_161_read"/></StgValue>
</operation>

<operation id="4804" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:2247 %sext_ln63_68 = sext i62 %trunc_ln63_31

]]></Node>
<StgValue><ssdm name="sext_ln63_68"/></StgValue>
</operation>

<operation id="4805" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="64" op_0_bw="62">
<![CDATA[
for.inc67:2267 %sext_ln63_39 = sext i62 %trunc_ln63_38

]]></Node>
<StgValue><ssdm name="sext_ln63_39"/></StgValue>
</operation>

<operation id="4806" st_id="169" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2270 %gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_162, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_162_req"/></StgValue>
</operation>

<operation id="4807" st_id="169" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2277 %gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_163, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_163_req"/></StgValue>
</operation>

<operation id="4808" st_id="169" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2284 %gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_164, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_164_req"/></StgValue>
</operation>

<operation id="4809" st_id="169" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2291 %gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_165, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_165_req"/></StgValue>
</operation>

<operation id="4810" st_id="169" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2298 %gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_166, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_166_req"/></StgValue>
</operation>

<operation id="4811" st_id="169" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2305 %gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_167, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_167_req"/></StgValue>
</operation>

<operation id="4812" st_id="169" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2312 %gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_168, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_168_req"/></StgValue>
</operation>

<operation id="4813" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2318 %gmem_addr_169 = getelementptr i32 %gmem, i64 %sext_ln63_39

]]></Node>
<StgValue><ssdm name="gmem_addr_169"/></StgValue>
</operation>

<operation id="4814" st_id="169" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2319 %gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_169, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_169_req"/></StgValue>
</operation>

<operation id="4815" st_id="169" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2325 %add_ln72_128 = add i63 %sext_ln63_68, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_128"/></StgValue>
</operation>

<operation id="4816" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2326 %sext_ln72_133 = sext i63 %add_ln72_128

]]></Node>
<StgValue><ssdm name="sext_ln72_133"/></StgValue>
</operation>

<operation id="4817" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2327 %gmem_addr_170 = getelementptr i32 %gmem, i64 %sext_ln72_133

]]></Node>
<StgValue><ssdm name="gmem_addr_170"/></StgValue>
</operation>
</state>

<state id="170" st_id="171">

<operation id="4818" st_id="170" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:560 %add57_7_0_4 = fadd i32 %add57_6_0_4, i32 %mul50_7_0_4

]]></Node>
<StgValue><ssdm name="add57_7_0_4"/></StgValue>
</operation>

<operation id="4819" st_id="170" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2080 %mul50_5_3_4 = fmul i32 %bitcast_ln72_157, i32 %input_fm_buffer_load_157

]]></Node>
<StgValue><ssdm name="mul50_5_3_4"/></StgValue>
</operation>

<operation id="4820" st_id="170" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2089 %mul50_6_3_4 = fmul i32 %bitcast_ln72_158, i32 %input_fm_buffer_load_158

]]></Node>
<StgValue><ssdm name="mul50_6_3_4"/></StgValue>
</operation>

<operation id="4821" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2096 %bitcast_ln72_159 = bitcast i32 %gmem_addr_161_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_159"/></StgValue>
</operation>

<operation id="4822" st_id="170" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2098 %mul50_7_3_4 = fmul i32 %bitcast_ln72_159, i32 %input_fm_buffer_load_159

]]></Node>
<StgValue><ssdm name="mul50_7_3_4"/></StgValue>
</operation>

<operation id="4823" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:2250 %sext_ln63_69 = sext i62 %trunc_ln63_32

]]></Node>
<StgValue><ssdm name="sext_ln63_69"/></StgValue>
</operation>

<operation id="4824" st_id="170" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2271 %gmem_addr_162_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_162

]]></Node>
<StgValue><ssdm name="gmem_addr_162_read"/></StgValue>
</operation>

<operation id="4825" st_id="170" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2277 %gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_163, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_163_req"/></StgValue>
</operation>

<operation id="4826" st_id="170" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2284 %gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_164, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_164_req"/></StgValue>
</operation>

<operation id="4827" st_id="170" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2291 %gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_165, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_165_req"/></StgValue>
</operation>

<operation id="4828" st_id="170" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2298 %gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_166, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_166_req"/></StgValue>
</operation>

<operation id="4829" st_id="170" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2305 %gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_167, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_167_req"/></StgValue>
</operation>

<operation id="4830" st_id="170" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2312 %gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_168, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_168_req"/></StgValue>
</operation>

<operation id="4831" st_id="170" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2319 %gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_169, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_169_req"/></StgValue>
</operation>

<operation id="4832" st_id="170" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2328 %gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_170, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_170_req"/></StgValue>
</operation>

<operation id="4833" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2334 %add_ln72_129 = add i63 %sext_ln63_69, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_129"/></StgValue>
</operation>

<operation id="4834" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2335 %sext_ln72_134 = sext i63 %add_ln72_129

]]></Node>
<StgValue><ssdm name="sext_ln72_134"/></StgValue>
</operation>

<operation id="4835" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2336 %gmem_addr_171 = getelementptr i32 %gmem, i64 %sext_ln72_134

]]></Node>
<StgValue><ssdm name="gmem_addr_171"/></StgValue>
</operation>
</state>

<state id="171" st_id="172">

<operation id="4836" st_id="171" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:560 %add57_7_0_4 = fadd i32 %add57_6_0_4, i32 %mul50_7_0_4

]]></Node>
<StgValue><ssdm name="add57_7_0_4"/></StgValue>
</operation>

<operation id="4837" st_id="171" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2089 %mul50_6_3_4 = fmul i32 %bitcast_ln72_158, i32 %input_fm_buffer_load_158

]]></Node>
<StgValue><ssdm name="mul50_6_3_4"/></StgValue>
</operation>

<operation id="4838" st_id="171" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2098 %mul50_7_3_4 = fmul i32 %bitcast_ln72_159, i32 %input_fm_buffer_load_159

]]></Node>
<StgValue><ssdm name="mul50_7_3_4"/></StgValue>
</operation>

<operation id="4839" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:2253 %sext_ln63_70 = sext i62 %trunc_ln63_33

]]></Node>
<StgValue><ssdm name="sext_ln63_70"/></StgValue>
</operation>

<operation id="4840" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2272 %bitcast_ln72_160 = bitcast i32 %gmem_addr_162_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_160"/></StgValue>
</operation>

<operation id="4841" st_id="171" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2274 %mul_4 = fmul i32 %bitcast_ln72_160, i32 %input_fm_buffer_load_160

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="4842" st_id="171" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2278 %gmem_addr_163_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_163

]]></Node>
<StgValue><ssdm name="gmem_addr_163_read"/></StgValue>
</operation>

<operation id="4843" st_id="171" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2284 %gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_164, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_164_req"/></StgValue>
</operation>

<operation id="4844" st_id="171" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2291 %gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_165, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_165_req"/></StgValue>
</operation>

<operation id="4845" st_id="171" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2298 %gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_166, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_166_req"/></StgValue>
</operation>

<operation id="4846" st_id="171" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2305 %gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_167, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_167_req"/></StgValue>
</operation>

<operation id="4847" st_id="171" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2312 %gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_168, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_168_req"/></StgValue>
</operation>

<operation id="4848" st_id="171" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2319 %gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_169, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_169_req"/></StgValue>
</operation>

<operation id="4849" st_id="171" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2328 %gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_170, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_170_req"/></StgValue>
</operation>

<operation id="4850" st_id="171" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2337 %gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_171, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_171_req"/></StgValue>
</operation>

<operation id="4851" st_id="171" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2343 %add_ln72_130 = add i63 %sext_ln63_70, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_130"/></StgValue>
</operation>

<operation id="4852" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2344 %sext_ln72_135 = sext i63 %add_ln72_130

]]></Node>
<StgValue><ssdm name="sext_ln72_135"/></StgValue>
</operation>

<operation id="4853" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2345 %gmem_addr_172 = getelementptr i32 %gmem, i64 %sext_ln72_135

]]></Node>
<StgValue><ssdm name="gmem_addr_172"/></StgValue>
</operation>
</state>

<state id="172" st_id="173">

<operation id="4854" st_id="172" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:560 %add57_7_0_4 = fadd i32 %add57_6_0_4, i32 %mul50_7_0_4

]]></Node>
<StgValue><ssdm name="add57_7_0_4"/></StgValue>
</operation>

<operation id="4855" st_id="172" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2098 %mul50_7_3_4 = fmul i32 %bitcast_ln72_159, i32 %input_fm_buffer_load_159

]]></Node>
<StgValue><ssdm name="mul50_7_3_4"/></StgValue>
</operation>

<operation id="4856" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:2256 %sext_ln63_71 = sext i62 %trunc_ln63_34

]]></Node>
<StgValue><ssdm name="sext_ln63_71"/></StgValue>
</operation>

<operation id="4857" st_id="172" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2274 %mul_4 = fmul i32 %bitcast_ln72_160, i32 %input_fm_buffer_load_160

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="4858" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2279 %bitcast_ln72_161 = bitcast i32 %gmem_addr_163_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_161"/></StgValue>
</operation>

<operation id="4859" st_id="172" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2281 %mul50_1_4 = fmul i32 %bitcast_ln72_161, i32 %input_fm_buffer_load_161

]]></Node>
<StgValue><ssdm name="mul50_1_4"/></StgValue>
</operation>

<operation id="4860" st_id="172" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2285 %gmem_addr_164_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_164

]]></Node>
<StgValue><ssdm name="gmem_addr_164_read"/></StgValue>
</operation>

<operation id="4861" st_id="172" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2291 %gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_165, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_165_req"/></StgValue>
</operation>

<operation id="4862" st_id="172" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2298 %gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_166, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_166_req"/></StgValue>
</operation>

<operation id="4863" st_id="172" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2305 %gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_167, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_167_req"/></StgValue>
</operation>

<operation id="4864" st_id="172" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2312 %gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_168, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_168_req"/></StgValue>
</operation>

<operation id="4865" st_id="172" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2319 %gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_169, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_169_req"/></StgValue>
</operation>

<operation id="4866" st_id="172" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2328 %gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_170, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_170_req"/></StgValue>
</operation>

<operation id="4867" st_id="172" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2337 %gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_171, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_171_req"/></StgValue>
</operation>

<operation id="4868" st_id="172" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2346 %gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_172, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_172_req"/></StgValue>
</operation>

<operation id="4869" st_id="172" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2352 %add_ln72_131 = add i63 %sext_ln63_71, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_131"/></StgValue>
</operation>

<operation id="4870" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2353 %sext_ln72_136 = sext i63 %add_ln72_131

]]></Node>
<StgValue><ssdm name="sext_ln72_136"/></StgValue>
</operation>

<operation id="4871" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2354 %gmem_addr_173 = getelementptr i32 %gmem, i64 %sext_ln72_136

]]></Node>
<StgValue><ssdm name="gmem_addr_173"/></StgValue>
</operation>
</state>

<state id="173" st_id="174">

<operation id="4872" st_id="173" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:560 %add57_7_0_4 = fadd i32 %add57_6_0_4, i32 %mul50_7_0_4

]]></Node>
<StgValue><ssdm name="add57_7_0_4"/></StgValue>
</operation>

<operation id="4873" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:2259 %sext_ln63_72 = sext i62 %trunc_ln63_35

]]></Node>
<StgValue><ssdm name="sext_ln63_72"/></StgValue>
</operation>

<operation id="4874" st_id="173" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2274 %mul_4 = fmul i32 %bitcast_ln72_160, i32 %input_fm_buffer_load_160

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="4875" st_id="173" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2281 %mul50_1_4 = fmul i32 %bitcast_ln72_161, i32 %input_fm_buffer_load_161

]]></Node>
<StgValue><ssdm name="mul50_1_4"/></StgValue>
</operation>

<operation id="4876" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2286 %bitcast_ln72_162 = bitcast i32 %gmem_addr_164_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_162"/></StgValue>
</operation>

<operation id="4877" st_id="173" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2288 %mul50_2_4 = fmul i32 %bitcast_ln72_162, i32 %input_fm_buffer_load_162

]]></Node>
<StgValue><ssdm name="mul50_2_4"/></StgValue>
</operation>

<operation id="4878" st_id="173" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2292 %gmem_addr_165_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_165

]]></Node>
<StgValue><ssdm name="gmem_addr_165_read"/></StgValue>
</operation>

<operation id="4879" st_id="173" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2298 %gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_166, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_166_req"/></StgValue>
</operation>

<operation id="4880" st_id="173" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2305 %gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_167, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_167_req"/></StgValue>
</operation>

<operation id="4881" st_id="173" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2312 %gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_168, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_168_req"/></StgValue>
</operation>

<operation id="4882" st_id="173" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2319 %gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_169, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_169_req"/></StgValue>
</operation>

<operation id="4883" st_id="173" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2328 %gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_170, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_170_req"/></StgValue>
</operation>

<operation id="4884" st_id="173" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2337 %gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_171, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_171_req"/></StgValue>
</operation>

<operation id="4885" st_id="173" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2346 %gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_172, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_172_req"/></StgValue>
</operation>

<operation id="4886" st_id="173" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2355 %gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_173, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_173_req"/></StgValue>
</operation>

<operation id="4887" st_id="173" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2361 %add_ln72_132 = add i63 %sext_ln63_72, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_132"/></StgValue>
</operation>

<operation id="4888" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2362 %sext_ln72_137 = sext i63 %add_ln72_132

]]></Node>
<StgValue><ssdm name="sext_ln72_137"/></StgValue>
</operation>

<operation id="4889" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2363 %gmem_addr_174 = getelementptr i32 %gmem, i64 %sext_ln72_137

]]></Node>
<StgValue><ssdm name="gmem_addr_174"/></StgValue>
</operation>
</state>

<state id="174" st_id="175">

<operation id="4890" st_id="174" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:736 %add_1 = fadd i32 %add57_7_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="4891" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:2262 %sext_ln63_73 = sext i62 %trunc_ln63_36

]]></Node>
<StgValue><ssdm name="sext_ln63_73"/></StgValue>
</operation>

<operation id="4892" st_id="174" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2281 %mul50_1_4 = fmul i32 %bitcast_ln72_161, i32 %input_fm_buffer_load_161

]]></Node>
<StgValue><ssdm name="mul50_1_4"/></StgValue>
</operation>

<operation id="4893" st_id="174" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2288 %mul50_2_4 = fmul i32 %bitcast_ln72_162, i32 %input_fm_buffer_load_162

]]></Node>
<StgValue><ssdm name="mul50_2_4"/></StgValue>
</operation>

<operation id="4894" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2293 %bitcast_ln72_163 = bitcast i32 %gmem_addr_165_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_163"/></StgValue>
</operation>

<operation id="4895" st_id="174" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2295 %mul50_3_4 = fmul i32 %bitcast_ln72_163, i32 %input_fm_buffer_load_163

]]></Node>
<StgValue><ssdm name="mul50_3_4"/></StgValue>
</operation>

<operation id="4896" st_id="174" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2299 %gmem_addr_166_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_166

]]></Node>
<StgValue><ssdm name="gmem_addr_166_read"/></StgValue>
</operation>

<operation id="4897" st_id="174" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2305 %gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_167, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_167_req"/></StgValue>
</operation>

<operation id="4898" st_id="174" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2312 %gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_168, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_168_req"/></StgValue>
</operation>

<operation id="4899" st_id="174" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2319 %gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_169, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_169_req"/></StgValue>
</operation>

<operation id="4900" st_id="174" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2328 %gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_170, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_170_req"/></StgValue>
</operation>

<operation id="4901" st_id="174" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2337 %gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_171, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_171_req"/></StgValue>
</operation>

<operation id="4902" st_id="174" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2346 %gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_172, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_172_req"/></StgValue>
</operation>

<operation id="4903" st_id="174" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2355 %gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_173, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_173_req"/></StgValue>
</operation>

<operation id="4904" st_id="174" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2364 %gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_174, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_174_req"/></StgValue>
</operation>

<operation id="4905" st_id="174" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2370 %add_ln72_133 = add i63 %sext_ln63_73, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_133"/></StgValue>
</operation>

<operation id="4906" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2371 %sext_ln72_138 = sext i63 %add_ln72_133

]]></Node>
<StgValue><ssdm name="sext_ln72_138"/></StgValue>
</operation>

<operation id="4907" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2372 %gmem_addr_175 = getelementptr i32 %gmem, i64 %sext_ln72_138

]]></Node>
<StgValue><ssdm name="gmem_addr_175"/></StgValue>
</operation>
</state>

<state id="175" st_id="176">

<operation id="4908" st_id="175" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:736 %add_1 = fadd i32 %add57_7_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="4909" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:2265 %sext_ln63_74 = sext i62 %trunc_ln63_37

]]></Node>
<StgValue><ssdm name="sext_ln63_74"/></StgValue>
</operation>

<operation id="4910" st_id="175" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2288 %mul50_2_4 = fmul i32 %bitcast_ln72_162, i32 %input_fm_buffer_load_162

]]></Node>
<StgValue><ssdm name="mul50_2_4"/></StgValue>
</operation>

<operation id="4911" st_id="175" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2295 %mul50_3_4 = fmul i32 %bitcast_ln72_163, i32 %input_fm_buffer_load_163

]]></Node>
<StgValue><ssdm name="mul50_3_4"/></StgValue>
</operation>

<operation id="4912" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2300 %bitcast_ln72_164 = bitcast i32 %gmem_addr_166_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_164"/></StgValue>
</operation>

<operation id="4913" st_id="175" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2302 %mul50_4_4 = fmul i32 %bitcast_ln72_164, i32 %input_fm_buffer_load_164

]]></Node>
<StgValue><ssdm name="mul50_4_4"/></StgValue>
</operation>

<operation id="4914" st_id="175" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2306 %gmem_addr_167_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_167

]]></Node>
<StgValue><ssdm name="gmem_addr_167_read"/></StgValue>
</operation>

<operation id="4915" st_id="175" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2312 %gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_168, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_168_req"/></StgValue>
</operation>

<operation id="4916" st_id="175" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2319 %gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_169, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_169_req"/></StgValue>
</operation>

<operation id="4917" st_id="175" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2328 %gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_170, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_170_req"/></StgValue>
</operation>

<operation id="4918" st_id="175" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2337 %gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_171, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_171_req"/></StgValue>
</operation>

<operation id="4919" st_id="175" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2346 %gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_172, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_172_req"/></StgValue>
</operation>

<operation id="4920" st_id="175" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2355 %gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_173, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_173_req"/></StgValue>
</operation>

<operation id="4921" st_id="175" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2364 %gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_174, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_174_req"/></StgValue>
</operation>

<operation id="4922" st_id="175" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2373 %gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_175, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_175_req"/></StgValue>
</operation>

<operation id="4923" st_id="175" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2379 %add_ln72_134 = add i63 %sext_ln63_74, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_134"/></StgValue>
</operation>

<operation id="4924" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2380 %sext_ln72_139 = sext i63 %add_ln72_134

]]></Node>
<StgValue><ssdm name="sext_ln72_139"/></StgValue>
</operation>

<operation id="4925" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2381 %gmem_addr_176 = getelementptr i32 %gmem, i64 %sext_ln72_139

]]></Node>
<StgValue><ssdm name="gmem_addr_176"/></StgValue>
</operation>
</state>

<state id="176" st_id="177">

<operation id="4926" st_id="176" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:736 %add_1 = fadd i32 %add57_7_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="4927" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="63" op_0_bw="62">
<![CDATA[
for.inc67:2268 %sext_ln72_132 = sext i62 %trunc_ln63_38

]]></Node>
<StgValue><ssdm name="sext_ln72_132"/></StgValue>
</operation>

<operation id="4928" st_id="176" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2295 %mul50_3_4 = fmul i32 %bitcast_ln72_163, i32 %input_fm_buffer_load_163

]]></Node>
<StgValue><ssdm name="mul50_3_4"/></StgValue>
</operation>

<operation id="4929" st_id="176" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2302 %mul50_4_4 = fmul i32 %bitcast_ln72_164, i32 %input_fm_buffer_load_164

]]></Node>
<StgValue><ssdm name="mul50_4_4"/></StgValue>
</operation>

<operation id="4930" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2307 %bitcast_ln72_165 = bitcast i32 %gmem_addr_167_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_165"/></StgValue>
</operation>

<operation id="4931" st_id="176" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2309 %mul50_5_4 = fmul i32 %bitcast_ln72_165, i32 %input_fm_buffer_load_165

]]></Node>
<StgValue><ssdm name="mul50_5_4"/></StgValue>
</operation>

<operation id="4932" st_id="176" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2313 %gmem_addr_168_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_168

]]></Node>
<StgValue><ssdm name="gmem_addr_168_read"/></StgValue>
</operation>

<operation id="4933" st_id="176" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2319 %gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_169, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_169_req"/></StgValue>
</operation>

<operation id="4934" st_id="176" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2328 %gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_170, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_170_req"/></StgValue>
</operation>

<operation id="4935" st_id="176" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2337 %gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_171, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_171_req"/></StgValue>
</operation>

<operation id="4936" st_id="176" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2346 %gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_172, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_172_req"/></StgValue>
</operation>

<operation id="4937" st_id="176" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2355 %gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_173, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_173_req"/></StgValue>
</operation>

<operation id="4938" st_id="176" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2364 %gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_174, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_174_req"/></StgValue>
</operation>

<operation id="4939" st_id="176" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2373 %gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_175, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_175_req"/></StgValue>
</operation>

<operation id="4940" st_id="176" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2382 %gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_176, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_176_req"/></StgValue>
</operation>

<operation id="4941" st_id="176" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2388 %add_ln72_135 = add i63 %sext_ln72_132, i63 1

]]></Node>
<StgValue><ssdm name="add_ln72_135"/></StgValue>
</operation>

<operation id="4942" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2389 %sext_ln72_140 = sext i63 %add_ln72_135

]]></Node>
<StgValue><ssdm name="sext_ln72_140"/></StgValue>
</operation>

<operation id="4943" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2390 %gmem_addr_177 = getelementptr i32 %gmem, i64 %sext_ln72_140

]]></Node>
<StgValue><ssdm name="gmem_addr_177"/></StgValue>
</operation>
</state>

<state id="177" st_id="178">

<operation id="4944" st_id="177" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:736 %add_1 = fadd i32 %add57_7_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="4945" st_id="177" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2302 %mul50_4_4 = fmul i32 %bitcast_ln72_164, i32 %input_fm_buffer_load_164

]]></Node>
<StgValue><ssdm name="mul50_4_4"/></StgValue>
</operation>

<operation id="4946" st_id="177" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2309 %mul50_5_4 = fmul i32 %bitcast_ln72_165, i32 %input_fm_buffer_load_165

]]></Node>
<StgValue><ssdm name="mul50_5_4"/></StgValue>
</operation>

<operation id="4947" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2314 %bitcast_ln72_166 = bitcast i32 %gmem_addr_168_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_166"/></StgValue>
</operation>

<operation id="4948" st_id="177" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2316 %mul50_6_4 = fmul i32 %bitcast_ln72_166, i32 %input_fm_buffer_load_166

]]></Node>
<StgValue><ssdm name="mul50_6_4"/></StgValue>
</operation>

<operation id="4949" st_id="177" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2320 %gmem_addr_169_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_169

]]></Node>
<StgValue><ssdm name="gmem_addr_169_read"/></StgValue>
</operation>

<operation id="4950" st_id="177" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2328 %gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_170, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_170_req"/></StgValue>
</operation>

<operation id="4951" st_id="177" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2337 %gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_171, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_171_req"/></StgValue>
</operation>

<operation id="4952" st_id="177" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2346 %gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_172, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_172_req"/></StgValue>
</operation>

<operation id="4953" st_id="177" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2355 %gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_173, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_173_req"/></StgValue>
</operation>

<operation id="4954" st_id="177" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2364 %gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_174, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_174_req"/></StgValue>
</operation>

<operation id="4955" st_id="177" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2373 %gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_175, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_175_req"/></StgValue>
</operation>

<operation id="4956" st_id="177" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2382 %gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_176, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_176_req"/></StgValue>
</operation>

<operation id="4957" st_id="177" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2391 %gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_177, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_177_req"/></StgValue>
</operation>

<operation id="4958" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2397 %add_ln72_136 = add i63 %sext_ln63_68, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_136"/></StgValue>
</operation>

<operation id="4959" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2398 %sext_ln72_141 = sext i63 %add_ln72_136

]]></Node>
<StgValue><ssdm name="sext_ln72_141"/></StgValue>
</operation>

<operation id="4960" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2399 %gmem_addr_178 = getelementptr i32 %gmem, i64 %sext_ln72_141

]]></Node>
<StgValue><ssdm name="gmem_addr_178"/></StgValue>
</operation>
</state>

<state id="178" st_id="179">

<operation id="4961" st_id="178" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:743 %add57_1_1 = fadd i32 %add_1, i32 %mul50_1_1

]]></Node>
<StgValue><ssdm name="add57_1_1"/></StgValue>
</operation>

<operation id="4962" st_id="178" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2309 %mul50_5_4 = fmul i32 %bitcast_ln72_165, i32 %input_fm_buffer_load_165

]]></Node>
<StgValue><ssdm name="mul50_5_4"/></StgValue>
</operation>

<operation id="4963" st_id="178" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2316 %mul50_6_4 = fmul i32 %bitcast_ln72_166, i32 %input_fm_buffer_load_166

]]></Node>
<StgValue><ssdm name="mul50_6_4"/></StgValue>
</operation>

<operation id="4964" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2321 %bitcast_ln72_167 = bitcast i32 %gmem_addr_169_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_167"/></StgValue>
</operation>

<operation id="4965" st_id="178" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2323 %mul50_7_4 = fmul i32 %bitcast_ln72_167, i32 %input_fm_buffer_load_167

]]></Node>
<StgValue><ssdm name="mul50_7_4"/></StgValue>
</operation>

<operation id="4966" st_id="178" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2329 %gmem_addr_170_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_170

]]></Node>
<StgValue><ssdm name="gmem_addr_170_read"/></StgValue>
</operation>

<operation id="4967" st_id="178" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2337 %gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_171, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_171_req"/></StgValue>
</operation>

<operation id="4968" st_id="178" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2346 %gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_172, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_172_req"/></StgValue>
</operation>

<operation id="4969" st_id="178" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2355 %gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_173, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_173_req"/></StgValue>
</operation>

<operation id="4970" st_id="178" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2364 %gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_174, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_174_req"/></StgValue>
</operation>

<operation id="4971" st_id="178" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2373 %gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_175, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_175_req"/></StgValue>
</operation>

<operation id="4972" st_id="178" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2382 %gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_176, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_176_req"/></StgValue>
</operation>

<operation id="4973" st_id="178" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2391 %gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_177, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_177_req"/></StgValue>
</operation>

<operation id="4974" st_id="178" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2400 %gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_178, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_178_req"/></StgValue>
</operation>

<operation id="4975" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2406 %add_ln72_137 = add i63 %sext_ln63_69, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_137"/></StgValue>
</operation>

<operation id="4976" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2407 %sext_ln72_142 = sext i63 %add_ln72_137

]]></Node>
<StgValue><ssdm name="sext_ln72_142"/></StgValue>
</operation>

<operation id="4977" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2408 %gmem_addr_179 = getelementptr i32 %gmem, i64 %sext_ln72_142

]]></Node>
<StgValue><ssdm name="gmem_addr_179"/></StgValue>
</operation>
</state>

<state id="179" st_id="180">

<operation id="4978" st_id="179" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:743 %add57_1_1 = fadd i32 %add_1, i32 %mul50_1_1

]]></Node>
<StgValue><ssdm name="add57_1_1"/></StgValue>
</operation>

<operation id="4979" st_id="179" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2316 %mul50_6_4 = fmul i32 %bitcast_ln72_166, i32 %input_fm_buffer_load_166

]]></Node>
<StgValue><ssdm name="mul50_6_4"/></StgValue>
</operation>

<operation id="4980" st_id="179" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2323 %mul50_7_4 = fmul i32 %bitcast_ln72_167, i32 %input_fm_buffer_load_167

]]></Node>
<StgValue><ssdm name="mul50_7_4"/></StgValue>
</operation>

<operation id="4981" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2330 %bitcast_ln72_168 = bitcast i32 %gmem_addr_170_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_168"/></StgValue>
</operation>

<operation id="4982" st_id="179" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2332 %mul_4_1 = fmul i32 %bitcast_ln72_168, i32 %input_fm_buffer_load_168

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="4983" st_id="179" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2338 %gmem_addr_171_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_171

]]></Node>
<StgValue><ssdm name="gmem_addr_171_read"/></StgValue>
</operation>

<operation id="4984" st_id="179" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2346 %gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_172, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_172_req"/></StgValue>
</operation>

<operation id="4985" st_id="179" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2355 %gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_173, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_173_req"/></StgValue>
</operation>

<operation id="4986" st_id="179" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2364 %gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_174, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_174_req"/></StgValue>
</operation>

<operation id="4987" st_id="179" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2373 %gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_175, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_175_req"/></StgValue>
</operation>

<operation id="4988" st_id="179" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2382 %gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_176, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_176_req"/></StgValue>
</operation>

<operation id="4989" st_id="179" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2391 %gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_177, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_177_req"/></StgValue>
</operation>

<operation id="4990" st_id="179" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2400 %gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_178, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_178_req"/></StgValue>
</operation>

<operation id="4991" st_id="179" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2409 %gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_179, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_179_req"/></StgValue>
</operation>

<operation id="4992" st_id="179" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2415 %add_ln72_138 = add i63 %sext_ln63_70, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_138"/></StgValue>
</operation>

<operation id="4993" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2416 %sext_ln72_143 = sext i63 %add_ln72_138

]]></Node>
<StgValue><ssdm name="sext_ln72_143"/></StgValue>
</operation>

<operation id="4994" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2417 %gmem_addr_180 = getelementptr i32 %gmem, i64 %sext_ln72_143

]]></Node>
<StgValue><ssdm name="gmem_addr_180"/></StgValue>
</operation>
</state>

<state id="180" st_id="181">

<operation id="4995" st_id="180" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:743 %add57_1_1 = fadd i32 %add_1, i32 %mul50_1_1

]]></Node>
<StgValue><ssdm name="add57_1_1"/></StgValue>
</operation>

<operation id="4996" st_id="180" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2323 %mul50_7_4 = fmul i32 %bitcast_ln72_167, i32 %input_fm_buffer_load_167

]]></Node>
<StgValue><ssdm name="mul50_7_4"/></StgValue>
</operation>

<operation id="4997" st_id="180" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2332 %mul_4_1 = fmul i32 %bitcast_ln72_168, i32 %input_fm_buffer_load_168

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="4998" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2339 %bitcast_ln72_169 = bitcast i32 %gmem_addr_171_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_169"/></StgValue>
</operation>

<operation id="4999" st_id="180" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2341 %mul50_1_4_1 = fmul i32 %bitcast_ln72_169, i32 %input_fm_buffer_load_169

]]></Node>
<StgValue><ssdm name="mul50_1_4_1"/></StgValue>
</operation>

<operation id="5000" st_id="180" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2347 %gmem_addr_172_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_172

]]></Node>
<StgValue><ssdm name="gmem_addr_172_read"/></StgValue>
</operation>

<operation id="5001" st_id="180" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2355 %gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_173, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_173_req"/></StgValue>
</operation>

<operation id="5002" st_id="180" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2364 %gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_174, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_174_req"/></StgValue>
</operation>

<operation id="5003" st_id="180" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2373 %gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_175, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_175_req"/></StgValue>
</operation>

<operation id="5004" st_id="180" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2382 %gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_176, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_176_req"/></StgValue>
</operation>

<operation id="5005" st_id="180" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2391 %gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_177, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_177_req"/></StgValue>
</operation>

<operation id="5006" st_id="180" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2400 %gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_178, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_178_req"/></StgValue>
</operation>

<operation id="5007" st_id="180" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2409 %gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_179, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_179_req"/></StgValue>
</operation>

<operation id="5008" st_id="180" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2418 %gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_180, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_180_req"/></StgValue>
</operation>

<operation id="5009" st_id="180" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2424 %add_ln72_139 = add i63 %sext_ln63_71, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_139"/></StgValue>
</operation>

<operation id="5010" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2425 %sext_ln72_144 = sext i63 %add_ln72_139

]]></Node>
<StgValue><ssdm name="sext_ln72_144"/></StgValue>
</operation>

<operation id="5011" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2426 %gmem_addr_181 = getelementptr i32 %gmem, i64 %sext_ln72_144

]]></Node>
<StgValue><ssdm name="gmem_addr_181"/></StgValue>
</operation>
</state>

<state id="181" st_id="182">

<operation id="5012" st_id="181" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:743 %add57_1_1 = fadd i32 %add_1, i32 %mul50_1_1

]]></Node>
<StgValue><ssdm name="add57_1_1"/></StgValue>
</operation>

<operation id="5013" st_id="181" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2332 %mul_4_1 = fmul i32 %bitcast_ln72_168, i32 %input_fm_buffer_load_168

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="5014" st_id="181" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2341 %mul50_1_4_1 = fmul i32 %bitcast_ln72_169, i32 %input_fm_buffer_load_169

]]></Node>
<StgValue><ssdm name="mul50_1_4_1"/></StgValue>
</operation>

<operation id="5015" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2348 %bitcast_ln72_170 = bitcast i32 %gmem_addr_172_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_170"/></StgValue>
</operation>

<operation id="5016" st_id="181" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2350 %mul50_2_4_1 = fmul i32 %bitcast_ln72_170, i32 %input_fm_buffer_load_170

]]></Node>
<StgValue><ssdm name="mul50_2_4_1"/></StgValue>
</operation>

<operation id="5017" st_id="181" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2356 %gmem_addr_173_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_173

]]></Node>
<StgValue><ssdm name="gmem_addr_173_read"/></StgValue>
</operation>

<operation id="5018" st_id="181" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2364 %gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_174, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_174_req"/></StgValue>
</operation>

<operation id="5019" st_id="181" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2373 %gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_175, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_175_req"/></StgValue>
</operation>

<operation id="5020" st_id="181" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2382 %gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_176, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_176_req"/></StgValue>
</operation>

<operation id="5021" st_id="181" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2391 %gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_177, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_177_req"/></StgValue>
</operation>

<operation id="5022" st_id="181" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2400 %gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_178, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_178_req"/></StgValue>
</operation>

<operation id="5023" st_id="181" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2409 %gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_179, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_179_req"/></StgValue>
</operation>

<operation id="5024" st_id="181" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2418 %gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_180, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_180_req"/></StgValue>
</operation>

<operation id="5025" st_id="181" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2427 %gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_181, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_181_req"/></StgValue>
</operation>

<operation id="5026" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2433 %add_ln72_140 = add i63 %sext_ln63_72, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_140"/></StgValue>
</operation>

<operation id="5027" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2434 %sext_ln72_145 = sext i63 %add_ln72_140

]]></Node>
<StgValue><ssdm name="sext_ln72_145"/></StgValue>
</operation>

<operation id="5028" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2435 %gmem_addr_182 = getelementptr i32 %gmem, i64 %sext_ln72_145

]]></Node>
<StgValue><ssdm name="gmem_addr_182"/></StgValue>
</operation>
</state>

<state id="182" st_id="183">

<operation id="5029" st_id="182" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:750 %add57_2_1 = fadd i32 %add57_1_1, i32 %mul50_2_1

]]></Node>
<StgValue><ssdm name="add57_2_1"/></StgValue>
</operation>

<operation id="5030" st_id="182" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2341 %mul50_1_4_1 = fmul i32 %bitcast_ln72_169, i32 %input_fm_buffer_load_169

]]></Node>
<StgValue><ssdm name="mul50_1_4_1"/></StgValue>
</operation>

<operation id="5031" st_id="182" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2350 %mul50_2_4_1 = fmul i32 %bitcast_ln72_170, i32 %input_fm_buffer_load_170

]]></Node>
<StgValue><ssdm name="mul50_2_4_1"/></StgValue>
</operation>

<operation id="5032" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2357 %bitcast_ln72_171 = bitcast i32 %gmem_addr_173_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_171"/></StgValue>
</operation>

<operation id="5033" st_id="182" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2359 %mul50_3_4_1 = fmul i32 %bitcast_ln72_171, i32 %input_fm_buffer_load_171

]]></Node>
<StgValue><ssdm name="mul50_3_4_1"/></StgValue>
</operation>

<operation id="5034" st_id="182" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2365 %gmem_addr_174_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_174

]]></Node>
<StgValue><ssdm name="gmem_addr_174_read"/></StgValue>
</operation>

<operation id="5035" st_id="182" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2373 %gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_175, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_175_req"/></StgValue>
</operation>

<operation id="5036" st_id="182" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2382 %gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_176, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_176_req"/></StgValue>
</operation>

<operation id="5037" st_id="182" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2391 %gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_177, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_177_req"/></StgValue>
</operation>

<operation id="5038" st_id="182" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2400 %gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_178, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_178_req"/></StgValue>
</operation>

<operation id="5039" st_id="182" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2409 %gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_179, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_179_req"/></StgValue>
</operation>

<operation id="5040" st_id="182" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2418 %gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_180, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_180_req"/></StgValue>
</operation>

<operation id="5041" st_id="182" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2427 %gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_181, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_181_req"/></StgValue>
</operation>

<operation id="5042" st_id="182" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2436 %gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_182, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_182_req"/></StgValue>
</operation>

<operation id="5043" st_id="182" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2442 %add_ln72_141 = add i63 %sext_ln63_73, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_141"/></StgValue>
</operation>

<operation id="5044" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2443 %sext_ln72_146 = sext i63 %add_ln72_141

]]></Node>
<StgValue><ssdm name="sext_ln72_146"/></StgValue>
</operation>

<operation id="5045" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2444 %gmem_addr_183 = getelementptr i32 %gmem, i64 %sext_ln72_146

]]></Node>
<StgValue><ssdm name="gmem_addr_183"/></StgValue>
</operation>
</state>

<state id="183" st_id="184">

<operation id="5046" st_id="183" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:750 %add57_2_1 = fadd i32 %add57_1_1, i32 %mul50_2_1

]]></Node>
<StgValue><ssdm name="add57_2_1"/></StgValue>
</operation>

<operation id="5047" st_id="183" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2350 %mul50_2_4_1 = fmul i32 %bitcast_ln72_170, i32 %input_fm_buffer_load_170

]]></Node>
<StgValue><ssdm name="mul50_2_4_1"/></StgValue>
</operation>

<operation id="5048" st_id="183" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2359 %mul50_3_4_1 = fmul i32 %bitcast_ln72_171, i32 %input_fm_buffer_load_171

]]></Node>
<StgValue><ssdm name="mul50_3_4_1"/></StgValue>
</operation>

<operation id="5049" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2366 %bitcast_ln72_172 = bitcast i32 %gmem_addr_174_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_172"/></StgValue>
</operation>

<operation id="5050" st_id="183" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2368 %mul50_4_4_1 = fmul i32 %bitcast_ln72_172, i32 %input_fm_buffer_load_172

]]></Node>
<StgValue><ssdm name="mul50_4_4_1"/></StgValue>
</operation>

<operation id="5051" st_id="183" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2374 %gmem_addr_175_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_175

]]></Node>
<StgValue><ssdm name="gmem_addr_175_read"/></StgValue>
</operation>

<operation id="5052" st_id="183" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2382 %gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_176, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_176_req"/></StgValue>
</operation>

<operation id="5053" st_id="183" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2391 %gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_177, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_177_req"/></StgValue>
</operation>

<operation id="5054" st_id="183" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2400 %gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_178, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_178_req"/></StgValue>
</operation>

<operation id="5055" st_id="183" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2409 %gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_179, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_179_req"/></StgValue>
</operation>

<operation id="5056" st_id="183" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2418 %gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_180, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_180_req"/></StgValue>
</operation>

<operation id="5057" st_id="183" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2427 %gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_181, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_181_req"/></StgValue>
</operation>

<operation id="5058" st_id="183" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2436 %gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_182, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_182_req"/></StgValue>
</operation>

<operation id="5059" st_id="183" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2445 %gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_183, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_183_req"/></StgValue>
</operation>

<operation id="5060" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2451 %add_ln72_142 = add i63 %sext_ln63_74, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_142"/></StgValue>
</operation>

<operation id="5061" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2452 %sext_ln72_147 = sext i63 %add_ln72_142

]]></Node>
<StgValue><ssdm name="sext_ln72_147"/></StgValue>
</operation>

<operation id="5062" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2453 %gmem_addr_184 = getelementptr i32 %gmem, i64 %sext_ln72_147

]]></Node>
<StgValue><ssdm name="gmem_addr_184"/></StgValue>
</operation>
</state>

<state id="184" st_id="185">

<operation id="5063" st_id="184" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:750 %add57_2_1 = fadd i32 %add57_1_1, i32 %mul50_2_1

]]></Node>
<StgValue><ssdm name="add57_2_1"/></StgValue>
</operation>

<operation id="5064" st_id="184" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2359 %mul50_3_4_1 = fmul i32 %bitcast_ln72_171, i32 %input_fm_buffer_load_171

]]></Node>
<StgValue><ssdm name="mul50_3_4_1"/></StgValue>
</operation>

<operation id="5065" st_id="184" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2368 %mul50_4_4_1 = fmul i32 %bitcast_ln72_172, i32 %input_fm_buffer_load_172

]]></Node>
<StgValue><ssdm name="mul50_4_4_1"/></StgValue>
</operation>

<operation id="5066" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2375 %bitcast_ln72_173 = bitcast i32 %gmem_addr_175_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_173"/></StgValue>
</operation>

<operation id="5067" st_id="184" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2377 %mul50_5_4_1 = fmul i32 %bitcast_ln72_173, i32 %input_fm_buffer_load_173

]]></Node>
<StgValue><ssdm name="mul50_5_4_1"/></StgValue>
</operation>

<operation id="5068" st_id="184" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2383 %gmem_addr_176_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_176

]]></Node>
<StgValue><ssdm name="gmem_addr_176_read"/></StgValue>
</operation>

<operation id="5069" st_id="184" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2391 %gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_177, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_177_req"/></StgValue>
</operation>

<operation id="5070" st_id="184" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2400 %gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_178, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_178_req"/></StgValue>
</operation>

<operation id="5071" st_id="184" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2409 %gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_179, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_179_req"/></StgValue>
</operation>

<operation id="5072" st_id="184" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2418 %gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_180, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_180_req"/></StgValue>
</operation>

<operation id="5073" st_id="184" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2427 %gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_181, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_181_req"/></StgValue>
</operation>

<operation id="5074" st_id="184" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2436 %gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_182, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_182_req"/></StgValue>
</operation>

<operation id="5075" st_id="184" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2445 %gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_183, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_183_req"/></StgValue>
</operation>

<operation id="5076" st_id="184" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2454 %gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_184, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_184_req"/></StgValue>
</operation>

<operation id="5077" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2460 %add_ln72_143 = add i63 %sext_ln72_132, i63 2

]]></Node>
<StgValue><ssdm name="add_ln72_143"/></StgValue>
</operation>

<operation id="5078" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2461 %sext_ln72_148 = sext i63 %add_ln72_143

]]></Node>
<StgValue><ssdm name="sext_ln72_148"/></StgValue>
</operation>

<operation id="5079" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2462 %gmem_addr_185 = getelementptr i32 %gmem, i64 %sext_ln72_148

]]></Node>
<StgValue><ssdm name="gmem_addr_185"/></StgValue>
</operation>
</state>

<state id="185" st_id="186">

<operation id="5080" st_id="185" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:750 %add57_2_1 = fadd i32 %add57_1_1, i32 %mul50_2_1

]]></Node>
<StgValue><ssdm name="add57_2_1"/></StgValue>
</operation>

<operation id="5081" st_id="185" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2368 %mul50_4_4_1 = fmul i32 %bitcast_ln72_172, i32 %input_fm_buffer_load_172

]]></Node>
<StgValue><ssdm name="mul50_4_4_1"/></StgValue>
</operation>

<operation id="5082" st_id="185" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2377 %mul50_5_4_1 = fmul i32 %bitcast_ln72_173, i32 %input_fm_buffer_load_173

]]></Node>
<StgValue><ssdm name="mul50_5_4_1"/></StgValue>
</operation>

<operation id="5083" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2384 %bitcast_ln72_174 = bitcast i32 %gmem_addr_176_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_174"/></StgValue>
</operation>

<operation id="5084" st_id="185" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2386 %mul50_6_4_1 = fmul i32 %bitcast_ln72_174, i32 %input_fm_buffer_load_174

]]></Node>
<StgValue><ssdm name="mul50_6_4_1"/></StgValue>
</operation>

<operation id="5085" st_id="185" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2392 %gmem_addr_177_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_177

]]></Node>
<StgValue><ssdm name="gmem_addr_177_read"/></StgValue>
</operation>

<operation id="5086" st_id="185" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2400 %gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_178, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_178_req"/></StgValue>
</operation>

<operation id="5087" st_id="185" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2409 %gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_179, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_179_req"/></StgValue>
</operation>

<operation id="5088" st_id="185" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2418 %gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_180, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_180_req"/></StgValue>
</operation>

<operation id="5089" st_id="185" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2427 %gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_181, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_181_req"/></StgValue>
</operation>

<operation id="5090" st_id="185" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2436 %gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_182, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_182_req"/></StgValue>
</operation>

<operation id="5091" st_id="185" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2445 %gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_183, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_183_req"/></StgValue>
</operation>

<operation id="5092" st_id="185" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2454 %gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_184, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_184_req"/></StgValue>
</operation>

<operation id="5093" st_id="185" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2463 %gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_185, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_185_req"/></StgValue>
</operation>

<operation id="5094" st_id="185" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2469 %add_ln72_144 = add i63 %sext_ln63_68, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_144"/></StgValue>
</operation>

<operation id="5095" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2470 %sext_ln72_149 = sext i63 %add_ln72_144

]]></Node>
<StgValue><ssdm name="sext_ln72_149"/></StgValue>
</operation>

<operation id="5096" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2471 %gmem_addr_186 = getelementptr i32 %gmem, i64 %sext_ln72_149

]]></Node>
<StgValue><ssdm name="gmem_addr_186"/></StgValue>
</operation>

<operation id="5097" st_id="185" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2541 %add_ln72_152 = add i63 %sext_ln63_68, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_152"/></StgValue>
</operation>

<operation id="5098" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2542 %sext_ln72_157 = sext i63 %add_ln72_152

]]></Node>
<StgValue><ssdm name="sext_ln72_157"/></StgValue>
</operation>

<operation id="5099" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2543 %gmem_addr_194 = getelementptr i32 %gmem, i64 %sext_ln72_157

]]></Node>
<StgValue><ssdm name="gmem_addr_194"/></StgValue>
</operation>
</state>

<state id="186" st_id="187">

<operation id="5100" st_id="186" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:757 %add57_3_1 = fadd i32 %add57_2_1, i32 %mul50_3_1

]]></Node>
<StgValue><ssdm name="add57_3_1"/></StgValue>
</operation>

<operation id="5101" st_id="186" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2377 %mul50_5_4_1 = fmul i32 %bitcast_ln72_173, i32 %input_fm_buffer_load_173

]]></Node>
<StgValue><ssdm name="mul50_5_4_1"/></StgValue>
</operation>

<operation id="5102" st_id="186" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2386 %mul50_6_4_1 = fmul i32 %bitcast_ln72_174, i32 %input_fm_buffer_load_174

]]></Node>
<StgValue><ssdm name="mul50_6_4_1"/></StgValue>
</operation>

<operation id="5103" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2393 %bitcast_ln72_175 = bitcast i32 %gmem_addr_177_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_175"/></StgValue>
</operation>

<operation id="5104" st_id="186" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2395 %mul50_7_4_1 = fmul i32 %bitcast_ln72_175, i32 %input_fm_buffer_load_175

]]></Node>
<StgValue><ssdm name="mul50_7_4_1"/></StgValue>
</operation>

<operation id="5105" st_id="186" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2401 %gmem_addr_178_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_178

]]></Node>
<StgValue><ssdm name="gmem_addr_178_read"/></StgValue>
</operation>

<operation id="5106" st_id="186" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2409 %gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_179, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_179_req"/></StgValue>
</operation>

<operation id="5107" st_id="186" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2418 %gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_180, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_180_req"/></StgValue>
</operation>

<operation id="5108" st_id="186" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2427 %gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_181, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_181_req"/></StgValue>
</operation>

<operation id="5109" st_id="186" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2436 %gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_182, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_182_req"/></StgValue>
</operation>

<operation id="5110" st_id="186" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2445 %gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_183, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_183_req"/></StgValue>
</operation>

<operation id="5111" st_id="186" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2454 %gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_184, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_184_req"/></StgValue>
</operation>

<operation id="5112" st_id="186" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2463 %gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_185, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_185_req"/></StgValue>
</operation>

<operation id="5113" st_id="186" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2472 %gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_186, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_186_req"/></StgValue>
</operation>

<operation id="5114" st_id="186" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2478 %add_ln72_145 = add i63 %sext_ln63_69, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_145"/></StgValue>
</operation>

<operation id="5115" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2479 %sext_ln72_150 = sext i63 %add_ln72_145

]]></Node>
<StgValue><ssdm name="sext_ln72_150"/></StgValue>
</operation>

<operation id="5116" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2480 %gmem_addr_187 = getelementptr i32 %gmem, i64 %sext_ln72_150

]]></Node>
<StgValue><ssdm name="gmem_addr_187"/></StgValue>
</operation>

<operation id="5117" st_id="186" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2550 %add_ln72_153 = add i63 %sext_ln63_69, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_153"/></StgValue>
</operation>

<operation id="5118" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2551 %sext_ln72_158 = sext i63 %add_ln72_153

]]></Node>
<StgValue><ssdm name="sext_ln72_158"/></StgValue>
</operation>

<operation id="5119" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2552 %gmem_addr_195 = getelementptr i32 %gmem, i64 %sext_ln72_158

]]></Node>
<StgValue><ssdm name="gmem_addr_195"/></StgValue>
</operation>
</state>

<state id="187" st_id="188">

<operation id="5120" st_id="187" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:757 %add57_3_1 = fadd i32 %add57_2_1, i32 %mul50_3_1

]]></Node>
<StgValue><ssdm name="add57_3_1"/></StgValue>
</operation>

<operation id="5121" st_id="187" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2386 %mul50_6_4_1 = fmul i32 %bitcast_ln72_174, i32 %input_fm_buffer_load_174

]]></Node>
<StgValue><ssdm name="mul50_6_4_1"/></StgValue>
</operation>

<operation id="5122" st_id="187" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2395 %mul50_7_4_1 = fmul i32 %bitcast_ln72_175, i32 %input_fm_buffer_load_175

]]></Node>
<StgValue><ssdm name="mul50_7_4_1"/></StgValue>
</operation>

<operation id="5123" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2402 %bitcast_ln72_176 = bitcast i32 %gmem_addr_178_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_176"/></StgValue>
</operation>

<operation id="5124" st_id="187" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2404 %mul_4_2 = fmul i32 %bitcast_ln72_176, i32 %input_fm_buffer_load_176

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="5125" st_id="187" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2410 %gmem_addr_179_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_179

]]></Node>
<StgValue><ssdm name="gmem_addr_179_read"/></StgValue>
</operation>

<operation id="5126" st_id="187" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2418 %gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_180, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_180_req"/></StgValue>
</operation>

<operation id="5127" st_id="187" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2427 %gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_181, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_181_req"/></StgValue>
</operation>

<operation id="5128" st_id="187" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2436 %gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_182, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_182_req"/></StgValue>
</operation>

<operation id="5129" st_id="187" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2445 %gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_183, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_183_req"/></StgValue>
</operation>

<operation id="5130" st_id="187" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2454 %gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_184, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_184_req"/></StgValue>
</operation>

<operation id="5131" st_id="187" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2463 %gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_185, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_185_req"/></StgValue>
</operation>

<operation id="5132" st_id="187" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2472 %gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_186, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_186_req"/></StgValue>
</operation>

<operation id="5133" st_id="187" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2481 %gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_187, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_187_req"/></StgValue>
</operation>

<operation id="5134" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2487 %add_ln72_146 = add i63 %sext_ln63_70, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_146"/></StgValue>
</operation>

<operation id="5135" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2488 %sext_ln72_151 = sext i63 %add_ln72_146

]]></Node>
<StgValue><ssdm name="sext_ln72_151"/></StgValue>
</operation>

<operation id="5136" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2489 %gmem_addr_188 = getelementptr i32 %gmem, i64 %sext_ln72_151

]]></Node>
<StgValue><ssdm name="gmem_addr_188"/></StgValue>
</operation>

<operation id="5137" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2559 %add_ln72_154 = add i63 %sext_ln63_70, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_154"/></StgValue>
</operation>

<operation id="5138" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2560 %sext_ln72_159 = sext i63 %add_ln72_154

]]></Node>
<StgValue><ssdm name="sext_ln72_159"/></StgValue>
</operation>

<operation id="5139" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2561 %gmem_addr_196 = getelementptr i32 %gmem, i64 %sext_ln72_159

]]></Node>
<StgValue><ssdm name="gmem_addr_196"/></StgValue>
</operation>
</state>

<state id="188" st_id="189">

<operation id="5140" st_id="188" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:757 %add57_3_1 = fadd i32 %add57_2_1, i32 %mul50_3_1

]]></Node>
<StgValue><ssdm name="add57_3_1"/></StgValue>
</operation>

<operation id="5141" st_id="188" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2395 %mul50_7_4_1 = fmul i32 %bitcast_ln72_175, i32 %input_fm_buffer_load_175

]]></Node>
<StgValue><ssdm name="mul50_7_4_1"/></StgValue>
</operation>

<operation id="5142" st_id="188" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2404 %mul_4_2 = fmul i32 %bitcast_ln72_176, i32 %input_fm_buffer_load_176

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="5143" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2411 %bitcast_ln72_177 = bitcast i32 %gmem_addr_179_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_177"/></StgValue>
</operation>

<operation id="5144" st_id="188" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2413 %mul50_1_4_2 = fmul i32 %bitcast_ln72_177, i32 %input_fm_buffer_load_177

]]></Node>
<StgValue><ssdm name="mul50_1_4_2"/></StgValue>
</operation>

<operation id="5145" st_id="188" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2419 %gmem_addr_180_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_180

]]></Node>
<StgValue><ssdm name="gmem_addr_180_read"/></StgValue>
</operation>

<operation id="5146" st_id="188" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2427 %gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_181, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_181_req"/></StgValue>
</operation>

<operation id="5147" st_id="188" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2436 %gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_182, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_182_req"/></StgValue>
</operation>

<operation id="5148" st_id="188" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2445 %gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_183, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_183_req"/></StgValue>
</operation>

<operation id="5149" st_id="188" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2454 %gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_184, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_184_req"/></StgValue>
</operation>

<operation id="5150" st_id="188" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2463 %gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_185, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_185_req"/></StgValue>
</operation>

<operation id="5151" st_id="188" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2472 %gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_186, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_186_req"/></StgValue>
</operation>

<operation id="5152" st_id="188" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2481 %gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_187, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_187_req"/></StgValue>
</operation>

<operation id="5153" st_id="188" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2490 %gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_188, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_188_req"/></StgValue>
</operation>

<operation id="5154" st_id="188" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2496 %add_ln72_147 = add i63 %sext_ln63_71, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_147"/></StgValue>
</operation>

<operation id="5155" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2497 %sext_ln72_152 = sext i63 %add_ln72_147

]]></Node>
<StgValue><ssdm name="sext_ln72_152"/></StgValue>
</operation>

<operation id="5156" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2498 %gmem_addr_189 = getelementptr i32 %gmem, i64 %sext_ln72_152

]]></Node>
<StgValue><ssdm name="gmem_addr_189"/></StgValue>
</operation>

<operation id="5157" st_id="188" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2568 %add_ln72_155 = add i63 %sext_ln63_71, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_155"/></StgValue>
</operation>

<operation id="5158" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2569 %sext_ln72_160 = sext i63 %add_ln72_155

]]></Node>
<StgValue><ssdm name="sext_ln72_160"/></StgValue>
</operation>

<operation id="5159" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2570 %gmem_addr_197 = getelementptr i32 %gmem, i64 %sext_ln72_160

]]></Node>
<StgValue><ssdm name="gmem_addr_197"/></StgValue>
</operation>
</state>

<state id="189" st_id="190">

<operation id="5160" st_id="189" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:757 %add57_3_1 = fadd i32 %add57_2_1, i32 %mul50_3_1

]]></Node>
<StgValue><ssdm name="add57_3_1"/></StgValue>
</operation>

<operation id="5161" st_id="189" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2404 %mul_4_2 = fmul i32 %bitcast_ln72_176, i32 %input_fm_buffer_load_176

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="5162" st_id="189" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2413 %mul50_1_4_2 = fmul i32 %bitcast_ln72_177, i32 %input_fm_buffer_load_177

]]></Node>
<StgValue><ssdm name="mul50_1_4_2"/></StgValue>
</operation>

<operation id="5163" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2420 %bitcast_ln72_178 = bitcast i32 %gmem_addr_180_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_178"/></StgValue>
</operation>

<operation id="5164" st_id="189" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2422 %mul50_2_4_2 = fmul i32 %bitcast_ln72_178, i32 %input_fm_buffer_load_178

]]></Node>
<StgValue><ssdm name="mul50_2_4_2"/></StgValue>
</operation>

<operation id="5165" st_id="189" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2428 %gmem_addr_181_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_181

]]></Node>
<StgValue><ssdm name="gmem_addr_181_read"/></StgValue>
</operation>

<operation id="5166" st_id="189" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2436 %gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_182, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_182_req"/></StgValue>
</operation>

<operation id="5167" st_id="189" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2445 %gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_183, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_183_req"/></StgValue>
</operation>

<operation id="5168" st_id="189" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2454 %gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_184, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_184_req"/></StgValue>
</operation>

<operation id="5169" st_id="189" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2463 %gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_185, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_185_req"/></StgValue>
</operation>

<operation id="5170" st_id="189" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2472 %gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_186, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_186_req"/></StgValue>
</operation>

<operation id="5171" st_id="189" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2481 %gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_187, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_187_req"/></StgValue>
</operation>

<operation id="5172" st_id="189" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2490 %gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_188, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_188_req"/></StgValue>
</operation>

<operation id="5173" st_id="189" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2499 %gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_189, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_189_req"/></StgValue>
</operation>

<operation id="5174" st_id="189" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2505 %add_ln72_148 = add i63 %sext_ln63_72, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_148"/></StgValue>
</operation>

<operation id="5175" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2506 %sext_ln72_153 = sext i63 %add_ln72_148

]]></Node>
<StgValue><ssdm name="sext_ln72_153"/></StgValue>
</operation>

<operation id="5176" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2507 %gmem_addr_190 = getelementptr i32 %gmem, i64 %sext_ln72_153

]]></Node>
<StgValue><ssdm name="gmem_addr_190"/></StgValue>
</operation>

<operation id="5177" st_id="189" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2577 %add_ln72_156 = add i63 %sext_ln63_72, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_156"/></StgValue>
</operation>

<operation id="5178" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2578 %sext_ln72_161 = sext i63 %add_ln72_156

]]></Node>
<StgValue><ssdm name="sext_ln72_161"/></StgValue>
</operation>

<operation id="5179" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2579 %gmem_addr_198 = getelementptr i32 %gmem, i64 %sext_ln72_161

]]></Node>
<StgValue><ssdm name="gmem_addr_198"/></StgValue>
</operation>
</state>

<state id="190" st_id="191">

<operation id="5180" st_id="190" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:764 %add57_4_1 = fadd i32 %add57_3_1, i32 %mul50_4_1

]]></Node>
<StgValue><ssdm name="add57_4_1"/></StgValue>
</operation>

<operation id="5181" st_id="190" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2413 %mul50_1_4_2 = fmul i32 %bitcast_ln72_177, i32 %input_fm_buffer_load_177

]]></Node>
<StgValue><ssdm name="mul50_1_4_2"/></StgValue>
</operation>

<operation id="5182" st_id="190" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2422 %mul50_2_4_2 = fmul i32 %bitcast_ln72_178, i32 %input_fm_buffer_load_178

]]></Node>
<StgValue><ssdm name="mul50_2_4_2"/></StgValue>
</operation>

<operation id="5183" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2429 %bitcast_ln72_179 = bitcast i32 %gmem_addr_181_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_179"/></StgValue>
</operation>

<operation id="5184" st_id="190" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2431 %mul50_3_4_2 = fmul i32 %bitcast_ln72_179, i32 %input_fm_buffer_load_179

]]></Node>
<StgValue><ssdm name="mul50_3_4_2"/></StgValue>
</operation>

<operation id="5185" st_id="190" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2437 %gmem_addr_182_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_182

]]></Node>
<StgValue><ssdm name="gmem_addr_182_read"/></StgValue>
</operation>

<operation id="5186" st_id="190" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2445 %gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_183, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_183_req"/></StgValue>
</operation>

<operation id="5187" st_id="190" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2454 %gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_184, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_184_req"/></StgValue>
</operation>

<operation id="5188" st_id="190" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2463 %gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_185, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_185_req"/></StgValue>
</operation>

<operation id="5189" st_id="190" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2472 %gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_186, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_186_req"/></StgValue>
</operation>

<operation id="5190" st_id="190" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2481 %gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_187, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_187_req"/></StgValue>
</operation>

<operation id="5191" st_id="190" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2490 %gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_188, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_188_req"/></StgValue>
</operation>

<operation id="5192" st_id="190" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2499 %gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_189, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_189_req"/></StgValue>
</operation>

<operation id="5193" st_id="190" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2508 %gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_190, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_190_req"/></StgValue>
</operation>

<operation id="5194" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2514 %add_ln72_149 = add i63 %sext_ln63_73, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_149"/></StgValue>
</operation>

<operation id="5195" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2515 %sext_ln72_154 = sext i63 %add_ln72_149

]]></Node>
<StgValue><ssdm name="sext_ln72_154"/></StgValue>
</operation>

<operation id="5196" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2516 %gmem_addr_191 = getelementptr i32 %gmem, i64 %sext_ln72_154

]]></Node>
<StgValue><ssdm name="gmem_addr_191"/></StgValue>
</operation>

<operation id="5197" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2586 %add_ln72_157 = add i63 %sext_ln63_73, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_157"/></StgValue>
</operation>

<operation id="5198" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2587 %sext_ln72_162 = sext i63 %add_ln72_157

]]></Node>
<StgValue><ssdm name="sext_ln72_162"/></StgValue>
</operation>

<operation id="5199" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2588 %gmem_addr_199 = getelementptr i32 %gmem, i64 %sext_ln72_162

]]></Node>
<StgValue><ssdm name="gmem_addr_199"/></StgValue>
</operation>
</state>

<state id="191" st_id="192">

<operation id="5200" st_id="191" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:764 %add57_4_1 = fadd i32 %add57_3_1, i32 %mul50_4_1

]]></Node>
<StgValue><ssdm name="add57_4_1"/></StgValue>
</operation>

<operation id="5201" st_id="191" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2422 %mul50_2_4_2 = fmul i32 %bitcast_ln72_178, i32 %input_fm_buffer_load_178

]]></Node>
<StgValue><ssdm name="mul50_2_4_2"/></StgValue>
</operation>

<operation id="5202" st_id="191" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2431 %mul50_3_4_2 = fmul i32 %bitcast_ln72_179, i32 %input_fm_buffer_load_179

]]></Node>
<StgValue><ssdm name="mul50_3_4_2"/></StgValue>
</operation>

<operation id="5203" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2438 %bitcast_ln72_180 = bitcast i32 %gmem_addr_182_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_180"/></StgValue>
</operation>

<operation id="5204" st_id="191" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2440 %mul50_4_4_2 = fmul i32 %bitcast_ln72_180, i32 %input_fm_buffer_load_180

]]></Node>
<StgValue><ssdm name="mul50_4_4_2"/></StgValue>
</operation>

<operation id="5205" st_id="191" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2446 %gmem_addr_183_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_183

]]></Node>
<StgValue><ssdm name="gmem_addr_183_read"/></StgValue>
</operation>

<operation id="5206" st_id="191" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2454 %gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_184, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_184_req"/></StgValue>
</operation>

<operation id="5207" st_id="191" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2463 %gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_185, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_185_req"/></StgValue>
</operation>

<operation id="5208" st_id="191" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2472 %gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_186, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_186_req"/></StgValue>
</operation>

<operation id="5209" st_id="191" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2481 %gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_187, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_187_req"/></StgValue>
</operation>

<operation id="5210" st_id="191" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2490 %gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_188, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_188_req"/></StgValue>
</operation>

<operation id="5211" st_id="191" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2499 %gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_189, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_189_req"/></StgValue>
</operation>

<operation id="5212" st_id="191" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2508 %gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_190, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_190_req"/></StgValue>
</operation>

<operation id="5213" st_id="191" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2517 %gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_191, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_191_req"/></StgValue>
</operation>

<operation id="5214" st_id="191" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2523 %add_ln72_150 = add i63 %sext_ln63_74, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_150"/></StgValue>
</operation>

<operation id="5215" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2524 %sext_ln72_155 = sext i63 %add_ln72_150

]]></Node>
<StgValue><ssdm name="sext_ln72_155"/></StgValue>
</operation>

<operation id="5216" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2525 %gmem_addr_192 = getelementptr i32 %gmem, i64 %sext_ln72_155

]]></Node>
<StgValue><ssdm name="gmem_addr_192"/></StgValue>
</operation>

<operation id="5217" st_id="191" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2595 %add_ln72_158 = add i63 %sext_ln63_74, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_158"/></StgValue>
</operation>

<operation id="5218" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2596 %sext_ln72_163 = sext i63 %add_ln72_158

]]></Node>
<StgValue><ssdm name="sext_ln72_163"/></StgValue>
</operation>

<operation id="5219" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2597 %gmem_addr_200 = getelementptr i32 %gmem, i64 %sext_ln72_163

]]></Node>
<StgValue><ssdm name="gmem_addr_200"/></StgValue>
</operation>
</state>

<state id="192" st_id="193">

<operation id="5220" st_id="192" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:764 %add57_4_1 = fadd i32 %add57_3_1, i32 %mul50_4_1

]]></Node>
<StgValue><ssdm name="add57_4_1"/></StgValue>
</operation>

<operation id="5221" st_id="192" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2431 %mul50_3_4_2 = fmul i32 %bitcast_ln72_179, i32 %input_fm_buffer_load_179

]]></Node>
<StgValue><ssdm name="mul50_3_4_2"/></StgValue>
</operation>

<operation id="5222" st_id="192" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2440 %mul50_4_4_2 = fmul i32 %bitcast_ln72_180, i32 %input_fm_buffer_load_180

]]></Node>
<StgValue><ssdm name="mul50_4_4_2"/></StgValue>
</operation>

<operation id="5223" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2447 %bitcast_ln72_181 = bitcast i32 %gmem_addr_183_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_181"/></StgValue>
</operation>

<operation id="5224" st_id="192" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2449 %mul50_5_4_2 = fmul i32 %bitcast_ln72_181, i32 %input_fm_buffer_load_181

]]></Node>
<StgValue><ssdm name="mul50_5_4_2"/></StgValue>
</operation>

<operation id="5225" st_id="192" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2455 %gmem_addr_184_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_184

]]></Node>
<StgValue><ssdm name="gmem_addr_184_read"/></StgValue>
</operation>

<operation id="5226" st_id="192" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2463 %gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_185, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_185_req"/></StgValue>
</operation>

<operation id="5227" st_id="192" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2472 %gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_186, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_186_req"/></StgValue>
</operation>

<operation id="5228" st_id="192" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2481 %gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_187, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_187_req"/></StgValue>
</operation>

<operation id="5229" st_id="192" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2490 %gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_188, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_188_req"/></StgValue>
</operation>

<operation id="5230" st_id="192" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2499 %gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_189, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_189_req"/></StgValue>
</operation>

<operation id="5231" st_id="192" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2508 %gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_190, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_190_req"/></StgValue>
</operation>

<operation id="5232" st_id="192" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2517 %gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_191, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_191_req"/></StgValue>
</operation>

<operation id="5233" st_id="192" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2526 %gmem_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_192, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_192_req"/></StgValue>
</operation>

<operation id="5234" st_id="192" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2532 %add_ln72_151 = add i63 %sext_ln72_132, i63 3

]]></Node>
<StgValue><ssdm name="add_ln72_151"/></StgValue>
</operation>

<operation id="5235" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2533 %sext_ln72_156 = sext i63 %add_ln72_151

]]></Node>
<StgValue><ssdm name="sext_ln72_156"/></StgValue>
</operation>

<operation id="5236" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2534 %gmem_addr_193 = getelementptr i32 %gmem, i64 %sext_ln72_156

]]></Node>
<StgValue><ssdm name="gmem_addr_193"/></StgValue>
</operation>

<operation id="5237" st_id="192" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc67:2604 %add_ln72_159 = add i63 %sext_ln72_132, i63 4

]]></Node>
<StgValue><ssdm name="add_ln72_159"/></StgValue>
</operation>

<operation id="5238" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="64" op_0_bw="63">
<![CDATA[
for.inc67:2605 %sext_ln72_164 = sext i63 %add_ln72_159

]]></Node>
<StgValue><ssdm name="sext_ln72_164"/></StgValue>
</operation>

<operation id="5239" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc67:2606 %gmem_addr_201 = getelementptr i32 %gmem, i64 %sext_ln72_164

]]></Node>
<StgValue><ssdm name="gmem_addr_201"/></StgValue>
</operation>
</state>

<state id="193" st_id="194">

<operation id="5240" st_id="193" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:764 %add57_4_1 = fadd i32 %add57_3_1, i32 %mul50_4_1

]]></Node>
<StgValue><ssdm name="add57_4_1"/></StgValue>
</operation>

<operation id="5241" st_id="193" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2440 %mul50_4_4_2 = fmul i32 %bitcast_ln72_180, i32 %input_fm_buffer_load_180

]]></Node>
<StgValue><ssdm name="mul50_4_4_2"/></StgValue>
</operation>

<operation id="5242" st_id="193" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2449 %mul50_5_4_2 = fmul i32 %bitcast_ln72_181, i32 %input_fm_buffer_load_181

]]></Node>
<StgValue><ssdm name="mul50_5_4_2"/></StgValue>
</operation>

<operation id="5243" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2456 %bitcast_ln72_182 = bitcast i32 %gmem_addr_184_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_182"/></StgValue>
</operation>

<operation id="5244" st_id="193" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2458 %mul50_6_4_2 = fmul i32 %bitcast_ln72_182, i32 %input_fm_buffer_load_182

]]></Node>
<StgValue><ssdm name="mul50_6_4_2"/></StgValue>
</operation>

<operation id="5245" st_id="193" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2464 %gmem_addr_185_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_185

]]></Node>
<StgValue><ssdm name="gmem_addr_185_read"/></StgValue>
</operation>

<operation id="5246" st_id="193" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2472 %gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_186, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_186_req"/></StgValue>
</operation>

<operation id="5247" st_id="193" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2481 %gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_187, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_187_req"/></StgValue>
</operation>

<operation id="5248" st_id="193" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2490 %gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_188, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_188_req"/></StgValue>
</operation>

<operation id="5249" st_id="193" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2499 %gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_189, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_189_req"/></StgValue>
</operation>

<operation id="5250" st_id="193" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2508 %gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_190, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_190_req"/></StgValue>
</operation>

<operation id="5251" st_id="193" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2517 %gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_191, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_191_req"/></StgValue>
</operation>

<operation id="5252" st_id="193" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2526 %gmem_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_192, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_192_req"/></StgValue>
</operation>

<operation id="5253" st_id="193" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2535 %gmem_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_193, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_193_req"/></StgValue>
</operation>
</state>

<state id="194" st_id="195">

<operation id="5254" st_id="194" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:771 %add57_5_1 = fadd i32 %add57_4_1, i32 %mul50_5_1

]]></Node>
<StgValue><ssdm name="add57_5_1"/></StgValue>
</operation>

<operation id="5255" st_id="194" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2449 %mul50_5_4_2 = fmul i32 %bitcast_ln72_181, i32 %input_fm_buffer_load_181

]]></Node>
<StgValue><ssdm name="mul50_5_4_2"/></StgValue>
</operation>

<operation id="5256" st_id="194" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2458 %mul50_6_4_2 = fmul i32 %bitcast_ln72_182, i32 %input_fm_buffer_load_182

]]></Node>
<StgValue><ssdm name="mul50_6_4_2"/></StgValue>
</operation>

<operation id="5257" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2465 %bitcast_ln72_183 = bitcast i32 %gmem_addr_185_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_183"/></StgValue>
</operation>

<operation id="5258" st_id="194" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2467 %mul50_7_4_2 = fmul i32 %bitcast_ln72_183, i32 %input_fm_buffer_load_183

]]></Node>
<StgValue><ssdm name="mul50_7_4_2"/></StgValue>
</operation>

<operation id="5259" st_id="194" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2473 %gmem_addr_186_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_186

]]></Node>
<StgValue><ssdm name="gmem_addr_186_read"/></StgValue>
</operation>

<operation id="5260" st_id="194" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2481 %gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_187, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_187_req"/></StgValue>
</operation>

<operation id="5261" st_id="194" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2490 %gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_188, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_188_req"/></StgValue>
</operation>

<operation id="5262" st_id="194" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2499 %gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_189, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_189_req"/></StgValue>
</operation>

<operation id="5263" st_id="194" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2508 %gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_190, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_190_req"/></StgValue>
</operation>

<operation id="5264" st_id="194" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2517 %gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_191, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_191_req"/></StgValue>
</operation>

<operation id="5265" st_id="194" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2526 %gmem_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_192, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_192_req"/></StgValue>
</operation>

<operation id="5266" st_id="194" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2535 %gmem_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_193, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_193_req"/></StgValue>
</operation>

<operation id="5267" st_id="194" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2544 %gmem_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_194, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_194_req"/></StgValue>
</operation>
</state>

<state id="195" st_id="196">

<operation id="5268" st_id="195" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:771 %add57_5_1 = fadd i32 %add57_4_1, i32 %mul50_5_1

]]></Node>
<StgValue><ssdm name="add57_5_1"/></StgValue>
</operation>

<operation id="5269" st_id="195" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2458 %mul50_6_4_2 = fmul i32 %bitcast_ln72_182, i32 %input_fm_buffer_load_182

]]></Node>
<StgValue><ssdm name="mul50_6_4_2"/></StgValue>
</operation>

<operation id="5270" st_id="195" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2467 %mul50_7_4_2 = fmul i32 %bitcast_ln72_183, i32 %input_fm_buffer_load_183

]]></Node>
<StgValue><ssdm name="mul50_7_4_2"/></StgValue>
</operation>

<operation id="5271" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2474 %bitcast_ln72_184 = bitcast i32 %gmem_addr_186_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_184"/></StgValue>
</operation>

<operation id="5272" st_id="195" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2476 %mul_4_3 = fmul i32 %bitcast_ln72_184, i32 %input_fm_buffer_load_184

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="5273" st_id="195" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2482 %gmem_addr_187_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_187

]]></Node>
<StgValue><ssdm name="gmem_addr_187_read"/></StgValue>
</operation>

<operation id="5274" st_id="195" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2490 %gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_188, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_188_req"/></StgValue>
</operation>

<operation id="5275" st_id="195" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2499 %gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_189, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_189_req"/></StgValue>
</operation>

<operation id="5276" st_id="195" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2508 %gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_190, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_190_req"/></StgValue>
</operation>

<operation id="5277" st_id="195" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2517 %gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_191, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_191_req"/></StgValue>
</operation>

<operation id="5278" st_id="195" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2526 %gmem_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_192, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_192_req"/></StgValue>
</operation>

<operation id="5279" st_id="195" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2535 %gmem_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_193, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_193_req"/></StgValue>
</operation>

<operation id="5280" st_id="195" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2544 %gmem_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_194, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_194_req"/></StgValue>
</operation>

<operation id="5281" st_id="195" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2553 %gmem_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_195, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_195_req"/></StgValue>
</operation>
</state>

<state id="196" st_id="197">

<operation id="5282" st_id="196" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:771 %add57_5_1 = fadd i32 %add57_4_1, i32 %mul50_5_1

]]></Node>
<StgValue><ssdm name="add57_5_1"/></StgValue>
</operation>

<operation id="5283" st_id="196" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2467 %mul50_7_4_2 = fmul i32 %bitcast_ln72_183, i32 %input_fm_buffer_load_183

]]></Node>
<StgValue><ssdm name="mul50_7_4_2"/></StgValue>
</operation>

<operation id="5284" st_id="196" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2476 %mul_4_3 = fmul i32 %bitcast_ln72_184, i32 %input_fm_buffer_load_184

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="5285" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2483 %bitcast_ln72_185 = bitcast i32 %gmem_addr_187_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_185"/></StgValue>
</operation>

<operation id="5286" st_id="196" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2485 %mul50_1_4_3 = fmul i32 %bitcast_ln72_185, i32 %input_fm_buffer_load_185

]]></Node>
<StgValue><ssdm name="mul50_1_4_3"/></StgValue>
</operation>

<operation id="5287" st_id="196" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2491 %gmem_addr_188_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_188

]]></Node>
<StgValue><ssdm name="gmem_addr_188_read"/></StgValue>
</operation>

<operation id="5288" st_id="196" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2499 %gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_189, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_189_req"/></StgValue>
</operation>

<operation id="5289" st_id="196" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2508 %gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_190, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_190_req"/></StgValue>
</operation>

<operation id="5290" st_id="196" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2517 %gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_191, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_191_req"/></StgValue>
</operation>

<operation id="5291" st_id="196" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2526 %gmem_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_192, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_192_req"/></StgValue>
</operation>

<operation id="5292" st_id="196" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2535 %gmem_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_193, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_193_req"/></StgValue>
</operation>

<operation id="5293" st_id="196" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2544 %gmem_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_194, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_194_req"/></StgValue>
</operation>

<operation id="5294" st_id="196" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2553 %gmem_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_195, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_195_req"/></StgValue>
</operation>

<operation id="5295" st_id="196" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2562 %gmem_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_196, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_196_req"/></StgValue>
</operation>
</state>

<state id="197" st_id="198">

<operation id="5296" st_id="197" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:771 %add57_5_1 = fadd i32 %add57_4_1, i32 %mul50_5_1

]]></Node>
<StgValue><ssdm name="add57_5_1"/></StgValue>
</operation>

<operation id="5297" st_id="197" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2476 %mul_4_3 = fmul i32 %bitcast_ln72_184, i32 %input_fm_buffer_load_184

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="5298" st_id="197" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2485 %mul50_1_4_3 = fmul i32 %bitcast_ln72_185, i32 %input_fm_buffer_load_185

]]></Node>
<StgValue><ssdm name="mul50_1_4_3"/></StgValue>
</operation>

<operation id="5299" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2492 %bitcast_ln72_186 = bitcast i32 %gmem_addr_188_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_186"/></StgValue>
</operation>

<operation id="5300" st_id="197" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2494 %mul50_2_4_3 = fmul i32 %bitcast_ln72_186, i32 %input_fm_buffer_load_186

]]></Node>
<StgValue><ssdm name="mul50_2_4_3"/></StgValue>
</operation>

<operation id="5301" st_id="197" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2500 %gmem_addr_189_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_189

]]></Node>
<StgValue><ssdm name="gmem_addr_189_read"/></StgValue>
</operation>

<operation id="5302" st_id="197" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2508 %gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_190, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_190_req"/></StgValue>
</operation>

<operation id="5303" st_id="197" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2517 %gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_191, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_191_req"/></StgValue>
</operation>

<operation id="5304" st_id="197" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2526 %gmem_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_192, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_192_req"/></StgValue>
</operation>

<operation id="5305" st_id="197" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2535 %gmem_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_193, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_193_req"/></StgValue>
</operation>

<operation id="5306" st_id="197" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2544 %gmem_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_194, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_194_req"/></StgValue>
</operation>

<operation id="5307" st_id="197" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2553 %gmem_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_195, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_195_req"/></StgValue>
</operation>

<operation id="5308" st_id="197" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2562 %gmem_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_196, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_196_req"/></StgValue>
</operation>

<operation id="5309" st_id="197" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2571 %gmem_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_197, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_197_req"/></StgValue>
</operation>
</state>

<state id="198" st_id="199">

<operation id="5310" st_id="198" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:778 %add57_6_1 = fadd i32 %add57_5_1, i32 %mul50_6_1

]]></Node>
<StgValue><ssdm name="add57_6_1"/></StgValue>
</operation>

<operation id="5311" st_id="198" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2485 %mul50_1_4_3 = fmul i32 %bitcast_ln72_185, i32 %input_fm_buffer_load_185

]]></Node>
<StgValue><ssdm name="mul50_1_4_3"/></StgValue>
</operation>

<operation id="5312" st_id="198" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2494 %mul50_2_4_3 = fmul i32 %bitcast_ln72_186, i32 %input_fm_buffer_load_186

]]></Node>
<StgValue><ssdm name="mul50_2_4_3"/></StgValue>
</operation>

<operation id="5313" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2501 %bitcast_ln72_187 = bitcast i32 %gmem_addr_189_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_187"/></StgValue>
</operation>

<operation id="5314" st_id="198" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2503 %mul50_3_4_3 = fmul i32 %bitcast_ln72_187, i32 %input_fm_buffer_load_187

]]></Node>
<StgValue><ssdm name="mul50_3_4_3"/></StgValue>
</operation>

<operation id="5315" st_id="198" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2509 %gmem_addr_190_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_190

]]></Node>
<StgValue><ssdm name="gmem_addr_190_read"/></StgValue>
</operation>

<operation id="5316" st_id="198" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2517 %gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_191, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_191_req"/></StgValue>
</operation>

<operation id="5317" st_id="198" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2526 %gmem_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_192, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_192_req"/></StgValue>
</operation>

<operation id="5318" st_id="198" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2535 %gmem_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_193, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_193_req"/></StgValue>
</operation>

<operation id="5319" st_id="198" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2544 %gmem_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_194, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_194_req"/></StgValue>
</operation>

<operation id="5320" st_id="198" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2553 %gmem_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_195, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_195_req"/></StgValue>
</operation>

<operation id="5321" st_id="198" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2562 %gmem_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_196, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_196_req"/></StgValue>
</operation>

<operation id="5322" st_id="198" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2571 %gmem_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_197, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_197_req"/></StgValue>
</operation>

<operation id="5323" st_id="198" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2580 %gmem_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_198, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_198_req"/></StgValue>
</operation>
</state>

<state id="199" st_id="200">

<operation id="5324" st_id="199" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:778 %add57_6_1 = fadd i32 %add57_5_1, i32 %mul50_6_1

]]></Node>
<StgValue><ssdm name="add57_6_1"/></StgValue>
</operation>

<operation id="5325" st_id="199" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2494 %mul50_2_4_3 = fmul i32 %bitcast_ln72_186, i32 %input_fm_buffer_load_186

]]></Node>
<StgValue><ssdm name="mul50_2_4_3"/></StgValue>
</operation>

<operation id="5326" st_id="199" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2503 %mul50_3_4_3 = fmul i32 %bitcast_ln72_187, i32 %input_fm_buffer_load_187

]]></Node>
<StgValue><ssdm name="mul50_3_4_3"/></StgValue>
</operation>

<operation id="5327" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2510 %bitcast_ln72_188 = bitcast i32 %gmem_addr_190_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_188"/></StgValue>
</operation>

<operation id="5328" st_id="199" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2512 %mul50_4_4_3 = fmul i32 %bitcast_ln72_188, i32 %input_fm_buffer_load_188

]]></Node>
<StgValue><ssdm name="mul50_4_4_3"/></StgValue>
</operation>

<operation id="5329" st_id="199" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2518 %gmem_addr_191_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_191

]]></Node>
<StgValue><ssdm name="gmem_addr_191_read"/></StgValue>
</operation>

<operation id="5330" st_id="199" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2526 %gmem_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_192, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_192_req"/></StgValue>
</operation>

<operation id="5331" st_id="199" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2535 %gmem_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_193, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_193_req"/></StgValue>
</operation>

<operation id="5332" st_id="199" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2544 %gmem_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_194, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_194_req"/></StgValue>
</operation>

<operation id="5333" st_id="199" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2553 %gmem_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_195, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_195_req"/></StgValue>
</operation>

<operation id="5334" st_id="199" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2562 %gmem_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_196, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_196_req"/></StgValue>
</operation>

<operation id="5335" st_id="199" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2571 %gmem_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_197, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_197_req"/></StgValue>
</operation>

<operation id="5336" st_id="199" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2580 %gmem_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_198, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_198_req"/></StgValue>
</operation>

<operation id="5337" st_id="199" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2589 %gmem_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_199, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_199_req"/></StgValue>
</operation>
</state>

<state id="200" st_id="201">

<operation id="5338" st_id="200" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:778 %add57_6_1 = fadd i32 %add57_5_1, i32 %mul50_6_1

]]></Node>
<StgValue><ssdm name="add57_6_1"/></StgValue>
</operation>

<operation id="5339" st_id="200" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2503 %mul50_3_4_3 = fmul i32 %bitcast_ln72_187, i32 %input_fm_buffer_load_187

]]></Node>
<StgValue><ssdm name="mul50_3_4_3"/></StgValue>
</operation>

<operation id="5340" st_id="200" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2512 %mul50_4_4_3 = fmul i32 %bitcast_ln72_188, i32 %input_fm_buffer_load_188

]]></Node>
<StgValue><ssdm name="mul50_4_4_3"/></StgValue>
</operation>

<operation id="5341" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2519 %bitcast_ln72_189 = bitcast i32 %gmem_addr_191_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_189"/></StgValue>
</operation>

<operation id="5342" st_id="200" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2521 %mul50_5_4_3 = fmul i32 %bitcast_ln72_189, i32 %input_fm_buffer_load_189

]]></Node>
<StgValue><ssdm name="mul50_5_4_3"/></StgValue>
</operation>

<operation id="5343" st_id="200" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2527 %gmem_addr_192_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_192

]]></Node>
<StgValue><ssdm name="gmem_addr_192_read"/></StgValue>
</operation>

<operation id="5344" st_id="200" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2535 %gmem_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_193, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_193_req"/></StgValue>
</operation>

<operation id="5345" st_id="200" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2544 %gmem_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_194, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_194_req"/></StgValue>
</operation>

<operation id="5346" st_id="200" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2553 %gmem_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_195, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_195_req"/></StgValue>
</operation>

<operation id="5347" st_id="200" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2562 %gmem_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_196, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_196_req"/></StgValue>
</operation>

<operation id="5348" st_id="200" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2571 %gmem_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_197, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_197_req"/></StgValue>
</operation>

<operation id="5349" st_id="200" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2580 %gmem_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_198, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_198_req"/></StgValue>
</operation>

<operation id="5350" st_id="200" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2589 %gmem_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_199, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_199_req"/></StgValue>
</operation>

<operation id="5351" st_id="200" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2598 %gmem_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_200, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_200_req"/></StgValue>
</operation>
</state>

<state id="201" st_id="202">

<operation id="5352" st_id="201" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:778 %add57_6_1 = fadd i32 %add57_5_1, i32 %mul50_6_1

]]></Node>
<StgValue><ssdm name="add57_6_1"/></StgValue>
</operation>

<operation id="5353" st_id="201" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2512 %mul50_4_4_3 = fmul i32 %bitcast_ln72_188, i32 %input_fm_buffer_load_188

]]></Node>
<StgValue><ssdm name="mul50_4_4_3"/></StgValue>
</operation>

<operation id="5354" st_id="201" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2521 %mul50_5_4_3 = fmul i32 %bitcast_ln72_189, i32 %input_fm_buffer_load_189

]]></Node>
<StgValue><ssdm name="mul50_5_4_3"/></StgValue>
</operation>

<operation id="5355" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2528 %bitcast_ln72_190 = bitcast i32 %gmem_addr_192_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_190"/></StgValue>
</operation>

<operation id="5356" st_id="201" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2530 %mul50_6_4_3 = fmul i32 %bitcast_ln72_190, i32 %input_fm_buffer_load_190

]]></Node>
<StgValue><ssdm name="mul50_6_4_3"/></StgValue>
</operation>

<operation id="5357" st_id="201" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2536 %gmem_addr_193_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_193

]]></Node>
<StgValue><ssdm name="gmem_addr_193_read"/></StgValue>
</operation>

<operation id="5358" st_id="201" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2544 %gmem_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_194, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_194_req"/></StgValue>
</operation>

<operation id="5359" st_id="201" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2553 %gmem_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_195, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_195_req"/></StgValue>
</operation>

<operation id="5360" st_id="201" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2562 %gmem_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_196, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_196_req"/></StgValue>
</operation>

<operation id="5361" st_id="201" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2571 %gmem_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_197, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_197_req"/></StgValue>
</operation>

<operation id="5362" st_id="201" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2580 %gmem_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_198, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_198_req"/></StgValue>
</operation>

<operation id="5363" st_id="201" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2589 %gmem_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_199, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_199_req"/></StgValue>
</operation>

<operation id="5364" st_id="201" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2598 %gmem_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_200, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_200_req"/></StgValue>
</operation>

<operation id="5365" st_id="201" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2607 %gmem_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_201, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_201_req"/></StgValue>
</operation>
</state>

<state id="202" st_id="203">

<operation id="5366" st_id="202" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:785 %add57_7_1 = fadd i32 %add57_6_1, i32 %mul50_7_1

]]></Node>
<StgValue><ssdm name="add57_7_1"/></StgValue>
</operation>

<operation id="5367" st_id="202" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2521 %mul50_5_4_3 = fmul i32 %bitcast_ln72_189, i32 %input_fm_buffer_load_189

]]></Node>
<StgValue><ssdm name="mul50_5_4_3"/></StgValue>
</operation>

<operation id="5368" st_id="202" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2530 %mul50_6_4_3 = fmul i32 %bitcast_ln72_190, i32 %input_fm_buffer_load_190

]]></Node>
<StgValue><ssdm name="mul50_6_4_3"/></StgValue>
</operation>

<operation id="5369" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2537 %bitcast_ln72_191 = bitcast i32 %gmem_addr_193_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_191"/></StgValue>
</operation>

<operation id="5370" st_id="202" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2539 %mul50_7_4_3 = fmul i32 %bitcast_ln72_191, i32 %input_fm_buffer_load_191

]]></Node>
<StgValue><ssdm name="mul50_7_4_3"/></StgValue>
</operation>

<operation id="5371" st_id="202" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2545 %gmem_addr_194_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_194

]]></Node>
<StgValue><ssdm name="gmem_addr_194_read"/></StgValue>
</operation>

<operation id="5372" st_id="202" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2553 %gmem_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_195, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_195_req"/></StgValue>
</operation>

<operation id="5373" st_id="202" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2562 %gmem_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_196, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_196_req"/></StgValue>
</operation>

<operation id="5374" st_id="202" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2571 %gmem_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_197, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_197_req"/></StgValue>
</operation>

<operation id="5375" st_id="202" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2580 %gmem_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_198, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_198_req"/></StgValue>
</operation>

<operation id="5376" st_id="202" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2589 %gmem_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_199, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_199_req"/></StgValue>
</operation>

<operation id="5377" st_id="202" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2598 %gmem_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_200, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_200_req"/></StgValue>
</operation>

<operation id="5378" st_id="202" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2607 %gmem_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_201, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_201_req"/></StgValue>
</operation>
</state>

<state id="203" st_id="204">

<operation id="5379" st_id="203" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:785 %add57_7_1 = fadd i32 %add57_6_1, i32 %mul50_7_1

]]></Node>
<StgValue><ssdm name="add57_7_1"/></StgValue>
</operation>

<operation id="5380" st_id="203" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2530 %mul50_6_4_3 = fmul i32 %bitcast_ln72_190, i32 %input_fm_buffer_load_190

]]></Node>
<StgValue><ssdm name="mul50_6_4_3"/></StgValue>
</operation>

<operation id="5381" st_id="203" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2539 %mul50_7_4_3 = fmul i32 %bitcast_ln72_191, i32 %input_fm_buffer_load_191

]]></Node>
<StgValue><ssdm name="mul50_7_4_3"/></StgValue>
</operation>

<operation id="5382" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2546 %bitcast_ln72_192 = bitcast i32 %gmem_addr_194_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_192"/></StgValue>
</operation>

<operation id="5383" st_id="203" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2548 %mul_4_4 = fmul i32 %bitcast_ln72_192, i32 %input_fm_buffer_load_192

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>

<operation id="5384" st_id="203" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2554 %gmem_addr_195_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_195

]]></Node>
<StgValue><ssdm name="gmem_addr_195_read"/></StgValue>
</operation>

<operation id="5385" st_id="203" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2562 %gmem_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_196, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_196_req"/></StgValue>
</operation>

<operation id="5386" st_id="203" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2571 %gmem_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_197, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_197_req"/></StgValue>
</operation>

<operation id="5387" st_id="203" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2580 %gmem_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_198, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_198_req"/></StgValue>
</operation>

<operation id="5388" st_id="203" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2589 %gmem_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_199, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_199_req"/></StgValue>
</operation>

<operation id="5389" st_id="203" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2598 %gmem_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_200, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_200_req"/></StgValue>
</operation>

<operation id="5390" st_id="203" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2607 %gmem_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_201, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_201_req"/></StgValue>
</operation>
</state>

<state id="204" st_id="205">

<operation id="5391" st_id="204" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:785 %add57_7_1 = fadd i32 %add57_6_1, i32 %mul50_7_1

]]></Node>
<StgValue><ssdm name="add57_7_1"/></StgValue>
</operation>

<operation id="5392" st_id="204" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2539 %mul50_7_4_3 = fmul i32 %bitcast_ln72_191, i32 %input_fm_buffer_load_191

]]></Node>
<StgValue><ssdm name="mul50_7_4_3"/></StgValue>
</operation>

<operation id="5393" st_id="204" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2548 %mul_4_4 = fmul i32 %bitcast_ln72_192, i32 %input_fm_buffer_load_192

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>

<operation id="5394" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2555 %bitcast_ln72_193 = bitcast i32 %gmem_addr_195_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_193"/></StgValue>
</operation>

<operation id="5395" st_id="204" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2557 %mul50_1_4_4 = fmul i32 %bitcast_ln72_193, i32 %input_fm_buffer_load_193

]]></Node>
<StgValue><ssdm name="mul50_1_4_4"/></StgValue>
</operation>

<operation id="5396" st_id="204" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2563 %gmem_addr_196_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_196

]]></Node>
<StgValue><ssdm name="gmem_addr_196_read"/></StgValue>
</operation>

<operation id="5397" st_id="204" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2571 %gmem_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_197, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_197_req"/></StgValue>
</operation>

<operation id="5398" st_id="204" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2580 %gmem_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_198, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_198_req"/></StgValue>
</operation>

<operation id="5399" st_id="204" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2589 %gmem_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_199, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_199_req"/></StgValue>
</operation>

<operation id="5400" st_id="204" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2598 %gmem_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_200, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_200_req"/></StgValue>
</operation>

<operation id="5401" st_id="204" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2607 %gmem_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_201, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_201_req"/></StgValue>
</operation>
</state>

<state id="205" st_id="206">

<operation id="5402" st_id="205" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:785 %add57_7_1 = fadd i32 %add57_6_1, i32 %mul50_7_1

]]></Node>
<StgValue><ssdm name="add57_7_1"/></StgValue>
</operation>

<operation id="5403" st_id="205" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2548 %mul_4_4 = fmul i32 %bitcast_ln72_192, i32 %input_fm_buffer_load_192

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>

<operation id="5404" st_id="205" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2557 %mul50_1_4_4 = fmul i32 %bitcast_ln72_193, i32 %input_fm_buffer_load_193

]]></Node>
<StgValue><ssdm name="mul50_1_4_4"/></StgValue>
</operation>

<operation id="5405" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2564 %bitcast_ln72_194 = bitcast i32 %gmem_addr_196_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_194"/></StgValue>
</operation>

<operation id="5406" st_id="205" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2566 %mul50_2_4_4 = fmul i32 %bitcast_ln72_194, i32 %input_fm_buffer_load_194

]]></Node>
<StgValue><ssdm name="mul50_2_4_4"/></StgValue>
</operation>

<operation id="5407" st_id="205" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2572 %gmem_addr_197_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_197

]]></Node>
<StgValue><ssdm name="gmem_addr_197_read"/></StgValue>
</operation>

<operation id="5408" st_id="205" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2580 %gmem_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_198, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_198_req"/></StgValue>
</operation>

<operation id="5409" st_id="205" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2589 %gmem_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_199, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_199_req"/></StgValue>
</operation>

<operation id="5410" st_id="205" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2598 %gmem_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_200, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_200_req"/></StgValue>
</operation>

<operation id="5411" st_id="205" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2607 %gmem_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_201, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_201_req"/></StgValue>
</operation>
</state>

<state id="206" st_id="207">

<operation id="5412" st_id="206" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:794 %add_1_1 = fadd i32 %add57_7_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>

<operation id="5413" st_id="206" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2557 %mul50_1_4_4 = fmul i32 %bitcast_ln72_193, i32 %input_fm_buffer_load_193

]]></Node>
<StgValue><ssdm name="mul50_1_4_4"/></StgValue>
</operation>

<operation id="5414" st_id="206" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2566 %mul50_2_4_4 = fmul i32 %bitcast_ln72_194, i32 %input_fm_buffer_load_194

]]></Node>
<StgValue><ssdm name="mul50_2_4_4"/></StgValue>
</operation>

<operation id="5415" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2573 %bitcast_ln72_195 = bitcast i32 %gmem_addr_197_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_195"/></StgValue>
</operation>

<operation id="5416" st_id="206" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2575 %mul50_3_4_4 = fmul i32 %bitcast_ln72_195, i32 %input_fm_buffer_load_195

]]></Node>
<StgValue><ssdm name="mul50_3_4_4"/></StgValue>
</operation>

<operation id="5417" st_id="206" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2581 %gmem_addr_198_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_198

]]></Node>
<StgValue><ssdm name="gmem_addr_198_read"/></StgValue>
</operation>

<operation id="5418" st_id="206" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2589 %gmem_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_199, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_199_req"/></StgValue>
</operation>

<operation id="5419" st_id="206" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2598 %gmem_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_200, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_200_req"/></StgValue>
</operation>

<operation id="5420" st_id="206" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2607 %gmem_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_201, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_201_req"/></StgValue>
</operation>
</state>

<state id="207" st_id="208">

<operation id="5421" st_id="207" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:794 %add_1_1 = fadd i32 %add57_7_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>

<operation id="5422" st_id="207" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2566 %mul50_2_4_4 = fmul i32 %bitcast_ln72_194, i32 %input_fm_buffer_load_194

]]></Node>
<StgValue><ssdm name="mul50_2_4_4"/></StgValue>
</operation>

<operation id="5423" st_id="207" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2575 %mul50_3_4_4 = fmul i32 %bitcast_ln72_195, i32 %input_fm_buffer_load_195

]]></Node>
<StgValue><ssdm name="mul50_3_4_4"/></StgValue>
</operation>

<operation id="5424" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2582 %bitcast_ln72_196 = bitcast i32 %gmem_addr_198_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_196"/></StgValue>
</operation>

<operation id="5425" st_id="207" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2584 %mul50_4_4_4 = fmul i32 %bitcast_ln72_196, i32 %input_fm_buffer_load_196

]]></Node>
<StgValue><ssdm name="mul50_4_4_4"/></StgValue>
</operation>

<operation id="5426" st_id="207" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2590 %gmem_addr_199_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_199

]]></Node>
<StgValue><ssdm name="gmem_addr_199_read"/></StgValue>
</operation>

<operation id="5427" st_id="207" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2598 %gmem_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_200, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_200_req"/></StgValue>
</operation>

<operation id="5428" st_id="207" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2607 %gmem_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_201, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_201_req"/></StgValue>
</operation>
</state>

<state id="208" st_id="209">

<operation id="5429" st_id="208" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:794 %add_1_1 = fadd i32 %add57_7_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>

<operation id="5430" st_id="208" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2575 %mul50_3_4_4 = fmul i32 %bitcast_ln72_195, i32 %input_fm_buffer_load_195

]]></Node>
<StgValue><ssdm name="mul50_3_4_4"/></StgValue>
</operation>

<operation id="5431" st_id="208" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2584 %mul50_4_4_4 = fmul i32 %bitcast_ln72_196, i32 %input_fm_buffer_load_196

]]></Node>
<StgValue><ssdm name="mul50_4_4_4"/></StgValue>
</operation>

<operation id="5432" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2591 %bitcast_ln72_197 = bitcast i32 %gmem_addr_199_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_197"/></StgValue>
</operation>

<operation id="5433" st_id="208" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2593 %mul50_5_4_4 = fmul i32 %bitcast_ln72_197, i32 %input_fm_buffer_load_197

]]></Node>
<StgValue><ssdm name="mul50_5_4_4"/></StgValue>
</operation>

<operation id="5434" st_id="208" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2599 %gmem_addr_200_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_200

]]></Node>
<StgValue><ssdm name="gmem_addr_200_read"/></StgValue>
</operation>

<operation id="5435" st_id="208" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc67:2607 %gmem_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_201, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_201_req"/></StgValue>
</operation>
</state>

<state id="209" st_id="210">

<operation id="5436" st_id="209" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:794 %add_1_1 = fadd i32 %add57_7_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>

<operation id="5437" st_id="209" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2584 %mul50_4_4_4 = fmul i32 %bitcast_ln72_196, i32 %input_fm_buffer_load_196

]]></Node>
<StgValue><ssdm name="mul50_4_4_4"/></StgValue>
</operation>

<operation id="5438" st_id="209" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2593 %mul50_5_4_4 = fmul i32 %bitcast_ln72_197, i32 %input_fm_buffer_load_197

]]></Node>
<StgValue><ssdm name="mul50_5_4_4"/></StgValue>
</operation>

<operation id="5439" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2600 %bitcast_ln72_198 = bitcast i32 %gmem_addr_200_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_198"/></StgValue>
</operation>

<operation id="5440" st_id="209" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2602 %mul50_6_4_4 = fmul i32 %bitcast_ln72_198, i32 %input_fm_buffer_load_198

]]></Node>
<StgValue><ssdm name="mul50_6_4_4"/></StgValue>
</operation>

<operation id="5441" st_id="209" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:2608 %gmem_addr_201_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_201

]]></Node>
<StgValue><ssdm name="gmem_addr_201_read"/></StgValue>
</operation>
</state>

<state id="210" st_id="211">

<operation id="5442" st_id="210" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:803 %add57_1_1_1 = fadd i32 %add_1_1, i32 %mul50_1_1_1

]]></Node>
<StgValue><ssdm name="add57_1_1_1"/></StgValue>
</operation>

<operation id="5443" st_id="210" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2593 %mul50_5_4_4 = fmul i32 %bitcast_ln72_197, i32 %input_fm_buffer_load_197

]]></Node>
<StgValue><ssdm name="mul50_5_4_4"/></StgValue>
</operation>

<operation id="5444" st_id="210" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2602 %mul50_6_4_4 = fmul i32 %bitcast_ln72_198, i32 %input_fm_buffer_load_198

]]></Node>
<StgValue><ssdm name="mul50_6_4_4"/></StgValue>
</operation>

<operation id="5445" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="32" op_0_bw="32">
<![CDATA[
for.inc67:2609 %bitcast_ln72_199 = bitcast i32 %gmem_addr_201_read

]]></Node>
<StgValue><ssdm name="bitcast_ln72_199"/></StgValue>
</operation>

<operation id="5446" st_id="210" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2611 %mul50_7_4_4 = fmul i32 %bitcast_ln72_199, i32 %input_fm_buffer_load_199

]]></Node>
<StgValue><ssdm name="mul50_7_4_4"/></StgValue>
</operation>
</state>

<state id="211" st_id="212">

<operation id="5447" st_id="211" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:803 %add57_1_1_1 = fadd i32 %add_1_1, i32 %mul50_1_1_1

]]></Node>
<StgValue><ssdm name="add57_1_1_1"/></StgValue>
</operation>

<operation id="5448" st_id="211" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2602 %mul50_6_4_4 = fmul i32 %bitcast_ln72_198, i32 %input_fm_buffer_load_198

]]></Node>
<StgValue><ssdm name="mul50_6_4_4"/></StgValue>
</operation>

<operation id="5449" st_id="211" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2611 %mul50_7_4_4 = fmul i32 %bitcast_ln72_199, i32 %input_fm_buffer_load_199

]]></Node>
<StgValue><ssdm name="mul50_7_4_4"/></StgValue>
</operation>
</state>

<state id="212" st_id="213">

<operation id="5450" st_id="212" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:803 %add57_1_1_1 = fadd i32 %add_1_1, i32 %mul50_1_1_1

]]></Node>
<StgValue><ssdm name="add57_1_1_1"/></StgValue>
</operation>

<operation id="5451" st_id="212" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2611 %mul50_7_4_4 = fmul i32 %bitcast_ln72_199, i32 %input_fm_buffer_load_199

]]></Node>
<StgValue><ssdm name="mul50_7_4_4"/></StgValue>
</operation>
</state>

<state id="213" st_id="214">

<operation id="5452" st_id="213" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:803 %add57_1_1_1 = fadd i32 %add_1_1, i32 %mul50_1_1_1

]]></Node>
<StgValue><ssdm name="add57_1_1_1"/></StgValue>
</operation>
</state>

<state id="214" st_id="215">
</state>

<state id="215" st_id="216">

<operation id="5453" st_id="215" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:812 %add57_2_1_1 = fadd i32 %add57_1_1_1, i32 %mul50_2_1_1

]]></Node>
<StgValue><ssdm name="add57_2_1_1"/></StgValue>
</operation>
</state>

<state id="216" st_id="217">

<operation id="5454" st_id="216" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:812 %add57_2_1_1 = fadd i32 %add57_1_1_1, i32 %mul50_2_1_1

]]></Node>
<StgValue><ssdm name="add57_2_1_1"/></StgValue>
</operation>
</state>

<state id="217" st_id="218">

<operation id="5455" st_id="217" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:812 %add57_2_1_1 = fadd i32 %add57_1_1_1, i32 %mul50_2_1_1

]]></Node>
<StgValue><ssdm name="add57_2_1_1"/></StgValue>
</operation>
</state>

<state id="218" st_id="219">

<operation id="5456" st_id="218" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:812 %add57_2_1_1 = fadd i32 %add57_1_1_1, i32 %mul50_2_1_1

]]></Node>
<StgValue><ssdm name="add57_2_1_1"/></StgValue>
</operation>
</state>

<state id="219" st_id="220">

<operation id="5457" st_id="219" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:821 %add57_3_1_1 = fadd i32 %add57_2_1_1, i32 %mul50_3_1_1

]]></Node>
<StgValue><ssdm name="add57_3_1_1"/></StgValue>
</operation>
</state>

<state id="220" st_id="221">

<operation id="5458" st_id="220" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:821 %add57_3_1_1 = fadd i32 %add57_2_1_1, i32 %mul50_3_1_1

]]></Node>
<StgValue><ssdm name="add57_3_1_1"/></StgValue>
</operation>
</state>

<state id="221" st_id="222">

<operation id="5459" st_id="221" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:821 %add57_3_1_1 = fadd i32 %add57_2_1_1, i32 %mul50_3_1_1

]]></Node>
<StgValue><ssdm name="add57_3_1_1"/></StgValue>
</operation>
</state>

<state id="222" st_id="223">

<operation id="5460" st_id="222" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:821 %add57_3_1_1 = fadd i32 %add57_2_1_1, i32 %mul50_3_1_1

]]></Node>
<StgValue><ssdm name="add57_3_1_1"/></StgValue>
</operation>
</state>

<state id="223" st_id="224">

<operation id="5461" st_id="223" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:830 %add57_4_1_1 = fadd i32 %add57_3_1_1, i32 %mul50_4_1_1

]]></Node>
<StgValue><ssdm name="add57_4_1_1"/></StgValue>
</operation>
</state>

<state id="224" st_id="225">

<operation id="5462" st_id="224" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:830 %add57_4_1_1 = fadd i32 %add57_3_1_1, i32 %mul50_4_1_1

]]></Node>
<StgValue><ssdm name="add57_4_1_1"/></StgValue>
</operation>
</state>

<state id="225" st_id="226">

<operation id="5463" st_id="225" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:830 %add57_4_1_1 = fadd i32 %add57_3_1_1, i32 %mul50_4_1_1

]]></Node>
<StgValue><ssdm name="add57_4_1_1"/></StgValue>
</operation>
</state>

<state id="226" st_id="227">

<operation id="5464" st_id="226" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:830 %add57_4_1_1 = fadd i32 %add57_3_1_1, i32 %mul50_4_1_1

]]></Node>
<StgValue><ssdm name="add57_4_1_1"/></StgValue>
</operation>
</state>

<state id="227" st_id="228">

<operation id="5465" st_id="227" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:839 %add57_5_1_1 = fadd i32 %add57_4_1_1, i32 %mul50_5_1_1

]]></Node>
<StgValue><ssdm name="add57_5_1_1"/></StgValue>
</operation>
</state>

<state id="228" st_id="229">

<operation id="5466" st_id="228" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:839 %add57_5_1_1 = fadd i32 %add57_4_1_1, i32 %mul50_5_1_1

]]></Node>
<StgValue><ssdm name="add57_5_1_1"/></StgValue>
</operation>
</state>

<state id="229" st_id="230">

<operation id="5467" st_id="229" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:839 %add57_5_1_1 = fadd i32 %add57_4_1_1, i32 %mul50_5_1_1

]]></Node>
<StgValue><ssdm name="add57_5_1_1"/></StgValue>
</operation>
</state>

<state id="230" st_id="231">

<operation id="5468" st_id="230" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:839 %add57_5_1_1 = fadd i32 %add57_4_1_1, i32 %mul50_5_1_1

]]></Node>
<StgValue><ssdm name="add57_5_1_1"/></StgValue>
</operation>
</state>

<state id="231" st_id="232">

<operation id="5469" st_id="231" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:848 %add57_6_1_1 = fadd i32 %add57_5_1_1, i32 %mul50_6_1_1

]]></Node>
<StgValue><ssdm name="add57_6_1_1"/></StgValue>
</operation>
</state>

<state id="232" st_id="233">

<operation id="5470" st_id="232" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:848 %add57_6_1_1 = fadd i32 %add57_5_1_1, i32 %mul50_6_1_1

]]></Node>
<StgValue><ssdm name="add57_6_1_1"/></StgValue>
</operation>
</state>

<state id="233" st_id="234">

<operation id="5471" st_id="233" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:848 %add57_6_1_1 = fadd i32 %add57_5_1_1, i32 %mul50_6_1_1

]]></Node>
<StgValue><ssdm name="add57_6_1_1"/></StgValue>
</operation>
</state>

<state id="234" st_id="235">

<operation id="5472" st_id="234" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:848 %add57_6_1_1 = fadd i32 %add57_5_1_1, i32 %mul50_6_1_1

]]></Node>
<StgValue><ssdm name="add57_6_1_1"/></StgValue>
</operation>
</state>

<state id="235" st_id="236">

<operation id="5473" st_id="235" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:857 %add57_7_1_1 = fadd i32 %add57_6_1_1, i32 %mul50_7_1_1

]]></Node>
<StgValue><ssdm name="add57_7_1_1"/></StgValue>
</operation>
</state>

<state id="236" st_id="237">

<operation id="5474" st_id="236" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:857 %add57_7_1_1 = fadd i32 %add57_6_1_1, i32 %mul50_7_1_1

]]></Node>
<StgValue><ssdm name="add57_7_1_1"/></StgValue>
</operation>
</state>

<state id="237" st_id="238">

<operation id="5475" st_id="237" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:857 %add57_7_1_1 = fadd i32 %add57_6_1_1, i32 %mul50_7_1_1

]]></Node>
<StgValue><ssdm name="add57_7_1_1"/></StgValue>
</operation>
</state>

<state id="238" st_id="239">

<operation id="5476" st_id="238" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:857 %add57_7_1_1 = fadd i32 %add57_6_1_1, i32 %mul50_7_1_1

]]></Node>
<StgValue><ssdm name="add57_7_1_1"/></StgValue>
</operation>
</state>

<state id="239" st_id="240">

<operation id="5477" st_id="239" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:866 %add_1_2 = fadd i32 %add57_7_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>
</state>

<state id="240" st_id="241">

<operation id="5478" st_id="240" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:866 %add_1_2 = fadd i32 %add57_7_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>
</state>

<state id="241" st_id="242">

<operation id="5479" st_id="241" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:866 %add_1_2 = fadd i32 %add57_7_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>
</state>

<state id="242" st_id="243">

<operation id="5480" st_id="242" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:866 %add_1_2 = fadd i32 %add57_7_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>
</state>

<state id="243" st_id="244">

<operation id="5481" st_id="243" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:875 %add57_1_1_2 = fadd i32 %add_1_2, i32 %mul50_1_1_2

]]></Node>
<StgValue><ssdm name="add57_1_1_2"/></StgValue>
</operation>
</state>

<state id="244" st_id="245">

<operation id="5482" st_id="244" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:875 %add57_1_1_2 = fadd i32 %add_1_2, i32 %mul50_1_1_2

]]></Node>
<StgValue><ssdm name="add57_1_1_2"/></StgValue>
</operation>
</state>

<state id="245" st_id="246">

<operation id="5483" st_id="245" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:875 %add57_1_1_2 = fadd i32 %add_1_2, i32 %mul50_1_1_2

]]></Node>
<StgValue><ssdm name="add57_1_1_2"/></StgValue>
</operation>
</state>

<state id="246" st_id="247">

<operation id="5484" st_id="246" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:875 %add57_1_1_2 = fadd i32 %add_1_2, i32 %mul50_1_1_2

]]></Node>
<StgValue><ssdm name="add57_1_1_2"/></StgValue>
</operation>
</state>

<state id="247" st_id="248">

<operation id="5485" st_id="247" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:884 %add57_2_1_2 = fadd i32 %add57_1_1_2, i32 %mul50_2_1_2

]]></Node>
<StgValue><ssdm name="add57_2_1_2"/></StgValue>
</operation>
</state>

<state id="248" st_id="249">

<operation id="5486" st_id="248" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:884 %add57_2_1_2 = fadd i32 %add57_1_1_2, i32 %mul50_2_1_2

]]></Node>
<StgValue><ssdm name="add57_2_1_2"/></StgValue>
</operation>
</state>

<state id="249" st_id="250">

<operation id="5487" st_id="249" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:884 %add57_2_1_2 = fadd i32 %add57_1_1_2, i32 %mul50_2_1_2

]]></Node>
<StgValue><ssdm name="add57_2_1_2"/></StgValue>
</operation>
</state>

<state id="250" st_id="251">

<operation id="5488" st_id="250" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:884 %add57_2_1_2 = fadd i32 %add57_1_1_2, i32 %mul50_2_1_2

]]></Node>
<StgValue><ssdm name="add57_2_1_2"/></StgValue>
</operation>
</state>

<state id="251" st_id="252">

<operation id="5489" st_id="251" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:893 %add57_3_1_2 = fadd i32 %add57_2_1_2, i32 %mul50_3_1_2

]]></Node>
<StgValue><ssdm name="add57_3_1_2"/></StgValue>
</operation>
</state>

<state id="252" st_id="253">

<operation id="5490" st_id="252" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:893 %add57_3_1_2 = fadd i32 %add57_2_1_2, i32 %mul50_3_1_2

]]></Node>
<StgValue><ssdm name="add57_3_1_2"/></StgValue>
</operation>
</state>

<state id="253" st_id="254">

<operation id="5491" st_id="253" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:893 %add57_3_1_2 = fadd i32 %add57_2_1_2, i32 %mul50_3_1_2

]]></Node>
<StgValue><ssdm name="add57_3_1_2"/></StgValue>
</operation>
</state>

<state id="254" st_id="255">

<operation id="5492" st_id="254" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:893 %add57_3_1_2 = fadd i32 %add57_2_1_2, i32 %mul50_3_1_2

]]></Node>
<StgValue><ssdm name="add57_3_1_2"/></StgValue>
</operation>
</state>

<state id="255" st_id="256">

<operation id="5493" st_id="255" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:902 %add57_4_1_2 = fadd i32 %add57_3_1_2, i32 %mul50_4_1_2

]]></Node>
<StgValue><ssdm name="add57_4_1_2"/></StgValue>
</operation>
</state>

<state id="256" st_id="257">

<operation id="5494" st_id="256" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:902 %add57_4_1_2 = fadd i32 %add57_3_1_2, i32 %mul50_4_1_2

]]></Node>
<StgValue><ssdm name="add57_4_1_2"/></StgValue>
</operation>
</state>

<state id="257" st_id="258">

<operation id="5495" st_id="257" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:902 %add57_4_1_2 = fadd i32 %add57_3_1_2, i32 %mul50_4_1_2

]]></Node>
<StgValue><ssdm name="add57_4_1_2"/></StgValue>
</operation>
</state>

<state id="258" st_id="259">

<operation id="5496" st_id="258" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:902 %add57_4_1_2 = fadd i32 %add57_3_1_2, i32 %mul50_4_1_2

]]></Node>
<StgValue><ssdm name="add57_4_1_2"/></StgValue>
</operation>
</state>

<state id="259" st_id="260">

<operation id="5497" st_id="259" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:911 %add57_5_1_2 = fadd i32 %add57_4_1_2, i32 %mul50_5_1_2

]]></Node>
<StgValue><ssdm name="add57_5_1_2"/></StgValue>
</operation>
</state>

<state id="260" st_id="261">

<operation id="5498" st_id="260" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:911 %add57_5_1_2 = fadd i32 %add57_4_1_2, i32 %mul50_5_1_2

]]></Node>
<StgValue><ssdm name="add57_5_1_2"/></StgValue>
</operation>
</state>

<state id="261" st_id="262">

<operation id="5499" st_id="261" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:911 %add57_5_1_2 = fadd i32 %add57_4_1_2, i32 %mul50_5_1_2

]]></Node>
<StgValue><ssdm name="add57_5_1_2"/></StgValue>
</operation>
</state>

<state id="262" st_id="263">

<operation id="5500" st_id="262" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:911 %add57_5_1_2 = fadd i32 %add57_4_1_2, i32 %mul50_5_1_2

]]></Node>
<StgValue><ssdm name="add57_5_1_2"/></StgValue>
</operation>
</state>

<state id="263" st_id="264">

<operation id="5501" st_id="263" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:920 %add57_6_1_2 = fadd i32 %add57_5_1_2, i32 %mul50_6_1_2

]]></Node>
<StgValue><ssdm name="add57_6_1_2"/></StgValue>
</operation>
</state>

<state id="264" st_id="265">

<operation id="5502" st_id="264" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:920 %add57_6_1_2 = fadd i32 %add57_5_1_2, i32 %mul50_6_1_2

]]></Node>
<StgValue><ssdm name="add57_6_1_2"/></StgValue>
</operation>
</state>

<state id="265" st_id="266">

<operation id="5503" st_id="265" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:920 %add57_6_1_2 = fadd i32 %add57_5_1_2, i32 %mul50_6_1_2

]]></Node>
<StgValue><ssdm name="add57_6_1_2"/></StgValue>
</operation>
</state>

<state id="266" st_id="267">

<operation id="5504" st_id="266" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:920 %add57_6_1_2 = fadd i32 %add57_5_1_2, i32 %mul50_6_1_2

]]></Node>
<StgValue><ssdm name="add57_6_1_2"/></StgValue>
</operation>
</state>

<state id="267" st_id="268">

<operation id="5505" st_id="267" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:929 %add57_7_1_2 = fadd i32 %add57_6_1_2, i32 %mul50_7_1_2

]]></Node>
<StgValue><ssdm name="add57_7_1_2"/></StgValue>
</operation>
</state>

<state id="268" st_id="269">

<operation id="5506" st_id="268" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:929 %add57_7_1_2 = fadd i32 %add57_6_1_2, i32 %mul50_7_1_2

]]></Node>
<StgValue><ssdm name="add57_7_1_2"/></StgValue>
</operation>
</state>

<state id="269" st_id="270">

<operation id="5507" st_id="269" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:929 %add57_7_1_2 = fadd i32 %add57_6_1_2, i32 %mul50_7_1_2

]]></Node>
<StgValue><ssdm name="add57_7_1_2"/></StgValue>
</operation>
</state>

<state id="270" st_id="271">

<operation id="5508" st_id="270" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:929 %add57_7_1_2 = fadd i32 %add57_6_1_2, i32 %mul50_7_1_2

]]></Node>
<StgValue><ssdm name="add57_7_1_2"/></StgValue>
</operation>
</state>

<state id="271" st_id="272">

<operation id="5509" st_id="271" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:938 %add_1_3 = fadd i32 %add57_7_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="add_1_3"/></StgValue>
</operation>
</state>

<state id="272" st_id="273">

<operation id="5510" st_id="272" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:938 %add_1_3 = fadd i32 %add57_7_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="add_1_3"/></StgValue>
</operation>
</state>

<state id="273" st_id="274">

<operation id="5511" st_id="273" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:938 %add_1_3 = fadd i32 %add57_7_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="add_1_3"/></StgValue>
</operation>
</state>

<state id="274" st_id="275">

<operation id="5512" st_id="274" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:938 %add_1_3 = fadd i32 %add57_7_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="add_1_3"/></StgValue>
</operation>
</state>

<state id="275" st_id="276">

<operation id="5513" st_id="275" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:947 %add57_1_1_3 = fadd i32 %add_1_3, i32 %mul50_1_1_3

]]></Node>
<StgValue><ssdm name="add57_1_1_3"/></StgValue>
</operation>
</state>

<state id="276" st_id="277">

<operation id="5514" st_id="276" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:947 %add57_1_1_3 = fadd i32 %add_1_3, i32 %mul50_1_1_3

]]></Node>
<StgValue><ssdm name="add57_1_1_3"/></StgValue>
</operation>
</state>

<state id="277" st_id="278">

<operation id="5515" st_id="277" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:947 %add57_1_1_3 = fadd i32 %add_1_3, i32 %mul50_1_1_3

]]></Node>
<StgValue><ssdm name="add57_1_1_3"/></StgValue>
</operation>
</state>

<state id="278" st_id="279">

<operation id="5516" st_id="278" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:947 %add57_1_1_3 = fadd i32 %add_1_3, i32 %mul50_1_1_3

]]></Node>
<StgValue><ssdm name="add57_1_1_3"/></StgValue>
</operation>
</state>

<state id="279" st_id="280">

<operation id="5517" st_id="279" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:956 %add57_2_1_3 = fadd i32 %add57_1_1_3, i32 %mul50_2_1_3

]]></Node>
<StgValue><ssdm name="add57_2_1_3"/></StgValue>
</operation>
</state>

<state id="280" st_id="281">

<operation id="5518" st_id="280" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:956 %add57_2_1_3 = fadd i32 %add57_1_1_3, i32 %mul50_2_1_3

]]></Node>
<StgValue><ssdm name="add57_2_1_3"/></StgValue>
</operation>
</state>

<state id="281" st_id="282">

<operation id="5519" st_id="281" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:956 %add57_2_1_3 = fadd i32 %add57_1_1_3, i32 %mul50_2_1_3

]]></Node>
<StgValue><ssdm name="add57_2_1_3"/></StgValue>
</operation>
</state>

<state id="282" st_id="283">

<operation id="5520" st_id="282" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:956 %add57_2_1_3 = fadd i32 %add57_1_1_3, i32 %mul50_2_1_3

]]></Node>
<StgValue><ssdm name="add57_2_1_3"/></StgValue>
</operation>
</state>

<state id="283" st_id="284">

<operation id="5521" st_id="283" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:965 %add57_3_1_3 = fadd i32 %add57_2_1_3, i32 %mul50_3_1_3

]]></Node>
<StgValue><ssdm name="add57_3_1_3"/></StgValue>
</operation>
</state>

<state id="284" st_id="285">

<operation id="5522" st_id="284" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:965 %add57_3_1_3 = fadd i32 %add57_2_1_3, i32 %mul50_3_1_3

]]></Node>
<StgValue><ssdm name="add57_3_1_3"/></StgValue>
</operation>
</state>

<state id="285" st_id="286">

<operation id="5523" st_id="285" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:965 %add57_3_1_3 = fadd i32 %add57_2_1_3, i32 %mul50_3_1_3

]]></Node>
<StgValue><ssdm name="add57_3_1_3"/></StgValue>
</operation>
</state>

<state id="286" st_id="287">

<operation id="5524" st_id="286" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:965 %add57_3_1_3 = fadd i32 %add57_2_1_3, i32 %mul50_3_1_3

]]></Node>
<StgValue><ssdm name="add57_3_1_3"/></StgValue>
</operation>
</state>

<state id="287" st_id="288">

<operation id="5525" st_id="287" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:974 %add57_4_1_3 = fadd i32 %add57_3_1_3, i32 %mul50_4_1_3

]]></Node>
<StgValue><ssdm name="add57_4_1_3"/></StgValue>
</operation>
</state>

<state id="288" st_id="289">

<operation id="5526" st_id="288" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:974 %add57_4_1_3 = fadd i32 %add57_3_1_3, i32 %mul50_4_1_3

]]></Node>
<StgValue><ssdm name="add57_4_1_3"/></StgValue>
</operation>
</state>

<state id="289" st_id="290">

<operation id="5527" st_id="289" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:974 %add57_4_1_3 = fadd i32 %add57_3_1_3, i32 %mul50_4_1_3

]]></Node>
<StgValue><ssdm name="add57_4_1_3"/></StgValue>
</operation>
</state>

<state id="290" st_id="291">

<operation id="5528" st_id="290" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:974 %add57_4_1_3 = fadd i32 %add57_3_1_3, i32 %mul50_4_1_3

]]></Node>
<StgValue><ssdm name="add57_4_1_3"/></StgValue>
</operation>
</state>

<state id="291" st_id="292">

<operation id="5529" st_id="291" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:983 %add57_5_1_3 = fadd i32 %add57_4_1_3, i32 %mul50_5_1_3

]]></Node>
<StgValue><ssdm name="add57_5_1_3"/></StgValue>
</operation>
</state>

<state id="292" st_id="293">

<operation id="5530" st_id="292" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:983 %add57_5_1_3 = fadd i32 %add57_4_1_3, i32 %mul50_5_1_3

]]></Node>
<StgValue><ssdm name="add57_5_1_3"/></StgValue>
</operation>
</state>

<state id="293" st_id="294">

<operation id="5531" st_id="293" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:983 %add57_5_1_3 = fadd i32 %add57_4_1_3, i32 %mul50_5_1_3

]]></Node>
<StgValue><ssdm name="add57_5_1_3"/></StgValue>
</operation>
</state>

<state id="294" st_id="295">

<operation id="5532" st_id="294" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:983 %add57_5_1_3 = fadd i32 %add57_4_1_3, i32 %mul50_5_1_3

]]></Node>
<StgValue><ssdm name="add57_5_1_3"/></StgValue>
</operation>
</state>

<state id="295" st_id="296">

<operation id="5533" st_id="295" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:992 %add57_6_1_3 = fadd i32 %add57_5_1_3, i32 %mul50_6_1_3

]]></Node>
<StgValue><ssdm name="add57_6_1_3"/></StgValue>
</operation>
</state>

<state id="296" st_id="297">

<operation id="5534" st_id="296" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:992 %add57_6_1_3 = fadd i32 %add57_5_1_3, i32 %mul50_6_1_3

]]></Node>
<StgValue><ssdm name="add57_6_1_3"/></StgValue>
</operation>
</state>

<state id="297" st_id="298">

<operation id="5535" st_id="297" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:992 %add57_6_1_3 = fadd i32 %add57_5_1_3, i32 %mul50_6_1_3

]]></Node>
<StgValue><ssdm name="add57_6_1_3"/></StgValue>
</operation>
</state>

<state id="298" st_id="299">

<operation id="5536" st_id="298" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:992 %add57_6_1_3 = fadd i32 %add57_5_1_3, i32 %mul50_6_1_3

]]></Node>
<StgValue><ssdm name="add57_6_1_3"/></StgValue>
</operation>
</state>

<state id="299" st_id="300">

<operation id="5537" st_id="299" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1001 %add57_7_1_3 = fadd i32 %add57_6_1_3, i32 %mul50_7_1_3

]]></Node>
<StgValue><ssdm name="add57_7_1_3"/></StgValue>
</operation>
</state>

<state id="300" st_id="301">

<operation id="5538" st_id="300" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1001 %add57_7_1_3 = fadd i32 %add57_6_1_3, i32 %mul50_7_1_3

]]></Node>
<StgValue><ssdm name="add57_7_1_3"/></StgValue>
</operation>
</state>

<state id="301" st_id="302">

<operation id="5539" st_id="301" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1001 %add57_7_1_3 = fadd i32 %add57_6_1_3, i32 %mul50_7_1_3

]]></Node>
<StgValue><ssdm name="add57_7_1_3"/></StgValue>
</operation>
</state>

<state id="302" st_id="303">

<operation id="5540" st_id="302" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1001 %add57_7_1_3 = fadd i32 %add57_6_1_3, i32 %mul50_7_1_3

]]></Node>
<StgValue><ssdm name="add57_7_1_3"/></StgValue>
</operation>
</state>

<state id="303" st_id="304">

<operation id="5541" st_id="303" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1010 %add_1_4 = fadd i32 %add57_7_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="add_1_4"/></StgValue>
</operation>
</state>

<state id="304" st_id="305">

<operation id="5542" st_id="304" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1010 %add_1_4 = fadd i32 %add57_7_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="add_1_4"/></StgValue>
</operation>
</state>

<state id="305" st_id="306">

<operation id="5543" st_id="305" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1010 %add_1_4 = fadd i32 %add57_7_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="add_1_4"/></StgValue>
</operation>
</state>

<state id="306" st_id="307">

<operation id="5544" st_id="306" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1010 %add_1_4 = fadd i32 %add57_7_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="add_1_4"/></StgValue>
</operation>
</state>

<state id="307" st_id="308">

<operation id="5545" st_id="307" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1019 %add57_1_1_4 = fadd i32 %add_1_4, i32 %mul50_1_1_4

]]></Node>
<StgValue><ssdm name="add57_1_1_4"/></StgValue>
</operation>
</state>

<state id="308" st_id="309">

<operation id="5546" st_id="308" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1019 %add57_1_1_4 = fadd i32 %add_1_4, i32 %mul50_1_1_4

]]></Node>
<StgValue><ssdm name="add57_1_1_4"/></StgValue>
</operation>
</state>

<state id="309" st_id="310">

<operation id="5547" st_id="309" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1019 %add57_1_1_4 = fadd i32 %add_1_4, i32 %mul50_1_1_4

]]></Node>
<StgValue><ssdm name="add57_1_1_4"/></StgValue>
</operation>
</state>

<state id="310" st_id="311">

<operation id="5548" st_id="310" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1019 %add57_1_1_4 = fadd i32 %add_1_4, i32 %mul50_1_1_4

]]></Node>
<StgValue><ssdm name="add57_1_1_4"/></StgValue>
</operation>
</state>

<state id="311" st_id="312">

<operation id="5549" st_id="311" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1028 %add57_2_1_4 = fadd i32 %add57_1_1_4, i32 %mul50_2_1_4

]]></Node>
<StgValue><ssdm name="add57_2_1_4"/></StgValue>
</operation>
</state>

<state id="312" st_id="313">

<operation id="5550" st_id="312" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1028 %add57_2_1_4 = fadd i32 %add57_1_1_4, i32 %mul50_2_1_4

]]></Node>
<StgValue><ssdm name="add57_2_1_4"/></StgValue>
</operation>
</state>

<state id="313" st_id="314">

<operation id="5551" st_id="313" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1028 %add57_2_1_4 = fadd i32 %add57_1_1_4, i32 %mul50_2_1_4

]]></Node>
<StgValue><ssdm name="add57_2_1_4"/></StgValue>
</operation>
</state>

<state id="314" st_id="315">

<operation id="5552" st_id="314" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1028 %add57_2_1_4 = fadd i32 %add57_1_1_4, i32 %mul50_2_1_4

]]></Node>
<StgValue><ssdm name="add57_2_1_4"/></StgValue>
</operation>
</state>

<state id="315" st_id="316">

<operation id="5553" st_id="315" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1037 %add57_3_1_4 = fadd i32 %add57_2_1_4, i32 %mul50_3_1_4

]]></Node>
<StgValue><ssdm name="add57_3_1_4"/></StgValue>
</operation>
</state>

<state id="316" st_id="317">

<operation id="5554" st_id="316" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1037 %add57_3_1_4 = fadd i32 %add57_2_1_4, i32 %mul50_3_1_4

]]></Node>
<StgValue><ssdm name="add57_3_1_4"/></StgValue>
</operation>
</state>

<state id="317" st_id="318">

<operation id="5555" st_id="317" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1037 %add57_3_1_4 = fadd i32 %add57_2_1_4, i32 %mul50_3_1_4

]]></Node>
<StgValue><ssdm name="add57_3_1_4"/></StgValue>
</operation>
</state>

<state id="318" st_id="319">

<operation id="5556" st_id="318" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1037 %add57_3_1_4 = fadd i32 %add57_2_1_4, i32 %mul50_3_1_4

]]></Node>
<StgValue><ssdm name="add57_3_1_4"/></StgValue>
</operation>
</state>

<state id="319" st_id="320">

<operation id="5557" st_id="319" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1046 %add57_4_1_4 = fadd i32 %add57_3_1_4, i32 %mul50_4_1_4

]]></Node>
<StgValue><ssdm name="add57_4_1_4"/></StgValue>
</operation>
</state>

<state id="320" st_id="321">

<operation id="5558" st_id="320" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1046 %add57_4_1_4 = fadd i32 %add57_3_1_4, i32 %mul50_4_1_4

]]></Node>
<StgValue><ssdm name="add57_4_1_4"/></StgValue>
</operation>
</state>

<state id="321" st_id="322">

<operation id="5559" st_id="321" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1046 %add57_4_1_4 = fadd i32 %add57_3_1_4, i32 %mul50_4_1_4

]]></Node>
<StgValue><ssdm name="add57_4_1_4"/></StgValue>
</operation>
</state>

<state id="322" st_id="323">

<operation id="5560" st_id="322" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1046 %add57_4_1_4 = fadd i32 %add57_3_1_4, i32 %mul50_4_1_4

]]></Node>
<StgValue><ssdm name="add57_4_1_4"/></StgValue>
</operation>
</state>

<state id="323" st_id="324">

<operation id="5561" st_id="323" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1055 %add57_5_1_4 = fadd i32 %add57_4_1_4, i32 %mul50_5_1_4

]]></Node>
<StgValue><ssdm name="add57_5_1_4"/></StgValue>
</operation>
</state>

<state id="324" st_id="325">

<operation id="5562" st_id="324" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1055 %add57_5_1_4 = fadd i32 %add57_4_1_4, i32 %mul50_5_1_4

]]></Node>
<StgValue><ssdm name="add57_5_1_4"/></StgValue>
</operation>
</state>

<state id="325" st_id="326">

<operation id="5563" st_id="325" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1055 %add57_5_1_4 = fadd i32 %add57_4_1_4, i32 %mul50_5_1_4

]]></Node>
<StgValue><ssdm name="add57_5_1_4"/></StgValue>
</operation>
</state>

<state id="326" st_id="327">

<operation id="5564" st_id="326" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1055 %add57_5_1_4 = fadd i32 %add57_4_1_4, i32 %mul50_5_1_4

]]></Node>
<StgValue><ssdm name="add57_5_1_4"/></StgValue>
</operation>
</state>

<state id="327" st_id="328">

<operation id="5565" st_id="327" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1064 %add57_6_1_4 = fadd i32 %add57_5_1_4, i32 %mul50_6_1_4

]]></Node>
<StgValue><ssdm name="add57_6_1_4"/></StgValue>
</operation>
</state>

<state id="328" st_id="329">

<operation id="5566" st_id="328" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1064 %add57_6_1_4 = fadd i32 %add57_5_1_4, i32 %mul50_6_1_4

]]></Node>
<StgValue><ssdm name="add57_6_1_4"/></StgValue>
</operation>
</state>

<state id="329" st_id="330">

<operation id="5567" st_id="329" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1064 %add57_6_1_4 = fadd i32 %add57_5_1_4, i32 %mul50_6_1_4

]]></Node>
<StgValue><ssdm name="add57_6_1_4"/></StgValue>
</operation>
</state>

<state id="330" st_id="331">

<operation id="5568" st_id="330" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1064 %add57_6_1_4 = fadd i32 %add57_5_1_4, i32 %mul50_6_1_4

]]></Node>
<StgValue><ssdm name="add57_6_1_4"/></StgValue>
</operation>
</state>

<state id="331" st_id="332">

<operation id="5569" st_id="331" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1073 %add57_7_1_4 = fadd i32 %add57_6_1_4, i32 %mul50_7_1_4

]]></Node>
<StgValue><ssdm name="add57_7_1_4"/></StgValue>
</operation>
</state>

<state id="332" st_id="333">

<operation id="5570" st_id="332" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1073 %add57_7_1_4 = fadd i32 %add57_6_1_4, i32 %mul50_7_1_4

]]></Node>
<StgValue><ssdm name="add57_7_1_4"/></StgValue>
</operation>
</state>

<state id="333" st_id="334">

<operation id="5571" st_id="333" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1073 %add57_7_1_4 = fadd i32 %add57_6_1_4, i32 %mul50_7_1_4

]]></Node>
<StgValue><ssdm name="add57_7_1_4"/></StgValue>
</operation>
</state>

<state id="334" st_id="335">

<operation id="5572" st_id="334" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1073 %add57_7_1_4 = fadd i32 %add57_6_1_4, i32 %mul50_7_1_4

]]></Node>
<StgValue><ssdm name="add57_7_1_4"/></StgValue>
</operation>
</state>

<state id="335" st_id="336">

<operation id="5573" st_id="335" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1249 %add_2 = fadd i32 %add57_7_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="336" st_id="337">

<operation id="5574" st_id="336" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1249 %add_2 = fadd i32 %add57_7_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="337" st_id="338">

<operation id="5575" st_id="337" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1249 %add_2 = fadd i32 %add57_7_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="338" st_id="339">

<operation id="5576" st_id="338" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1249 %add_2 = fadd i32 %add57_7_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="339" st_id="340">

<operation id="5577" st_id="339" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1256 %add57_1_2 = fadd i32 %add_2, i32 %mul50_1_2

]]></Node>
<StgValue><ssdm name="add57_1_2"/></StgValue>
</operation>
</state>

<state id="340" st_id="341">

<operation id="5578" st_id="340" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1256 %add57_1_2 = fadd i32 %add_2, i32 %mul50_1_2

]]></Node>
<StgValue><ssdm name="add57_1_2"/></StgValue>
</operation>
</state>

<state id="341" st_id="342">

<operation id="5579" st_id="341" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1256 %add57_1_2 = fadd i32 %add_2, i32 %mul50_1_2

]]></Node>
<StgValue><ssdm name="add57_1_2"/></StgValue>
</operation>
</state>

<state id="342" st_id="343">

<operation id="5580" st_id="342" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1256 %add57_1_2 = fadd i32 %add_2, i32 %mul50_1_2

]]></Node>
<StgValue><ssdm name="add57_1_2"/></StgValue>
</operation>
</state>

<state id="343" st_id="344">

<operation id="5581" st_id="343" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1263 %add57_2_2 = fadd i32 %add57_1_2, i32 %mul50_2_2

]]></Node>
<StgValue><ssdm name="add57_2_2"/></StgValue>
</operation>
</state>

<state id="344" st_id="345">

<operation id="5582" st_id="344" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1263 %add57_2_2 = fadd i32 %add57_1_2, i32 %mul50_2_2

]]></Node>
<StgValue><ssdm name="add57_2_2"/></StgValue>
</operation>
</state>

<state id="345" st_id="346">

<operation id="5583" st_id="345" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1263 %add57_2_2 = fadd i32 %add57_1_2, i32 %mul50_2_2

]]></Node>
<StgValue><ssdm name="add57_2_2"/></StgValue>
</operation>
</state>

<state id="346" st_id="347">

<operation id="5584" st_id="346" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1263 %add57_2_2 = fadd i32 %add57_1_2, i32 %mul50_2_2

]]></Node>
<StgValue><ssdm name="add57_2_2"/></StgValue>
</operation>
</state>

<state id="347" st_id="348">

<operation id="5585" st_id="347" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1270 %add57_3_2 = fadd i32 %add57_2_2, i32 %mul50_3_2

]]></Node>
<StgValue><ssdm name="add57_3_2"/></StgValue>
</operation>
</state>

<state id="348" st_id="349">

<operation id="5586" st_id="348" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1270 %add57_3_2 = fadd i32 %add57_2_2, i32 %mul50_3_2

]]></Node>
<StgValue><ssdm name="add57_3_2"/></StgValue>
</operation>
</state>

<state id="349" st_id="350">

<operation id="5587" st_id="349" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1270 %add57_3_2 = fadd i32 %add57_2_2, i32 %mul50_3_2

]]></Node>
<StgValue><ssdm name="add57_3_2"/></StgValue>
</operation>
</state>

<state id="350" st_id="351">

<operation id="5588" st_id="350" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1270 %add57_3_2 = fadd i32 %add57_2_2, i32 %mul50_3_2

]]></Node>
<StgValue><ssdm name="add57_3_2"/></StgValue>
</operation>
</state>

<state id="351" st_id="352">

<operation id="5589" st_id="351" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1277 %add57_4_2 = fadd i32 %add57_3_2, i32 %mul50_4_2

]]></Node>
<StgValue><ssdm name="add57_4_2"/></StgValue>
</operation>
</state>

<state id="352" st_id="353">

<operation id="5590" st_id="352" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1277 %add57_4_2 = fadd i32 %add57_3_2, i32 %mul50_4_2

]]></Node>
<StgValue><ssdm name="add57_4_2"/></StgValue>
</operation>
</state>

<state id="353" st_id="354">

<operation id="5591" st_id="353" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1277 %add57_4_2 = fadd i32 %add57_3_2, i32 %mul50_4_2

]]></Node>
<StgValue><ssdm name="add57_4_2"/></StgValue>
</operation>
</state>

<state id="354" st_id="355">

<operation id="5592" st_id="354" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1277 %add57_4_2 = fadd i32 %add57_3_2, i32 %mul50_4_2

]]></Node>
<StgValue><ssdm name="add57_4_2"/></StgValue>
</operation>
</state>

<state id="355" st_id="356">

<operation id="5593" st_id="355" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1284 %add57_5_2 = fadd i32 %add57_4_2, i32 %mul50_5_2

]]></Node>
<StgValue><ssdm name="add57_5_2"/></StgValue>
</operation>
</state>

<state id="356" st_id="357">

<operation id="5594" st_id="356" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1284 %add57_5_2 = fadd i32 %add57_4_2, i32 %mul50_5_2

]]></Node>
<StgValue><ssdm name="add57_5_2"/></StgValue>
</operation>
</state>

<state id="357" st_id="358">

<operation id="5595" st_id="357" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1284 %add57_5_2 = fadd i32 %add57_4_2, i32 %mul50_5_2

]]></Node>
<StgValue><ssdm name="add57_5_2"/></StgValue>
</operation>
</state>

<state id="358" st_id="359">

<operation id="5596" st_id="358" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1284 %add57_5_2 = fadd i32 %add57_4_2, i32 %mul50_5_2

]]></Node>
<StgValue><ssdm name="add57_5_2"/></StgValue>
</operation>
</state>

<state id="359" st_id="360">

<operation id="5597" st_id="359" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1291 %add57_6_2 = fadd i32 %add57_5_2, i32 %mul50_6_2

]]></Node>
<StgValue><ssdm name="add57_6_2"/></StgValue>
</operation>
</state>

<state id="360" st_id="361">

<operation id="5598" st_id="360" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1291 %add57_6_2 = fadd i32 %add57_5_2, i32 %mul50_6_2

]]></Node>
<StgValue><ssdm name="add57_6_2"/></StgValue>
</operation>
</state>

<state id="361" st_id="362">

<operation id="5599" st_id="361" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1291 %add57_6_2 = fadd i32 %add57_5_2, i32 %mul50_6_2

]]></Node>
<StgValue><ssdm name="add57_6_2"/></StgValue>
</operation>
</state>

<state id="362" st_id="363">

<operation id="5600" st_id="362" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1291 %add57_6_2 = fadd i32 %add57_5_2, i32 %mul50_6_2

]]></Node>
<StgValue><ssdm name="add57_6_2"/></StgValue>
</operation>
</state>

<state id="363" st_id="364">

<operation id="5601" st_id="363" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1298 %add57_7_2 = fadd i32 %add57_6_2, i32 %mul50_7_2

]]></Node>
<StgValue><ssdm name="add57_7_2"/></StgValue>
</operation>
</state>

<state id="364" st_id="365">

<operation id="5602" st_id="364" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1298 %add57_7_2 = fadd i32 %add57_6_2, i32 %mul50_7_2

]]></Node>
<StgValue><ssdm name="add57_7_2"/></StgValue>
</operation>
</state>

<state id="365" st_id="366">

<operation id="5603" st_id="365" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1298 %add57_7_2 = fadd i32 %add57_6_2, i32 %mul50_7_2

]]></Node>
<StgValue><ssdm name="add57_7_2"/></StgValue>
</operation>
</state>

<state id="366" st_id="367">

<operation id="5604" st_id="366" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1298 %add57_7_2 = fadd i32 %add57_6_2, i32 %mul50_7_2

]]></Node>
<StgValue><ssdm name="add57_7_2"/></StgValue>
</operation>
</state>

<state id="367" st_id="368">

<operation id="5605" st_id="367" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1307 %add_2_1 = fadd i32 %add57_7_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add_2_1"/></StgValue>
</operation>
</state>

<state id="368" st_id="369">

<operation id="5606" st_id="368" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1307 %add_2_1 = fadd i32 %add57_7_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add_2_1"/></StgValue>
</operation>
</state>

<state id="369" st_id="370">

<operation id="5607" st_id="369" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1307 %add_2_1 = fadd i32 %add57_7_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add_2_1"/></StgValue>
</operation>
</state>

<state id="370" st_id="371">

<operation id="5608" st_id="370" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1307 %add_2_1 = fadd i32 %add57_7_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add_2_1"/></StgValue>
</operation>
</state>

<state id="371" st_id="372">

<operation id="5609" st_id="371" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1316 %add57_1_2_1 = fadd i32 %add_2_1, i32 %mul50_1_2_1

]]></Node>
<StgValue><ssdm name="add57_1_2_1"/></StgValue>
</operation>
</state>

<state id="372" st_id="373">

<operation id="5610" st_id="372" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1316 %add57_1_2_1 = fadd i32 %add_2_1, i32 %mul50_1_2_1

]]></Node>
<StgValue><ssdm name="add57_1_2_1"/></StgValue>
</operation>
</state>

<state id="373" st_id="374">

<operation id="5611" st_id="373" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1316 %add57_1_2_1 = fadd i32 %add_2_1, i32 %mul50_1_2_1

]]></Node>
<StgValue><ssdm name="add57_1_2_1"/></StgValue>
</operation>
</state>

<state id="374" st_id="375">

<operation id="5612" st_id="374" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1316 %add57_1_2_1 = fadd i32 %add_2_1, i32 %mul50_1_2_1

]]></Node>
<StgValue><ssdm name="add57_1_2_1"/></StgValue>
</operation>
</state>

<state id="375" st_id="376">

<operation id="5613" st_id="375" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1325 %add57_2_2_1 = fadd i32 %add57_1_2_1, i32 %mul50_2_2_1

]]></Node>
<StgValue><ssdm name="add57_2_2_1"/></StgValue>
</operation>
</state>

<state id="376" st_id="377">

<operation id="5614" st_id="376" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1325 %add57_2_2_1 = fadd i32 %add57_1_2_1, i32 %mul50_2_2_1

]]></Node>
<StgValue><ssdm name="add57_2_2_1"/></StgValue>
</operation>
</state>

<state id="377" st_id="378">

<operation id="5615" st_id="377" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1325 %add57_2_2_1 = fadd i32 %add57_1_2_1, i32 %mul50_2_2_1

]]></Node>
<StgValue><ssdm name="add57_2_2_1"/></StgValue>
</operation>
</state>

<state id="378" st_id="379">

<operation id="5616" st_id="378" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1325 %add57_2_2_1 = fadd i32 %add57_1_2_1, i32 %mul50_2_2_1

]]></Node>
<StgValue><ssdm name="add57_2_2_1"/></StgValue>
</operation>
</state>

<state id="379" st_id="380">

<operation id="5617" st_id="379" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1334 %add57_3_2_1 = fadd i32 %add57_2_2_1, i32 %mul50_3_2_1

]]></Node>
<StgValue><ssdm name="add57_3_2_1"/></StgValue>
</operation>
</state>

<state id="380" st_id="381">

<operation id="5618" st_id="380" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1334 %add57_3_2_1 = fadd i32 %add57_2_2_1, i32 %mul50_3_2_1

]]></Node>
<StgValue><ssdm name="add57_3_2_1"/></StgValue>
</operation>
</state>

<state id="381" st_id="382">

<operation id="5619" st_id="381" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1334 %add57_3_2_1 = fadd i32 %add57_2_2_1, i32 %mul50_3_2_1

]]></Node>
<StgValue><ssdm name="add57_3_2_1"/></StgValue>
</operation>
</state>

<state id="382" st_id="383">

<operation id="5620" st_id="382" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1334 %add57_3_2_1 = fadd i32 %add57_2_2_1, i32 %mul50_3_2_1

]]></Node>
<StgValue><ssdm name="add57_3_2_1"/></StgValue>
</operation>
</state>

<state id="383" st_id="384">

<operation id="5621" st_id="383" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1343 %add57_4_2_1 = fadd i32 %add57_3_2_1, i32 %mul50_4_2_1

]]></Node>
<StgValue><ssdm name="add57_4_2_1"/></StgValue>
</operation>
</state>

<state id="384" st_id="385">

<operation id="5622" st_id="384" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1343 %add57_4_2_1 = fadd i32 %add57_3_2_1, i32 %mul50_4_2_1

]]></Node>
<StgValue><ssdm name="add57_4_2_1"/></StgValue>
</operation>
</state>

<state id="385" st_id="386">

<operation id="5623" st_id="385" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1343 %add57_4_2_1 = fadd i32 %add57_3_2_1, i32 %mul50_4_2_1

]]></Node>
<StgValue><ssdm name="add57_4_2_1"/></StgValue>
</operation>
</state>

<state id="386" st_id="387">

<operation id="5624" st_id="386" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1343 %add57_4_2_1 = fadd i32 %add57_3_2_1, i32 %mul50_4_2_1

]]></Node>
<StgValue><ssdm name="add57_4_2_1"/></StgValue>
</operation>
</state>

<state id="387" st_id="388">

<operation id="5625" st_id="387" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1352 %add57_5_2_1 = fadd i32 %add57_4_2_1, i32 %mul50_5_2_1

]]></Node>
<StgValue><ssdm name="add57_5_2_1"/></StgValue>
</operation>
</state>

<state id="388" st_id="389">

<operation id="5626" st_id="388" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1352 %add57_5_2_1 = fadd i32 %add57_4_2_1, i32 %mul50_5_2_1

]]></Node>
<StgValue><ssdm name="add57_5_2_1"/></StgValue>
</operation>
</state>

<state id="389" st_id="390">

<operation id="5627" st_id="389" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1352 %add57_5_2_1 = fadd i32 %add57_4_2_1, i32 %mul50_5_2_1

]]></Node>
<StgValue><ssdm name="add57_5_2_1"/></StgValue>
</operation>
</state>

<state id="390" st_id="391">

<operation id="5628" st_id="390" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1352 %add57_5_2_1 = fadd i32 %add57_4_2_1, i32 %mul50_5_2_1

]]></Node>
<StgValue><ssdm name="add57_5_2_1"/></StgValue>
</operation>
</state>

<state id="391" st_id="392">

<operation id="5629" st_id="391" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1361 %add57_6_2_1 = fadd i32 %add57_5_2_1, i32 %mul50_6_2_1

]]></Node>
<StgValue><ssdm name="add57_6_2_1"/></StgValue>
</operation>
</state>

<state id="392" st_id="393">

<operation id="5630" st_id="392" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1361 %add57_6_2_1 = fadd i32 %add57_5_2_1, i32 %mul50_6_2_1

]]></Node>
<StgValue><ssdm name="add57_6_2_1"/></StgValue>
</operation>
</state>

<state id="393" st_id="394">

<operation id="5631" st_id="393" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1361 %add57_6_2_1 = fadd i32 %add57_5_2_1, i32 %mul50_6_2_1

]]></Node>
<StgValue><ssdm name="add57_6_2_1"/></StgValue>
</operation>
</state>

<state id="394" st_id="395">

<operation id="5632" st_id="394" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1361 %add57_6_2_1 = fadd i32 %add57_5_2_1, i32 %mul50_6_2_1

]]></Node>
<StgValue><ssdm name="add57_6_2_1"/></StgValue>
</operation>
</state>

<state id="395" st_id="396">

<operation id="5633" st_id="395" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1370 %add57_7_2_1 = fadd i32 %add57_6_2_1, i32 %mul50_7_2_1

]]></Node>
<StgValue><ssdm name="add57_7_2_1"/></StgValue>
</operation>
</state>

<state id="396" st_id="397">

<operation id="5634" st_id="396" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1370 %add57_7_2_1 = fadd i32 %add57_6_2_1, i32 %mul50_7_2_1

]]></Node>
<StgValue><ssdm name="add57_7_2_1"/></StgValue>
</operation>
</state>

<state id="397" st_id="398">

<operation id="5635" st_id="397" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1370 %add57_7_2_1 = fadd i32 %add57_6_2_1, i32 %mul50_7_2_1

]]></Node>
<StgValue><ssdm name="add57_7_2_1"/></StgValue>
</operation>
</state>

<state id="398" st_id="399">

<operation id="5636" st_id="398" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1370 %add57_7_2_1 = fadd i32 %add57_6_2_1, i32 %mul50_7_2_1

]]></Node>
<StgValue><ssdm name="add57_7_2_1"/></StgValue>
</operation>
</state>

<state id="399" st_id="400">

<operation id="5637" st_id="399" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1379 %add_2_2 = fadd i32 %add57_7_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add_2_2"/></StgValue>
</operation>
</state>

<state id="400" st_id="401">

<operation id="5638" st_id="400" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1379 %add_2_2 = fadd i32 %add57_7_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add_2_2"/></StgValue>
</operation>
</state>

<state id="401" st_id="402">

<operation id="5639" st_id="401" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1379 %add_2_2 = fadd i32 %add57_7_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add_2_2"/></StgValue>
</operation>
</state>

<state id="402" st_id="403">

<operation id="5640" st_id="402" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1379 %add_2_2 = fadd i32 %add57_7_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add_2_2"/></StgValue>
</operation>
</state>

<state id="403" st_id="404">

<operation id="5641" st_id="403" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1388 %add57_1_2_2 = fadd i32 %add_2_2, i32 %mul50_1_2_2

]]></Node>
<StgValue><ssdm name="add57_1_2_2"/></StgValue>
</operation>
</state>

<state id="404" st_id="405">

<operation id="5642" st_id="404" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1388 %add57_1_2_2 = fadd i32 %add_2_2, i32 %mul50_1_2_2

]]></Node>
<StgValue><ssdm name="add57_1_2_2"/></StgValue>
</operation>
</state>

<state id="405" st_id="406">

<operation id="5643" st_id="405" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1388 %add57_1_2_2 = fadd i32 %add_2_2, i32 %mul50_1_2_2

]]></Node>
<StgValue><ssdm name="add57_1_2_2"/></StgValue>
</operation>
</state>

<state id="406" st_id="407">

<operation id="5644" st_id="406" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1388 %add57_1_2_2 = fadd i32 %add_2_2, i32 %mul50_1_2_2

]]></Node>
<StgValue><ssdm name="add57_1_2_2"/></StgValue>
</operation>
</state>

<state id="407" st_id="408">

<operation id="5645" st_id="407" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1397 %add57_2_2_2 = fadd i32 %add57_1_2_2, i32 %mul50_2_2_2

]]></Node>
<StgValue><ssdm name="add57_2_2_2"/></StgValue>
</operation>
</state>

<state id="408" st_id="409">

<operation id="5646" st_id="408" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1397 %add57_2_2_2 = fadd i32 %add57_1_2_2, i32 %mul50_2_2_2

]]></Node>
<StgValue><ssdm name="add57_2_2_2"/></StgValue>
</operation>
</state>

<state id="409" st_id="410">

<operation id="5647" st_id="409" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1397 %add57_2_2_2 = fadd i32 %add57_1_2_2, i32 %mul50_2_2_2

]]></Node>
<StgValue><ssdm name="add57_2_2_2"/></StgValue>
</operation>
</state>

<state id="410" st_id="411">

<operation id="5648" st_id="410" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1397 %add57_2_2_2 = fadd i32 %add57_1_2_2, i32 %mul50_2_2_2

]]></Node>
<StgValue><ssdm name="add57_2_2_2"/></StgValue>
</operation>
</state>

<state id="411" st_id="412">

<operation id="5649" st_id="411" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1406 %add57_3_2_2 = fadd i32 %add57_2_2_2, i32 %mul50_3_2_2

]]></Node>
<StgValue><ssdm name="add57_3_2_2"/></StgValue>
</operation>
</state>

<state id="412" st_id="413">

<operation id="5650" st_id="412" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1406 %add57_3_2_2 = fadd i32 %add57_2_2_2, i32 %mul50_3_2_2

]]></Node>
<StgValue><ssdm name="add57_3_2_2"/></StgValue>
</operation>
</state>

<state id="413" st_id="414">

<operation id="5651" st_id="413" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1406 %add57_3_2_2 = fadd i32 %add57_2_2_2, i32 %mul50_3_2_2

]]></Node>
<StgValue><ssdm name="add57_3_2_2"/></StgValue>
</operation>
</state>

<state id="414" st_id="415">

<operation id="5652" st_id="414" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1406 %add57_3_2_2 = fadd i32 %add57_2_2_2, i32 %mul50_3_2_2

]]></Node>
<StgValue><ssdm name="add57_3_2_2"/></StgValue>
</operation>
</state>

<state id="415" st_id="416">
</state>

<state id="416" st_id="417">

<operation id="5653" st_id="416" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1415 %add57_4_2_2 = fadd i32 %add57_3_2_2, i32 %mul50_4_2_2

]]></Node>
<StgValue><ssdm name="add57_4_2_2"/></StgValue>
</operation>
</state>

<state id="417" st_id="418">

<operation id="5654" st_id="417" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1415 %add57_4_2_2 = fadd i32 %add57_3_2_2, i32 %mul50_4_2_2

]]></Node>
<StgValue><ssdm name="add57_4_2_2"/></StgValue>
</operation>
</state>

<state id="418" st_id="419">

<operation id="5655" st_id="418" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1415 %add57_4_2_2 = fadd i32 %add57_3_2_2, i32 %mul50_4_2_2

]]></Node>
<StgValue><ssdm name="add57_4_2_2"/></StgValue>
</operation>
</state>

<state id="419" st_id="420">

<operation id="5656" st_id="419" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1415 %add57_4_2_2 = fadd i32 %add57_3_2_2, i32 %mul50_4_2_2

]]></Node>
<StgValue><ssdm name="add57_4_2_2"/></StgValue>
</operation>
</state>

<state id="420" st_id="421">

<operation id="5657" st_id="420" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1424 %add57_5_2_2 = fadd i32 %add57_4_2_2, i32 %mul50_5_2_2

]]></Node>
<StgValue><ssdm name="add57_5_2_2"/></StgValue>
</operation>
</state>

<state id="421" st_id="422">

<operation id="5658" st_id="421" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1424 %add57_5_2_2 = fadd i32 %add57_4_2_2, i32 %mul50_5_2_2

]]></Node>
<StgValue><ssdm name="add57_5_2_2"/></StgValue>
</operation>
</state>

<state id="422" st_id="423">

<operation id="5659" st_id="422" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1424 %add57_5_2_2 = fadd i32 %add57_4_2_2, i32 %mul50_5_2_2

]]></Node>
<StgValue><ssdm name="add57_5_2_2"/></StgValue>
</operation>
</state>

<state id="423" st_id="424">

<operation id="5660" st_id="423" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1424 %add57_5_2_2 = fadd i32 %add57_4_2_2, i32 %mul50_5_2_2

]]></Node>
<StgValue><ssdm name="add57_5_2_2"/></StgValue>
</operation>
</state>

<state id="424" st_id="425">

<operation id="5661" st_id="424" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1433 %add57_6_2_2 = fadd i32 %add57_5_2_2, i32 %mul50_6_2_2

]]></Node>
<StgValue><ssdm name="add57_6_2_2"/></StgValue>
</operation>
</state>

<state id="425" st_id="426">

<operation id="5662" st_id="425" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1433 %add57_6_2_2 = fadd i32 %add57_5_2_2, i32 %mul50_6_2_2

]]></Node>
<StgValue><ssdm name="add57_6_2_2"/></StgValue>
</operation>
</state>

<state id="426" st_id="427">

<operation id="5663" st_id="426" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1433 %add57_6_2_2 = fadd i32 %add57_5_2_2, i32 %mul50_6_2_2

]]></Node>
<StgValue><ssdm name="add57_6_2_2"/></StgValue>
</operation>
</state>

<state id="427" st_id="428">

<operation id="5664" st_id="427" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1433 %add57_6_2_2 = fadd i32 %add57_5_2_2, i32 %mul50_6_2_2

]]></Node>
<StgValue><ssdm name="add57_6_2_2"/></StgValue>
</operation>
</state>

<state id="428" st_id="429">

<operation id="5665" st_id="428" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1442 %add57_7_2_2 = fadd i32 %add57_6_2_2, i32 %mul50_7_2_2

]]></Node>
<StgValue><ssdm name="add57_7_2_2"/></StgValue>
</operation>
</state>

<state id="429" st_id="430">

<operation id="5666" st_id="429" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1442 %add57_7_2_2 = fadd i32 %add57_6_2_2, i32 %mul50_7_2_2

]]></Node>
<StgValue><ssdm name="add57_7_2_2"/></StgValue>
</operation>
</state>

<state id="430" st_id="431">

<operation id="5667" st_id="430" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1442 %add57_7_2_2 = fadd i32 %add57_6_2_2, i32 %mul50_7_2_2

]]></Node>
<StgValue><ssdm name="add57_7_2_2"/></StgValue>
</operation>
</state>

<state id="431" st_id="432">

<operation id="5668" st_id="431" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1442 %add57_7_2_2 = fadd i32 %add57_6_2_2, i32 %mul50_7_2_2

]]></Node>
<StgValue><ssdm name="add57_7_2_2"/></StgValue>
</operation>
</state>

<state id="432" st_id="433">

<operation id="5669" st_id="432" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1451 %add_2_3 = fadd i32 %add57_7_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="add_2_3"/></StgValue>
</operation>
</state>

<state id="433" st_id="434">

<operation id="5670" st_id="433" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1451 %add_2_3 = fadd i32 %add57_7_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="add_2_3"/></StgValue>
</operation>
</state>

<state id="434" st_id="435">

<operation id="5671" st_id="434" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1451 %add_2_3 = fadd i32 %add57_7_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="add_2_3"/></StgValue>
</operation>
</state>

<state id="435" st_id="436">

<operation id="5672" st_id="435" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1451 %add_2_3 = fadd i32 %add57_7_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="add_2_3"/></StgValue>
</operation>
</state>

<state id="436" st_id="437">

<operation id="5673" st_id="436" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1460 %add57_1_2_3 = fadd i32 %add_2_3, i32 %mul50_1_2_3

]]></Node>
<StgValue><ssdm name="add57_1_2_3"/></StgValue>
</operation>
</state>

<state id="437" st_id="438">

<operation id="5674" st_id="437" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1460 %add57_1_2_3 = fadd i32 %add_2_3, i32 %mul50_1_2_3

]]></Node>
<StgValue><ssdm name="add57_1_2_3"/></StgValue>
</operation>
</state>

<state id="438" st_id="439">

<operation id="5675" st_id="438" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1460 %add57_1_2_3 = fadd i32 %add_2_3, i32 %mul50_1_2_3

]]></Node>
<StgValue><ssdm name="add57_1_2_3"/></StgValue>
</operation>
</state>

<state id="439" st_id="440">

<operation id="5676" st_id="439" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1460 %add57_1_2_3 = fadd i32 %add_2_3, i32 %mul50_1_2_3

]]></Node>
<StgValue><ssdm name="add57_1_2_3"/></StgValue>
</operation>
</state>

<state id="440" st_id="441">

<operation id="5677" st_id="440" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1469 %add57_2_2_3 = fadd i32 %add57_1_2_3, i32 %mul50_2_2_3

]]></Node>
<StgValue><ssdm name="add57_2_2_3"/></StgValue>
</operation>
</state>

<state id="441" st_id="442">

<operation id="5678" st_id="441" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1469 %add57_2_2_3 = fadd i32 %add57_1_2_3, i32 %mul50_2_2_3

]]></Node>
<StgValue><ssdm name="add57_2_2_3"/></StgValue>
</operation>
</state>

<state id="442" st_id="443">

<operation id="5679" st_id="442" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1469 %add57_2_2_3 = fadd i32 %add57_1_2_3, i32 %mul50_2_2_3

]]></Node>
<StgValue><ssdm name="add57_2_2_3"/></StgValue>
</operation>
</state>

<state id="443" st_id="444">

<operation id="5680" st_id="443" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1469 %add57_2_2_3 = fadd i32 %add57_1_2_3, i32 %mul50_2_2_3

]]></Node>
<StgValue><ssdm name="add57_2_2_3"/></StgValue>
</operation>
</state>

<state id="444" st_id="445">

<operation id="5681" st_id="444" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1478 %add57_3_2_3 = fadd i32 %add57_2_2_3, i32 %mul50_3_2_3

]]></Node>
<StgValue><ssdm name="add57_3_2_3"/></StgValue>
</operation>
</state>

<state id="445" st_id="446">

<operation id="5682" st_id="445" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1478 %add57_3_2_3 = fadd i32 %add57_2_2_3, i32 %mul50_3_2_3

]]></Node>
<StgValue><ssdm name="add57_3_2_3"/></StgValue>
</operation>
</state>

<state id="446" st_id="447">

<operation id="5683" st_id="446" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1478 %add57_3_2_3 = fadd i32 %add57_2_2_3, i32 %mul50_3_2_3

]]></Node>
<StgValue><ssdm name="add57_3_2_3"/></StgValue>
</operation>
</state>

<state id="447" st_id="448">

<operation id="5684" st_id="447" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1478 %add57_3_2_3 = fadd i32 %add57_2_2_3, i32 %mul50_3_2_3

]]></Node>
<StgValue><ssdm name="add57_3_2_3"/></StgValue>
</operation>
</state>

<state id="448" st_id="449">

<operation id="5685" st_id="448" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1487 %add57_4_2_3 = fadd i32 %add57_3_2_3, i32 %mul50_4_2_3

]]></Node>
<StgValue><ssdm name="add57_4_2_3"/></StgValue>
</operation>
</state>

<state id="449" st_id="450">

<operation id="5686" st_id="449" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1487 %add57_4_2_3 = fadd i32 %add57_3_2_3, i32 %mul50_4_2_3

]]></Node>
<StgValue><ssdm name="add57_4_2_3"/></StgValue>
</operation>
</state>

<state id="450" st_id="451">

<operation id="5687" st_id="450" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1487 %add57_4_2_3 = fadd i32 %add57_3_2_3, i32 %mul50_4_2_3

]]></Node>
<StgValue><ssdm name="add57_4_2_3"/></StgValue>
</operation>
</state>

<state id="451" st_id="452">

<operation id="5688" st_id="451" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1487 %add57_4_2_3 = fadd i32 %add57_3_2_3, i32 %mul50_4_2_3

]]></Node>
<StgValue><ssdm name="add57_4_2_3"/></StgValue>
</operation>
</state>

<state id="452" st_id="453">

<operation id="5689" st_id="452" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1496 %add57_5_2_3 = fadd i32 %add57_4_2_3, i32 %mul50_5_2_3

]]></Node>
<StgValue><ssdm name="add57_5_2_3"/></StgValue>
</operation>
</state>

<state id="453" st_id="454">

<operation id="5690" st_id="453" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1496 %add57_5_2_3 = fadd i32 %add57_4_2_3, i32 %mul50_5_2_3

]]></Node>
<StgValue><ssdm name="add57_5_2_3"/></StgValue>
</operation>
</state>

<state id="454" st_id="455">

<operation id="5691" st_id="454" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1496 %add57_5_2_3 = fadd i32 %add57_4_2_3, i32 %mul50_5_2_3

]]></Node>
<StgValue><ssdm name="add57_5_2_3"/></StgValue>
</operation>
</state>

<state id="455" st_id="456">

<operation id="5692" st_id="455" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1496 %add57_5_2_3 = fadd i32 %add57_4_2_3, i32 %mul50_5_2_3

]]></Node>
<StgValue><ssdm name="add57_5_2_3"/></StgValue>
</operation>
</state>

<state id="456" st_id="457">

<operation id="5693" st_id="456" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1505 %add57_6_2_3 = fadd i32 %add57_5_2_3, i32 %mul50_6_2_3

]]></Node>
<StgValue><ssdm name="add57_6_2_3"/></StgValue>
</operation>
</state>

<state id="457" st_id="458">

<operation id="5694" st_id="457" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1505 %add57_6_2_3 = fadd i32 %add57_5_2_3, i32 %mul50_6_2_3

]]></Node>
<StgValue><ssdm name="add57_6_2_3"/></StgValue>
</operation>
</state>

<state id="458" st_id="459">

<operation id="5695" st_id="458" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1505 %add57_6_2_3 = fadd i32 %add57_5_2_3, i32 %mul50_6_2_3

]]></Node>
<StgValue><ssdm name="add57_6_2_3"/></StgValue>
</operation>
</state>

<state id="459" st_id="460">

<operation id="5696" st_id="459" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1505 %add57_6_2_3 = fadd i32 %add57_5_2_3, i32 %mul50_6_2_3

]]></Node>
<StgValue><ssdm name="add57_6_2_3"/></StgValue>
</operation>
</state>

<state id="460" st_id="461">

<operation id="5697" st_id="460" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1514 %add57_7_2_3 = fadd i32 %add57_6_2_3, i32 %mul50_7_2_3

]]></Node>
<StgValue><ssdm name="add57_7_2_3"/></StgValue>
</operation>
</state>

<state id="461" st_id="462">

<operation id="5698" st_id="461" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1514 %add57_7_2_3 = fadd i32 %add57_6_2_3, i32 %mul50_7_2_3

]]></Node>
<StgValue><ssdm name="add57_7_2_3"/></StgValue>
</operation>
</state>

<state id="462" st_id="463">

<operation id="5699" st_id="462" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1514 %add57_7_2_3 = fadd i32 %add57_6_2_3, i32 %mul50_7_2_3

]]></Node>
<StgValue><ssdm name="add57_7_2_3"/></StgValue>
</operation>
</state>

<state id="463" st_id="464">

<operation id="5700" st_id="463" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1514 %add57_7_2_3 = fadd i32 %add57_6_2_3, i32 %mul50_7_2_3

]]></Node>
<StgValue><ssdm name="add57_7_2_3"/></StgValue>
</operation>
</state>

<state id="464" st_id="465">

<operation id="5701" st_id="464" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1523 %add_2_4 = fadd i32 %add57_7_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="add_2_4"/></StgValue>
</operation>
</state>

<state id="465" st_id="466">

<operation id="5702" st_id="465" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1523 %add_2_4 = fadd i32 %add57_7_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="add_2_4"/></StgValue>
</operation>
</state>

<state id="466" st_id="467">

<operation id="5703" st_id="466" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1523 %add_2_4 = fadd i32 %add57_7_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="add_2_4"/></StgValue>
</operation>
</state>

<state id="467" st_id="468">

<operation id="5704" st_id="467" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1523 %add_2_4 = fadd i32 %add57_7_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="add_2_4"/></StgValue>
</operation>
</state>

<state id="468" st_id="469">

<operation id="5705" st_id="468" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1532 %add57_1_2_4 = fadd i32 %add_2_4, i32 %mul50_1_2_4

]]></Node>
<StgValue><ssdm name="add57_1_2_4"/></StgValue>
</operation>
</state>

<state id="469" st_id="470">

<operation id="5706" st_id="469" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1532 %add57_1_2_4 = fadd i32 %add_2_4, i32 %mul50_1_2_4

]]></Node>
<StgValue><ssdm name="add57_1_2_4"/></StgValue>
</operation>
</state>

<state id="470" st_id="471">

<operation id="5707" st_id="470" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1532 %add57_1_2_4 = fadd i32 %add_2_4, i32 %mul50_1_2_4

]]></Node>
<StgValue><ssdm name="add57_1_2_4"/></StgValue>
</operation>
</state>

<state id="471" st_id="472">

<operation id="5708" st_id="471" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1532 %add57_1_2_4 = fadd i32 %add_2_4, i32 %mul50_1_2_4

]]></Node>
<StgValue><ssdm name="add57_1_2_4"/></StgValue>
</operation>
</state>

<state id="472" st_id="473">

<operation id="5709" st_id="472" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1541 %add57_2_2_4 = fadd i32 %add57_1_2_4, i32 %mul50_2_2_4

]]></Node>
<StgValue><ssdm name="add57_2_2_4"/></StgValue>
</operation>
</state>

<state id="473" st_id="474">

<operation id="5710" st_id="473" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1541 %add57_2_2_4 = fadd i32 %add57_1_2_4, i32 %mul50_2_2_4

]]></Node>
<StgValue><ssdm name="add57_2_2_4"/></StgValue>
</operation>
</state>

<state id="474" st_id="475">

<operation id="5711" st_id="474" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1541 %add57_2_2_4 = fadd i32 %add57_1_2_4, i32 %mul50_2_2_4

]]></Node>
<StgValue><ssdm name="add57_2_2_4"/></StgValue>
</operation>
</state>

<state id="475" st_id="476">

<operation id="5712" st_id="475" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1541 %add57_2_2_4 = fadd i32 %add57_1_2_4, i32 %mul50_2_2_4

]]></Node>
<StgValue><ssdm name="add57_2_2_4"/></StgValue>
</operation>
</state>

<state id="476" st_id="477">

<operation id="5713" st_id="476" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1550 %add57_3_2_4 = fadd i32 %add57_2_2_4, i32 %mul50_3_2_4

]]></Node>
<StgValue><ssdm name="add57_3_2_4"/></StgValue>
</operation>
</state>

<state id="477" st_id="478">

<operation id="5714" st_id="477" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1550 %add57_3_2_4 = fadd i32 %add57_2_2_4, i32 %mul50_3_2_4

]]></Node>
<StgValue><ssdm name="add57_3_2_4"/></StgValue>
</operation>
</state>

<state id="478" st_id="479">

<operation id="5715" st_id="478" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1550 %add57_3_2_4 = fadd i32 %add57_2_2_4, i32 %mul50_3_2_4

]]></Node>
<StgValue><ssdm name="add57_3_2_4"/></StgValue>
</operation>
</state>

<state id="479" st_id="480">

<operation id="5716" st_id="479" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1550 %add57_3_2_4 = fadd i32 %add57_2_2_4, i32 %mul50_3_2_4

]]></Node>
<StgValue><ssdm name="add57_3_2_4"/></StgValue>
</operation>
</state>

<state id="480" st_id="481">

<operation id="5717" st_id="480" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1559 %add57_4_2_4 = fadd i32 %add57_3_2_4, i32 %mul50_4_2_4

]]></Node>
<StgValue><ssdm name="add57_4_2_4"/></StgValue>
</operation>
</state>

<state id="481" st_id="482">

<operation id="5718" st_id="481" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1559 %add57_4_2_4 = fadd i32 %add57_3_2_4, i32 %mul50_4_2_4

]]></Node>
<StgValue><ssdm name="add57_4_2_4"/></StgValue>
</operation>
</state>

<state id="482" st_id="483">

<operation id="5719" st_id="482" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1559 %add57_4_2_4 = fadd i32 %add57_3_2_4, i32 %mul50_4_2_4

]]></Node>
<StgValue><ssdm name="add57_4_2_4"/></StgValue>
</operation>
</state>

<state id="483" st_id="484">

<operation id="5720" st_id="483" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1559 %add57_4_2_4 = fadd i32 %add57_3_2_4, i32 %mul50_4_2_4

]]></Node>
<StgValue><ssdm name="add57_4_2_4"/></StgValue>
</operation>
</state>

<state id="484" st_id="485">

<operation id="5721" st_id="484" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1568 %add57_5_2_4 = fadd i32 %add57_4_2_4, i32 %mul50_5_2_4

]]></Node>
<StgValue><ssdm name="add57_5_2_4"/></StgValue>
</operation>
</state>

<state id="485" st_id="486">

<operation id="5722" st_id="485" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1568 %add57_5_2_4 = fadd i32 %add57_4_2_4, i32 %mul50_5_2_4

]]></Node>
<StgValue><ssdm name="add57_5_2_4"/></StgValue>
</operation>
</state>

<state id="486" st_id="487">

<operation id="5723" st_id="486" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1568 %add57_5_2_4 = fadd i32 %add57_4_2_4, i32 %mul50_5_2_4

]]></Node>
<StgValue><ssdm name="add57_5_2_4"/></StgValue>
</operation>
</state>

<state id="487" st_id="488">

<operation id="5724" st_id="487" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1568 %add57_5_2_4 = fadd i32 %add57_4_2_4, i32 %mul50_5_2_4

]]></Node>
<StgValue><ssdm name="add57_5_2_4"/></StgValue>
</operation>
</state>

<state id="488" st_id="489">

<operation id="5725" st_id="488" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1577 %add57_6_2_4 = fadd i32 %add57_5_2_4, i32 %mul50_6_2_4

]]></Node>
<StgValue><ssdm name="add57_6_2_4"/></StgValue>
</operation>
</state>

<state id="489" st_id="490">

<operation id="5726" st_id="489" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1577 %add57_6_2_4 = fadd i32 %add57_5_2_4, i32 %mul50_6_2_4

]]></Node>
<StgValue><ssdm name="add57_6_2_4"/></StgValue>
</operation>
</state>

<state id="490" st_id="491">

<operation id="5727" st_id="490" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1577 %add57_6_2_4 = fadd i32 %add57_5_2_4, i32 %mul50_6_2_4

]]></Node>
<StgValue><ssdm name="add57_6_2_4"/></StgValue>
</operation>
</state>

<state id="491" st_id="492">

<operation id="5728" st_id="491" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1577 %add57_6_2_4 = fadd i32 %add57_5_2_4, i32 %mul50_6_2_4

]]></Node>
<StgValue><ssdm name="add57_6_2_4"/></StgValue>
</operation>
</state>

<state id="492" st_id="493">

<operation id="5729" st_id="492" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1586 %add57_7_2_4 = fadd i32 %add57_6_2_4, i32 %mul50_7_2_4

]]></Node>
<StgValue><ssdm name="add57_7_2_4"/></StgValue>
</operation>
</state>

<state id="493" st_id="494">

<operation id="5730" st_id="493" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1586 %add57_7_2_4 = fadd i32 %add57_6_2_4, i32 %mul50_7_2_4

]]></Node>
<StgValue><ssdm name="add57_7_2_4"/></StgValue>
</operation>
</state>

<state id="494" st_id="495">

<operation id="5731" st_id="494" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1586 %add57_7_2_4 = fadd i32 %add57_6_2_4, i32 %mul50_7_2_4

]]></Node>
<StgValue><ssdm name="add57_7_2_4"/></StgValue>
</operation>
</state>

<state id="495" st_id="496">

<operation id="5732" st_id="495" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1586 %add57_7_2_4 = fadd i32 %add57_6_2_4, i32 %mul50_7_2_4

]]></Node>
<StgValue><ssdm name="add57_7_2_4"/></StgValue>
</operation>
</state>

<state id="496" st_id="497">

<operation id="5733" st_id="496" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1762 %add_3 = fadd i32 %add57_7_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="497" st_id="498">

<operation id="5734" st_id="497" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1762 %add_3 = fadd i32 %add57_7_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="498" st_id="499">

<operation id="5735" st_id="498" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1762 %add_3 = fadd i32 %add57_7_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="499" st_id="500">

<operation id="5736" st_id="499" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1762 %add_3 = fadd i32 %add57_7_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="500" st_id="501">

<operation id="5737" st_id="500" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1769 %add57_1_3 = fadd i32 %add_3, i32 %mul50_1_3

]]></Node>
<StgValue><ssdm name="add57_1_3"/></StgValue>
</operation>
</state>

<state id="501" st_id="502">

<operation id="5738" st_id="501" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1769 %add57_1_3 = fadd i32 %add_3, i32 %mul50_1_3

]]></Node>
<StgValue><ssdm name="add57_1_3"/></StgValue>
</operation>
</state>

<state id="502" st_id="503">

<operation id="5739" st_id="502" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1769 %add57_1_3 = fadd i32 %add_3, i32 %mul50_1_3

]]></Node>
<StgValue><ssdm name="add57_1_3"/></StgValue>
</operation>
</state>

<state id="503" st_id="504">

<operation id="5740" st_id="503" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1769 %add57_1_3 = fadd i32 %add_3, i32 %mul50_1_3

]]></Node>
<StgValue><ssdm name="add57_1_3"/></StgValue>
</operation>
</state>

<state id="504" st_id="505">

<operation id="5741" st_id="504" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1776 %add57_2_3 = fadd i32 %add57_1_3, i32 %mul50_2_3

]]></Node>
<StgValue><ssdm name="add57_2_3"/></StgValue>
</operation>
</state>

<state id="505" st_id="506">

<operation id="5742" st_id="505" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1776 %add57_2_3 = fadd i32 %add57_1_3, i32 %mul50_2_3

]]></Node>
<StgValue><ssdm name="add57_2_3"/></StgValue>
</operation>
</state>

<state id="506" st_id="507">

<operation id="5743" st_id="506" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1776 %add57_2_3 = fadd i32 %add57_1_3, i32 %mul50_2_3

]]></Node>
<StgValue><ssdm name="add57_2_3"/></StgValue>
</operation>
</state>

<state id="507" st_id="508">

<operation id="5744" st_id="507" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1776 %add57_2_3 = fadd i32 %add57_1_3, i32 %mul50_2_3

]]></Node>
<StgValue><ssdm name="add57_2_3"/></StgValue>
</operation>
</state>

<state id="508" st_id="509">

<operation id="5745" st_id="508" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1783 %add57_3_3 = fadd i32 %add57_2_3, i32 %mul50_3_3

]]></Node>
<StgValue><ssdm name="add57_3_3"/></StgValue>
</operation>
</state>

<state id="509" st_id="510">

<operation id="5746" st_id="509" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1783 %add57_3_3 = fadd i32 %add57_2_3, i32 %mul50_3_3

]]></Node>
<StgValue><ssdm name="add57_3_3"/></StgValue>
</operation>
</state>

<state id="510" st_id="511">

<operation id="5747" st_id="510" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1783 %add57_3_3 = fadd i32 %add57_2_3, i32 %mul50_3_3

]]></Node>
<StgValue><ssdm name="add57_3_3"/></StgValue>
</operation>
</state>

<state id="511" st_id="512">

<operation id="5748" st_id="511" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1783 %add57_3_3 = fadd i32 %add57_2_3, i32 %mul50_3_3

]]></Node>
<StgValue><ssdm name="add57_3_3"/></StgValue>
</operation>
</state>

<state id="512" st_id="513">

<operation id="5749" st_id="512" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1790 %add57_4_3 = fadd i32 %add57_3_3, i32 %mul50_4_3

]]></Node>
<StgValue><ssdm name="add57_4_3"/></StgValue>
</operation>
</state>

<state id="513" st_id="514">

<operation id="5750" st_id="513" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1790 %add57_4_3 = fadd i32 %add57_3_3, i32 %mul50_4_3

]]></Node>
<StgValue><ssdm name="add57_4_3"/></StgValue>
</operation>
</state>

<state id="514" st_id="515">

<operation id="5751" st_id="514" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1790 %add57_4_3 = fadd i32 %add57_3_3, i32 %mul50_4_3

]]></Node>
<StgValue><ssdm name="add57_4_3"/></StgValue>
</operation>
</state>

<state id="515" st_id="516">

<operation id="5752" st_id="515" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1790 %add57_4_3 = fadd i32 %add57_3_3, i32 %mul50_4_3

]]></Node>
<StgValue><ssdm name="add57_4_3"/></StgValue>
</operation>
</state>

<state id="516" st_id="517">

<operation id="5753" st_id="516" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1797 %add57_5_3 = fadd i32 %add57_4_3, i32 %mul50_5_3

]]></Node>
<StgValue><ssdm name="add57_5_3"/></StgValue>
</operation>
</state>

<state id="517" st_id="518">

<operation id="5754" st_id="517" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1797 %add57_5_3 = fadd i32 %add57_4_3, i32 %mul50_5_3

]]></Node>
<StgValue><ssdm name="add57_5_3"/></StgValue>
</operation>
</state>

<state id="518" st_id="519">

<operation id="5755" st_id="518" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1797 %add57_5_3 = fadd i32 %add57_4_3, i32 %mul50_5_3

]]></Node>
<StgValue><ssdm name="add57_5_3"/></StgValue>
</operation>
</state>

<state id="519" st_id="520">

<operation id="5756" st_id="519" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1797 %add57_5_3 = fadd i32 %add57_4_3, i32 %mul50_5_3

]]></Node>
<StgValue><ssdm name="add57_5_3"/></StgValue>
</operation>
</state>

<state id="520" st_id="521">

<operation id="5757" st_id="520" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1804 %add57_6_3 = fadd i32 %add57_5_3, i32 %mul50_6_3

]]></Node>
<StgValue><ssdm name="add57_6_3"/></StgValue>
</operation>
</state>

<state id="521" st_id="522">

<operation id="5758" st_id="521" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1804 %add57_6_3 = fadd i32 %add57_5_3, i32 %mul50_6_3

]]></Node>
<StgValue><ssdm name="add57_6_3"/></StgValue>
</operation>
</state>

<state id="522" st_id="523">

<operation id="5759" st_id="522" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1804 %add57_6_3 = fadd i32 %add57_5_3, i32 %mul50_6_3

]]></Node>
<StgValue><ssdm name="add57_6_3"/></StgValue>
</operation>
</state>

<state id="523" st_id="524">

<operation id="5760" st_id="523" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1804 %add57_6_3 = fadd i32 %add57_5_3, i32 %mul50_6_3

]]></Node>
<StgValue><ssdm name="add57_6_3"/></StgValue>
</operation>
</state>

<state id="524" st_id="525">

<operation id="5761" st_id="524" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1811 %add57_7_3 = fadd i32 %add57_6_3, i32 %mul50_7_3

]]></Node>
<StgValue><ssdm name="add57_7_3"/></StgValue>
</operation>
</state>

<state id="525" st_id="526">

<operation id="5762" st_id="525" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1811 %add57_7_3 = fadd i32 %add57_6_3, i32 %mul50_7_3

]]></Node>
<StgValue><ssdm name="add57_7_3"/></StgValue>
</operation>
</state>

<state id="526" st_id="527">

<operation id="5763" st_id="526" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1811 %add57_7_3 = fadd i32 %add57_6_3, i32 %mul50_7_3

]]></Node>
<StgValue><ssdm name="add57_7_3"/></StgValue>
</operation>
</state>

<state id="527" st_id="528">

<operation id="5764" st_id="527" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1811 %add57_7_3 = fadd i32 %add57_6_3, i32 %mul50_7_3

]]></Node>
<StgValue><ssdm name="add57_7_3"/></StgValue>
</operation>
</state>

<state id="528" st_id="529">

<operation id="5765" st_id="528" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1820 %add_3_1 = fadd i32 %add57_7_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>
</state>

<state id="529" st_id="530">

<operation id="5766" st_id="529" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1820 %add_3_1 = fadd i32 %add57_7_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>
</state>

<state id="530" st_id="531">

<operation id="5767" st_id="530" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1820 %add_3_1 = fadd i32 %add57_7_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>
</state>

<state id="531" st_id="532">

<operation id="5768" st_id="531" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1820 %add_3_1 = fadd i32 %add57_7_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>
</state>

<state id="532" st_id="533">

<operation id="5769" st_id="532" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1829 %add57_1_3_1 = fadd i32 %add_3_1, i32 %mul50_1_3_1

]]></Node>
<StgValue><ssdm name="add57_1_3_1"/></StgValue>
</operation>
</state>

<state id="533" st_id="534">

<operation id="5770" st_id="533" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1829 %add57_1_3_1 = fadd i32 %add_3_1, i32 %mul50_1_3_1

]]></Node>
<StgValue><ssdm name="add57_1_3_1"/></StgValue>
</operation>
</state>

<state id="534" st_id="535">

<operation id="5771" st_id="534" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1829 %add57_1_3_1 = fadd i32 %add_3_1, i32 %mul50_1_3_1

]]></Node>
<StgValue><ssdm name="add57_1_3_1"/></StgValue>
</operation>
</state>

<state id="535" st_id="536">

<operation id="5772" st_id="535" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1829 %add57_1_3_1 = fadd i32 %add_3_1, i32 %mul50_1_3_1

]]></Node>
<StgValue><ssdm name="add57_1_3_1"/></StgValue>
</operation>
</state>

<state id="536" st_id="537">

<operation id="5773" st_id="536" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1838 %add57_2_3_1 = fadd i32 %add57_1_3_1, i32 %mul50_2_3_1

]]></Node>
<StgValue><ssdm name="add57_2_3_1"/></StgValue>
</operation>
</state>

<state id="537" st_id="538">

<operation id="5774" st_id="537" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1838 %add57_2_3_1 = fadd i32 %add57_1_3_1, i32 %mul50_2_3_1

]]></Node>
<StgValue><ssdm name="add57_2_3_1"/></StgValue>
</operation>
</state>

<state id="538" st_id="539">

<operation id="5775" st_id="538" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1838 %add57_2_3_1 = fadd i32 %add57_1_3_1, i32 %mul50_2_3_1

]]></Node>
<StgValue><ssdm name="add57_2_3_1"/></StgValue>
</operation>
</state>

<state id="539" st_id="540">

<operation id="5776" st_id="539" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1838 %add57_2_3_1 = fadd i32 %add57_1_3_1, i32 %mul50_2_3_1

]]></Node>
<StgValue><ssdm name="add57_2_3_1"/></StgValue>
</operation>
</state>

<state id="540" st_id="541">

<operation id="5777" st_id="540" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1847 %add57_3_3_1 = fadd i32 %add57_2_3_1, i32 %mul50_3_3_1

]]></Node>
<StgValue><ssdm name="add57_3_3_1"/></StgValue>
</operation>
</state>

<state id="541" st_id="542">

<operation id="5778" st_id="541" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1847 %add57_3_3_1 = fadd i32 %add57_2_3_1, i32 %mul50_3_3_1

]]></Node>
<StgValue><ssdm name="add57_3_3_1"/></StgValue>
</operation>
</state>

<state id="542" st_id="543">

<operation id="5779" st_id="542" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1847 %add57_3_3_1 = fadd i32 %add57_2_3_1, i32 %mul50_3_3_1

]]></Node>
<StgValue><ssdm name="add57_3_3_1"/></StgValue>
</operation>
</state>

<state id="543" st_id="544">

<operation id="5780" st_id="543" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1847 %add57_3_3_1 = fadd i32 %add57_2_3_1, i32 %mul50_3_3_1

]]></Node>
<StgValue><ssdm name="add57_3_3_1"/></StgValue>
</operation>
</state>

<state id="544" st_id="545">

<operation id="5781" st_id="544" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1856 %add57_4_3_1 = fadd i32 %add57_3_3_1, i32 %mul50_4_3_1

]]></Node>
<StgValue><ssdm name="add57_4_3_1"/></StgValue>
</operation>
</state>

<state id="545" st_id="546">

<operation id="5782" st_id="545" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1856 %add57_4_3_1 = fadd i32 %add57_3_3_1, i32 %mul50_4_3_1

]]></Node>
<StgValue><ssdm name="add57_4_3_1"/></StgValue>
</operation>
</state>

<state id="546" st_id="547">

<operation id="5783" st_id="546" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1856 %add57_4_3_1 = fadd i32 %add57_3_3_1, i32 %mul50_4_3_1

]]></Node>
<StgValue><ssdm name="add57_4_3_1"/></StgValue>
</operation>
</state>

<state id="547" st_id="548">

<operation id="5784" st_id="547" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1856 %add57_4_3_1 = fadd i32 %add57_3_3_1, i32 %mul50_4_3_1

]]></Node>
<StgValue><ssdm name="add57_4_3_1"/></StgValue>
</operation>
</state>

<state id="548" st_id="549">

<operation id="5785" st_id="548" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1865 %add57_5_3_1 = fadd i32 %add57_4_3_1, i32 %mul50_5_3_1

]]></Node>
<StgValue><ssdm name="add57_5_3_1"/></StgValue>
</operation>
</state>

<state id="549" st_id="550">

<operation id="5786" st_id="549" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1865 %add57_5_3_1 = fadd i32 %add57_4_3_1, i32 %mul50_5_3_1

]]></Node>
<StgValue><ssdm name="add57_5_3_1"/></StgValue>
</operation>
</state>

<state id="550" st_id="551">

<operation id="5787" st_id="550" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1865 %add57_5_3_1 = fadd i32 %add57_4_3_1, i32 %mul50_5_3_1

]]></Node>
<StgValue><ssdm name="add57_5_3_1"/></StgValue>
</operation>
</state>

<state id="551" st_id="552">

<operation id="5788" st_id="551" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1865 %add57_5_3_1 = fadd i32 %add57_4_3_1, i32 %mul50_5_3_1

]]></Node>
<StgValue><ssdm name="add57_5_3_1"/></StgValue>
</operation>
</state>

<state id="552" st_id="553">

<operation id="5789" st_id="552" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1874 %add57_6_3_1 = fadd i32 %add57_5_3_1, i32 %mul50_6_3_1

]]></Node>
<StgValue><ssdm name="add57_6_3_1"/></StgValue>
</operation>
</state>

<state id="553" st_id="554">

<operation id="5790" st_id="553" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1874 %add57_6_3_1 = fadd i32 %add57_5_3_1, i32 %mul50_6_3_1

]]></Node>
<StgValue><ssdm name="add57_6_3_1"/></StgValue>
</operation>
</state>

<state id="554" st_id="555">

<operation id="5791" st_id="554" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1874 %add57_6_3_1 = fadd i32 %add57_5_3_1, i32 %mul50_6_3_1

]]></Node>
<StgValue><ssdm name="add57_6_3_1"/></StgValue>
</operation>
</state>

<state id="555" st_id="556">

<operation id="5792" st_id="555" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1874 %add57_6_3_1 = fadd i32 %add57_5_3_1, i32 %mul50_6_3_1

]]></Node>
<StgValue><ssdm name="add57_6_3_1"/></StgValue>
</operation>
</state>

<state id="556" st_id="557">

<operation id="5793" st_id="556" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1883 %add57_7_3_1 = fadd i32 %add57_6_3_1, i32 %mul50_7_3_1

]]></Node>
<StgValue><ssdm name="add57_7_3_1"/></StgValue>
</operation>
</state>

<state id="557" st_id="558">

<operation id="5794" st_id="557" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1883 %add57_7_3_1 = fadd i32 %add57_6_3_1, i32 %mul50_7_3_1

]]></Node>
<StgValue><ssdm name="add57_7_3_1"/></StgValue>
</operation>
</state>

<state id="558" st_id="559">

<operation id="5795" st_id="558" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1883 %add57_7_3_1 = fadd i32 %add57_6_3_1, i32 %mul50_7_3_1

]]></Node>
<StgValue><ssdm name="add57_7_3_1"/></StgValue>
</operation>
</state>

<state id="559" st_id="560">

<operation id="5796" st_id="559" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1883 %add57_7_3_1 = fadd i32 %add57_6_3_1, i32 %mul50_7_3_1

]]></Node>
<StgValue><ssdm name="add57_7_3_1"/></StgValue>
</operation>
</state>

<state id="560" st_id="561">

<operation id="5797" st_id="560" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1892 %add_3_2 = fadd i32 %add57_7_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="561" st_id="562">

<operation id="5798" st_id="561" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1892 %add_3_2 = fadd i32 %add57_7_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="562" st_id="563">

<operation id="5799" st_id="562" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1892 %add_3_2 = fadd i32 %add57_7_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="563" st_id="564">

<operation id="5800" st_id="563" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1892 %add_3_2 = fadd i32 %add57_7_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="564" st_id="565">

<operation id="5801" st_id="564" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1901 %add57_1_3_2 = fadd i32 %add_3_2, i32 %mul50_1_3_2

]]></Node>
<StgValue><ssdm name="add57_1_3_2"/></StgValue>
</operation>
</state>

<state id="565" st_id="566">

<operation id="5802" st_id="565" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1901 %add57_1_3_2 = fadd i32 %add_3_2, i32 %mul50_1_3_2

]]></Node>
<StgValue><ssdm name="add57_1_3_2"/></StgValue>
</operation>
</state>

<state id="566" st_id="567">

<operation id="5803" st_id="566" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1901 %add57_1_3_2 = fadd i32 %add_3_2, i32 %mul50_1_3_2

]]></Node>
<StgValue><ssdm name="add57_1_3_2"/></StgValue>
</operation>
</state>

<state id="567" st_id="568">

<operation id="5804" st_id="567" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1901 %add57_1_3_2 = fadd i32 %add_3_2, i32 %mul50_1_3_2

]]></Node>
<StgValue><ssdm name="add57_1_3_2"/></StgValue>
</operation>
</state>

<state id="568" st_id="569">

<operation id="5805" st_id="568" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1910 %add57_2_3_2 = fadd i32 %add57_1_3_2, i32 %mul50_2_3_2

]]></Node>
<StgValue><ssdm name="add57_2_3_2"/></StgValue>
</operation>
</state>

<state id="569" st_id="570">

<operation id="5806" st_id="569" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1910 %add57_2_3_2 = fadd i32 %add57_1_3_2, i32 %mul50_2_3_2

]]></Node>
<StgValue><ssdm name="add57_2_3_2"/></StgValue>
</operation>
</state>

<state id="570" st_id="571">

<operation id="5807" st_id="570" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1910 %add57_2_3_2 = fadd i32 %add57_1_3_2, i32 %mul50_2_3_2

]]></Node>
<StgValue><ssdm name="add57_2_3_2"/></StgValue>
</operation>
</state>

<state id="571" st_id="572">

<operation id="5808" st_id="571" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1910 %add57_2_3_2 = fadd i32 %add57_1_3_2, i32 %mul50_2_3_2

]]></Node>
<StgValue><ssdm name="add57_2_3_2"/></StgValue>
</operation>
</state>

<state id="572" st_id="573">

<operation id="5809" st_id="572" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1919 %add57_3_3_2 = fadd i32 %add57_2_3_2, i32 %mul50_3_3_2

]]></Node>
<StgValue><ssdm name="add57_3_3_2"/></StgValue>
</operation>
</state>

<state id="573" st_id="574">

<operation id="5810" st_id="573" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1919 %add57_3_3_2 = fadd i32 %add57_2_3_2, i32 %mul50_3_3_2

]]></Node>
<StgValue><ssdm name="add57_3_3_2"/></StgValue>
</operation>
</state>

<state id="574" st_id="575">

<operation id="5811" st_id="574" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1919 %add57_3_3_2 = fadd i32 %add57_2_3_2, i32 %mul50_3_3_2

]]></Node>
<StgValue><ssdm name="add57_3_3_2"/></StgValue>
</operation>
</state>

<state id="575" st_id="576">

<operation id="5812" st_id="575" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1919 %add57_3_3_2 = fadd i32 %add57_2_3_2, i32 %mul50_3_3_2

]]></Node>
<StgValue><ssdm name="add57_3_3_2"/></StgValue>
</operation>
</state>

<state id="576" st_id="577">

<operation id="5813" st_id="576" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1928 %add57_4_3_2 = fadd i32 %add57_3_3_2, i32 %mul50_4_3_2

]]></Node>
<StgValue><ssdm name="add57_4_3_2"/></StgValue>
</operation>
</state>

<state id="577" st_id="578">

<operation id="5814" st_id="577" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1928 %add57_4_3_2 = fadd i32 %add57_3_3_2, i32 %mul50_4_3_2

]]></Node>
<StgValue><ssdm name="add57_4_3_2"/></StgValue>
</operation>
</state>

<state id="578" st_id="579">

<operation id="5815" st_id="578" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1928 %add57_4_3_2 = fadd i32 %add57_3_3_2, i32 %mul50_4_3_2

]]></Node>
<StgValue><ssdm name="add57_4_3_2"/></StgValue>
</operation>
</state>

<state id="579" st_id="580">

<operation id="5816" st_id="579" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1928 %add57_4_3_2 = fadd i32 %add57_3_3_2, i32 %mul50_4_3_2

]]></Node>
<StgValue><ssdm name="add57_4_3_2"/></StgValue>
</operation>
</state>

<state id="580" st_id="581">

<operation id="5817" st_id="580" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1937 %add57_5_3_2 = fadd i32 %add57_4_3_2, i32 %mul50_5_3_2

]]></Node>
<StgValue><ssdm name="add57_5_3_2"/></StgValue>
</operation>
</state>

<state id="581" st_id="582">

<operation id="5818" st_id="581" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1937 %add57_5_3_2 = fadd i32 %add57_4_3_2, i32 %mul50_5_3_2

]]></Node>
<StgValue><ssdm name="add57_5_3_2"/></StgValue>
</operation>
</state>

<state id="582" st_id="583">

<operation id="5819" st_id="582" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1937 %add57_5_3_2 = fadd i32 %add57_4_3_2, i32 %mul50_5_3_2

]]></Node>
<StgValue><ssdm name="add57_5_3_2"/></StgValue>
</operation>
</state>

<state id="583" st_id="584">

<operation id="5820" st_id="583" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1937 %add57_5_3_2 = fadd i32 %add57_4_3_2, i32 %mul50_5_3_2

]]></Node>
<StgValue><ssdm name="add57_5_3_2"/></StgValue>
</operation>
</state>

<state id="584" st_id="585">

<operation id="5821" st_id="584" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1946 %add57_6_3_2 = fadd i32 %add57_5_3_2, i32 %mul50_6_3_2

]]></Node>
<StgValue><ssdm name="add57_6_3_2"/></StgValue>
</operation>
</state>

<state id="585" st_id="586">

<operation id="5822" st_id="585" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1946 %add57_6_3_2 = fadd i32 %add57_5_3_2, i32 %mul50_6_3_2

]]></Node>
<StgValue><ssdm name="add57_6_3_2"/></StgValue>
</operation>
</state>

<state id="586" st_id="587">

<operation id="5823" st_id="586" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1946 %add57_6_3_2 = fadd i32 %add57_5_3_2, i32 %mul50_6_3_2

]]></Node>
<StgValue><ssdm name="add57_6_3_2"/></StgValue>
</operation>
</state>

<state id="587" st_id="588">

<operation id="5824" st_id="587" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1946 %add57_6_3_2 = fadd i32 %add57_5_3_2, i32 %mul50_6_3_2

]]></Node>
<StgValue><ssdm name="add57_6_3_2"/></StgValue>
</operation>
</state>

<state id="588" st_id="589">

<operation id="5825" st_id="588" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1955 %add57_7_3_2 = fadd i32 %add57_6_3_2, i32 %mul50_7_3_2

]]></Node>
<StgValue><ssdm name="add57_7_3_2"/></StgValue>
</operation>
</state>

<state id="589" st_id="590">

<operation id="5826" st_id="589" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1955 %add57_7_3_2 = fadd i32 %add57_6_3_2, i32 %mul50_7_3_2

]]></Node>
<StgValue><ssdm name="add57_7_3_2"/></StgValue>
</operation>
</state>

<state id="590" st_id="591">

<operation id="5827" st_id="590" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1955 %add57_7_3_2 = fadd i32 %add57_6_3_2, i32 %mul50_7_3_2

]]></Node>
<StgValue><ssdm name="add57_7_3_2"/></StgValue>
</operation>
</state>

<state id="591" st_id="592">

<operation id="5828" st_id="591" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1955 %add57_7_3_2 = fadd i32 %add57_6_3_2, i32 %mul50_7_3_2

]]></Node>
<StgValue><ssdm name="add57_7_3_2"/></StgValue>
</operation>
</state>

<state id="592" st_id="593">

<operation id="5829" st_id="592" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1964 %add_3_3 = fadd i32 %add57_7_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="593" st_id="594">

<operation id="5830" st_id="593" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1964 %add_3_3 = fadd i32 %add57_7_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="594" st_id="595">

<operation id="5831" st_id="594" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1964 %add_3_3 = fadd i32 %add57_7_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="595" st_id="596">

<operation id="5832" st_id="595" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1964 %add_3_3 = fadd i32 %add57_7_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="596" st_id="597">

<operation id="5833" st_id="596" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1973 %add57_1_3_3 = fadd i32 %add_3_3, i32 %mul50_1_3_3

]]></Node>
<StgValue><ssdm name="add57_1_3_3"/></StgValue>
</operation>
</state>

<state id="597" st_id="598">

<operation id="5834" st_id="597" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1973 %add57_1_3_3 = fadd i32 %add_3_3, i32 %mul50_1_3_3

]]></Node>
<StgValue><ssdm name="add57_1_3_3"/></StgValue>
</operation>
</state>

<state id="598" st_id="599">

<operation id="5835" st_id="598" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1973 %add57_1_3_3 = fadd i32 %add_3_3, i32 %mul50_1_3_3

]]></Node>
<StgValue><ssdm name="add57_1_3_3"/></StgValue>
</operation>
</state>

<state id="599" st_id="600">

<operation id="5836" st_id="599" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1973 %add57_1_3_3 = fadd i32 %add_3_3, i32 %mul50_1_3_3

]]></Node>
<StgValue><ssdm name="add57_1_3_3"/></StgValue>
</operation>
</state>

<state id="600" st_id="601">

<operation id="5837" st_id="600" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1982 %add57_2_3_3 = fadd i32 %add57_1_3_3, i32 %mul50_2_3_3

]]></Node>
<StgValue><ssdm name="add57_2_3_3"/></StgValue>
</operation>
</state>

<state id="601" st_id="602">

<operation id="5838" st_id="601" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1982 %add57_2_3_3 = fadd i32 %add57_1_3_3, i32 %mul50_2_3_3

]]></Node>
<StgValue><ssdm name="add57_2_3_3"/></StgValue>
</operation>
</state>

<state id="602" st_id="603">

<operation id="5839" st_id="602" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1982 %add57_2_3_3 = fadd i32 %add57_1_3_3, i32 %mul50_2_3_3

]]></Node>
<StgValue><ssdm name="add57_2_3_3"/></StgValue>
</operation>
</state>

<state id="603" st_id="604">

<operation id="5840" st_id="603" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1982 %add57_2_3_3 = fadd i32 %add57_1_3_3, i32 %mul50_2_3_3

]]></Node>
<StgValue><ssdm name="add57_2_3_3"/></StgValue>
</operation>
</state>

<state id="604" st_id="605">

<operation id="5841" st_id="604" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1991 %add57_3_3_3 = fadd i32 %add57_2_3_3, i32 %mul50_3_3_3

]]></Node>
<StgValue><ssdm name="add57_3_3_3"/></StgValue>
</operation>
</state>

<state id="605" st_id="606">

<operation id="5842" st_id="605" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1991 %add57_3_3_3 = fadd i32 %add57_2_3_3, i32 %mul50_3_3_3

]]></Node>
<StgValue><ssdm name="add57_3_3_3"/></StgValue>
</operation>
</state>

<state id="606" st_id="607">

<operation id="5843" st_id="606" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1991 %add57_3_3_3 = fadd i32 %add57_2_3_3, i32 %mul50_3_3_3

]]></Node>
<StgValue><ssdm name="add57_3_3_3"/></StgValue>
</operation>
</state>

<state id="607" st_id="608">

<operation id="5844" st_id="607" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:1991 %add57_3_3_3 = fadd i32 %add57_2_3_3, i32 %mul50_3_3_3

]]></Node>
<StgValue><ssdm name="add57_3_3_3"/></StgValue>
</operation>
</state>

<state id="608" st_id="609">

<operation id="5845" st_id="608" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2000 %add57_4_3_3 = fadd i32 %add57_3_3_3, i32 %mul50_4_3_3

]]></Node>
<StgValue><ssdm name="add57_4_3_3"/></StgValue>
</operation>
</state>

<state id="609" st_id="610">

<operation id="5846" st_id="609" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2000 %add57_4_3_3 = fadd i32 %add57_3_3_3, i32 %mul50_4_3_3

]]></Node>
<StgValue><ssdm name="add57_4_3_3"/></StgValue>
</operation>
</state>

<state id="610" st_id="611">

<operation id="5847" st_id="610" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2000 %add57_4_3_3 = fadd i32 %add57_3_3_3, i32 %mul50_4_3_3

]]></Node>
<StgValue><ssdm name="add57_4_3_3"/></StgValue>
</operation>
</state>

<state id="611" st_id="612">

<operation id="5848" st_id="611" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2000 %add57_4_3_3 = fadd i32 %add57_3_3_3, i32 %mul50_4_3_3

]]></Node>
<StgValue><ssdm name="add57_4_3_3"/></StgValue>
</operation>
</state>

<state id="612" st_id="613">

<operation id="5849" st_id="612" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2009 %add57_5_3_3 = fadd i32 %add57_4_3_3, i32 %mul50_5_3_3

]]></Node>
<StgValue><ssdm name="add57_5_3_3"/></StgValue>
</operation>
</state>

<state id="613" st_id="614">

<operation id="5850" st_id="613" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2009 %add57_5_3_3 = fadd i32 %add57_4_3_3, i32 %mul50_5_3_3

]]></Node>
<StgValue><ssdm name="add57_5_3_3"/></StgValue>
</operation>
</state>

<state id="614" st_id="615">

<operation id="5851" st_id="614" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2009 %add57_5_3_3 = fadd i32 %add57_4_3_3, i32 %mul50_5_3_3

]]></Node>
<StgValue><ssdm name="add57_5_3_3"/></StgValue>
</operation>
</state>

<state id="615" st_id="616">

<operation id="5852" st_id="615" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2009 %add57_5_3_3 = fadd i32 %add57_4_3_3, i32 %mul50_5_3_3

]]></Node>
<StgValue><ssdm name="add57_5_3_3"/></StgValue>
</operation>
</state>

<state id="616" st_id="617">
</state>

<state id="617" st_id="618">

<operation id="5853" st_id="617" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2018 %add57_6_3_3 = fadd i32 %add57_5_3_3, i32 %mul50_6_3_3

]]></Node>
<StgValue><ssdm name="add57_6_3_3"/></StgValue>
</operation>

<operation id="6059" st_id="617" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="0">
<![CDATA[
for.inc73.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="618" st_id="619">

<operation id="5854" st_id="618" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2018 %add57_6_3_3 = fadd i32 %add57_5_3_3, i32 %mul50_6_3_3

]]></Node>
<StgValue><ssdm name="add57_6_3_3"/></StgValue>
</operation>
</state>

<state id="619" st_id="620">

<operation id="5855" st_id="619" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2018 %add57_6_3_3 = fadd i32 %add57_5_3_3, i32 %mul50_6_3_3

]]></Node>
<StgValue><ssdm name="add57_6_3_3"/></StgValue>
</operation>
</state>

<state id="620" st_id="621">

<operation id="5856" st_id="620" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2018 %add57_6_3_3 = fadd i32 %add57_5_3_3, i32 %mul50_6_3_3

]]></Node>
<StgValue><ssdm name="add57_6_3_3"/></StgValue>
</operation>
</state>

<state id="621" st_id="622">

<operation id="5857" st_id="621" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2027 %add57_7_3_3 = fadd i32 %add57_6_3_3, i32 %mul50_7_3_3

]]></Node>
<StgValue><ssdm name="add57_7_3_3"/></StgValue>
</operation>
</state>

<state id="622" st_id="623">

<operation id="5858" st_id="622" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2027 %add57_7_3_3 = fadd i32 %add57_6_3_3, i32 %mul50_7_3_3

]]></Node>
<StgValue><ssdm name="add57_7_3_3"/></StgValue>
</operation>
</state>

<state id="623" st_id="624">

<operation id="5859" st_id="623" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2027 %add57_7_3_3 = fadd i32 %add57_6_3_3, i32 %mul50_7_3_3

]]></Node>
<StgValue><ssdm name="add57_7_3_3"/></StgValue>
</operation>
</state>

<state id="624" st_id="625">

<operation id="5860" st_id="624" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2027 %add57_7_3_3 = fadd i32 %add57_6_3_3, i32 %mul50_7_3_3

]]></Node>
<StgValue><ssdm name="add57_7_3_3"/></StgValue>
</operation>
</state>

<state id="625" st_id="626">

<operation id="5861" st_id="625" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2036 %add_3_4 = fadd i32 %add57_7_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="add_3_4"/></StgValue>
</operation>
</state>

<state id="626" st_id="627">

<operation id="5862" st_id="626" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2036 %add_3_4 = fadd i32 %add57_7_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="add_3_4"/></StgValue>
</operation>
</state>

<state id="627" st_id="628">

<operation id="5863" st_id="627" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2036 %add_3_4 = fadd i32 %add57_7_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="add_3_4"/></StgValue>
</operation>
</state>

<state id="628" st_id="629">

<operation id="5864" st_id="628" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2036 %add_3_4 = fadd i32 %add57_7_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="add_3_4"/></StgValue>
</operation>
</state>

<state id="629" st_id="630">

<operation id="5865" st_id="629" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2045 %add57_1_3_4 = fadd i32 %add_3_4, i32 %mul50_1_3_4

]]></Node>
<StgValue><ssdm name="add57_1_3_4"/></StgValue>
</operation>
</state>

<state id="630" st_id="631">

<operation id="5866" st_id="630" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2045 %add57_1_3_4 = fadd i32 %add_3_4, i32 %mul50_1_3_4

]]></Node>
<StgValue><ssdm name="add57_1_3_4"/></StgValue>
</operation>
</state>

<state id="631" st_id="632">

<operation id="5867" st_id="631" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2045 %add57_1_3_4 = fadd i32 %add_3_4, i32 %mul50_1_3_4

]]></Node>
<StgValue><ssdm name="add57_1_3_4"/></StgValue>
</operation>
</state>

<state id="632" st_id="633">

<operation id="5868" st_id="632" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2045 %add57_1_3_4 = fadd i32 %add_3_4, i32 %mul50_1_3_4

]]></Node>
<StgValue><ssdm name="add57_1_3_4"/></StgValue>
</operation>
</state>

<state id="633" st_id="634">

<operation id="5869" st_id="633" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2054 %add57_2_3_4 = fadd i32 %add57_1_3_4, i32 %mul50_2_3_4

]]></Node>
<StgValue><ssdm name="add57_2_3_4"/></StgValue>
</operation>
</state>

<state id="634" st_id="635">

<operation id="5870" st_id="634" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2054 %add57_2_3_4 = fadd i32 %add57_1_3_4, i32 %mul50_2_3_4

]]></Node>
<StgValue><ssdm name="add57_2_3_4"/></StgValue>
</operation>
</state>

<state id="635" st_id="636">

<operation id="5871" st_id="635" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2054 %add57_2_3_4 = fadd i32 %add57_1_3_4, i32 %mul50_2_3_4

]]></Node>
<StgValue><ssdm name="add57_2_3_4"/></StgValue>
</operation>
</state>

<state id="636" st_id="637">

<operation id="5872" st_id="636" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2054 %add57_2_3_4 = fadd i32 %add57_1_3_4, i32 %mul50_2_3_4

]]></Node>
<StgValue><ssdm name="add57_2_3_4"/></StgValue>
</operation>
</state>

<state id="637" st_id="638">

<operation id="5873" st_id="637" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2063 %add57_3_3_4 = fadd i32 %add57_2_3_4, i32 %mul50_3_3_4

]]></Node>
<StgValue><ssdm name="add57_3_3_4"/></StgValue>
</operation>
</state>

<state id="638" st_id="639">

<operation id="5874" st_id="638" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2063 %add57_3_3_4 = fadd i32 %add57_2_3_4, i32 %mul50_3_3_4

]]></Node>
<StgValue><ssdm name="add57_3_3_4"/></StgValue>
</operation>
</state>

<state id="639" st_id="640">

<operation id="5875" st_id="639" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2063 %add57_3_3_4 = fadd i32 %add57_2_3_4, i32 %mul50_3_3_4

]]></Node>
<StgValue><ssdm name="add57_3_3_4"/></StgValue>
</operation>
</state>

<state id="640" st_id="641">

<operation id="5876" st_id="640" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2063 %add57_3_3_4 = fadd i32 %add57_2_3_4, i32 %mul50_3_3_4

]]></Node>
<StgValue><ssdm name="add57_3_3_4"/></StgValue>
</operation>
</state>

<state id="641" st_id="642">

<operation id="5877" st_id="641" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2072 %add57_4_3_4 = fadd i32 %add57_3_3_4, i32 %mul50_4_3_4

]]></Node>
<StgValue><ssdm name="add57_4_3_4"/></StgValue>
</operation>
</state>

<state id="642" st_id="643">

<operation id="5878" st_id="642" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2072 %add57_4_3_4 = fadd i32 %add57_3_3_4, i32 %mul50_4_3_4

]]></Node>
<StgValue><ssdm name="add57_4_3_4"/></StgValue>
</operation>
</state>

<state id="643" st_id="644">

<operation id="5879" st_id="643" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2072 %add57_4_3_4 = fadd i32 %add57_3_3_4, i32 %mul50_4_3_4

]]></Node>
<StgValue><ssdm name="add57_4_3_4"/></StgValue>
</operation>
</state>

<state id="644" st_id="645">

<operation id="5880" st_id="644" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2072 %add57_4_3_4 = fadd i32 %add57_3_3_4, i32 %mul50_4_3_4

]]></Node>
<StgValue><ssdm name="add57_4_3_4"/></StgValue>
</operation>
</state>

<state id="645" st_id="646">

<operation id="5881" st_id="645" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2081 %add57_5_3_4 = fadd i32 %add57_4_3_4, i32 %mul50_5_3_4

]]></Node>
<StgValue><ssdm name="add57_5_3_4"/></StgValue>
</operation>
</state>

<state id="646" st_id="647">

<operation id="5882" st_id="646" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2081 %add57_5_3_4 = fadd i32 %add57_4_3_4, i32 %mul50_5_3_4

]]></Node>
<StgValue><ssdm name="add57_5_3_4"/></StgValue>
</operation>
</state>

<state id="647" st_id="648">

<operation id="5883" st_id="647" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2081 %add57_5_3_4 = fadd i32 %add57_4_3_4, i32 %mul50_5_3_4

]]></Node>
<StgValue><ssdm name="add57_5_3_4"/></StgValue>
</operation>
</state>

<state id="648" st_id="649">

<operation id="5884" st_id="648" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2081 %add57_5_3_4 = fadd i32 %add57_4_3_4, i32 %mul50_5_3_4

]]></Node>
<StgValue><ssdm name="add57_5_3_4"/></StgValue>
</operation>
</state>

<state id="649" st_id="650">

<operation id="5885" st_id="649" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2090 %add57_6_3_4 = fadd i32 %add57_5_3_4, i32 %mul50_6_3_4

]]></Node>
<StgValue><ssdm name="add57_6_3_4"/></StgValue>
</operation>
</state>

<state id="650" st_id="651">

<operation id="5886" st_id="650" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2090 %add57_6_3_4 = fadd i32 %add57_5_3_4, i32 %mul50_6_3_4

]]></Node>
<StgValue><ssdm name="add57_6_3_4"/></StgValue>
</operation>
</state>

<state id="651" st_id="652">

<operation id="5887" st_id="651" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2090 %add57_6_3_4 = fadd i32 %add57_5_3_4, i32 %mul50_6_3_4

]]></Node>
<StgValue><ssdm name="add57_6_3_4"/></StgValue>
</operation>
</state>

<state id="652" st_id="653">

<operation id="5888" st_id="652" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2090 %add57_6_3_4 = fadd i32 %add57_5_3_4, i32 %mul50_6_3_4

]]></Node>
<StgValue><ssdm name="add57_6_3_4"/></StgValue>
</operation>
</state>

<state id="653" st_id="654">

<operation id="5889" st_id="653" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2099 %add57_7_3_4 = fadd i32 %add57_6_3_4, i32 %mul50_7_3_4

]]></Node>
<StgValue><ssdm name="add57_7_3_4"/></StgValue>
</operation>
</state>

<state id="654" st_id="655">

<operation id="5890" st_id="654" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2099 %add57_7_3_4 = fadd i32 %add57_6_3_4, i32 %mul50_7_3_4

]]></Node>
<StgValue><ssdm name="add57_7_3_4"/></StgValue>
</operation>
</state>

<state id="655" st_id="656">

<operation id="5891" st_id="655" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2099 %add57_7_3_4 = fadd i32 %add57_6_3_4, i32 %mul50_7_3_4

]]></Node>
<StgValue><ssdm name="add57_7_3_4"/></StgValue>
</operation>
</state>

<state id="656" st_id="657">

<operation id="5892" st_id="656" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2099 %add57_7_3_4 = fadd i32 %add57_6_3_4, i32 %mul50_7_3_4

]]></Node>
<StgValue><ssdm name="add57_7_3_4"/></StgValue>
</operation>
</state>

<state id="657" st_id="658">

<operation id="5893" st_id="657" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2275 %add_4 = fadd i32 %add57_7_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="658" st_id="659">

<operation id="5894" st_id="658" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2275 %add_4 = fadd i32 %add57_7_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="659" st_id="660">

<operation id="5895" st_id="659" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2275 %add_4 = fadd i32 %add57_7_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="660" st_id="661">

<operation id="5896" st_id="660" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2275 %add_4 = fadd i32 %add57_7_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="661" st_id="662">

<operation id="5897" st_id="661" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2282 %add57_1_4 = fadd i32 %add_4, i32 %mul50_1_4

]]></Node>
<StgValue><ssdm name="add57_1_4"/></StgValue>
</operation>
</state>

<state id="662" st_id="663">

<operation id="5898" st_id="662" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2282 %add57_1_4 = fadd i32 %add_4, i32 %mul50_1_4

]]></Node>
<StgValue><ssdm name="add57_1_4"/></StgValue>
</operation>
</state>

<state id="663" st_id="664">

<operation id="5899" st_id="663" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2282 %add57_1_4 = fadd i32 %add_4, i32 %mul50_1_4

]]></Node>
<StgValue><ssdm name="add57_1_4"/></StgValue>
</operation>
</state>

<state id="664" st_id="665">

<operation id="5900" st_id="664" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2282 %add57_1_4 = fadd i32 %add_4, i32 %mul50_1_4

]]></Node>
<StgValue><ssdm name="add57_1_4"/></StgValue>
</operation>
</state>

<state id="665" st_id="666">

<operation id="5901" st_id="665" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2289 %add57_2_4 = fadd i32 %add57_1_4, i32 %mul50_2_4

]]></Node>
<StgValue><ssdm name="add57_2_4"/></StgValue>
</operation>
</state>

<state id="666" st_id="667">

<operation id="5902" st_id="666" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2289 %add57_2_4 = fadd i32 %add57_1_4, i32 %mul50_2_4

]]></Node>
<StgValue><ssdm name="add57_2_4"/></StgValue>
</operation>
</state>

<state id="667" st_id="668">

<operation id="5903" st_id="667" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2289 %add57_2_4 = fadd i32 %add57_1_4, i32 %mul50_2_4

]]></Node>
<StgValue><ssdm name="add57_2_4"/></StgValue>
</operation>
</state>

<state id="668" st_id="669">

<operation id="5904" st_id="668" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2289 %add57_2_4 = fadd i32 %add57_1_4, i32 %mul50_2_4

]]></Node>
<StgValue><ssdm name="add57_2_4"/></StgValue>
</operation>
</state>

<state id="669" st_id="670">

<operation id="5905" st_id="669" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2296 %add57_3_4 = fadd i32 %add57_2_4, i32 %mul50_3_4

]]></Node>
<StgValue><ssdm name="add57_3_4"/></StgValue>
</operation>
</state>

<state id="670" st_id="671">

<operation id="5906" st_id="670" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2296 %add57_3_4 = fadd i32 %add57_2_4, i32 %mul50_3_4

]]></Node>
<StgValue><ssdm name="add57_3_4"/></StgValue>
</operation>
</state>

<state id="671" st_id="672">

<operation id="5907" st_id="671" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2296 %add57_3_4 = fadd i32 %add57_2_4, i32 %mul50_3_4

]]></Node>
<StgValue><ssdm name="add57_3_4"/></StgValue>
</operation>
</state>

<state id="672" st_id="673">

<operation id="5908" st_id="672" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2296 %add57_3_4 = fadd i32 %add57_2_4, i32 %mul50_3_4

]]></Node>
<StgValue><ssdm name="add57_3_4"/></StgValue>
</operation>
</state>

<state id="673" st_id="674">

<operation id="5909" st_id="673" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2303 %add57_4_4 = fadd i32 %add57_3_4, i32 %mul50_4_4

]]></Node>
<StgValue><ssdm name="add57_4_4"/></StgValue>
</operation>
</state>

<state id="674" st_id="675">

<operation id="5910" st_id="674" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2303 %add57_4_4 = fadd i32 %add57_3_4, i32 %mul50_4_4

]]></Node>
<StgValue><ssdm name="add57_4_4"/></StgValue>
</operation>
</state>

<state id="675" st_id="676">

<operation id="5911" st_id="675" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2303 %add57_4_4 = fadd i32 %add57_3_4, i32 %mul50_4_4

]]></Node>
<StgValue><ssdm name="add57_4_4"/></StgValue>
</operation>
</state>

<state id="676" st_id="677">

<operation id="5912" st_id="676" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2303 %add57_4_4 = fadd i32 %add57_3_4, i32 %mul50_4_4

]]></Node>
<StgValue><ssdm name="add57_4_4"/></StgValue>
</operation>
</state>

<state id="677" st_id="678">

<operation id="5913" st_id="677" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2310 %add57_5_4 = fadd i32 %add57_4_4, i32 %mul50_5_4

]]></Node>
<StgValue><ssdm name="add57_5_4"/></StgValue>
</operation>
</state>

<state id="678" st_id="679">

<operation id="5914" st_id="678" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2310 %add57_5_4 = fadd i32 %add57_4_4, i32 %mul50_5_4

]]></Node>
<StgValue><ssdm name="add57_5_4"/></StgValue>
</operation>
</state>

<state id="679" st_id="680">

<operation id="5915" st_id="679" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2310 %add57_5_4 = fadd i32 %add57_4_4, i32 %mul50_5_4

]]></Node>
<StgValue><ssdm name="add57_5_4"/></StgValue>
</operation>
</state>

<state id="680" st_id="681">

<operation id="5916" st_id="680" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2310 %add57_5_4 = fadd i32 %add57_4_4, i32 %mul50_5_4

]]></Node>
<StgValue><ssdm name="add57_5_4"/></StgValue>
</operation>
</state>

<state id="681" st_id="682">

<operation id="5917" st_id="681" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2317 %add57_6_4 = fadd i32 %add57_5_4, i32 %mul50_6_4

]]></Node>
<StgValue><ssdm name="add57_6_4"/></StgValue>
</operation>
</state>

<state id="682" st_id="683">

<operation id="5918" st_id="682" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2317 %add57_6_4 = fadd i32 %add57_5_4, i32 %mul50_6_4

]]></Node>
<StgValue><ssdm name="add57_6_4"/></StgValue>
</operation>
</state>

<state id="683" st_id="684">

<operation id="5919" st_id="683" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2317 %add57_6_4 = fadd i32 %add57_5_4, i32 %mul50_6_4

]]></Node>
<StgValue><ssdm name="add57_6_4"/></StgValue>
</operation>
</state>

<state id="684" st_id="685">

<operation id="5920" st_id="684" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2317 %add57_6_4 = fadd i32 %add57_5_4, i32 %mul50_6_4

]]></Node>
<StgValue><ssdm name="add57_6_4"/></StgValue>
</operation>
</state>

<state id="685" st_id="686">

<operation id="5921" st_id="685" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2324 %add57_7_4 = fadd i32 %add57_6_4, i32 %mul50_7_4

]]></Node>
<StgValue><ssdm name="add57_7_4"/></StgValue>
</operation>
</state>

<state id="686" st_id="687">

<operation id="5922" st_id="686" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2324 %add57_7_4 = fadd i32 %add57_6_4, i32 %mul50_7_4

]]></Node>
<StgValue><ssdm name="add57_7_4"/></StgValue>
</operation>
</state>

<state id="687" st_id="688">

<operation id="5923" st_id="687" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2324 %add57_7_4 = fadd i32 %add57_6_4, i32 %mul50_7_4

]]></Node>
<StgValue><ssdm name="add57_7_4"/></StgValue>
</operation>
</state>

<state id="688" st_id="689">

<operation id="5924" st_id="688" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2324 %add57_7_4 = fadd i32 %add57_6_4, i32 %mul50_7_4

]]></Node>
<StgValue><ssdm name="add57_7_4"/></StgValue>
</operation>
</state>

<state id="689" st_id="690">

<operation id="5925" st_id="689" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2333 %add_4_1 = fadd i32 %add57_7_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="add_4_1"/></StgValue>
</operation>
</state>

<state id="690" st_id="691">

<operation id="5926" st_id="690" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2333 %add_4_1 = fadd i32 %add57_7_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="add_4_1"/></StgValue>
</operation>
</state>

<state id="691" st_id="692">

<operation id="5927" st_id="691" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2333 %add_4_1 = fadd i32 %add57_7_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="add_4_1"/></StgValue>
</operation>
</state>

<state id="692" st_id="693">

<operation id="5928" st_id="692" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2333 %add_4_1 = fadd i32 %add57_7_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="add_4_1"/></StgValue>
</operation>
</state>

<state id="693" st_id="694">

<operation id="5929" st_id="693" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2342 %add57_1_4_1 = fadd i32 %add_4_1, i32 %mul50_1_4_1

]]></Node>
<StgValue><ssdm name="add57_1_4_1"/></StgValue>
</operation>
</state>

<state id="694" st_id="695">

<operation id="5930" st_id="694" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2342 %add57_1_4_1 = fadd i32 %add_4_1, i32 %mul50_1_4_1

]]></Node>
<StgValue><ssdm name="add57_1_4_1"/></StgValue>
</operation>
</state>

<state id="695" st_id="696">

<operation id="5931" st_id="695" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2342 %add57_1_4_1 = fadd i32 %add_4_1, i32 %mul50_1_4_1

]]></Node>
<StgValue><ssdm name="add57_1_4_1"/></StgValue>
</operation>
</state>

<state id="696" st_id="697">

<operation id="5932" st_id="696" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2342 %add57_1_4_1 = fadd i32 %add_4_1, i32 %mul50_1_4_1

]]></Node>
<StgValue><ssdm name="add57_1_4_1"/></StgValue>
</operation>
</state>

<state id="697" st_id="698">

<operation id="5933" st_id="697" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2351 %add57_2_4_1 = fadd i32 %add57_1_4_1, i32 %mul50_2_4_1

]]></Node>
<StgValue><ssdm name="add57_2_4_1"/></StgValue>
</operation>
</state>

<state id="698" st_id="699">

<operation id="5934" st_id="698" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2351 %add57_2_4_1 = fadd i32 %add57_1_4_1, i32 %mul50_2_4_1

]]></Node>
<StgValue><ssdm name="add57_2_4_1"/></StgValue>
</operation>
</state>

<state id="699" st_id="700">

<operation id="5935" st_id="699" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2351 %add57_2_4_1 = fadd i32 %add57_1_4_1, i32 %mul50_2_4_1

]]></Node>
<StgValue><ssdm name="add57_2_4_1"/></StgValue>
</operation>
</state>

<state id="700" st_id="701">

<operation id="5936" st_id="700" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2351 %add57_2_4_1 = fadd i32 %add57_1_4_1, i32 %mul50_2_4_1

]]></Node>
<StgValue><ssdm name="add57_2_4_1"/></StgValue>
</operation>
</state>

<state id="701" st_id="702">

<operation id="5937" st_id="701" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2360 %add57_3_4_1 = fadd i32 %add57_2_4_1, i32 %mul50_3_4_1

]]></Node>
<StgValue><ssdm name="add57_3_4_1"/></StgValue>
</operation>
</state>

<state id="702" st_id="703">

<operation id="5938" st_id="702" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2360 %add57_3_4_1 = fadd i32 %add57_2_4_1, i32 %mul50_3_4_1

]]></Node>
<StgValue><ssdm name="add57_3_4_1"/></StgValue>
</operation>
</state>

<state id="703" st_id="704">

<operation id="5939" st_id="703" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2360 %add57_3_4_1 = fadd i32 %add57_2_4_1, i32 %mul50_3_4_1

]]></Node>
<StgValue><ssdm name="add57_3_4_1"/></StgValue>
</operation>
</state>

<state id="704" st_id="705">

<operation id="5940" st_id="704" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2360 %add57_3_4_1 = fadd i32 %add57_2_4_1, i32 %mul50_3_4_1

]]></Node>
<StgValue><ssdm name="add57_3_4_1"/></StgValue>
</operation>
</state>

<state id="705" st_id="706">

<operation id="5941" st_id="705" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2369 %add57_4_4_1 = fadd i32 %add57_3_4_1, i32 %mul50_4_4_1

]]></Node>
<StgValue><ssdm name="add57_4_4_1"/></StgValue>
</operation>
</state>

<state id="706" st_id="707">

<operation id="5942" st_id="706" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2369 %add57_4_4_1 = fadd i32 %add57_3_4_1, i32 %mul50_4_4_1

]]></Node>
<StgValue><ssdm name="add57_4_4_1"/></StgValue>
</operation>
</state>

<state id="707" st_id="708">

<operation id="5943" st_id="707" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2369 %add57_4_4_1 = fadd i32 %add57_3_4_1, i32 %mul50_4_4_1

]]></Node>
<StgValue><ssdm name="add57_4_4_1"/></StgValue>
</operation>
</state>

<state id="708" st_id="709">

<operation id="5944" st_id="708" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2369 %add57_4_4_1 = fadd i32 %add57_3_4_1, i32 %mul50_4_4_1

]]></Node>
<StgValue><ssdm name="add57_4_4_1"/></StgValue>
</operation>
</state>

<state id="709" st_id="710">

<operation id="5945" st_id="709" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2378 %add57_5_4_1 = fadd i32 %add57_4_4_1, i32 %mul50_5_4_1

]]></Node>
<StgValue><ssdm name="add57_5_4_1"/></StgValue>
</operation>
</state>

<state id="710" st_id="711">

<operation id="5946" st_id="710" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2378 %add57_5_4_1 = fadd i32 %add57_4_4_1, i32 %mul50_5_4_1

]]></Node>
<StgValue><ssdm name="add57_5_4_1"/></StgValue>
</operation>
</state>

<state id="711" st_id="712">

<operation id="5947" st_id="711" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2378 %add57_5_4_1 = fadd i32 %add57_4_4_1, i32 %mul50_5_4_1

]]></Node>
<StgValue><ssdm name="add57_5_4_1"/></StgValue>
</operation>
</state>

<state id="712" st_id="713">

<operation id="5948" st_id="712" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2378 %add57_5_4_1 = fadd i32 %add57_4_4_1, i32 %mul50_5_4_1

]]></Node>
<StgValue><ssdm name="add57_5_4_1"/></StgValue>
</operation>
</state>

<state id="713" st_id="714">

<operation id="5949" st_id="713" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2387 %add57_6_4_1 = fadd i32 %add57_5_4_1, i32 %mul50_6_4_1

]]></Node>
<StgValue><ssdm name="add57_6_4_1"/></StgValue>
</operation>
</state>

<state id="714" st_id="715">

<operation id="5950" st_id="714" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2387 %add57_6_4_1 = fadd i32 %add57_5_4_1, i32 %mul50_6_4_1

]]></Node>
<StgValue><ssdm name="add57_6_4_1"/></StgValue>
</operation>
</state>

<state id="715" st_id="716">

<operation id="5951" st_id="715" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2387 %add57_6_4_1 = fadd i32 %add57_5_4_1, i32 %mul50_6_4_1

]]></Node>
<StgValue><ssdm name="add57_6_4_1"/></StgValue>
</operation>
</state>

<state id="716" st_id="717">

<operation id="5952" st_id="716" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2387 %add57_6_4_1 = fadd i32 %add57_5_4_1, i32 %mul50_6_4_1

]]></Node>
<StgValue><ssdm name="add57_6_4_1"/></StgValue>
</operation>
</state>

<state id="717" st_id="718">

<operation id="5953" st_id="717" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2396 %add57_7_4_1 = fadd i32 %add57_6_4_1, i32 %mul50_7_4_1

]]></Node>
<StgValue><ssdm name="add57_7_4_1"/></StgValue>
</operation>
</state>

<state id="718" st_id="719">

<operation id="5954" st_id="718" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2396 %add57_7_4_1 = fadd i32 %add57_6_4_1, i32 %mul50_7_4_1

]]></Node>
<StgValue><ssdm name="add57_7_4_1"/></StgValue>
</operation>
</state>

<state id="719" st_id="720">

<operation id="5955" st_id="719" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2396 %add57_7_4_1 = fadd i32 %add57_6_4_1, i32 %mul50_7_4_1

]]></Node>
<StgValue><ssdm name="add57_7_4_1"/></StgValue>
</operation>
</state>

<state id="720" st_id="721">

<operation id="5956" st_id="720" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2396 %add57_7_4_1 = fadd i32 %add57_6_4_1, i32 %mul50_7_4_1

]]></Node>
<StgValue><ssdm name="add57_7_4_1"/></StgValue>
</operation>
</state>

<state id="721" st_id="722">

<operation id="5957" st_id="721" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2405 %add_4_2 = fadd i32 %add57_7_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="add_4_2"/></StgValue>
</operation>
</state>

<state id="722" st_id="723">

<operation id="5958" st_id="722" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2405 %add_4_2 = fadd i32 %add57_7_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="add_4_2"/></StgValue>
</operation>
</state>

<state id="723" st_id="724">

<operation id="5959" st_id="723" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2405 %add_4_2 = fadd i32 %add57_7_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="add_4_2"/></StgValue>
</operation>
</state>

<state id="724" st_id="725">

<operation id="5960" st_id="724" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2405 %add_4_2 = fadd i32 %add57_7_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="add_4_2"/></StgValue>
</operation>
</state>

<state id="725" st_id="726">

<operation id="5961" st_id="725" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2414 %add57_1_4_2 = fadd i32 %add_4_2, i32 %mul50_1_4_2

]]></Node>
<StgValue><ssdm name="add57_1_4_2"/></StgValue>
</operation>
</state>

<state id="726" st_id="727">

<operation id="5962" st_id="726" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2414 %add57_1_4_2 = fadd i32 %add_4_2, i32 %mul50_1_4_2

]]></Node>
<StgValue><ssdm name="add57_1_4_2"/></StgValue>
</operation>
</state>

<state id="727" st_id="728">

<operation id="5963" st_id="727" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2414 %add57_1_4_2 = fadd i32 %add_4_2, i32 %mul50_1_4_2

]]></Node>
<StgValue><ssdm name="add57_1_4_2"/></StgValue>
</operation>
</state>

<state id="728" st_id="729">

<operation id="5964" st_id="728" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2414 %add57_1_4_2 = fadd i32 %add_4_2, i32 %mul50_1_4_2

]]></Node>
<StgValue><ssdm name="add57_1_4_2"/></StgValue>
</operation>
</state>

<state id="729" st_id="730">

<operation id="5965" st_id="729" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2423 %add57_2_4_2 = fadd i32 %add57_1_4_2, i32 %mul50_2_4_2

]]></Node>
<StgValue><ssdm name="add57_2_4_2"/></StgValue>
</operation>
</state>

<state id="730" st_id="731">

<operation id="5966" st_id="730" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2423 %add57_2_4_2 = fadd i32 %add57_1_4_2, i32 %mul50_2_4_2

]]></Node>
<StgValue><ssdm name="add57_2_4_2"/></StgValue>
</operation>
</state>

<state id="731" st_id="732">

<operation id="5967" st_id="731" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2423 %add57_2_4_2 = fadd i32 %add57_1_4_2, i32 %mul50_2_4_2

]]></Node>
<StgValue><ssdm name="add57_2_4_2"/></StgValue>
</operation>
</state>

<state id="732" st_id="733">

<operation id="5968" st_id="732" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2423 %add57_2_4_2 = fadd i32 %add57_1_4_2, i32 %mul50_2_4_2

]]></Node>
<StgValue><ssdm name="add57_2_4_2"/></StgValue>
</operation>
</state>

<state id="733" st_id="734">

<operation id="5969" st_id="733" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2432 %add57_3_4_2 = fadd i32 %add57_2_4_2, i32 %mul50_3_4_2

]]></Node>
<StgValue><ssdm name="add57_3_4_2"/></StgValue>
</operation>
</state>

<state id="734" st_id="735">

<operation id="5970" st_id="734" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2432 %add57_3_4_2 = fadd i32 %add57_2_4_2, i32 %mul50_3_4_2

]]></Node>
<StgValue><ssdm name="add57_3_4_2"/></StgValue>
</operation>
</state>

<state id="735" st_id="736">

<operation id="5971" st_id="735" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2432 %add57_3_4_2 = fadd i32 %add57_2_4_2, i32 %mul50_3_4_2

]]></Node>
<StgValue><ssdm name="add57_3_4_2"/></StgValue>
</operation>
</state>

<state id="736" st_id="737">

<operation id="5972" st_id="736" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2432 %add57_3_4_2 = fadd i32 %add57_2_4_2, i32 %mul50_3_4_2

]]></Node>
<StgValue><ssdm name="add57_3_4_2"/></StgValue>
</operation>
</state>

<state id="737" st_id="738">

<operation id="5973" st_id="737" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2441 %add57_4_4_2 = fadd i32 %add57_3_4_2, i32 %mul50_4_4_2

]]></Node>
<StgValue><ssdm name="add57_4_4_2"/></StgValue>
</operation>
</state>

<state id="738" st_id="739">

<operation id="5974" st_id="738" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2441 %add57_4_4_2 = fadd i32 %add57_3_4_2, i32 %mul50_4_4_2

]]></Node>
<StgValue><ssdm name="add57_4_4_2"/></StgValue>
</operation>
</state>

<state id="739" st_id="740">

<operation id="5975" st_id="739" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2441 %add57_4_4_2 = fadd i32 %add57_3_4_2, i32 %mul50_4_4_2

]]></Node>
<StgValue><ssdm name="add57_4_4_2"/></StgValue>
</operation>
</state>

<state id="740" st_id="741">

<operation id="5976" st_id="740" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2441 %add57_4_4_2 = fadd i32 %add57_3_4_2, i32 %mul50_4_4_2

]]></Node>
<StgValue><ssdm name="add57_4_4_2"/></StgValue>
</operation>
</state>

<state id="741" st_id="742">

<operation id="5977" st_id="741" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2450 %add57_5_4_2 = fadd i32 %add57_4_4_2, i32 %mul50_5_4_2

]]></Node>
<StgValue><ssdm name="add57_5_4_2"/></StgValue>
</operation>
</state>

<state id="742" st_id="743">

<operation id="5978" st_id="742" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2450 %add57_5_4_2 = fadd i32 %add57_4_4_2, i32 %mul50_5_4_2

]]></Node>
<StgValue><ssdm name="add57_5_4_2"/></StgValue>
</operation>
</state>

<state id="743" st_id="744">

<operation id="5979" st_id="743" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2450 %add57_5_4_2 = fadd i32 %add57_4_4_2, i32 %mul50_5_4_2

]]></Node>
<StgValue><ssdm name="add57_5_4_2"/></StgValue>
</operation>
</state>

<state id="744" st_id="745">

<operation id="5980" st_id="744" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2450 %add57_5_4_2 = fadd i32 %add57_4_4_2, i32 %mul50_5_4_2

]]></Node>
<StgValue><ssdm name="add57_5_4_2"/></StgValue>
</operation>
</state>

<state id="745" st_id="746">

<operation id="5981" st_id="745" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2459 %add57_6_4_2 = fadd i32 %add57_5_4_2, i32 %mul50_6_4_2

]]></Node>
<StgValue><ssdm name="add57_6_4_2"/></StgValue>
</operation>
</state>

<state id="746" st_id="747">

<operation id="5982" st_id="746" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2459 %add57_6_4_2 = fadd i32 %add57_5_4_2, i32 %mul50_6_4_2

]]></Node>
<StgValue><ssdm name="add57_6_4_2"/></StgValue>
</operation>
</state>

<state id="747" st_id="748">

<operation id="5983" st_id="747" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2459 %add57_6_4_2 = fadd i32 %add57_5_4_2, i32 %mul50_6_4_2

]]></Node>
<StgValue><ssdm name="add57_6_4_2"/></StgValue>
</operation>
</state>

<state id="748" st_id="749">

<operation id="5984" st_id="748" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2459 %add57_6_4_2 = fadd i32 %add57_5_4_2, i32 %mul50_6_4_2

]]></Node>
<StgValue><ssdm name="add57_6_4_2"/></StgValue>
</operation>
</state>

<state id="749" st_id="750">

<operation id="5985" st_id="749" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2468 %add57_7_4_2 = fadd i32 %add57_6_4_2, i32 %mul50_7_4_2

]]></Node>
<StgValue><ssdm name="add57_7_4_2"/></StgValue>
</operation>
</state>

<state id="750" st_id="751">

<operation id="5986" st_id="750" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2468 %add57_7_4_2 = fadd i32 %add57_6_4_2, i32 %mul50_7_4_2

]]></Node>
<StgValue><ssdm name="add57_7_4_2"/></StgValue>
</operation>
</state>

<state id="751" st_id="752">

<operation id="5987" st_id="751" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2468 %add57_7_4_2 = fadd i32 %add57_6_4_2, i32 %mul50_7_4_2

]]></Node>
<StgValue><ssdm name="add57_7_4_2"/></StgValue>
</operation>
</state>

<state id="752" st_id="753">

<operation id="5988" st_id="752" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2468 %add57_7_4_2 = fadd i32 %add57_6_4_2, i32 %mul50_7_4_2

]]></Node>
<StgValue><ssdm name="add57_7_4_2"/></StgValue>
</operation>
</state>

<state id="753" st_id="754">

<operation id="5989" st_id="753" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2477 %add_4_3 = fadd i32 %add57_7_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="add_4_3"/></StgValue>
</operation>
</state>

<state id="754" st_id="755">

<operation id="5990" st_id="754" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2477 %add_4_3 = fadd i32 %add57_7_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="add_4_3"/></StgValue>
</operation>
</state>

<state id="755" st_id="756">

<operation id="5991" st_id="755" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2477 %add_4_3 = fadd i32 %add57_7_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="add_4_3"/></StgValue>
</operation>
</state>

<state id="756" st_id="757">

<operation id="5992" st_id="756" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2477 %add_4_3 = fadd i32 %add57_7_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="add_4_3"/></StgValue>
</operation>
</state>

<state id="757" st_id="758">

<operation id="5993" st_id="757" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2486 %add57_1_4_3 = fadd i32 %add_4_3, i32 %mul50_1_4_3

]]></Node>
<StgValue><ssdm name="add57_1_4_3"/></StgValue>
</operation>
</state>

<state id="758" st_id="759">

<operation id="5994" st_id="758" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2486 %add57_1_4_3 = fadd i32 %add_4_3, i32 %mul50_1_4_3

]]></Node>
<StgValue><ssdm name="add57_1_4_3"/></StgValue>
</operation>
</state>

<state id="759" st_id="760">

<operation id="5995" st_id="759" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2486 %add57_1_4_3 = fadd i32 %add_4_3, i32 %mul50_1_4_3

]]></Node>
<StgValue><ssdm name="add57_1_4_3"/></StgValue>
</operation>
</state>

<state id="760" st_id="761">

<operation id="5996" st_id="760" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2486 %add57_1_4_3 = fadd i32 %add_4_3, i32 %mul50_1_4_3

]]></Node>
<StgValue><ssdm name="add57_1_4_3"/></StgValue>
</operation>
</state>

<state id="761" st_id="762">

<operation id="5997" st_id="761" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2495 %add57_2_4_3 = fadd i32 %add57_1_4_3, i32 %mul50_2_4_3

]]></Node>
<StgValue><ssdm name="add57_2_4_3"/></StgValue>
</operation>
</state>

<state id="762" st_id="763">

<operation id="5998" st_id="762" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2495 %add57_2_4_3 = fadd i32 %add57_1_4_3, i32 %mul50_2_4_3

]]></Node>
<StgValue><ssdm name="add57_2_4_3"/></StgValue>
</operation>
</state>

<state id="763" st_id="764">

<operation id="5999" st_id="763" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2495 %add57_2_4_3 = fadd i32 %add57_1_4_3, i32 %mul50_2_4_3

]]></Node>
<StgValue><ssdm name="add57_2_4_3"/></StgValue>
</operation>
</state>

<state id="764" st_id="765">

<operation id="6000" st_id="764" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2495 %add57_2_4_3 = fadd i32 %add57_1_4_3, i32 %mul50_2_4_3

]]></Node>
<StgValue><ssdm name="add57_2_4_3"/></StgValue>
</operation>
</state>

<state id="765" st_id="766">

<operation id="6001" st_id="765" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2504 %add57_3_4_3 = fadd i32 %add57_2_4_3, i32 %mul50_3_4_3

]]></Node>
<StgValue><ssdm name="add57_3_4_3"/></StgValue>
</operation>
</state>

<state id="766" st_id="767">

<operation id="6002" st_id="766" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2504 %add57_3_4_3 = fadd i32 %add57_2_4_3, i32 %mul50_3_4_3

]]></Node>
<StgValue><ssdm name="add57_3_4_3"/></StgValue>
</operation>
</state>

<state id="767" st_id="768">

<operation id="6003" st_id="767" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2504 %add57_3_4_3 = fadd i32 %add57_2_4_3, i32 %mul50_3_4_3

]]></Node>
<StgValue><ssdm name="add57_3_4_3"/></StgValue>
</operation>
</state>

<state id="768" st_id="769">

<operation id="6004" st_id="768" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2504 %add57_3_4_3 = fadd i32 %add57_2_4_3, i32 %mul50_3_4_3

]]></Node>
<StgValue><ssdm name="add57_3_4_3"/></StgValue>
</operation>
</state>

<state id="769" st_id="770">

<operation id="6005" st_id="769" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2513 %add57_4_4_3 = fadd i32 %add57_3_4_3, i32 %mul50_4_4_3

]]></Node>
<StgValue><ssdm name="add57_4_4_3"/></StgValue>
</operation>
</state>

<state id="770" st_id="771">

<operation id="6006" st_id="770" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2513 %add57_4_4_3 = fadd i32 %add57_3_4_3, i32 %mul50_4_4_3

]]></Node>
<StgValue><ssdm name="add57_4_4_3"/></StgValue>
</operation>
</state>

<state id="771" st_id="772">

<operation id="6007" st_id="771" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2513 %add57_4_4_3 = fadd i32 %add57_3_4_3, i32 %mul50_4_4_3

]]></Node>
<StgValue><ssdm name="add57_4_4_3"/></StgValue>
</operation>
</state>

<state id="772" st_id="773">

<operation id="6008" st_id="772" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2513 %add57_4_4_3 = fadd i32 %add57_3_4_3, i32 %mul50_4_4_3

]]></Node>
<StgValue><ssdm name="add57_4_4_3"/></StgValue>
</operation>
</state>

<state id="773" st_id="774">

<operation id="6009" st_id="773" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2522 %add57_5_4_3 = fadd i32 %add57_4_4_3, i32 %mul50_5_4_3

]]></Node>
<StgValue><ssdm name="add57_5_4_3"/></StgValue>
</operation>
</state>

<state id="774" st_id="775">

<operation id="6010" st_id="774" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2522 %add57_5_4_3 = fadd i32 %add57_4_4_3, i32 %mul50_5_4_3

]]></Node>
<StgValue><ssdm name="add57_5_4_3"/></StgValue>
</operation>
</state>

<state id="775" st_id="776">

<operation id="6011" st_id="775" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2522 %add57_5_4_3 = fadd i32 %add57_4_4_3, i32 %mul50_5_4_3

]]></Node>
<StgValue><ssdm name="add57_5_4_3"/></StgValue>
</operation>
</state>

<state id="776" st_id="777">

<operation id="6012" st_id="776" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2522 %add57_5_4_3 = fadd i32 %add57_4_4_3, i32 %mul50_5_4_3

]]></Node>
<StgValue><ssdm name="add57_5_4_3"/></StgValue>
</operation>
</state>

<state id="777" st_id="778">

<operation id="6013" st_id="777" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2531 %add57_6_4_3 = fadd i32 %add57_5_4_3, i32 %mul50_6_4_3

]]></Node>
<StgValue><ssdm name="add57_6_4_3"/></StgValue>
</operation>
</state>

<state id="778" st_id="779">

<operation id="6014" st_id="778" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2531 %add57_6_4_3 = fadd i32 %add57_5_4_3, i32 %mul50_6_4_3

]]></Node>
<StgValue><ssdm name="add57_6_4_3"/></StgValue>
</operation>
</state>

<state id="779" st_id="780">

<operation id="6015" st_id="779" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2531 %add57_6_4_3 = fadd i32 %add57_5_4_3, i32 %mul50_6_4_3

]]></Node>
<StgValue><ssdm name="add57_6_4_3"/></StgValue>
</operation>
</state>

<state id="780" st_id="781">

<operation id="6016" st_id="780" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2531 %add57_6_4_3 = fadd i32 %add57_5_4_3, i32 %mul50_6_4_3

]]></Node>
<StgValue><ssdm name="add57_6_4_3"/></StgValue>
</operation>
</state>

<state id="781" st_id="782">

<operation id="6017" st_id="781" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2540 %add57_7_4_3 = fadd i32 %add57_6_4_3, i32 %mul50_7_4_3

]]></Node>
<StgValue><ssdm name="add57_7_4_3"/></StgValue>
</operation>
</state>

<state id="782" st_id="783">

<operation id="6018" st_id="782" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2540 %add57_7_4_3 = fadd i32 %add57_6_4_3, i32 %mul50_7_4_3

]]></Node>
<StgValue><ssdm name="add57_7_4_3"/></StgValue>
</operation>
</state>

<state id="783" st_id="784">

<operation id="6019" st_id="783" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2540 %add57_7_4_3 = fadd i32 %add57_6_4_3, i32 %mul50_7_4_3

]]></Node>
<StgValue><ssdm name="add57_7_4_3"/></StgValue>
</operation>
</state>

<state id="784" st_id="785">

<operation id="6020" st_id="784" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2540 %add57_7_4_3 = fadd i32 %add57_6_4_3, i32 %mul50_7_4_3

]]></Node>
<StgValue><ssdm name="add57_7_4_3"/></StgValue>
</operation>
</state>

<state id="785" st_id="786">

<operation id="6021" st_id="785" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2549 %add_4_4 = fadd i32 %add57_7_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="add_4_4"/></StgValue>
</operation>
</state>

<state id="786" st_id="787">

<operation id="6022" st_id="786" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2549 %add_4_4 = fadd i32 %add57_7_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="add_4_4"/></StgValue>
</operation>
</state>

<state id="787" st_id="788">

<operation id="6023" st_id="787" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2549 %add_4_4 = fadd i32 %add57_7_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="add_4_4"/></StgValue>
</operation>
</state>

<state id="788" st_id="789">

<operation id="6024" st_id="788" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2549 %add_4_4 = fadd i32 %add57_7_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="add_4_4"/></StgValue>
</operation>
</state>

<state id="789" st_id="790">

<operation id="6025" st_id="789" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2558 %add57_1_4_4 = fadd i32 %add_4_4, i32 %mul50_1_4_4

]]></Node>
<StgValue><ssdm name="add57_1_4_4"/></StgValue>
</operation>
</state>

<state id="790" st_id="791">

<operation id="6026" st_id="790" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2558 %add57_1_4_4 = fadd i32 %add_4_4, i32 %mul50_1_4_4

]]></Node>
<StgValue><ssdm name="add57_1_4_4"/></StgValue>
</operation>
</state>

<state id="791" st_id="792">

<operation id="6027" st_id="791" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2558 %add57_1_4_4 = fadd i32 %add_4_4, i32 %mul50_1_4_4

]]></Node>
<StgValue><ssdm name="add57_1_4_4"/></StgValue>
</operation>
</state>

<state id="792" st_id="793">

<operation id="6028" st_id="792" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2558 %add57_1_4_4 = fadd i32 %add_4_4, i32 %mul50_1_4_4

]]></Node>
<StgValue><ssdm name="add57_1_4_4"/></StgValue>
</operation>
</state>

<state id="793" st_id="794">

<operation id="6029" st_id="793" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2567 %add57_2_4_4 = fadd i32 %add57_1_4_4, i32 %mul50_2_4_4

]]></Node>
<StgValue><ssdm name="add57_2_4_4"/></StgValue>
</operation>
</state>

<state id="794" st_id="795">

<operation id="6030" st_id="794" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2567 %add57_2_4_4 = fadd i32 %add57_1_4_4, i32 %mul50_2_4_4

]]></Node>
<StgValue><ssdm name="add57_2_4_4"/></StgValue>
</operation>
</state>

<state id="795" st_id="796">

<operation id="6031" st_id="795" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2567 %add57_2_4_4 = fadd i32 %add57_1_4_4, i32 %mul50_2_4_4

]]></Node>
<StgValue><ssdm name="add57_2_4_4"/></StgValue>
</operation>
</state>

<state id="796" st_id="797">

<operation id="6032" st_id="796" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2567 %add57_2_4_4 = fadd i32 %add57_1_4_4, i32 %mul50_2_4_4

]]></Node>
<StgValue><ssdm name="add57_2_4_4"/></StgValue>
</operation>
</state>

<state id="797" st_id="798">

<operation id="6033" st_id="797" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2576 %add57_3_4_4 = fadd i32 %add57_2_4_4, i32 %mul50_3_4_4

]]></Node>
<StgValue><ssdm name="add57_3_4_4"/></StgValue>
</operation>
</state>

<state id="798" st_id="799">

<operation id="6034" st_id="798" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2576 %add57_3_4_4 = fadd i32 %add57_2_4_4, i32 %mul50_3_4_4

]]></Node>
<StgValue><ssdm name="add57_3_4_4"/></StgValue>
</operation>
</state>

<state id="799" st_id="800">

<operation id="6035" st_id="799" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2576 %add57_3_4_4 = fadd i32 %add57_2_4_4, i32 %mul50_3_4_4

]]></Node>
<StgValue><ssdm name="add57_3_4_4"/></StgValue>
</operation>
</state>

<state id="800" st_id="801">

<operation id="6036" st_id="800" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2576 %add57_3_4_4 = fadd i32 %add57_2_4_4, i32 %mul50_3_4_4

]]></Node>
<StgValue><ssdm name="add57_3_4_4"/></StgValue>
</operation>
</state>

<state id="801" st_id="802">

<operation id="6037" st_id="801" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2585 %add57_4_4_4 = fadd i32 %add57_3_4_4, i32 %mul50_4_4_4

]]></Node>
<StgValue><ssdm name="add57_4_4_4"/></StgValue>
</operation>
</state>

<state id="802" st_id="803">

<operation id="6038" st_id="802" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2585 %add57_4_4_4 = fadd i32 %add57_3_4_4, i32 %mul50_4_4_4

]]></Node>
<StgValue><ssdm name="add57_4_4_4"/></StgValue>
</operation>
</state>

<state id="803" st_id="804">

<operation id="6039" st_id="803" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2585 %add57_4_4_4 = fadd i32 %add57_3_4_4, i32 %mul50_4_4_4

]]></Node>
<StgValue><ssdm name="add57_4_4_4"/></StgValue>
</operation>
</state>

<state id="804" st_id="805">

<operation id="6040" st_id="804" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2585 %add57_4_4_4 = fadd i32 %add57_3_4_4, i32 %mul50_4_4_4

]]></Node>
<StgValue><ssdm name="add57_4_4_4"/></StgValue>
</operation>
</state>

<state id="805" st_id="806">

<operation id="6041" st_id="805" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2594 %add57_5_4_4 = fadd i32 %add57_4_4_4, i32 %mul50_5_4_4

]]></Node>
<StgValue><ssdm name="add57_5_4_4"/></StgValue>
</operation>
</state>

<state id="806" st_id="807">

<operation id="6042" st_id="806" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2594 %add57_5_4_4 = fadd i32 %add57_4_4_4, i32 %mul50_5_4_4

]]></Node>
<StgValue><ssdm name="add57_5_4_4"/></StgValue>
</operation>
</state>

<state id="807" st_id="808">

<operation id="6043" st_id="807" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2594 %add57_5_4_4 = fadd i32 %add57_4_4_4, i32 %mul50_5_4_4

]]></Node>
<StgValue><ssdm name="add57_5_4_4"/></StgValue>
</operation>
</state>

<state id="808" st_id="809">

<operation id="6044" st_id="808" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2594 %add57_5_4_4 = fadd i32 %add57_4_4_4, i32 %mul50_5_4_4

]]></Node>
<StgValue><ssdm name="add57_5_4_4"/></StgValue>
</operation>
</state>

<state id="809" st_id="810">

<operation id="6045" st_id="809" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2603 %add57_6_4_4 = fadd i32 %add57_5_4_4, i32 %mul50_6_4_4

]]></Node>
<StgValue><ssdm name="add57_6_4_4"/></StgValue>
</operation>
</state>

<state id="810" st_id="811">

<operation id="6046" st_id="810" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2603 %add57_6_4_4 = fadd i32 %add57_5_4_4, i32 %mul50_6_4_4

]]></Node>
<StgValue><ssdm name="add57_6_4_4"/></StgValue>
</operation>
</state>

<state id="811" st_id="812">

<operation id="6047" st_id="811" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2603 %add57_6_4_4 = fadd i32 %add57_5_4_4, i32 %mul50_6_4_4

]]></Node>
<StgValue><ssdm name="add57_6_4_4"/></StgValue>
</operation>
</state>

<state id="812" st_id="813">

<operation id="6048" st_id="812" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2603 %add57_6_4_4 = fadd i32 %add57_5_4_4, i32 %mul50_6_4_4

]]></Node>
<StgValue><ssdm name="add57_6_4_4"/></StgValue>
</operation>
</state>

<state id="813" st_id="814">

<operation id="6049" st_id="813" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2612 %add57_7_4_4 = fadd i32 %add57_6_4_4, i32 %mul50_7_4_4

]]></Node>
<StgValue><ssdm name="add57_7_4_4"/></StgValue>
</operation>
</state>

<state id="814" st_id="815">

<operation id="6050" st_id="814" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2612 %add57_7_4_4 = fadd i32 %add57_6_4_4, i32 %mul50_7_4_4

]]></Node>
<StgValue><ssdm name="add57_7_4_4"/></StgValue>
</operation>
</state>

<state id="815" st_id="816">

<operation id="6051" st_id="815" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2612 %add57_7_4_4 = fadd i32 %add57_6_4_4, i32 %mul50_7_4_4

]]></Node>
<StgValue><ssdm name="add57_7_4_4"/></StgValue>
</operation>
</state>

<state id="816" st_id="817">

<operation id="6052" st_id="816" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc67:2612 %add57_7_4_4 = fadd i32 %add57_6_4_4, i32 %mul50_7_4_4

]]></Node>
<StgValue><ssdm name="add57_7_4_4"/></StgValue>
</operation>
</state>

<state id="817" st_id="818">

<operation id="6053" st_id="817" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc67:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TY_TX_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="6054" st_id="817" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc67:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 289, i64 289, i64 289

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="6055" st_id="817" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc67:22 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="6056" st_id="817" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc67:55 %specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln59"/></StgValue>
</operation>

<operation id="6057" st_id="817" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc67:2613 %store_ln72 = store i32 %add57_7_4_4, i9 %output_fm_buffer_0_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="6058" st_id="817" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="0" op_0_bw="0">
<![CDATA[
for.inc67:2617 %br_ln59 = br void %KY

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
