

================================================================
== Vitis HLS Report for 'response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2'
================================================================
* Date:           Sun Nov 13 19:18:34 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_harris_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  3.950 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2158|     2158|  12.948 us|  12.948 us|  2158|  2158|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_325_1_VITIS_LOOP_326_2  |     2156|     2156|        16|          1|          1|  2142|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln325_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %zext_ln325"   --->   Operation 20 'read' 'zext_ln325_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln325_cast = zext i21 %zext_ln325_read"   --->   Operation 21 'zext' 'zext_ln325_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %RStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body10.i"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [harris.cpp:325]   --->   Operation 28 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.99ns)   --->   "%icmp_ln325 = icmp_eq  i12 %indvar_flatten_load, i12 2142" [harris.cpp:325]   --->   Operation 30 'icmp' 'icmp_ln325' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.54ns)   --->   "%add_ln325 = add i12 %indvar_flatten_load, i12 1" [harris.cpp:325]   --->   Operation 31 'add' 'add_ln325' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln325 = br i1 %icmp_ln325, void %for.inc81.i, void %response.exit.exitStub" [harris.cpp:325]   --->   Operation 32 'br' 'br_ln325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln326 = store i12 %add_ln325, i12 %indvar_flatten" [harris.cpp:326]   --->   Operation 33 'store' 'store_ln326' <Predicate = (!icmp_ln325)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 34 [1/1] (2.19ns)   --->   "%tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %SxxStream" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'read' 'tmp' <Predicate = true> <Delay = 2.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%Sxx_var = trunc i256 %tmp" [harris.cpp:327]   --->   Operation 35 'trunc' 'Sxx_var' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%Sxx_var_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp, i32 32, i32 63" [harris.cpp:327]   --->   Operation 36 'partselect' 'Sxx_var_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_31_i7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp, i32 64, i32 95" [harris.cpp:327]   --->   Operation 37 'partselect' 'tmp_31_i7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_32_i8 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp, i32 96, i32 127" [harris.cpp:327]   --->   Operation 38 'partselect' 'tmp_32_i8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_33_i9 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp, i32 128, i32 159" [harris.cpp:327]   --->   Operation 39 'partselect' 'tmp_33_i9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_34_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp, i32 160, i32 191" [harris.cpp:327]   --->   Operation 40 'partselect' 'tmp_34_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_35_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp, i32 192, i32 223" [harris.cpp:327]   --->   Operation 41 'partselect' 'tmp_35_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_36_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp, i32 224, i32 255" [harris.cpp:327]   --->   Operation 42 'partselect' 'tmp_36_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.19ns)   --->   "%tmp_10 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %SyyStream" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'read' 'tmp_10' <Predicate = true> <Delay = 2.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%Syy_var = trunc i256 %tmp_10" [harris.cpp:328]   --->   Operation 44 'trunc' 'Syy_var' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%Syy_var_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_10, i32 32, i32 63" [harris.cpp:328]   --->   Operation 45 'partselect' 'Syy_var_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_37_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_10, i32 64, i32 95" [harris.cpp:328]   --->   Operation 46 'partselect' 'tmp_37_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_38_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_10, i32 96, i32 127" [harris.cpp:328]   --->   Operation 47 'partselect' 'tmp_38_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_39_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_10, i32 128, i32 159" [harris.cpp:328]   --->   Operation 48 'partselect' 'tmp_39_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_40_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_10, i32 160, i32 191" [harris.cpp:328]   --->   Operation 49 'partselect' 'tmp_40_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_41_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_10, i32 192, i32 223" [harris.cpp:328]   --->   Operation 50 'partselect' 'tmp_41_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_42_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_10, i32 224, i32 255" [harris.cpp:328]   --->   Operation 51 'partselect' 'tmp_42_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.19ns)   --->   "%tmp_11 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %SxyStream" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'read' 'tmp_11' <Predicate = true> <Delay = 2.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%Sxy_var = trunc i256 %tmp_11" [harris.cpp:329]   --->   Operation 53 'trunc' 'Sxy_var' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%Sxy_var_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_11, i32 32, i32 63" [harris.cpp:329]   --->   Operation 54 'partselect' 'Sxy_var_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_43_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_11, i32 64, i32 95" [harris.cpp:329]   --->   Operation 55 'partselect' 'tmp_43_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_44_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_11, i32 96, i32 127" [harris.cpp:329]   --->   Operation 56 'partselect' 'tmp_44_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_45_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_11, i32 128, i32 159" [harris.cpp:329]   --->   Operation 57 'partselect' 'tmp_45_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_46_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_11, i32 160, i32 191" [harris.cpp:329]   --->   Operation 58 'partselect' 'tmp_46_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_47_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_11, i32 192, i32 223" [harris.cpp:329]   --->   Operation 59 'partselect' 'tmp_47_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_48_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_11, i32 224, i32 255" [harris.cpp:329]   --->   Operation 60 'partselect' 'tmp_48_i' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.95>
ST_3 : Operation 61 [1/1] (2.55ns)   --->   "%trace = add i32 %Syy_var, i32 %Sxx_var" [harris.cpp:333]   --->   Operation 61 'add' 'trace' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [5/5] (3.95ns)   --->   "%det1 = mul i32 %Syy_var, i32 %Sxx_var" [harris.cpp:335]   --->   Operation 62 'mul' 'det1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [5/5] (3.95ns)   --->   "%det2 = mul i32 %Sxy_var, i32 %Sxy_var" [harris.cpp:336]   --->   Operation 63 'mul' 'det2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (2.55ns)   --->   "%trace_1 = add i32 %Syy_var_1, i32 %Sxx_var_1" [harris.cpp:333]   --->   Operation 64 'add' 'trace_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [5/5] (3.95ns)   --->   "%det1_1 = mul i32 %Syy_var_1, i32 %Sxx_var_1" [harris.cpp:335]   --->   Operation 65 'mul' 'det1_1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [5/5] (3.95ns)   --->   "%det2_1 = mul i32 %Sxy_var_1, i32 %Sxy_var_1" [harris.cpp:336]   --->   Operation 66 'mul' 'det2_1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (2.55ns)   --->   "%trace_2 = add i32 %tmp_37_i, i32 %tmp_31_i7" [harris.cpp:333]   --->   Operation 67 'add' 'trace_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [5/5] (3.95ns)   --->   "%det1_2 = mul i32 %tmp_37_i, i32 %tmp_31_i7" [harris.cpp:335]   --->   Operation 68 'mul' 'det1_2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [5/5] (3.95ns)   --->   "%det2_2 = mul i32 %tmp_43_i, i32 %tmp_43_i" [harris.cpp:336]   --->   Operation 69 'mul' 'det2_2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (2.55ns)   --->   "%trace_3 = add i32 %tmp_38_i, i32 %tmp_32_i8" [harris.cpp:333]   --->   Operation 70 'add' 'trace_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [5/5] (3.95ns)   --->   "%det1_3 = mul i32 %tmp_38_i, i32 %tmp_32_i8" [harris.cpp:335]   --->   Operation 71 'mul' 'det1_3' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [5/5] (3.95ns)   --->   "%det2_3 = mul i32 %tmp_44_i, i32 %tmp_44_i" [harris.cpp:336]   --->   Operation 72 'mul' 'det2_3' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (2.55ns)   --->   "%trace_4 = add i32 %tmp_39_i, i32 %tmp_33_i9" [harris.cpp:333]   --->   Operation 73 'add' 'trace_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [5/5] (3.95ns)   --->   "%det1_4 = mul i32 %tmp_39_i, i32 %tmp_33_i9" [harris.cpp:335]   --->   Operation 74 'mul' 'det1_4' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [5/5] (3.95ns)   --->   "%det2_4 = mul i32 %tmp_45_i, i32 %tmp_45_i" [harris.cpp:336]   --->   Operation 75 'mul' 'det2_4' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (2.55ns)   --->   "%trace_5 = add i32 %tmp_40_i, i32 %tmp_34_i" [harris.cpp:333]   --->   Operation 76 'add' 'trace_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [5/5] (3.95ns)   --->   "%det1_5 = mul i32 %tmp_40_i, i32 %tmp_34_i" [harris.cpp:335]   --->   Operation 77 'mul' 'det1_5' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [5/5] (3.95ns)   --->   "%det2_5 = mul i32 %tmp_46_i, i32 %tmp_46_i" [harris.cpp:336]   --->   Operation 78 'mul' 'det2_5' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (2.55ns)   --->   "%trace_6 = add i32 %tmp_41_i, i32 %tmp_35_i" [harris.cpp:333]   --->   Operation 79 'add' 'trace_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [5/5] (3.95ns)   --->   "%det1_6 = mul i32 %tmp_41_i, i32 %tmp_35_i" [harris.cpp:335]   --->   Operation 80 'mul' 'det1_6' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [5/5] (3.95ns)   --->   "%det2_6 = mul i32 %tmp_47_i, i32 %tmp_47_i" [harris.cpp:336]   --->   Operation 81 'mul' 'det2_6' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (2.55ns)   --->   "%trace_7 = add i32 %tmp_42_i, i32 %tmp_36_i" [harris.cpp:333]   --->   Operation 82 'add' 'trace_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [5/5] (3.95ns)   --->   "%det1_7 = mul i32 %tmp_42_i, i32 %tmp_36_i" [harris.cpp:335]   --->   Operation 83 'mul' 'det1_7' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [5/5] (3.95ns)   --->   "%det2_7 = mul i32 %tmp_48_i, i32 %tmp_48_i" [harris.cpp:336]   --->   Operation 84 'mul' 'det2_7' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.95>
ST_4 : Operation 85 [5/5] (3.95ns)   --->   "%traceSquare = mul i32 %trace, i32 %trace" [harris.cpp:334]   --->   Operation 85 'mul' 'traceSquare' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [4/5] (3.95ns)   --->   "%det1 = mul i32 %Syy_var, i32 %Sxx_var" [harris.cpp:335]   --->   Operation 86 'mul' 'det1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [4/5] (3.95ns)   --->   "%det2 = mul i32 %Sxy_var, i32 %Sxy_var" [harris.cpp:336]   --->   Operation 87 'mul' 'det2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [5/5] (3.95ns)   --->   "%traceSquare_1 = mul i32 %trace_1, i32 %trace_1" [harris.cpp:334]   --->   Operation 88 'mul' 'traceSquare_1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [4/5] (3.95ns)   --->   "%det1_1 = mul i32 %Syy_var_1, i32 %Sxx_var_1" [harris.cpp:335]   --->   Operation 89 'mul' 'det1_1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [4/5] (3.95ns)   --->   "%det2_1 = mul i32 %Sxy_var_1, i32 %Sxy_var_1" [harris.cpp:336]   --->   Operation 90 'mul' 'det2_1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [5/5] (3.95ns)   --->   "%traceSquare_2 = mul i32 %trace_2, i32 %trace_2" [harris.cpp:334]   --->   Operation 91 'mul' 'traceSquare_2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [4/5] (3.95ns)   --->   "%det1_2 = mul i32 %tmp_37_i, i32 %tmp_31_i7" [harris.cpp:335]   --->   Operation 92 'mul' 'det1_2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [4/5] (3.95ns)   --->   "%det2_2 = mul i32 %tmp_43_i, i32 %tmp_43_i" [harris.cpp:336]   --->   Operation 93 'mul' 'det2_2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [5/5] (3.95ns)   --->   "%traceSquare_3 = mul i32 %trace_3, i32 %trace_3" [harris.cpp:334]   --->   Operation 94 'mul' 'traceSquare_3' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [4/5] (3.95ns)   --->   "%det1_3 = mul i32 %tmp_38_i, i32 %tmp_32_i8" [harris.cpp:335]   --->   Operation 95 'mul' 'det1_3' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [4/5] (3.95ns)   --->   "%det2_3 = mul i32 %tmp_44_i, i32 %tmp_44_i" [harris.cpp:336]   --->   Operation 96 'mul' 'det2_3' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [5/5] (3.95ns)   --->   "%traceSquare_4 = mul i32 %trace_4, i32 %trace_4" [harris.cpp:334]   --->   Operation 97 'mul' 'traceSquare_4' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [4/5] (3.95ns)   --->   "%det1_4 = mul i32 %tmp_39_i, i32 %tmp_33_i9" [harris.cpp:335]   --->   Operation 98 'mul' 'det1_4' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [4/5] (3.95ns)   --->   "%det2_4 = mul i32 %tmp_45_i, i32 %tmp_45_i" [harris.cpp:336]   --->   Operation 99 'mul' 'det2_4' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [5/5] (3.95ns)   --->   "%traceSquare_5 = mul i32 %trace_5, i32 %trace_5" [harris.cpp:334]   --->   Operation 100 'mul' 'traceSquare_5' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [4/5] (3.95ns)   --->   "%det1_5 = mul i32 %tmp_40_i, i32 %tmp_34_i" [harris.cpp:335]   --->   Operation 101 'mul' 'det1_5' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [4/5] (3.95ns)   --->   "%det2_5 = mul i32 %tmp_46_i, i32 %tmp_46_i" [harris.cpp:336]   --->   Operation 102 'mul' 'det2_5' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [5/5] (3.95ns)   --->   "%traceSquare_6 = mul i32 %trace_6, i32 %trace_6" [harris.cpp:334]   --->   Operation 103 'mul' 'traceSquare_6' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [4/5] (3.95ns)   --->   "%det1_6 = mul i32 %tmp_41_i, i32 %tmp_35_i" [harris.cpp:335]   --->   Operation 104 'mul' 'det1_6' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [4/5] (3.95ns)   --->   "%det2_6 = mul i32 %tmp_47_i, i32 %tmp_47_i" [harris.cpp:336]   --->   Operation 105 'mul' 'det2_6' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [5/5] (3.95ns)   --->   "%traceSquare_7 = mul i32 %trace_7, i32 %trace_7" [harris.cpp:334]   --->   Operation 106 'mul' 'traceSquare_7' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [4/5] (3.95ns)   --->   "%det1_7 = mul i32 %tmp_42_i, i32 %tmp_36_i" [harris.cpp:335]   --->   Operation 107 'mul' 'det1_7' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [4/5] (3.95ns)   --->   "%det2_7 = mul i32 %tmp_48_i, i32 %tmp_48_i" [harris.cpp:336]   --->   Operation 108 'mul' 'det2_7' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.95>
ST_5 : Operation 109 [4/5] (3.95ns)   --->   "%traceSquare = mul i32 %trace, i32 %trace" [harris.cpp:334]   --->   Operation 109 'mul' 'traceSquare' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [3/5] (3.95ns)   --->   "%det1 = mul i32 %Syy_var, i32 %Sxx_var" [harris.cpp:335]   --->   Operation 110 'mul' 'det1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [3/5] (3.95ns)   --->   "%det2 = mul i32 %Sxy_var, i32 %Sxy_var" [harris.cpp:336]   --->   Operation 111 'mul' 'det2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [4/5] (3.95ns)   --->   "%traceSquare_1 = mul i32 %trace_1, i32 %trace_1" [harris.cpp:334]   --->   Operation 112 'mul' 'traceSquare_1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [3/5] (3.95ns)   --->   "%det1_1 = mul i32 %Syy_var_1, i32 %Sxx_var_1" [harris.cpp:335]   --->   Operation 113 'mul' 'det1_1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [3/5] (3.95ns)   --->   "%det2_1 = mul i32 %Sxy_var_1, i32 %Sxy_var_1" [harris.cpp:336]   --->   Operation 114 'mul' 'det2_1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [4/5] (3.95ns)   --->   "%traceSquare_2 = mul i32 %trace_2, i32 %trace_2" [harris.cpp:334]   --->   Operation 115 'mul' 'traceSquare_2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [3/5] (3.95ns)   --->   "%det1_2 = mul i32 %tmp_37_i, i32 %tmp_31_i7" [harris.cpp:335]   --->   Operation 116 'mul' 'det1_2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [3/5] (3.95ns)   --->   "%det2_2 = mul i32 %tmp_43_i, i32 %tmp_43_i" [harris.cpp:336]   --->   Operation 117 'mul' 'det2_2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [4/5] (3.95ns)   --->   "%traceSquare_3 = mul i32 %trace_3, i32 %trace_3" [harris.cpp:334]   --->   Operation 118 'mul' 'traceSquare_3' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [3/5] (3.95ns)   --->   "%det1_3 = mul i32 %tmp_38_i, i32 %tmp_32_i8" [harris.cpp:335]   --->   Operation 119 'mul' 'det1_3' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [3/5] (3.95ns)   --->   "%det2_3 = mul i32 %tmp_44_i, i32 %tmp_44_i" [harris.cpp:336]   --->   Operation 120 'mul' 'det2_3' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [4/5] (3.95ns)   --->   "%traceSquare_4 = mul i32 %trace_4, i32 %trace_4" [harris.cpp:334]   --->   Operation 121 'mul' 'traceSquare_4' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [3/5] (3.95ns)   --->   "%det1_4 = mul i32 %tmp_39_i, i32 %tmp_33_i9" [harris.cpp:335]   --->   Operation 122 'mul' 'det1_4' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [3/5] (3.95ns)   --->   "%det2_4 = mul i32 %tmp_45_i, i32 %tmp_45_i" [harris.cpp:336]   --->   Operation 123 'mul' 'det2_4' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [4/5] (3.95ns)   --->   "%traceSquare_5 = mul i32 %trace_5, i32 %trace_5" [harris.cpp:334]   --->   Operation 124 'mul' 'traceSquare_5' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [3/5] (3.95ns)   --->   "%det1_5 = mul i32 %tmp_40_i, i32 %tmp_34_i" [harris.cpp:335]   --->   Operation 125 'mul' 'det1_5' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [3/5] (3.95ns)   --->   "%det2_5 = mul i32 %tmp_46_i, i32 %tmp_46_i" [harris.cpp:336]   --->   Operation 126 'mul' 'det2_5' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [4/5] (3.95ns)   --->   "%traceSquare_6 = mul i32 %trace_6, i32 %trace_6" [harris.cpp:334]   --->   Operation 127 'mul' 'traceSquare_6' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [3/5] (3.95ns)   --->   "%det1_6 = mul i32 %tmp_41_i, i32 %tmp_35_i" [harris.cpp:335]   --->   Operation 128 'mul' 'det1_6' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [3/5] (3.95ns)   --->   "%det2_6 = mul i32 %tmp_47_i, i32 %tmp_47_i" [harris.cpp:336]   --->   Operation 129 'mul' 'det2_6' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [4/5] (3.95ns)   --->   "%traceSquare_7 = mul i32 %trace_7, i32 %trace_7" [harris.cpp:334]   --->   Operation 130 'mul' 'traceSquare_7' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [3/5] (3.95ns)   --->   "%det1_7 = mul i32 %tmp_42_i, i32 %tmp_36_i" [harris.cpp:335]   --->   Operation 131 'mul' 'det1_7' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [3/5] (3.95ns)   --->   "%det2_7 = mul i32 %tmp_48_i, i32 %tmp_48_i" [harris.cpp:336]   --->   Operation 132 'mul' 'det2_7' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.95>
ST_6 : Operation 133 [3/5] (3.95ns)   --->   "%traceSquare = mul i32 %trace, i32 %trace" [harris.cpp:334]   --->   Operation 133 'mul' 'traceSquare' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [2/5] (3.95ns)   --->   "%det1 = mul i32 %Syy_var, i32 %Sxx_var" [harris.cpp:335]   --->   Operation 134 'mul' 'det1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [2/5] (3.95ns)   --->   "%det2 = mul i32 %Sxy_var, i32 %Sxy_var" [harris.cpp:336]   --->   Operation 135 'mul' 'det2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [3/5] (3.95ns)   --->   "%traceSquare_1 = mul i32 %trace_1, i32 %trace_1" [harris.cpp:334]   --->   Operation 136 'mul' 'traceSquare_1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [2/5] (3.95ns)   --->   "%det1_1 = mul i32 %Syy_var_1, i32 %Sxx_var_1" [harris.cpp:335]   --->   Operation 137 'mul' 'det1_1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [2/5] (3.95ns)   --->   "%det2_1 = mul i32 %Sxy_var_1, i32 %Sxy_var_1" [harris.cpp:336]   --->   Operation 138 'mul' 'det2_1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [3/5] (3.95ns)   --->   "%traceSquare_2 = mul i32 %trace_2, i32 %trace_2" [harris.cpp:334]   --->   Operation 139 'mul' 'traceSquare_2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [2/5] (3.95ns)   --->   "%det1_2 = mul i32 %tmp_37_i, i32 %tmp_31_i7" [harris.cpp:335]   --->   Operation 140 'mul' 'det1_2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [2/5] (3.95ns)   --->   "%det2_2 = mul i32 %tmp_43_i, i32 %tmp_43_i" [harris.cpp:336]   --->   Operation 141 'mul' 'det2_2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [3/5] (3.95ns)   --->   "%traceSquare_3 = mul i32 %trace_3, i32 %trace_3" [harris.cpp:334]   --->   Operation 142 'mul' 'traceSquare_3' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [2/5] (3.95ns)   --->   "%det1_3 = mul i32 %tmp_38_i, i32 %tmp_32_i8" [harris.cpp:335]   --->   Operation 143 'mul' 'det1_3' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [2/5] (3.95ns)   --->   "%det2_3 = mul i32 %tmp_44_i, i32 %tmp_44_i" [harris.cpp:336]   --->   Operation 144 'mul' 'det2_3' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [3/5] (3.95ns)   --->   "%traceSquare_4 = mul i32 %trace_4, i32 %trace_4" [harris.cpp:334]   --->   Operation 145 'mul' 'traceSquare_4' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [2/5] (3.95ns)   --->   "%det1_4 = mul i32 %tmp_39_i, i32 %tmp_33_i9" [harris.cpp:335]   --->   Operation 146 'mul' 'det1_4' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [2/5] (3.95ns)   --->   "%det2_4 = mul i32 %tmp_45_i, i32 %tmp_45_i" [harris.cpp:336]   --->   Operation 147 'mul' 'det2_4' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [3/5] (3.95ns)   --->   "%traceSquare_5 = mul i32 %trace_5, i32 %trace_5" [harris.cpp:334]   --->   Operation 148 'mul' 'traceSquare_5' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [2/5] (3.95ns)   --->   "%det1_5 = mul i32 %tmp_40_i, i32 %tmp_34_i" [harris.cpp:335]   --->   Operation 149 'mul' 'det1_5' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [2/5] (3.95ns)   --->   "%det2_5 = mul i32 %tmp_46_i, i32 %tmp_46_i" [harris.cpp:336]   --->   Operation 150 'mul' 'det2_5' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [3/5] (3.95ns)   --->   "%traceSquare_6 = mul i32 %trace_6, i32 %trace_6" [harris.cpp:334]   --->   Operation 151 'mul' 'traceSquare_6' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [2/5] (3.95ns)   --->   "%det1_6 = mul i32 %tmp_41_i, i32 %tmp_35_i" [harris.cpp:335]   --->   Operation 152 'mul' 'det1_6' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [2/5] (3.95ns)   --->   "%det2_6 = mul i32 %tmp_47_i, i32 %tmp_47_i" [harris.cpp:336]   --->   Operation 153 'mul' 'det2_6' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [3/5] (3.95ns)   --->   "%traceSquare_7 = mul i32 %trace_7, i32 %trace_7" [harris.cpp:334]   --->   Operation 154 'mul' 'traceSquare_7' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [2/5] (3.95ns)   --->   "%det1_7 = mul i32 %tmp_42_i, i32 %tmp_36_i" [harris.cpp:335]   --->   Operation 155 'mul' 'det1_7' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [2/5] (3.95ns)   --->   "%det2_7 = mul i32 %tmp_48_i, i32 %tmp_48_i" [harris.cpp:336]   --->   Operation 156 'mul' 'det2_7' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.95>
ST_7 : Operation 157 [2/5] (3.95ns)   --->   "%traceSquare = mul i32 %trace, i32 %trace" [harris.cpp:334]   --->   Operation 157 'mul' 'traceSquare' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/5] (3.95ns)   --->   "%det1 = mul i32 %Syy_var, i32 %Sxx_var" [harris.cpp:335]   --->   Operation 158 'mul' 'det1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/5] (3.95ns)   --->   "%det2 = mul i32 %Sxy_var, i32 %Sxy_var" [harris.cpp:336]   --->   Operation 159 'mul' 'det2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [2/5] (3.95ns)   --->   "%traceSquare_1 = mul i32 %trace_1, i32 %trace_1" [harris.cpp:334]   --->   Operation 160 'mul' 'traceSquare_1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/5] (3.95ns)   --->   "%det1_1 = mul i32 %Syy_var_1, i32 %Sxx_var_1" [harris.cpp:335]   --->   Operation 161 'mul' 'det1_1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/5] (3.95ns)   --->   "%det2_1 = mul i32 %Sxy_var_1, i32 %Sxy_var_1" [harris.cpp:336]   --->   Operation 162 'mul' 'det2_1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [2/5] (3.95ns)   --->   "%traceSquare_2 = mul i32 %trace_2, i32 %trace_2" [harris.cpp:334]   --->   Operation 163 'mul' 'traceSquare_2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/5] (3.95ns)   --->   "%det1_2 = mul i32 %tmp_37_i, i32 %tmp_31_i7" [harris.cpp:335]   --->   Operation 164 'mul' 'det1_2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/5] (3.95ns)   --->   "%det2_2 = mul i32 %tmp_43_i, i32 %tmp_43_i" [harris.cpp:336]   --->   Operation 165 'mul' 'det2_2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [2/5] (3.95ns)   --->   "%traceSquare_3 = mul i32 %trace_3, i32 %trace_3" [harris.cpp:334]   --->   Operation 166 'mul' 'traceSquare_3' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/5] (3.95ns)   --->   "%det1_3 = mul i32 %tmp_38_i, i32 %tmp_32_i8" [harris.cpp:335]   --->   Operation 167 'mul' 'det1_3' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/5] (3.95ns)   --->   "%det2_3 = mul i32 %tmp_44_i, i32 %tmp_44_i" [harris.cpp:336]   --->   Operation 168 'mul' 'det2_3' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [2/5] (3.95ns)   --->   "%traceSquare_4 = mul i32 %trace_4, i32 %trace_4" [harris.cpp:334]   --->   Operation 169 'mul' 'traceSquare_4' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/5] (3.95ns)   --->   "%det1_4 = mul i32 %tmp_39_i, i32 %tmp_33_i9" [harris.cpp:335]   --->   Operation 170 'mul' 'det1_4' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/5] (3.95ns)   --->   "%det2_4 = mul i32 %tmp_45_i, i32 %tmp_45_i" [harris.cpp:336]   --->   Operation 171 'mul' 'det2_4' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [2/5] (3.95ns)   --->   "%traceSquare_5 = mul i32 %trace_5, i32 %trace_5" [harris.cpp:334]   --->   Operation 172 'mul' 'traceSquare_5' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/5] (3.95ns)   --->   "%det1_5 = mul i32 %tmp_40_i, i32 %tmp_34_i" [harris.cpp:335]   --->   Operation 173 'mul' 'det1_5' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/5] (3.95ns)   --->   "%det2_5 = mul i32 %tmp_46_i, i32 %tmp_46_i" [harris.cpp:336]   --->   Operation 174 'mul' 'det2_5' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [2/5] (3.95ns)   --->   "%traceSquare_6 = mul i32 %trace_6, i32 %trace_6" [harris.cpp:334]   --->   Operation 175 'mul' 'traceSquare_6' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/5] (3.95ns)   --->   "%det1_6 = mul i32 %tmp_41_i, i32 %tmp_35_i" [harris.cpp:335]   --->   Operation 176 'mul' 'det1_6' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/5] (3.95ns)   --->   "%det2_6 = mul i32 %tmp_47_i, i32 %tmp_47_i" [harris.cpp:336]   --->   Operation 177 'mul' 'det2_6' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [2/5] (3.95ns)   --->   "%traceSquare_7 = mul i32 %trace_7, i32 %trace_7" [harris.cpp:334]   --->   Operation 178 'mul' 'traceSquare_7' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/5] (3.95ns)   --->   "%det1_7 = mul i32 %tmp_42_i, i32 %tmp_36_i" [harris.cpp:335]   --->   Operation 179 'mul' 'det1_7' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/5] (3.95ns)   --->   "%det2_7 = mul i32 %tmp_48_i, i32 %tmp_48_i" [harris.cpp:336]   --->   Operation 180 'mul' 'det2_7' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.95>
ST_8 : Operation 181 [1/5] (3.95ns)   --->   "%traceSquare = mul i32 %trace, i32 %trace" [harris.cpp:334]   --->   Operation 181 'mul' 'traceSquare' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (2.55ns)   --->   "%det = sub i32 %det1, i32 %det2" [harris.cpp:337]   --->   Operation 182 'sub' 'det' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/5] (3.95ns)   --->   "%traceSquare_1 = mul i32 %trace_1, i32 %trace_1" [harris.cpp:334]   --->   Operation 183 'mul' 'traceSquare_1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (2.55ns)   --->   "%det_1 = sub i32 %det1_1, i32 %det2_1" [harris.cpp:337]   --->   Operation 184 'sub' 'det_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/5] (3.95ns)   --->   "%traceSquare_2 = mul i32 %trace_2, i32 %trace_2" [harris.cpp:334]   --->   Operation 185 'mul' 'traceSquare_2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (2.55ns)   --->   "%det_2 = sub i32 %det1_2, i32 %det2_2" [harris.cpp:337]   --->   Operation 186 'sub' 'det_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/5] (3.95ns)   --->   "%traceSquare_3 = mul i32 %trace_3, i32 %trace_3" [harris.cpp:334]   --->   Operation 187 'mul' 'traceSquare_3' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (2.55ns)   --->   "%det_3 = sub i32 %det1_3, i32 %det2_3" [harris.cpp:337]   --->   Operation 188 'sub' 'det_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/5] (3.95ns)   --->   "%traceSquare_4 = mul i32 %trace_4, i32 %trace_4" [harris.cpp:334]   --->   Operation 189 'mul' 'traceSquare_4' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (2.55ns)   --->   "%det_4 = sub i32 %det1_4, i32 %det2_4" [harris.cpp:337]   --->   Operation 190 'sub' 'det_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [1/5] (3.95ns)   --->   "%traceSquare_5 = mul i32 %trace_5, i32 %trace_5" [harris.cpp:334]   --->   Operation 191 'mul' 'traceSquare_5' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 192 [1/1] (2.55ns)   --->   "%det_5 = sub i32 %det1_5, i32 %det2_5" [harris.cpp:337]   --->   Operation 192 'sub' 'det_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [1/5] (3.95ns)   --->   "%traceSquare_6 = mul i32 %trace_6, i32 %trace_6" [harris.cpp:334]   --->   Operation 193 'mul' 'traceSquare_6' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (2.55ns)   --->   "%det_6 = sub i32 %det1_6, i32 %det2_6" [harris.cpp:337]   --->   Operation 194 'sub' 'det_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/5] (3.95ns)   --->   "%traceSquare_7 = mul i32 %trace_7, i32 %trace_7" [harris.cpp:334]   --->   Operation 195 'mul' 'traceSquare_7' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (2.55ns)   --->   "%det_7 = sub i32 %det1_7, i32 %det2_7" [harris.cpp:337]   --->   Operation 196 'sub' 'det_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.95>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i32 %traceSquare"   --->   Operation 197 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [5/5] (3.95ns)   --->   "%r_V = mul i52 %sext_ln1319, i52 %zext_ln325_cast"   --->   Operation 198 'mul' 'r_V' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1319_1 = sext i32 %traceSquare_1"   --->   Operation 199 'sext' 'sext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [5/5] (3.95ns)   --->   "%r_V_1 = mul i52 %sext_ln1319_1, i52 %zext_ln325_cast"   --->   Operation 200 'mul' 'r_V_1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1319_2 = sext i32 %traceSquare_2"   --->   Operation 201 'sext' 'sext_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 202 [5/5] (3.95ns)   --->   "%r_V_2 = mul i52 %sext_ln1319_2, i52 %zext_ln325_cast"   --->   Operation 202 'mul' 'r_V_2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1319_3 = sext i32 %traceSquare_3"   --->   Operation 203 'sext' 'sext_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 204 [5/5] (3.95ns)   --->   "%r_V_3 = mul i52 %sext_ln1319_3, i52 %zext_ln325_cast"   --->   Operation 204 'mul' 'r_V_3' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1319_4 = sext i32 %traceSquare_4"   --->   Operation 205 'sext' 'sext_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [5/5] (3.95ns)   --->   "%r_V_4 = mul i52 %sext_ln1319_4, i52 %zext_ln325_cast"   --->   Operation 206 'mul' 'r_V_4' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1319_5 = sext i32 %traceSquare_5"   --->   Operation 207 'sext' 'sext_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [5/5] (3.95ns)   --->   "%r_V_5 = mul i52 %sext_ln1319_5, i52 %zext_ln325_cast"   --->   Operation 208 'mul' 'r_V_5' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1319_6 = sext i32 %traceSquare_6"   --->   Operation 209 'sext' 'sext_ln1319_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [5/5] (3.95ns)   --->   "%r_V_6 = mul i52 %sext_ln1319_6, i52 %zext_ln325_cast"   --->   Operation 210 'mul' 'r_V_6' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln1319_7 = sext i32 %traceSquare_7"   --->   Operation 211 'sext' 'sext_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [5/5] (3.95ns)   --->   "%r_V_7 = mul i52 %sext_ln1319_7, i52 %zext_ln325_cast"   --->   Operation 212 'mul' 'r_V_7' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.95>
ST_10 : Operation 213 [4/5] (3.95ns)   --->   "%r_V = mul i52 %sext_ln1319, i52 %zext_ln325_cast"   --->   Operation 213 'mul' 'r_V' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [4/5] (3.95ns)   --->   "%r_V_1 = mul i52 %sext_ln1319_1, i52 %zext_ln325_cast"   --->   Operation 214 'mul' 'r_V_1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [4/5] (3.95ns)   --->   "%r_V_2 = mul i52 %sext_ln1319_2, i52 %zext_ln325_cast"   --->   Operation 215 'mul' 'r_V_2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 216 [4/5] (3.95ns)   --->   "%r_V_3 = mul i52 %sext_ln1319_3, i52 %zext_ln325_cast"   --->   Operation 216 'mul' 'r_V_3' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 217 [4/5] (3.95ns)   --->   "%r_V_4 = mul i52 %sext_ln1319_4, i52 %zext_ln325_cast"   --->   Operation 217 'mul' 'r_V_4' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [4/5] (3.95ns)   --->   "%r_V_5 = mul i52 %sext_ln1319_5, i52 %zext_ln325_cast"   --->   Operation 218 'mul' 'r_V_5' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 219 [4/5] (3.95ns)   --->   "%r_V_6 = mul i52 %sext_ln1319_6, i52 %zext_ln325_cast"   --->   Operation 219 'mul' 'r_V_6' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 220 [4/5] (3.95ns)   --->   "%r_V_7 = mul i52 %sext_ln1319_7, i52 %zext_ln325_cast"   --->   Operation 220 'mul' 'r_V_7' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 221 [3/5] (3.95ns)   --->   "%r_V = mul i52 %sext_ln1319, i52 %zext_ln325_cast"   --->   Operation 221 'mul' 'r_V' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [3/5] (3.95ns)   --->   "%r_V_1 = mul i52 %sext_ln1319_1, i52 %zext_ln325_cast"   --->   Operation 222 'mul' 'r_V_1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [3/5] (3.95ns)   --->   "%r_V_2 = mul i52 %sext_ln1319_2, i52 %zext_ln325_cast"   --->   Operation 223 'mul' 'r_V_2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [3/5] (3.95ns)   --->   "%r_V_3 = mul i52 %sext_ln1319_3, i52 %zext_ln325_cast"   --->   Operation 224 'mul' 'r_V_3' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [3/5] (3.95ns)   --->   "%r_V_4 = mul i52 %sext_ln1319_4, i52 %zext_ln325_cast"   --->   Operation 225 'mul' 'r_V_4' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [3/5] (3.95ns)   --->   "%r_V_5 = mul i52 %sext_ln1319_5, i52 %zext_ln325_cast"   --->   Operation 226 'mul' 'r_V_5' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [3/5] (3.95ns)   --->   "%r_V_6 = mul i52 %sext_ln1319_6, i52 %zext_ln325_cast"   --->   Operation 227 'mul' 'r_V_6' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [3/5] (3.95ns)   --->   "%r_V_7 = mul i52 %sext_ln1319_7, i52 %zext_ln325_cast"   --->   Operation 228 'mul' 'r_V_7' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 229 [2/5] (3.95ns)   --->   "%r_V = mul i52 %sext_ln1319, i52 %zext_ln325_cast"   --->   Operation 229 'mul' 'r_V' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 230 [2/5] (3.95ns)   --->   "%r_V_1 = mul i52 %sext_ln1319_1, i52 %zext_ln325_cast"   --->   Operation 230 'mul' 'r_V_1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [2/5] (3.95ns)   --->   "%r_V_2 = mul i52 %sext_ln1319_2, i52 %zext_ln325_cast"   --->   Operation 231 'mul' 'r_V_2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 232 [2/5] (3.95ns)   --->   "%r_V_3 = mul i52 %sext_ln1319_3, i52 %zext_ln325_cast"   --->   Operation 232 'mul' 'r_V_3' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [2/5] (3.95ns)   --->   "%r_V_4 = mul i52 %sext_ln1319_4, i52 %zext_ln325_cast"   --->   Operation 233 'mul' 'r_V_4' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 234 [2/5] (3.95ns)   --->   "%r_V_5 = mul i52 %sext_ln1319_5, i52 %zext_ln325_cast"   --->   Operation 234 'mul' 'r_V_5' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 235 [2/5] (3.95ns)   --->   "%r_V_6 = mul i52 %sext_ln1319_6, i52 %zext_ln325_cast"   --->   Operation 235 'mul' 'r_V_6' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [2/5] (3.95ns)   --->   "%r_V_7 = mul i52 %sext_ln1319_7, i52 %zext_ln325_cast"   --->   Operation 236 'mul' 'r_V_7' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 237 [1/5] (3.95ns)   --->   "%r_V = mul i52 %sext_ln1319, i52 %zext_ln325_cast"   --->   Operation 237 'mul' 'r_V' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 238 [1/5] (3.95ns)   --->   "%r_V_1 = mul i52 %sext_ln1319_1, i52 %zext_ln325_cast"   --->   Operation 238 'mul' 'r_V_1' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 239 [1/5] (3.95ns)   --->   "%r_V_2 = mul i52 %sext_ln1319_2, i52 %zext_ln325_cast"   --->   Operation 239 'mul' 'r_V_2' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 240 [1/5] (3.95ns)   --->   "%r_V_3 = mul i52 %sext_ln1319_3, i52 %zext_ln325_cast"   --->   Operation 240 'mul' 'r_V_3' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [1/5] (3.95ns)   --->   "%r_V_4 = mul i52 %sext_ln1319_4, i52 %zext_ln325_cast"   --->   Operation 241 'mul' 'r_V_4' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 242 [1/5] (3.95ns)   --->   "%r_V_5 = mul i52 %sext_ln1319_5, i52 %zext_ln325_cast"   --->   Operation 242 'mul' 'r_V_5' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 243 [1/5] (3.95ns)   --->   "%r_V_6 = mul i52 %sext_ln1319_6, i52 %zext_ln325_cast"   --->   Operation 243 'mul' 'r_V_6' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 244 [1/5] (3.95ns)   --->   "%r_V_7 = mul i52 %sext_ln1319_7, i52 %zext_ln325_cast"   --->   Operation 244 'mul' 'r_V_7' <Predicate = true> <Delay = 3.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.21>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %det, i20 0"   --->   Operation 245 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 246 [1/1] (3.21ns)   --->   "%ret_V = sub i52 %lhs_1, i52 %r_V"   --->   Operation 246 'sub' 'ret_V' <Predicate = true> <Delay = 3.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%p_Val2_s = partselect i39 @_ssdm_op_PartSelect.i39.i52.i32.i32, i52 %ret_V, i32 13, i32 51"   --->   Operation 247 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%ret_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V, i32 20, i32 51"   --->   Operation 248 'partselect' 'ret_V_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %det_1, i20 0"   --->   Operation 249 'bitconcatenate' 'lhs_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (3.21ns)   --->   "%ret_V_2 = sub i52 %lhs_3, i52 %r_V_1"   --->   Operation 250 'sub' 'ret_V_2' <Predicate = true> <Delay = 3.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%p_Val2_1 = partselect i39 @_ssdm_op_PartSelect.i39.i52.i32.i32, i52 %ret_V_2, i32 13, i32 51"   --->   Operation 251 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%ret_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V_2, i32 20, i32 51"   --->   Operation 252 'partselect' 'ret_V_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%lhs_5 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %det_2, i20 0"   --->   Operation 253 'bitconcatenate' 'lhs_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 254 [1/1] (3.21ns)   --->   "%ret_V_4 = sub i52 %lhs_5, i52 %r_V_2"   --->   Operation 254 'sub' 'ret_V_4' <Predicate = true> <Delay = 3.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 255 [1/1] (0.00ns)   --->   "%p_Val2_2 = partselect i39 @_ssdm_op_PartSelect.i39.i52.i32.i32, i52 %ret_V_4, i32 13, i32 51"   --->   Operation 255 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 256 [1/1] (0.00ns)   --->   "%ret_V_5 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V_4, i32 20, i32 51"   --->   Operation 256 'partselect' 'ret_V_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 257 [1/1] (0.00ns)   --->   "%lhs_7 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %det_3, i20 0"   --->   Operation 257 'bitconcatenate' 'lhs_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 258 [1/1] (3.21ns)   --->   "%ret_V_6 = sub i52 %lhs_7, i52 %r_V_3"   --->   Operation 258 'sub' 'ret_V_6' <Predicate = true> <Delay = 3.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%p_Val2_3 = partselect i39 @_ssdm_op_PartSelect.i39.i52.i32.i32, i52 %ret_V_6, i32 13, i32 51"   --->   Operation 259 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%ret_V_7 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V_6, i32 20, i32 51"   --->   Operation 260 'partselect' 'ret_V_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%lhs_9 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %det_4, i20 0"   --->   Operation 261 'bitconcatenate' 'lhs_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (3.21ns)   --->   "%ret_V_8 = sub i52 %lhs_9, i52 %r_V_4"   --->   Operation 262 'sub' 'ret_V_8' <Predicate = true> <Delay = 3.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%p_Val2_4 = partselect i39 @_ssdm_op_PartSelect.i39.i52.i32.i32, i52 %ret_V_8, i32 13, i32 51"   --->   Operation 263 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%ret_V_9 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V_8, i32 20, i32 51"   --->   Operation 264 'partselect' 'ret_V_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%lhs_11 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %det_5, i20 0"   --->   Operation 265 'bitconcatenate' 'lhs_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 266 [1/1] (3.21ns)   --->   "%ret_V_10 = sub i52 %lhs_11, i52 %r_V_5"   --->   Operation 266 'sub' 'ret_V_10' <Predicate = true> <Delay = 3.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 267 [1/1] (0.00ns)   --->   "%p_Val2_5 = partselect i39 @_ssdm_op_PartSelect.i39.i52.i32.i32, i52 %ret_V_10, i32 13, i32 51"   --->   Operation 267 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%ret_V_11 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V_10, i32 20, i32 51"   --->   Operation 268 'partselect' 'ret_V_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%lhs_13 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %det_6, i20 0"   --->   Operation 269 'bitconcatenate' 'lhs_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (3.21ns)   --->   "%ret_V_12 = sub i52 %lhs_13, i52 %r_V_6"   --->   Operation 270 'sub' 'ret_V_12' <Predicate = true> <Delay = 3.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%p_Val2_6 = partselect i39 @_ssdm_op_PartSelect.i39.i52.i32.i32, i52 %ret_V_12, i32 13, i32 51"   --->   Operation 271 'partselect' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%ret_V_13 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V_12, i32 20, i32 51"   --->   Operation 272 'partselect' 'ret_V_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%lhs_15 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %det_7, i20 0"   --->   Operation 273 'bitconcatenate' 'lhs_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 274 [1/1] (3.21ns)   --->   "%ret_V_14 = sub i52 %lhs_15, i52 %r_V_7"   --->   Operation 274 'sub' 'ret_V_14' <Predicate = true> <Delay = 3.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 275 [1/1] (0.00ns)   --->   "%p_Val2_7 = partselect i39 @_ssdm_op_PartSelect.i39.i52.i32.i32, i52 %ret_V_14, i32 13, i32 51"   --->   Operation 275 'partselect' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 276 [1/1] (0.00ns)   --->   "%ret_V_15 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V_14, i32 20, i32 51"   --->   Operation 276 'partselect' 'ret_V_15' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 3.22>
ST_15 : Operation 277 [1/1] (2.52ns)   --->   "%icmp_ln1695 = icmp_sgt  i39 %p_Val2_s, i39 56576"   --->   Operation 277 'icmp' 'icmp_ln1695' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 278 [1/1] (0.69ns)   --->   "%res_var = select i1 %icmp_ln1695, i32 %ret_V_1, i32 0"   --->   Operation 278 'select' 'res_var' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 279 [1/1] (2.52ns)   --->   "%icmp_ln1695_1 = icmp_sgt  i39 %p_Val2_1, i39 56576"   --->   Operation 279 'icmp' 'icmp_ln1695_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 280 [1/1] (0.69ns)   --->   "%res_var_1 = select i1 %icmp_ln1695_1, i32 %ret_V_3, i32 0"   --->   Operation 280 'select' 'res_var_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 281 [1/1] (2.52ns)   --->   "%icmp_ln1695_2 = icmp_sgt  i39 %p_Val2_2, i39 56576"   --->   Operation 281 'icmp' 'icmp_ln1695_2' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 282 [1/1] (0.69ns)   --->   "%select_ln1695 = select i1 %icmp_ln1695_2, i32 %ret_V_5, i32 0"   --->   Operation 282 'select' 'select_ln1695' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 283 [1/1] (2.52ns)   --->   "%icmp_ln1695_3 = icmp_sgt  i39 %p_Val2_3, i39 56576"   --->   Operation 283 'icmp' 'icmp_ln1695_3' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 284 [1/1] (0.69ns)   --->   "%select_ln1695_1 = select i1 %icmp_ln1695_3, i32 %ret_V_7, i32 0"   --->   Operation 284 'select' 'select_ln1695_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 285 [1/1] (2.52ns)   --->   "%icmp_ln1695_4 = icmp_sgt  i39 %p_Val2_4, i39 56576"   --->   Operation 285 'icmp' 'icmp_ln1695_4' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 286 [1/1] (0.69ns)   --->   "%select_ln1695_2 = select i1 %icmp_ln1695_4, i32 %ret_V_9, i32 0"   --->   Operation 286 'select' 'select_ln1695_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 287 [1/1] (2.52ns)   --->   "%icmp_ln1695_5 = icmp_sgt  i39 %p_Val2_5, i39 56576"   --->   Operation 287 'icmp' 'icmp_ln1695_5' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 288 [1/1] (0.69ns)   --->   "%select_ln1695_3 = select i1 %icmp_ln1695_5, i32 %ret_V_11, i32 0"   --->   Operation 288 'select' 'select_ln1695_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 289 [1/1] (2.52ns)   --->   "%icmp_ln1695_6 = icmp_sgt  i39 %p_Val2_6, i39 56576"   --->   Operation 289 'icmp' 'icmp_ln1695_6' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 290 [1/1] (0.69ns)   --->   "%select_ln1695_4 = select i1 %icmp_ln1695_6, i32 %ret_V_13, i32 0"   --->   Operation 290 'select' 'select_ln1695_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 291 [1/1] (2.52ns)   --->   "%icmp_ln1695_7 = icmp_sgt  i39 %p_Val2_7, i39 56576"   --->   Operation 291 'icmp' 'icmp_ln1695_7' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 292 [1/1] (0.69ns)   --->   "%select_ln1695_5 = select i1 %icmp_ln1695_7, i32 %ret_V_15, i32 0"   --->   Operation 292 'select' 'select_ln1695_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 300 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 300 'ret' 'ret_ln0' <Predicate = (icmp_ln325)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.19>
ST_16 : Operation 293 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_325_1_VITIS_LOOP_326_2_str"   --->   Operation 293 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 294 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2142, i64 2142, i64 2142"   --->   Operation 294 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 295 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 295 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 296 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 296 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 297 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %select_ln1695_5, i32 %select_ln1695_4, i32 %select_ln1695_3, i32 %select_ln1695_2, i32 %select_ln1695_1, i32 %select_ln1695, i32 %res_var_1, i32 %res_var" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 297 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 298 [1/1] (2.19ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %RStream, i256 %p_0" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 298 'write' 'write_ln174' <Predicate = true> <Delay = 2.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_16 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln326 = br void %for.body10.i" [harris.cpp:326]   --->   Operation 299 'br' 'br_ln326' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6ns, clock uncertainty: 1.62ns.

 <State 1>: 3.58ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [6]  (0 ns)
	'load' operation ('indvar_flatten_load', harris.cpp:325) on local variable 'indvar_flatten' [16]  (0 ns)
	'add' operation ('add_ln325', harris.cpp:325) [19]  (1.55 ns)
	'store' operation ('store_ln326', harris.cpp:326) of variable 'add_ln325', harris.cpp:325 on local variable 'indvar_flatten' [159]  (1.59 ns)
	blocking operation 0.443 ns on control path)

 <State 2>: 2.19ns
The critical path consists of the following:
	fifo read operation ('tmp', E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'SxxStream' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [26]  (2.19 ns)

 <State 3>: 3.95ns
The critical path consists of the following:
	'mul' operation ('det1', harris.cpp:335) [55]  (3.95 ns)

 <State 4>: 3.95ns
The critical path consists of the following:
	'mul' operation ('traceSquare', harris.cpp:334) [54]  (3.95 ns)

 <State 5>: 3.95ns
The critical path consists of the following:
	'mul' operation ('traceSquare', harris.cpp:334) [54]  (3.95 ns)

 <State 6>: 3.95ns
The critical path consists of the following:
	'mul' operation ('traceSquare', harris.cpp:334) [54]  (3.95 ns)

 <State 7>: 3.95ns
The critical path consists of the following:
	'mul' operation ('traceSquare', harris.cpp:334) [54]  (3.95 ns)

 <State 8>: 3.95ns
The critical path consists of the following:
	'mul' operation ('traceSquare', harris.cpp:334) [54]  (3.95 ns)

 <State 9>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r.V') [59]  (3.95 ns)

 <State 10>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r.V') [59]  (3.95 ns)

 <State 11>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r.V') [59]  (3.95 ns)

 <State 12>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r.V') [59]  (3.95 ns)

 <State 13>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r.V') [59]  (3.95 ns)

 <State 14>: 3.21ns
The critical path consists of the following:
	'sub' operation ('ret.V') [61]  (3.21 ns)

 <State 15>: 3.22ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1695') [63]  (2.53 ns)
	'select' operation ('res.var') [65]  (0.698 ns)

 <State 16>: 2.19ns
The critical path consists of the following:
	fifo write operation ('write_ln174', E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'RStream' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [158]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
