{"Source Block": ["oh/src/mio/hdl/mrx_io.v@38:48@HdlIdDef", "   reg \t\t       io_access;\n   wire [2*NMIO-1:0]   ddr_data;\n   reg [2*NMIO-1:0]    sdr_data;\n   reg \t\t       byte0_sel;\n   wire \t       io_nreset;\n   wire \t       rx_frame;\n   \n   \n   //########################################\n   //# CLOCK, RESET\n   //########################################\n"], "Clone Blocks": [["oh/src/mio/hdl/mrx_io.v@34:44", "   //# BODY\n   //#####################################################################\n\n   //regs\n   reg \t\t       io_access;\n   wire [2*NMIO-1:0]   ddr_data;\n   reg [2*NMIO-1:0]    sdr_data;\n   reg \t\t       byte0_sel;\n   wire \t       io_nreset;\n   wire \t       rx_frame;\n   \n"], ["oh/src/mio/hdl/mrx_io.v@37:47", "   //regs\n   reg \t\t       io_access;\n   wire [2*NMIO-1:0]   ddr_data;\n   reg [2*NMIO-1:0]    sdr_data;\n   reg \t\t       byte0_sel;\n   wire \t       io_nreset;\n   wire \t       rx_frame;\n   \n   \n   //########################################\n   //# CLOCK, RESET\n"], ["oh/src/mio/hdl/mrx_io.v@35:45", "   //#####################################################################\n\n   //regs\n   reg \t\t       io_access;\n   wire [2*NMIO-1:0]   ddr_data;\n   reg [2*NMIO-1:0]    sdr_data;\n   reg \t\t       byte0_sel;\n   wire \t       io_nreset;\n   wire \t       rx_frame;\n   \n   \n"], ["oh/src/mio/hdl/mrx_io.v@36:46", "\n   //regs\n   reg \t\t       io_access;\n   wire [2*NMIO-1:0]   ddr_data;\n   reg [2*NMIO-1:0]    sdr_data;\n   reg \t\t       byte0_sel;\n   wire \t       io_nreset;\n   wire \t       rx_frame;\n   \n   \n   //########################################\n"]], "Diff Content": {"Delete": [[43, "   wire \t       rx_frame;\n"]], "Add": [[43, "   wire [IOW-1:0]    ddr_data;\n"], [43, "   wire \t     io_nreset;\n"], [43, "   wire [63:0] \t     io_data;\n"], [43, "   wire [63:0] \t     mux_data;\n"], [43, "   wire [7:0] \t     data_select;\n"], [43, "   wire [7:0] \t     valid_input;\n"], [43, "   wire [7:0] \t     valid_next;   \n"], [43, "   wire [IOW/2-1:0]  ddr_even;\n"], [43, "   wire [IOW/2-1:0]  ddr_odd;   \n"], [43, "   wire \t     io_frame;\n"], [43, "   wire \t     dmode8;\n"], [43, "   wire \t     dmode16;\n"], [43, "   wire \t     dmode32;\n"], [43, "   wire \t     dmode64;\n"], [43, "   wire \t     reload;\n"], [43, "   wire \t     transfer_done;\n"], [43, "   wire \t     transfer_active;\n"], [43, "   reg [63:0] \t     shiftreg;\n"], [43, "   reg [IOW-1:0]     sdr_data;\n"], [43, "   reg [1:0] \t     rx_access_reg;\n"]]}}