

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_2'
================================================================
* Date:           Sat Dec 28 18:44:04 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        6.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  9537|  9537|  9537|  9537|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  9536|  9536|      1192|          -|          -|     8|    no    |
        | + Loop 1.1  |  1187|  1187|        15|          3|          1|   392|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    369|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     664|    158|    -|
|Memory           |        0|      -|      13|      2|    -|
|Multiplexer      |        -|      -|       -|    179|    -|
|Register         |        0|      -|     700|    160|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|    1377|    868|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |network_add_22s_22ns_22_2_1_U103  |network_add_22s_22ns_22_2_1  |        0|      0|  153|   37|    0|
    |network_mux_646_16_6_1_U102       |network_mux_646_16_6_1       |        0|      0|  511|  121|    0|
    +----------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |Total                             |                             |        0|      0|  664|  158|    0|
    +----------------------------------+-----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------------------------+--------------------------------------+--------------+
    |                  Instance                 |                Module                |  Expression  |
    +-------------------------------------------+--------------------------------------+--------------+
    |network_mac_muladd_4ns_7ns_7s_10_1_1_U104  |network_mac_muladd_4ns_7ns_7s_10_1_1  | i0 + i1 * i2 |
    |network_mul_mul_16s_16s_32_1_1_U105        |network_mul_mul_16s_16s_32_1_1        |    i0 * i1   |
    +-------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_2_b_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_2_b_s  |        0|  13|   2|    0|     8|   13|     1|          104|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        0|  13|   2|    0|     8|   13|     1|          104|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln19_fu_334_p2       |     +    |      0|  0|  15|           9|           6|
    |add_ln20_fu_432_p2       |     +    |      0|  0|  15|           9|           1|
    |add_ln21_fu_417_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln29_6_fu_525_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln29_7_fu_517_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln29_fu_427_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln34_1_fu_705_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln34_fu_687_p2       |     +    |      0|  0|  15|           9|           9|
    |in_d_fu_530_p2           |     +    |      0|  0|  13|           4|           1|
    |out_d_fu_346_p2          |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_399_p2          |     +    |      0|  0|  12|           3|           1|
    |out_w_fu_486_p2          |     +    |      0|  0|  12|           3|           1|
    |sub_ln29_3_fu_459_p2     |     -    |      0|  0|  15|           7|           7|
    |sub_ln29_fu_387_p2       |     -    |      0|  0|  15|           7|           7|
    |and_ln29_fu_470_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln34_fu_779_p2       |    and   |      0|  0|  16|          16|          16|
    |icmp_ln19_fu_340_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln20_fu_393_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln21_fu_405_p2      |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln24_3_fu_682_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln24_fu_411_p2      |   icmp   |      0|  0|  11|           4|           5|
    |or_ln24_fu_491_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln20_fu_475_p3    |  select  |      0|  0|   3|           1|           3|
    |select_ln21_fu_503_p3    |  select  |      0|  0|   7|           1|           1|
    |select_ln24_6_fu_495_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln24_7_fu_509_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln24_8_fu_543_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln24_fu_725_p3    |  select  |      0|  0|  22|           1|          22|
    |select_ln29_6_fu_719_p3  |  select  |      0|  0|  22|           1|          22|
    |select_ln29_7_fu_481_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln29_8_fu_535_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln29_fu_438_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln33_fu_771_p3    |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln29_fu_465_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln33_fu_765_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 369|         152|         194|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_phi_mux_buffer_0_phi_fu_327_p4          |   9|          2|   22|         44|
    |ap_phi_mux_in_d_0_phi_fu_305_p4            |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten20_phi_fu_270_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_294_p4    |   9|          2|    7|         14|
    |ap_phi_mux_out_h_0_phi_fu_282_p4           |   9|          2|    3|          6|
    |ap_phi_mux_out_w_0_phi_fu_317_p4           |   9|          2|    3|          6|
    |buffer_0_reg_324                           |   9|          2|   22|         44|
    |in_d_0_reg_301                             |   9|          2|    4|          8|
    |indvar_flatten20_reg_266                   |   9|          2|    9|         18|
    |indvar_flatten_reg_290                     |   9|          2|    7|         14|
    |out_d_0_reg_243                            |   9|          2|    4|          8|
    |out_h_0_reg_278                            |   9|          2|    3|          6|
    |out_w_0_reg_313                            |   9|          2|    3|          6|
    |phi_mul_reg_254                            |   9|          2|    9|         18|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 179|         39|  111|        229|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_2_b_3_reg_830  |  13|   0|   13|          0|
    |add_ln19_reg_807               |   9|   0|    9|          0|
    |add_ln20_reg_891               |   9|   0|    9|          0|
    |add_ln21_reg_881               |   7|   0|    7|          0|
    |add_ln29_1_reg_981             |  10|   0|   10|          0|
    |add_ln29_6_reg_956             |   6|   0|    6|          0|
    |add_ln29_7_reg_951             |   7|   0|    7|          0|
    |add_ln29_reg_886               |   7|   0|    7|          0|
    |add_ln34_1_reg_986             |  10|   0|   10|          0|
    |add_ln34_reg_976               |   9|   0|    9|          0|
    |and_ln29_reg_908               |   1|   0|    1|          0|
    |and_ln34_reg_1028              |  16|   0|   16|          0|
    |ap_CS_fsm                      |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |buffer_0_reg_324               |  22|   0|   22|          0|
    |buffer_reg_1021                |  22|   0|   22|          0|
    |icmp_ln20_reg_853              |   1|   0|    1|          0|
    |icmp_ln21_reg_864              |   1|   0|    1|          0|
    |icmp_ln24_3_reg_972            |   1|   0|    1|          0|
    |icmp_ln24_reg_876              |   1|   0|    1|          0|
    |in_d_0_reg_301                 |   4|   0|    4|          0|
    |in_d_reg_961                   |   4|   0|    4|          0|
    |indvar_flatten20_reg_266       |   9|   0|    9|          0|
    |indvar_flatten_reg_290         |   7|   0|    7|          0|
    |input_load_reg_996             |  16|   0|   16|          0|
    |merge_i_reg_1001               |  16|   0|   16|          0|
    |mul_ln29_2_reg_1011            |  32|   0|   32|          0|
    |out_d_0_reg_243                |   4|   0|    4|          0|
    |out_d_reg_815                  |   4|   0|    4|          0|
    |out_h_0_reg_278                |   3|   0|    3|          0|
    |out_h_reg_857                  |   3|   0|    3|          0|
    |out_w_0_reg_313                |   3|   0|    3|          0|
    |out_w_reg_927                  |   3|   0|    3|          0|
    |phi_mul_reg_254                |   9|   0|    9|          0|
    |select_ln20_reg_916            |   3|   0|    3|          0|
    |select_ln21_reg_940            |   7|   0|    7|          0|
    |select_ln24_6_reg_933          |   4|   0|    4|          0|
    |select_ln24_7_reg_945          |   3|   0|    3|          0|
    |select_ln24_8_reg_967          |   7|   0|    7|          0|
    |select_ln24_reg_1006           |  22|   0|   22|          0|
    |select_ln29_7_reg_921          |   7|   0|    7|          0|
    |select_ln29_reg_896            |   3|   0|    3|          0|
    |sext_ln29_reg_835              |  22|   0|   22|          0|
    |shl_ln_reg_842                 |   3|   0|    6|          3|
    |sub_ln29_3_reg_902             |   7|   0|    7|          0|
    |sub_ln29_reg_847               |   7|   0|    7|          0|
    |trunc_ln29_reg_825             |   3|   0|    3|          0|
    |add_ln34_1_reg_986             |  64|  32|   10|          0|
    |and_ln29_reg_908               |  64|  32|    1|          0|
    |icmp_ln20_reg_853              |  64|  32|    1|          0|
    |icmp_ln21_reg_864              |  64|  32|    1|          0|
    |icmp_ln24_3_reg_972            |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 700| 160|  397|          3|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

