
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000060  00800100  000018a6  0000191a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000018a6  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000a5  00800160  00001906  0000197a  2**0
                  ALLOC
  3 .debug_aranges 000000a0  00000000  00000000  0000197a  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000002b1  00000000  00000000  00001a1a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001385  00000000  00000000  00001ccb  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000007b3  00000000  00000000  00003050  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000ef7  00000000  00000000  00003803  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000220  00000000  00000000  000046fc  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000427  00000000  00000000  0000491c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000363  00000000  00000000  00004d43  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000090  00000000  00000000  000050a6  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 c5 00 	jmp	0x18a	; 0x18a <__ctors_end>
       4:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
       8:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
       c:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
      10:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
      14:	0c 94 5b 05 	jmp	0xab6	; 0xab6 <__vector_5>
      18:	0c 94 88 04 	jmp	0x910	; 0x910 <__vector_6>
      1c:	0c 94 94 04 	jmp	0x928	; 0x928 <__vector_7>
      20:	0c 94 a7 04 	jmp	0x94e	; 0x94e <__vector_8>
      24:	0c 94 79 04 	jmp	0x8f2	; 0x8f2 <__vector_9>
      28:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
      2c:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
      30:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
      34:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
      38:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
      3c:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
      40:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
      44:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
      48:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
      4c:	0c 94 6f 02 	jmp	0x4de	; 0x4de <__vector_19>
      50:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
      54:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>
      58:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__bad_interrupt>

0000005c <__c.1610>:
      5c:	0a 49 6e 76 61 6c 69 64 20 4d 6f 64 65 2e 0a 00     .Invalid Mode...

0000006c <__c.1607>:
      6c:	50 49 4e 45 20 3a 20 00                             PINE : .

00000074 <__c.1605>:
      74:	50 49 4e 42 20 3a 20 00                             PINB : .

0000007c <__c.1603>:
      7c:	50 4f 52 54 44 3a 20 00                             PORTD: .

00000084 <__c.1601>:
      84:	50 4f 52 54 42 3a 20 00                             PORTB: .

0000008c <__c.1599>:
      8c:	20 20 20 20 20 20 20 37 36 35 34 33 32 31 30 0a            76543210.
	...

0000009d <__c.1594>:
      9d:	57 68 61 74 20 28 5b 54 5d 65 73 74 2f 5b 46 5d     What ([T]est/[F]
      ad:	6f 6c 6c 6f 77 29 3a 20 00                          ollow): .

000000b6 <__c.1577>:
      b6:	3a 20 49 6e 69 74 3a 20 44 6f 6e 65 0a 0a 00        : Init: Done...

000000c5 <__c.1599>:
      c5:	20 20 5b 64 6f 6e 65 5d 0a 00                         [done]..

000000cf <__c.1597>:
      cf:	0a 61 64 63 3a 20 73 65 74 75 70 20 63 6f 6e 76     .adc: setup conv
      df:	65 72 74 69 6f 6e 73 2e 2e 2e 20 00                 ertions... .

000000eb <__c.1595>:
      eb:	61 64 63 3a 20 69 6e 69 74 2e 2e 2e 00              adc: init....

000000f8 <__c.1545>:
      f8:	75 73 61 72 74 3a 20 69 6e 69 74 20 75 73 61 72     usart: init usar
     108:	74 30 2e 2e 2e 20 5b 64 6f 6e 65 5d 0a 00           t0... [done]..

00000116 <__c.1625>:
     116:	74 69 6d 65 72 73 3a 20 69 6e 69 74 20 20 20 20     timers: init    
     126:	20 09 5b 64 6f 6e 65 5d 00                           .[done].

0000012f <__c.1623>:
     12f:	74 69 6d 65 72 73 3a 20 69 6e 69 74 2e 2e 2e 00     timers: init....

0000013f <__c.1554>:
     13f:	09 5b 64 6f 6e 65 5d 0a 00                          .[done]..

00000148 <__c.1547>:
     148:	74 69 6d 65 72 3a 20 74 69 6d 65 72 31 20 69 6e     timer: timer1 in
     158:	69 74 2e 2e 2e 00                                   it....

0000015e <__c.1502>:
     15e:	09 5b 64 6f 6e 65 5d 0a 00                          .[done]..

00000167 <__c.1494>:
     167:	74 69 6d 65 72 3a 20 74 69 6d 65 72 32 20 69 6e     timer: timer2 in
     177:	69 74 2e 2e 2e 00                                   it....

0000017d <__c.1957>:
     17d:	63 64 69 6e 6f 70 73 75 78 58 5b 00 00              cdinopsuxX[..

0000018a <__ctors_end>:
     18a:	11 24       	eor	r1, r1
     18c:	1f be       	out	0x3f, r1	; 63
     18e:	cf ef       	ldi	r28, 0xFF	; 255
     190:	d4 e0       	ldi	r29, 0x04	; 4
     192:	de bf       	out	0x3e, r29	; 62
     194:	cd bf       	out	0x3d, r28	; 61

00000196 <__do_copy_data>:
     196:	11 e0       	ldi	r17, 0x01	; 1
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b1 e0       	ldi	r27, 0x01	; 1
     19c:	e6 ea       	ldi	r30, 0xA6	; 166
     19e:	f8 e1       	ldi	r31, 0x18	; 24
     1a0:	02 c0       	rjmp	.+4      	; 0x1a6 <.do_copy_data_start>

000001a2 <.do_copy_data_loop>:
     1a2:	05 90       	lpm	r0, Z+
     1a4:	0d 92       	st	X+, r0

000001a6 <.do_copy_data_start>:
     1a6:	a0 36       	cpi	r26, 0x60	; 96
     1a8:	b1 07       	cpc	r27, r17
     1aa:	d9 f7       	brne	.-10     	; 0x1a2 <.do_copy_data_loop>

000001ac <__do_clear_bss>:
     1ac:	12 e0       	ldi	r17, 0x02	; 2
     1ae:	a0 e6       	ldi	r26, 0x60	; 96
     1b0:	b1 e0       	ldi	r27, 0x01	; 1
     1b2:	01 c0       	rjmp	.+2      	; 0x1b6 <.do_clear_bss_start>

000001b4 <.do_clear_bss_loop>:
     1b4:	1d 92       	st	X+, r1

000001b6 <.do_clear_bss_start>:
     1b6:	a5 30       	cpi	r26, 0x05	; 5
     1b8:	b1 07       	cpc	r27, r17
     1ba:	e1 f7       	brne	.-8      	; 0x1b4 <.do_clear_bss_loop>
     1bc:	0e 94 58 01 	call	0x2b0	; 0x2b0 <main>
     1c0:	0c 94 51 0c 	jmp	0x18a2	; 0x18a2 <_exit>

000001c4 <__bad_interrupt>:
     1c4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001c8 <clock_init>:
#include <avr/io.h>
#include <avr/interrupt.h>
#include <util/delay.h>
#include <avr/pgmspace.h>

void clock_init(void) {
     1c8:	80 e0       	ldi	r24, 0x00	; 0
     1ca:	90 e0       	ldi	r25, 0x00	; 0
     1cc:	20 e8       	ldi	r18, 0x80	; 128
     1ce:	0f b6       	in	r0, 0x3f	; 63
     1d0:	f8 94       	cli
     1d2:	20 93 61 00 	sts	0x0061, r18
     1d6:	80 93 61 00 	sts	0x0061, r24
     1da:	0f be       	out	0x3f, r0	; 63
	#else
		#error "F_CPU Unrecognized"
	#endif
	
	//OSCAL set by the bootloader.
}
     1dc:	08 95       	ret

000001de <joy_init>:

void joy_init(void) {
     1de:	84 b1       	in	r24, 0x04	; 4
     1e0:	8f 72       	andi	r24, 0x2F	; 47
     1e2:	84 b9       	out	0x04, r24	; 4
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
     1e4:	8d b1       	in	r24, 0x0d	; 13
     1e6:	83 7f       	andi	r24, 0xF3	; 243
     1e8:	8d b9       	out	0x0d, r24	; 13
	//LEFT	= PINX&(1<<Z)
	//RIGHT = PINX&(1<<Z)
	//UP	= PINX&(1<<Z) = reset
	//IN	= PINX&(1<<Z) = reset
	
}
     1ea:	08 95       	ret

000001ec <print_bin>:

void  print_bin(uint8_t inp) {
     1ec:	ef 92       	push	r14
     1ee:	ff 92       	push	r15
     1f0:	0f 93       	push	r16
     1f2:	1f 93       	push	r17
     1f4:	cf 93       	push	r28
     1f6:	df 93       	push	r29
     1f8:	c7 e0       	ldi	r28, 0x07	; 7
     1fa:	d0 e0       	ldi	r29, 0x00	; 0
	for(int8_t j=7; j>=0; --j) {
	   	printf("%c",((inp&(1<<j))>>j)+'0');
     1fc:	91 e0       	ldi	r25, 0x01	; 1
     1fe:	e9 2e       	mov	r14, r25
     200:	f1 2c       	mov	r15, r1
     202:	08 2f       	mov	r16, r24
     204:	10 e0       	ldi	r17, 0x00	; 0
     206:	c7 01       	movw	r24, r14
     208:	0c 2e       	mov	r0, r28
     20a:	02 c0       	rjmp	.+4      	; 0x210 <print_bin+0x24>
     20c:	88 0f       	add	r24, r24
     20e:	99 1f       	adc	r25, r25
     210:	0a 94       	dec	r0
     212:	e2 f7       	brpl	.-8      	; 0x20c <print_bin+0x20>
     214:	80 23       	and	r24, r16
     216:	91 23       	and	r25, r17
     218:	0c 2e       	mov	r0, r28
     21a:	02 c0       	rjmp	.+4      	; 0x220 <print_bin+0x34>
     21c:	95 95       	asr	r25
     21e:	87 95       	ror	r24
     220:	0a 94       	dec	r0
     222:	e2 f7       	brpl	.-8      	; 0x21c <print_bin+0x30>
     224:	c0 96       	adiw	r24, 0x30	; 48
     226:	0e 94 78 06 	call	0xcf0	; 0xcf0 <putchar>
     22a:	21 97       	sbiw	r28, 0x01	; 1
	//IN	= PINX&(1<<Z) = reset
	
}

void  print_bin(uint8_t inp) {
	for(int8_t j=7; j>=0; --j) {
     22c:	8f ef       	ldi	r24, 0xFF	; 255
     22e:	cf 3f       	cpi	r28, 0xFF	; 255
     230:	d8 07       	cpc	r29, r24
     232:	49 f7       	brne	.-46     	; 0x206 <print_bin+0x1a>
	   	printf("%c",((inp&(1<<j))>>j)+'0');
	}
}
     234:	df 91       	pop	r29
     236:	cf 91       	pop	r28
     238:	1f 91       	pop	r17
     23a:	0f 91       	pop	r16
     23c:	ff 90       	pop	r15
     23e:	ef 90       	pop	r14
     240:	08 95       	ret

00000242 <init>:

void init(void) {
     242:	f8 94       	cli
	cli();
	PCMSK1&=(uint8_t)~(1<<PCINT15);
     244:	ec e6       	ldi	r30, 0x6C	; 108
     246:	f0 e0       	ldi	r31, 0x00	; 0
     248:	80 81       	ld	r24, Z
     24a:	8f 77       	andi	r24, 0x7F	; 127
     24c:	80 83       	st	Z, r24
	power_lcd_disable();
     24e:	e4 e6       	ldi	r30, 0x64	; 100
     250:	f0 e0       	ldi	r31, 0x00	; 0
     252:	80 81       	ld	r24, Z
     254:	80 61       	ori	r24, 0x10	; 16
     256:	80 83       	st	Z, r24
	power_spi_disable();
     258:	80 81       	ld	r24, Z
     25a:	84 60       	ori	r24, 0x04	; 4
     25c:	80 83       	st	Z, r24
	#elif F_CPU == 2000000
		clock_prescale_set(clock_div_4);	
	#elif F_CPU == 4000000
		clock_prescale_set(clock_div_2);	
	#elif F_CPU == 8000000
		clock_prescale_set(clock_div_1);	
     25e:	80 e0       	ldi	r24, 0x00	; 0
     260:	90 e0       	ldi	r25, 0x00	; 0
     262:	20 e8       	ldi	r18, 0x80	; 128
     264:	0f b6       	in	r0, 0x3f	; 63
     266:	f8 94       	cli
     268:	20 93 61 00 	sts	0x0061, r18
     26c:	80 93 61 00 	sts	0x0061, r24
     270:	0f be       	out	0x3f, r0	; 63
	cli();
	PCMSK1&=(uint8_t)~(1<<PCINT15);
	power_lcd_disable();
	power_spi_disable();
	clock_init();
	usart_init();
     272:	0e 94 50 04 	call	0x8a0	; 0x8a0 <usart_init>
	
	//OSCAL set by the bootloader.
}

void joy_init(void) {
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
     276:	84 b1       	in	r24, 0x04	; 4
     278:	8f 72       	andi	r24, 0x2F	; 47
     27a:	84 b9       	out	0x04, r24	; 4
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
     27c:	8d b1       	in	r24, 0x0d	; 13
     27e:	83 7f       	andi	r24, 0xF3	; 243
     280:	8d b9       	out	0x0d, r24	; 13
	power_lcd_disable();
	power_spi_disable();
	clock_init();
	usart_init();
	joy_init();
	adc_init();
     282:	0e 94 be 02 	call	0x57c	; 0x57c <adc_init>
	timers_init();
     286:	0e 94 46 05 	call	0xa8c	; 0xa8c <timers_init>
	MOTOR_CTL_DDR|=((1<<M_AIN1)|(1<<M_AIN2)|(1<<M_BIN1)|(1<<M_BIN2));
     28a:	8a b1       	in	r24, 0x0a	; 10
     28c:	8a 6a       	ori	r24, 0xAA	; 170
     28e:	8a b9       	out	0x0a, r24	; 10
	motor_mode_L(MOTOR_L_FWD);
     290:	81 e0       	ldi	r24, 0x01	; 1
     292:	0e 94 14 06 	call	0xc28	; 0xc28 <motor_mode_L>
	motor_mode_R(MOTOR_R_FWD);
     296:	81 e0       	ldi	r24, 0x01	; 1
     298:	0e 94 eb 05 	call	0xbd6	; 0xbd6 <motor_mode_R>
	sei(); //We use interupts, so enable them.
     29c:	78 94       	sei
	printf_P(PSTR(": Init: Done\n\n"));
     29e:	86 eb       	ldi	r24, 0xB6	; 182
     2a0:	90 e0       	ldi	r25, 0x00	; 0
     2a2:	9f 93       	push	r25
     2a4:	8f 93       	push	r24
     2a6:	0e 94 52 06 	call	0xca4	; 0xca4 <printf_P>
     2aa:	0f 90       	pop	r0
     2ac:	0f 90       	pop	r0
}
     2ae:	08 95       	ret

000002b0 <main>:

int main(void) {
     2b0:	6f 92       	push	r6
     2b2:	7f 92       	push	r7
     2b4:	8f 92       	push	r8
     2b6:	9f 92       	push	r9
     2b8:	af 92       	push	r10
     2ba:	bf 92       	push	r11
     2bc:	cf 92       	push	r12
     2be:	df 92       	push	r13
     2c0:	ef 92       	push	r14
     2c2:	ff 92       	push	r15
     2c4:	0f 93       	push	r16
     2c6:	1f 93       	push	r17
     2c8:	df 93       	push	r29
     2ca:	cf 93       	push	r28
     2cc:	0f 92       	push	r0
     2ce:	cd b7       	in	r28, 0x3d	; 61
     2d0:	de b7       	in	r29, 0x3e	; 62
	init();
     2d2:	0e 94 21 01 	call	0x242	; 0x242 <init>
	set_motor_L(0);
     2d6:	80 e0       	ldi	r24, 0x00	; 0
     2d8:	90 e0       	ldi	r25, 0x00	; 0
     2da:	0e 94 a2 05 	call	0xb44	; 0xb44 <set_motor_L>
	set_motor_R(0);
     2de:	80 e0       	ldi	r24, 0x00	; 0
     2e0:	90 e0       	ldi	r25, 0x00	; 0
     2e2:	0e 94 a9 05 	call	0xb52	; 0xb52 <set_motor_R>
		
	char input;
	for(;;) {
		printf_P(PSTR("What ([T]est/[F]ollow): "));
     2e6:	0d e9       	ldi	r16, 0x9D	; 157
     2e8:	a0 2e       	mov	r10, r16
     2ea:	00 e0       	ldi	r16, 0x00	; 0
     2ec:	b0 2e       	mov	r11, r16
		scanf("%c",&input);
     2ee:	6e 01       	movw	r12, r28
     2f0:	08 94       	sec
     2f2:	c1 1c       	adc	r12, r1
     2f4:	d1 1c       	adc	r13, r1
     2f6:	10 e0       	ldi	r17, 0x00	; 0
     2f8:	e1 2e       	mov	r14, r17
     2fa:	11 e0       	ldi	r17, 0x01	; 1
     2fc:	f1 2e       	mov	r15, r17
				printf_P(PSTR("PINE : "));print_bin(PINE);printf("\n");
				_delay_ms(700);
			}
		}
		else {
			printf_P(PSTR("\nInvalid Mode.\n"));
     2fe:	0c e5       	ldi	r16, 0x5C	; 92
     300:	10 e0       	ldi	r17, 0x00	; 0
	set_motor_L(0);
	set_motor_R(0);
		
	char input;
	for(;;) {
		printf_P(PSTR("What ([T]est/[F]ollow): "));
     302:	bf 92       	push	r11
     304:	af 92       	push	r10
     306:	0e 94 52 06 	call	0xca4	; 0xca4 <printf_P>
		scanf("%c",&input);
     30a:	df 92       	push	r13
     30c:	cf 92       	push	r12
     30e:	ff 92       	push	r15
     310:	ef 92       	push	r14
     312:	0e 94 7f 06 	call	0xcfe	; 0xcfe <scanf>
		if (input=='F') {
     316:	89 81       	ldd	r24, Y+1	; 0x01
     318:	2d b7       	in	r18, 0x3d	; 61
     31a:	3e b7       	in	r19, 0x3e	; 62
     31c:	2a 5f       	subi	r18, 0xFA	; 250
     31e:	3f 4f       	sbci	r19, 0xFF	; 255
     320:	0f b6       	in	r0, 0x3f	; 63
     322:	f8 94       	cli
     324:	3e bf       	out	0x3e, r19	; 62
     326:	0f be       	out	0x3f, r0	; 63
     328:	2d bf       	out	0x3d, r18	; 61
     32a:	86 34       	cpi	r24, 0x46	; 70
     32c:	09 f0       	breq	.+2      	; 0x330 <main+0x80>
     32e:	64 c0       	rjmp	.+200    	; 0x3f8 <main+0x148>
			for (;;) {
				uint16_t c_speed [2] = {get_motor_L(),get_motor_R()};
				printf("ML: %X\n",c_speed[0]);
     330:	b3 e0       	ldi	r27, 0x03	; 3
     332:	8b 2e       	mov	r8, r27
     334:	b1 e0       	ldi	r27, 0x01	; 1
     336:	9b 2e       	mov	r9, r27
				printf("MR: %X\n",c_speed[1]);
     338:	ab e0       	ldi	r26, 0x0B	; 11
     33a:	aa 2e       	mov	r10, r26
     33c:	a1 e0       	ldi	r26, 0x01	; 1
     33e:	ba 2e       	mov	r11, r26
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     340:	f8 ec       	ldi	r31, 0xC8	; 200
     342:	cf 2e       	mov	r12, r31
     344:	d1 2c       	mov	r13, r1
	for(;;) {
		printf_P(PSTR("What ([T]est/[F]ollow): "));
		scanf("%c",&input);
		if (input=='F') {
			for (;;) {
				uint16_t c_speed [2] = {get_motor_L(),get_motor_R()};
     346:	0e 94 92 05 	call	0xb24	; 0xb24 <get_motor_L>
     34a:	8c 01       	movw	r16, r24
     34c:	0e 94 9a 05 	call	0xb34	; 0xb34 <get_motor_R>
     350:	7c 01       	movw	r14, r24
				printf("ML: %X\n",c_speed[0]);
     352:	1f 93       	push	r17
     354:	0f 93       	push	r16
     356:	9f 92       	push	r9
     358:	8f 92       	push	r8
     35a:	0e 94 3d 06 	call	0xc7a	; 0xc7a <printf>
				printf("MR: %X\n",c_speed[1]);
     35e:	ff 92       	push	r15
     360:	ef 92       	push	r14
     362:	bf 92       	push	r11
     364:	af 92       	push	r10
     366:	0e 94 3d 06 	call	0xc7a	; 0xc7a <printf>
				print_adc_values();
     36a:	0e 94 2c 03 	call	0x658	; 0x658 <print_adc_values>
		
				uint16_t adc_val_mixed [2] = {	adc_val[0] + adc_val[1] * LF_ADC_MIX_WIEGHT,	\
     36e:	80 91 e8 01 	lds	r24, 0x01E8
     372:	90 91 e9 01 	lds	r25, 0x01E9
     376:	ac 01       	movw	r20, r24
     378:	44 0f       	add	r20, r20
     37a:	55 1f       	adc	r21, r21
     37c:	44 0f       	add	r20, r20
     37e:	55 1f       	adc	r21, r21
     380:	48 0f       	add	r20, r24
     382:	59 1f       	adc	r21, r25
     384:	80 91 e6 01 	lds	r24, 0x01E6
     388:	90 91 e7 01 	lds	r25, 0x01E7
     38c:	48 0f       	add	r20, r24
     38e:	59 1f       	adc	r21, r25
     390:	80 91 ea 01 	lds	r24, 0x01EA
     394:	90 91 eb 01 	lds	r25, 0x01EB
     398:	9c 01       	movw	r18, r24
     39a:	22 0f       	add	r18, r18
     39c:	33 1f       	adc	r19, r19
     39e:	22 0f       	add	r18, r18
     3a0:	33 1f       	adc	r19, r19
     3a2:	28 0f       	add	r18, r24
     3a4:	39 1f       	adc	r19, r25
     3a6:	80 91 ec 01 	lds	r24, 0x01EC
     3aa:	90 91 ed 01 	lds	r25, 0x01ED
     3ae:	28 0f       	add	r18, r24
     3b0:	39 1f       	adc	r19, r25
												adc_val[3] + adc_val[2] * LF_ADC_MIX_WIEGHT	};

				if (adc_val_mixed[0]>adc_val_mixed[1])
     3b2:	8d b7       	in	r24, 0x3d	; 61
     3b4:	9e b7       	in	r25, 0x3e	; 62
     3b6:	08 96       	adiw	r24, 0x08	; 8
     3b8:	0f b6       	in	r0, 0x3f	; 63
     3ba:	f8 94       	cli
     3bc:	9e bf       	out	0x3e, r25	; 62
     3be:	0f be       	out	0x3f, r0	; 63
     3c0:	8d bf       	out	0x3d, r24	; 61
     3c2:	24 17       	cp	r18, r20
     3c4:	35 07       	cpc	r19, r21
     3c6:	28 f4       	brcc	.+10     	; 0x3d2 <main+0x122>
					lf_turn_left_inc(LF_INC);
     3c8:	84 e6       	ldi	r24, 0x64	; 100
     3ca:	90 e0       	ldi	r25, 0x00	; 0
     3cc:	0e 94 b0 05 	call	0xb60	; 0xb60 <lf_turn_left_inc>
     3d0:	0a c0       	rjmp	.+20     	; 0x3e6 <main+0x136>
				else if (adc_val_mixed[1]>adc_val_mixed[0])
     3d2:	42 17       	cp	r20, r18
     3d4:	53 07       	cpc	r21, r19
     3d6:	28 f4       	brcc	.+10     	; 0x3e2 <main+0x132>
					lf_turn_right_inc(LF_INC);
     3d8:	84 e6       	ldi	r24, 0x64	; 100
     3da:	90 e0       	ldi	r25, 0x00	; 0
     3dc:	0e 94 c5 05 	call	0xb8a	; 0xb8a <lf_turn_right_inc>
     3e0:	02 c0       	rjmp	.+4      	; 0x3e6 <main+0x136>
				else
					lf_full_speed();
     3e2:	0e 94 da 05 	call	0xbb4	; 0xbb4 <lf_full_speed>
     3e6:	88 e5       	ldi	r24, 0x58	; 88
     3e8:	9b e1       	ldi	r25, 0x1B	; 27
     3ea:	f6 01       	movw	r30, r12
     3ec:	31 97       	sbiw	r30, 0x01	; 1
     3ee:	f1 f7       	brne	.-4      	; 0x3ec <main+0x13c>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     3f0:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     3f2:	09 f4       	brne	.+2      	; 0x3f6 <main+0x146>
     3f4:	a8 cf       	rjmp	.-176    	; 0x346 <main+0x96>
     3f6:	f9 cf       	rjmp	.-14     	; 0x3ea <main+0x13a>

				_delay_ms(700);
			}
		}
		else if(input=='T') {
     3f8:	84 35       	cpi	r24, 0x54	; 84
     3fa:	09 f0       	breq	.+2      	; 0x3fe <main+0x14e>
     3fc:	5d c0       	rjmp	.+186    	; 0x4b8 <main+0x208>
			motor_mode_L(MOTOR_L_FWD);
     3fe:	81 e0       	ldi	r24, 0x01	; 1
     400:	0e 94 14 06 	call	0xc28	; 0xc28 <motor_mode_L>
			motor_mode_R(MOTOR_R_FWD);	
     404:	81 e0       	ldi	r24, 0x01	; 1
     406:	0e 94 eb 05 	call	0xbd6	; 0xbd6 <motor_mode_R>
			for(;;) {
			
				printf_P(PSTR("       76543210\n"));
     40a:	6c e8       	ldi	r22, 0x8C	; 140
     40c:	66 2e       	mov	r6, r22
     40e:	60 e0       	ldi	r22, 0x00	; 0
     410:	76 2e       	mov	r7, r22
				printf_P(PSTR("PORTB: "));print_bin(PORTB);printf("\n");
     412:	54 e8       	ldi	r21, 0x84	; 132
     414:	85 2e       	mov	r8, r21
     416:	50 e0       	ldi	r21, 0x00	; 0
     418:	95 2e       	mov	r9, r21
				printf_P(PSTR("PORTD: "));print_bin(PORTD);printf("\n");
     41a:	4c e7       	ldi	r20, 0x7C	; 124
     41c:	a4 2e       	mov	r10, r20
     41e:	40 e0       	ldi	r20, 0x00	; 0
     420:	b4 2e       	mov	r11, r20
				printf_P(PSTR("PINB : "));print_bin(PINB);printf("\n");
     422:	34 e7       	ldi	r19, 0x74	; 116
     424:	c3 2e       	mov	r12, r19
     426:	30 e0       	ldi	r19, 0x00	; 0
     428:	d3 2e       	mov	r13, r19
				printf_P(PSTR("PINE : "));print_bin(PINE);printf("\n");
     42a:	2c e6       	ldi	r18, 0x6C	; 108
     42c:	e2 2e       	mov	r14, r18
     42e:	20 e0       	ldi	r18, 0x00	; 0
     430:	f2 2e       	mov	r15, r18
     432:	08 ec       	ldi	r16, 0xC8	; 200
     434:	10 e0       	ldi	r17, 0x00	; 0
		else if(input=='T') {
			motor_mode_L(MOTOR_L_FWD);
			motor_mode_R(MOTOR_R_FWD);	
			for(;;) {
			
				printf_P(PSTR("       76543210\n"));
     436:	7f 92       	push	r7
     438:	6f 92       	push	r6
     43a:	0e 94 52 06 	call	0xca4	; 0xca4 <printf_P>
				printf_P(PSTR("PORTB: "));print_bin(PORTB);printf("\n");
     43e:	9f 92       	push	r9
     440:	8f 92       	push	r8
     442:	0e 94 52 06 	call	0xca4	; 0xca4 <printf_P>
     446:	85 b1       	in	r24, 0x05	; 5
     448:	0e 94 f6 00 	call	0x1ec	; 0x1ec <print_bin>
     44c:	8a e0       	ldi	r24, 0x0A	; 10
     44e:	90 e0       	ldi	r25, 0x00	; 0
     450:	0e 94 78 06 	call	0xcf0	; 0xcf0 <putchar>
				printf_P(PSTR("PORTD: "));print_bin(PORTD);printf("\n");
     454:	bf 92       	push	r11
     456:	af 92       	push	r10
     458:	0e 94 52 06 	call	0xca4	; 0xca4 <printf_P>
     45c:	8b b1       	in	r24, 0x0b	; 11
     45e:	0e 94 f6 00 	call	0x1ec	; 0x1ec <print_bin>
     462:	8a e0       	ldi	r24, 0x0A	; 10
     464:	90 e0       	ldi	r25, 0x00	; 0
     466:	0e 94 78 06 	call	0xcf0	; 0xcf0 <putchar>
				printf_P(PSTR("PINB : "));print_bin(PINB);printf("\n");
     46a:	df 92       	push	r13
     46c:	cf 92       	push	r12
     46e:	0e 94 52 06 	call	0xca4	; 0xca4 <printf_P>
     472:	83 b1       	in	r24, 0x03	; 3
     474:	0e 94 f6 00 	call	0x1ec	; 0x1ec <print_bin>
     478:	8a e0       	ldi	r24, 0x0A	; 10
     47a:	90 e0       	ldi	r25, 0x00	; 0
     47c:	0e 94 78 06 	call	0xcf0	; 0xcf0 <putchar>
				printf_P(PSTR("PINE : "));print_bin(PINE);printf("\n");
     480:	ff 92       	push	r15
     482:	ef 92       	push	r14
     484:	0e 94 52 06 	call	0xca4	; 0xca4 <printf_P>
     488:	8c b1       	in	r24, 0x0c	; 12
     48a:	0e 94 f6 00 	call	0x1ec	; 0x1ec <print_bin>
     48e:	8a e0       	ldi	r24, 0x0A	; 10
     490:	90 e0       	ldi	r25, 0x00	; 0
     492:	0e 94 78 06 	call	0xcf0	; 0xcf0 <putchar>
     496:	88 e5       	ldi	r24, 0x58	; 88
     498:	9b e1       	ldi	r25, 0x1B	; 27
     49a:	2d b7       	in	r18, 0x3d	; 61
     49c:	3e b7       	in	r19, 0x3e	; 62
     49e:	26 5f       	subi	r18, 0xF6	; 246
     4a0:	3f 4f       	sbci	r19, 0xFF	; 255
     4a2:	0f b6       	in	r0, 0x3f	; 63
     4a4:	f8 94       	cli
     4a6:	3e bf       	out	0x3e, r19	; 62
     4a8:	0f be       	out	0x3f, r0	; 63
     4aa:	2d bf       	out	0x3d, r18	; 61
     4ac:	f8 01       	movw	r30, r16
     4ae:	31 97       	sbiw	r30, 0x01	; 1
     4b0:	f1 f7       	brne	.-4      	; 0x4ae <main+0x1fe>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     4b2:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     4b4:	d9 f7       	brne	.-10     	; 0x4ac <main+0x1fc>
     4b6:	bf cf       	rjmp	.-130    	; 0x436 <main+0x186>
				_delay_ms(700);
			}
		}
		else {
			printf_P(PSTR("\nInvalid Mode.\n"));
     4b8:	1f 93       	push	r17
     4ba:	0f 93       	push	r16
     4bc:	0e 94 52 06 	call	0xca4	; 0xca4 <printf_P>
     4c0:	0f 90       	pop	r0
     4c2:	0f 90       	pop	r0
     4c4:	1e cf       	rjmp	.-452    	; 0x302 <main+0x52>

000004c6 <adc_set_channel>:
	//memcopy(adc_offsets,adc_val,sizeof(adc_val));
	
	printf_P(PSTR("  [done]\n"));
}

void adc_set_channel(uint8_t channel) {
     4c6:	ac e7       	ldi	r26, 0x7C	; 124
     4c8:	b0 e0       	ldi	r27, 0x00	; 0
     4ca:	9c 91       	ld	r25, X
     4cc:	e1 e2       	ldi	r30, 0x21	; 33
     4ce:	f1 e0       	ldi	r31, 0x01	; 1
     4d0:	e8 0f       	add	r30, r24
     4d2:	f1 1d       	adc	r31, r1
     4d4:	90 7e       	andi	r25, 0xE0	; 224
     4d6:	80 81       	ld	r24, Z
     4d8:	98 2b       	or	r25, r24
     4da:	9c 93       	st	X, r25
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
	//print_adc_values();
	//printf("V - chan %X\n",channel);
}
     4dc:	08 95       	ret

000004de <__vector_19>:

//ADC Interupt handler
ISR(ADC_vect) {
     4de:	1f 92       	push	r1
     4e0:	0f 92       	push	r0
     4e2:	0f b6       	in	r0, 0x3f	; 63
     4e4:	0f 92       	push	r0
     4e6:	11 24       	eor	r1, r1
     4e8:	2f 93       	push	r18
     4ea:	3f 93       	push	r19
     4ec:	4f 93       	push	r20
     4ee:	8f 93       	push	r24
     4f0:	9f 93       	push	r25
     4f2:	af 93       	push	r26
     4f4:	bf 93       	push	r27
     4f6:	ef 93       	push	r30
     4f8:	ff 93       	push	r31
	// New conversion has already started.
	uint16_t adc_value;
	adc_value  =  ADCL;  
     4fa:	40 91 78 00 	lds	r20, 0x0078
	adc_value += (ADCH<<8);
     4fe:	30 91 79 00 	lds	r19, 0x0079
	uint8_t real_channel;

	// the curr_ch now has the chan of the on going conversion, we need the last one
	if (curr_ch==0)	real_channel = channel_amt-1; //curr_ch==0 
     502:	20 91 f6 01 	lds	r18, 0x01F6
     506:	22 23       	and	r18, r18
     508:	11 f4       	brne	.+4      	; 0x50e <__stack+0xf>
     50a:	e3 e0       	ldi	r30, 0x03	; 3
     50c:	02 c0       	rjmp	.+4      	; 0x512 <__stack+0x13>
	else		real_channel = curr_ch-1;
     50e:	e2 2f       	mov	r30, r18
     510:	e1 50       	subi	r30, 0x01	; 1

	adc_val[real_channel] = adc_value;
     512:	f0 e0       	ldi	r31, 0x00	; 0
     514:	ee 0f       	add	r30, r30
     516:	ff 1f       	adc	r31, r31
     518:	df 01       	movw	r26, r30
     51a:	aa 51       	subi	r26, 0x1A	; 26
     51c:	be 4f       	sbci	r27, 0xFE	; 254
     51e:	93 2f       	mov	r25, r19
     520:	80 e0       	ldi	r24, 0x00	; 0
     522:	84 0f       	add	r24, r20
     524:	91 1d       	adc	r25, r1
     526:	8d 93       	st	X+, r24
     528:	9c 93       	st	X, r25
	++adc_amt[real_channel];
     52a:	e9 50       	subi	r30, 0x09	; 9
     52c:	fe 4f       	sbci	r31, 0xFE	; 254
     52e:	80 81       	ld	r24, Z
     530:	91 81       	ldd	r25, Z+1	; 0x01
     532:	01 96       	adiw	r24, 0x01	; 1
     534:	91 83       	std	Z+1, r25	; 0x01
     536:	80 83       	st	Z, r24

	// Change the channel for the conversion after the one currently processing.
	if (++curr_ch >= channel_amt)	curr_ch = 0;
     538:	82 2f       	mov	r24, r18
     53a:	8f 5f       	subi	r24, 0xFF	; 255
     53c:	80 93 f6 01 	sts	0x01F6, r24
     540:	84 30       	cpi	r24, 0x04	; 4
     542:	10 f0       	brcs	.+4      	; 0x548 <__stack+0x49>
     544:	10 92 f6 01 	sts	0x01F6, r1

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     548:	80 91 7c 00 	lds	r24, 0x007C
     54c:	e0 91 f6 01 	lds	r30, 0x01F6
     550:	f0 e0       	ldi	r31, 0x00	; 0
     552:	ef 5d       	subi	r30, 0xDF	; 223
     554:	fe 4f       	sbci	r31, 0xFE	; 254
     556:	80 7e       	andi	r24, 0xE0	; 224
     558:	90 81       	ld	r25, Z
     55a:	89 2b       	or	r24, r25
     55c:	80 93 7c 00 	sts	0x007C, r24
	
	//printf("adc_value: %d",adc_value);
	
	//TODO: modify for running average (Ave= (Ave*(ct-1)+New)/ct)
	//INFO: Vin[V]=(ADCH·256+ADCL)·Vref[V]/1024
}
     560:	ff 91       	pop	r31
     562:	ef 91       	pop	r30
     564:	bf 91       	pop	r27
     566:	af 91       	pop	r26
     568:	9f 91       	pop	r25
     56a:	8f 91       	pop	r24
     56c:	4f 91       	pop	r20
     56e:	3f 91       	pop	r19
     570:	2f 91       	pop	r18
     572:	0f 90       	pop	r0
     574:	0f be       	out	0x3f, r0	; 63
     576:	0f 90       	pop	r0
     578:	1f 90       	pop	r1
     57a:	18 95       	reti

0000057c <adc_init>:
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_val[chan]);
	printf("\n");
}

void adc_init() {
     57c:	ef 92       	push	r14
     57e:	ff 92       	push	r15
     580:	0f 93       	push	r16
     582:	1f 93       	push	r17
	printf_P(PSTR("adc: init..."));
     584:	8b ee       	ldi	r24, 0xEB	; 235
     586:	90 e0       	ldi	r25, 0x00	; 0
     588:	9f 93       	push	r25
     58a:	8f 93       	push	r24
     58c:	0e 94 52 06 	call	0xca4	; 0xca4 <printf_P>

	power_adc_enable();
     590:	e4 e6       	ldi	r30, 0x64	; 100
     592:	f0 e0       	ldi	r31, 0x00	; 0
     594:	80 81       	ld	r24, Z
     596:	8e 7f       	andi	r24, 0xFE	; 254
     598:	80 83       	st	Z, r24

	//Set Voltage to AVCC with external capacitor at AREF pin
	ADMUX|= (uint8_t)(1<<REFS0);
     59a:	0c e7       	ldi	r16, 0x7C	; 124
     59c:	10 e0       	ldi	r17, 0x00	; 0
     59e:	f8 01       	movw	r30, r16
     5a0:	80 81       	ld	r24, Z
     5a2:	80 64       	ori	r24, 0x40	; 64
     5a4:	80 83       	st	Z, r24
	ADMUX&=(uint8_t)~(1<<REFS1);
     5a6:	80 81       	ld	r24, Z
     5a8:	8f 77       	andi	r24, 0x7F	; 127
     5aa:	80 83       	st	Z, r24
	//ADMUX&=~(1<<ADLAR); // Default disabled
	
	// Enable ADC, Inturupt, Trigger mode and set prescaler
	//ADCSRA=(((1<<ADEN)|(1<<ADIE)|(1<<ADATE))&0b11111000)|(ADC_PRESCALE);
	ADCSRA|= (uint8_t)(1<<ADEN)|(1<<ADIE)|(1<<ADATE);
     5ac:	9a e7       	ldi	r25, 0x7A	; 122
     5ae:	e9 2e       	mov	r14, r25
     5b0:	f1 2c       	mov	r15, r1
     5b2:	f7 01       	movw	r30, r14
     5b4:	80 81       	ld	r24, Z
     5b6:	88 6a       	ori	r24, 0xA8	; 168
     5b8:	80 83       	st	Z, r24
	ADCSRA = (uint8_t)(ADCSRA & 0b11111000)|((uint8_t)ADC_PRESCALE);
     5ba:	80 81       	ld	r24, Z
     5bc:	88 7f       	andi	r24, 0xF8	; 248
     5be:	86 60       	ori	r24, 0x06	; 6
     5c0:	80 83       	st	Z, r24
	
	// Enable Free Running Mode 
	ADCSRB|= (uint8_t)(1<<7); //reserved bit.
     5c2:	eb e7       	ldi	r30, 0x7B	; 123
     5c4:	f0 e0       	ldi	r31, 0x00	; 0
     5c6:	80 81       	ld	r24, Z
     5c8:	80 68       	ori	r24, 0x80	; 128
     5ca:	80 83       	st	Z, r24
	ADCSRB&= (uint8_t)~(0b111); //(ADTS2:0)=0
     5cc:	80 81       	ld	r24, Z
     5ce:	88 7f       	andi	r24, 0xF8	; 248
     5d0:	80 83       	st	Z, r24
	
	// Disable Digital reads from analog pins
	DIDR0 |= (uint8_t)((1<<ADC4D)|(1<<ADC5D)|(1<<ADC6D)|(1<<ADC7D));
     5d2:	ee e7       	ldi	r30, 0x7E	; 126
     5d4:	f0 e0       	ldi	r31, 0x00	; 0
     5d6:	80 81       	ld	r24, Z
     5d8:	80 6f       	ori	r24, 0xF0	; 240
     5da:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
     5dc:	83 b7       	in	r24, 0x33	; 51
     5de:	81 7f       	andi	r24, 0xF1	; 241
     5e0:	82 60       	ori	r24, 0x02	; 2
     5e2:	83 bf       	out	0x33, r24	; 51
	printf_P(PSTR("\nadc: setup convertions... "));
     5e4:	8f ec       	ldi	r24, 0xCF	; 207
     5e6:	90 e0       	ldi	r25, 0x00	; 0
     5e8:	9f 93       	push	r25
     5ea:	8f 93       	push	r24
     5ec:	0e 94 52 06 	call	0xca4	; 0xca4 <printf_P>
	adc_set_channel(curr_ch);
     5f0:	20 91 f6 01 	lds	r18, 0x01F6

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     5f4:	f8 01       	movw	r30, r16
     5f6:	80 81       	ld	r24, Z
     5f8:	a1 e2       	ldi	r26, 0x21	; 33
     5fa:	b1 e0       	ldi	r27, 0x01	; 1
     5fc:	fd 01       	movw	r30, r26
     5fe:	e2 0f       	add	r30, r18
     600:	f1 1d       	adc	r31, r1
     602:	80 7e       	andi	r24, 0xE0	; 224
     604:	90 81       	ld	r25, Z
     606:	89 2b       	or	r24, r25
     608:	f8 01       	movw	r30, r16
     60a:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
	printf_P(PSTR("\nadc: setup convertions... "));
	adc_set_channel(curr_ch);
	//Start the convertions
	ADCSRA|= (uint8_t)(1<<ADSC);
     60c:	f7 01       	movw	r30, r14
     60e:	80 81       	ld	r24, Z
     610:	80 64       	ori	r24, 0x40	; 64
     612:	80 83       	st	Z, r24
     614:	80 e0       	ldi	r24, 0x00	; 0
     616:	90 e0       	ldi	r25, 0x00	; 0
     618:	01 97       	sbiw	r24, 0x01	; 1
     61a:	f1 f7       	brne	.-4      	; 0x618 <adc_init+0x9c>

	// Wait one adc clock cycle and change the channel, done by interupt later.
	_delay_loop_2(ADC_CYCLE_DELAY);
	adc_set_channel(++curr_ch);
     61c:	2f 5f       	subi	r18, 0xFF	; 255
     61e:	20 93 f6 01 	sts	0x01F6, r18

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     622:	f8 01       	movw	r30, r16
     624:	80 81       	ld	r24, Z
     626:	a2 0f       	add	r26, r18
     628:	b1 1d       	adc	r27, r1
     62a:	80 7e       	andi	r24, 0xE0	; 224
     62c:	9c 91       	ld	r25, X
     62e:	89 2b       	or	r24, r25
     630:	80 83       	st	Z, r24
	// Wait for one set of convertions to complete.
	//_delay_loop_2(ADC_CYCLE_DELAY*26);
	
	//memcopy(adc_offsets,adc_val,sizeof(adc_val));
	
	printf_P(PSTR("  [done]\n"));
     632:	85 ec       	ldi	r24, 0xC5	; 197
     634:	90 e0       	ldi	r25, 0x00	; 0
     636:	9f 93       	push	r25
     638:	8f 93       	push	r24
     63a:	0e 94 52 06 	call	0xca4	; 0xca4 <printf_P>
     63e:	8d b7       	in	r24, 0x3d	; 61
     640:	9e b7       	in	r25, 0x3e	; 62
     642:	06 96       	adiw	r24, 0x06	; 6
     644:	0f b6       	in	r0, 0x3f	; 63
     646:	f8 94       	cli
     648:	9e bf       	out	0x3e, r25	; 62
     64a:	0f be       	out	0x3f, r0	; 63
     64c:	8d bf       	out	0x3d, r24	; 61
}
     64e:	1f 91       	pop	r17
     650:	0f 91       	pop	r16
     652:	ff 90       	pop	r15
     654:	ef 90       	pop	r14
     656:	08 95       	ret

00000658 <print_adc_values>:
#include <stdio.h>
#include <math.h>
#include <util/delay_basic.h>
#include <avr/pgmspace.h>

void print_adc_values() {
     658:	0f 93       	push	r16
     65a:	1f 93       	push	r17
	//printf("ADC: ");
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_val[chan]);
     65c:	80 91 e6 01 	lds	r24, 0x01E6
     660:	90 91 e7 01 	lds	r25, 0x01E7
     664:	9f 93       	push	r25
     666:	8f 93       	push	r24
     668:	1f 92       	push	r1
     66a:	1f 92       	push	r1
     66c:	03 e1       	ldi	r16, 0x13	; 19
     66e:	11 e0       	ldi	r17, 0x01	; 1
     670:	1f 93       	push	r17
     672:	0f 93       	push	r16
     674:	0e 94 3d 06 	call	0xc7a	; 0xc7a <printf>
     678:	80 91 e8 01 	lds	r24, 0x01E8
     67c:	90 91 e9 01 	lds	r25, 0x01E9
     680:	9f 93       	push	r25
     682:	8f 93       	push	r24
     684:	81 e0       	ldi	r24, 0x01	; 1
     686:	90 e0       	ldi	r25, 0x00	; 0
     688:	9f 93       	push	r25
     68a:	8f 93       	push	r24
     68c:	1f 93       	push	r17
     68e:	0f 93       	push	r16
     690:	0e 94 3d 06 	call	0xc7a	; 0xc7a <printf>
     694:	80 91 ea 01 	lds	r24, 0x01EA
     698:	90 91 eb 01 	lds	r25, 0x01EB
     69c:	9f 93       	push	r25
     69e:	8f 93       	push	r24
     6a0:	82 e0       	ldi	r24, 0x02	; 2
     6a2:	90 e0       	ldi	r25, 0x00	; 0
     6a4:	9f 93       	push	r25
     6a6:	8f 93       	push	r24
     6a8:	1f 93       	push	r17
     6aa:	0f 93       	push	r16
     6ac:	0e 94 3d 06 	call	0xc7a	; 0xc7a <printf>
     6b0:	80 91 ec 01 	lds	r24, 0x01EC
     6b4:	90 91 ed 01 	lds	r25, 0x01ED
     6b8:	9f 93       	push	r25
     6ba:	8f 93       	push	r24
     6bc:	83 e0       	ldi	r24, 0x03	; 3
     6be:	90 e0       	ldi	r25, 0x00	; 0
     6c0:	9f 93       	push	r25
     6c2:	8f 93       	push	r24
     6c4:	1f 93       	push	r17
     6c6:	0f 93       	push	r16
     6c8:	0e 94 3d 06 	call	0xc7a	; 0xc7a <printf>
	printf("\n");
     6cc:	8a e0       	ldi	r24, 0x0A	; 10
     6ce:	90 e0       	ldi	r25, 0x00	; 0
     6d0:	0e 94 78 06 	call	0xcf0	; 0xcf0 <putchar>
     6d4:	8d b7       	in	r24, 0x3d	; 61
     6d6:	9e b7       	in	r25, 0x3e	; 62
     6d8:	48 96       	adiw	r24, 0x18	; 24
     6da:	0f b6       	in	r0, 0x3f	; 63
     6dc:	f8 94       	cli
     6de:	9e bf       	out	0x3e, r25	; 62
     6e0:	0f be       	out	0x3f, r0	; 63
     6e2:	8d bf       	out	0x3d, r24	; 61
}
     6e4:	1f 91       	pop	r17
     6e6:	0f 91       	pop	r16
     6e8:	08 95       	ret

000006ea <usart0_putchar>:
	if (c == '\n')	rxp = 0;
	return c;
}


static int usart0_putchar(char c, FILE *stream) {
     6ea:	1f 93       	push	r17
     6ec:	18 2f       	mov	r17, r24

  if (c == '\n')
     6ee:	8a 30       	cpi	r24, 0x0A	; 10
     6f0:	19 f4       	brne	.+6      	; 0x6f8 <usart0_putchar+0xe>
	usart0_putchar('\r', stream);
     6f2:	8d e0       	ldi	r24, 0x0D	; 13
     6f4:	0e 94 75 03 	call	0x6ea	; 0x6ea <usart0_putchar>
  loop_until_bit_is_set(UCSR0A, UDRE0);
     6f8:	80 91 c0 00 	lds	r24, 0x00C0
     6fc:	85 ff       	sbrs	r24, 5
     6fe:	fc cf       	rjmp	.-8      	; 0x6f8 <usart0_putchar+0xe>
  UDR0 = c;
     700:	10 93 c6 00 	sts	0x00C6, r17
  return 0;
}
     704:	80 e0       	ldi	r24, 0x00	; 0
     706:	90 e0       	ldi	r25, 0x00	; 0
     708:	1f 91       	pop	r17
     70a:	08 95       	ret

0000070c <usart0_getchar>:
static int usart0_putchar(char c, FILE *stream);
int usart0_getchar(FILE *stream);

static FILE usart0_stdio = FDEV_SETUP_STREAM(usart0_putchar, usart0_getchar ,_FDEV_SETUP_RW);

int usart0_getchar(FILE *stream) {
     70c:	ef 92       	push	r14
     70e:	ff 92       	push	r15
     710:	0f 93       	push	r16
     712:	1f 93       	push	r17
     714:	cf 93       	push	r28
     716:	df 93       	push	r29
     718:	7c 01       	movw	r14, r24
	uint8_t c;
	char *cp, *cp2;
	static char b[RX_BUFSIZE];
	static char *rxp;

	if (rxp == 0) {
     71a:	80 91 60 01 	lds	r24, 0x0160
     71e:	90 91 61 01 	lds	r25, 0x0161
     722:	89 2b       	or	r24, r25
     724:	09 f0       	breq	.+2      	; 0x728 <usart0_getchar+0x1c>
     726:	a0 c0       	rjmp	.+320    	; 0x868 <usart0_getchar+0x15c>
     728:	02 e6       	ldi	r16, 0x62	; 98
     72a:	11 e0       	ldi	r17, 0x01	; 1
		for (cp = b;;) {
			loop_until_bit_is_set(UCSR0A, RXC0);
     72c:	80 91 c0 00 	lds	r24, 0x00C0
     730:	87 ff       	sbrs	r24, 7
     732:	fc cf       	rjmp	.-8      	; 0x72c <usart0_getchar+0x20>
			if (UCSR0A & _BV(FE0))	return _FDEV_EOF;
     734:	80 91 c0 00 	lds	r24, 0x00C0
     738:	84 ff       	sbrs	r24, 4
     73a:	03 c0       	rjmp	.+6      	; 0x742 <usart0_getchar+0x36>
     73c:	2e ef       	ldi	r18, 0xFE	; 254
     73e:	3f ef       	ldi	r19, 0xFF	; 255
     740:	a7 c0       	rjmp	.+334    	; 0x890 <usart0_getchar+0x184>
			if (UCSR0A & _BV(DOR0))	return _FDEV_ERR;
     742:	80 91 c0 00 	lds	r24, 0x00C0
     746:	83 fd       	sbrc	r24, 3
     748:	a1 c0       	rjmp	.+322    	; 0x88c <usart0_getchar+0x180>
			c = UDR0;
     74a:	90 91 c6 00 	lds	r25, 0x00C6
			/* behaviour similar to Unix stty ICRNL */
			if (c == '\r') c = '\n';
     74e:	9d 30       	cpi	r25, 0x0D	; 13
     750:	11 f0       	breq	.+4      	; 0x756 <usart0_getchar+0x4a>
			if (c == '\n') {
     752:	9a 30       	cpi	r25, 0x0A	; 10
     754:	69 f4       	brne	.+26     	; 0x770 <usart0_getchar+0x64>
				*cp = c;
     756:	8a e0       	ldi	r24, 0x0A	; 10
     758:	f8 01       	movw	r30, r16
     75a:	80 83       	st	Z, r24
				usart0_putchar(c, stream);
     75c:	b7 01       	movw	r22, r14
     75e:	0e 94 75 03 	call	0x6ea	; 0x6ea <usart0_putchar>
				rxp = b;
     762:	82 e6       	ldi	r24, 0x62	; 98
     764:	91 e0       	ldi	r25, 0x01	; 1
     766:	90 93 61 01 	sts	0x0161, r25
     76a:	80 93 60 01 	sts	0x0160, r24
     76e:	7c c0       	rjmp	.+248    	; 0x868 <usart0_getchar+0x15c>
				break;
			}
			else if (c == '\t') 	c = ' ';
     770:	99 30       	cpi	r25, 0x09	; 9
     772:	09 f4       	brne	.+2      	; 0x776 <usart0_getchar+0x6a>
     774:	90 e2       	ldi	r25, 0x20	; 32
			
			if ((c >= (uint8_t)' ' && c <= (uint8_t)'\x7e') || c >= (uint8_t)'\xa0') {
     776:	89 2f       	mov	r24, r25
     778:	80 52       	subi	r24, 0x20	; 32
     77a:	8f 35       	cpi	r24, 0x5F	; 95
     77c:	10 f0       	brcs	.+4      	; 0x782 <usart0_getchar+0x76>
     77e:	90 3a       	cpi	r25, 0xA0	; 160
     780:	78 f0       	brcs	.+30     	; 0x7a0 <usart0_getchar+0x94>
				if (cp == b + RX_BUFSIZE - 1)
     782:	f1 e0       	ldi	r31, 0x01	; 1
     784:	00 3e       	cpi	r16, 0xE0	; 224
     786:	1f 07       	cpc	r17, r31
     788:	19 f4       	brne	.+6      	; 0x790 <usart0_getchar+0x84>
					usart0_putchar('\a', stream);
     78a:	b7 01       	movw	r22, r14
     78c:	87 e0       	ldi	r24, 0x07	; 7
     78e:	05 c0       	rjmp	.+10     	; 0x79a <usart0_getchar+0x8e>
				else {
					*cp++ = c;
     790:	f8 01       	movw	r30, r16
     792:	91 93       	st	Z+, r25
     794:	8f 01       	movw	r16, r30
					usart0_putchar(c, stream);
     796:	b7 01       	movw	r22, r14
     798:	89 2f       	mov	r24, r25
     79a:	0e 94 75 03 	call	0x6ea	; 0x6ea <usart0_putchar>
     79e:	c6 cf       	rjmp	.-116    	; 0x72c <usart0_getchar+0x20>
				}
				continue;
			}
				
			switch (c) {
     7a0:	92 31       	cpi	r25, 0x12	; 18
     7a2:	39 f1       	breq	.+78     	; 0x7f2 <usart0_getchar+0xe6>
     7a4:	93 31       	cpi	r25, 0x13	; 19
     7a6:	38 f4       	brcc	.+14     	; 0x7b6 <usart0_getchar+0xaa>
     7a8:	93 30       	cpi	r25, 0x03	; 3
     7aa:	09 f4       	brne	.+2      	; 0x7ae <usart0_getchar+0xa2>
     7ac:	6f c0       	rjmp	.+222    	; 0x88c <usart0_getchar+0x180>
     7ae:	98 30       	cpi	r25, 0x08	; 8
     7b0:	09 f0       	breq	.+2      	; 0x7b4 <usart0_getchar+0xa8>
     7b2:	bc cf       	rjmp	.-136    	; 0x72c <usart0_getchar+0x20>
     7b4:	09 c0       	rjmp	.+18     	; 0x7c8 <usart0_getchar+0xbc>
     7b6:	97 31       	cpi	r25, 0x17	; 23
     7b8:	09 f4       	brne	.+2      	; 0x7bc <usart0_getchar+0xb0>
     7ba:	4b c0       	rjmp	.+150    	; 0x852 <usart0_getchar+0x146>
     7bc:	9f 37       	cpi	r25, 0x7F	; 127
     7be:	21 f0       	breq	.+8      	; 0x7c8 <usart0_getchar+0xbc>
     7c0:	95 31       	cpi	r25, 0x15	; 21
     7c2:	09 f0       	breq	.+2      	; 0x7c6 <usart0_getchar+0xba>
     7c4:	b3 cf       	rjmp	.-154    	; 0x72c <usart0_getchar+0x20>
     7c6:	32 c0       	rjmp	.+100    	; 0x82c <usart0_getchar+0x120>
			  case 'c' & 0x1f:
				return -1;
				
			  case '\b':
			  case '\x7f':
				if (cp > b) {
     7c8:	f1 e0       	ldi	r31, 0x01	; 1
     7ca:	02 36       	cpi	r16, 0x62	; 98
     7cc:	1f 07       	cpc	r17, r31
     7ce:	09 f0       	breq	.+2      	; 0x7d2 <usart0_getchar+0xc6>
     7d0:	08 f4       	brcc	.+2      	; 0x7d4 <usart0_getchar+0xc8>
     7d2:	ac cf       	rjmp	.-168    	; 0x72c <usart0_getchar+0x20>
					usart0_putchar('\b', stream);
     7d4:	b7 01       	movw	r22, r14
     7d6:	88 e0       	ldi	r24, 0x08	; 8
     7d8:	0e 94 75 03 	call	0x6ea	; 0x6ea <usart0_putchar>
					usart0_putchar(' ', stream);
     7dc:	b7 01       	movw	r22, r14
     7de:	80 e2       	ldi	r24, 0x20	; 32
     7e0:	0e 94 75 03 	call	0x6ea	; 0x6ea <usart0_putchar>
					usart0_putchar('\b', stream);
     7e4:	b7 01       	movw	r22, r14
     7e6:	88 e0       	ldi	r24, 0x08	; 8
     7e8:	0e 94 75 03 	call	0x6ea	; 0x6ea <usart0_putchar>
					cp--;
     7ec:	01 50       	subi	r16, 0x01	; 1
     7ee:	10 40       	sbci	r17, 0x00	; 0
     7f0:	9d cf       	rjmp	.-198    	; 0x72c <usart0_getchar+0x20>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
     7f2:	b7 01       	movw	r22, r14
     7f4:	8d e0       	ldi	r24, 0x0D	; 13
     7f6:	0e 94 75 03 	call	0x6ea	; 0x6ea <usart0_putchar>
     7fa:	c2 e6       	ldi	r28, 0x62	; 98
     7fc:	d1 e0       	ldi	r29, 0x01	; 1
     7fe:	04 c0       	rjmp	.+8      	; 0x808 <usart0_getchar+0xfc>
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
     800:	b7 01       	movw	r22, r14
     802:	89 91       	ld	r24, Y+
     804:	0e 94 75 03 	call	0x6ea	; 0x6ea <usart0_putchar>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
				for (cp2 = b; cp2 < cp; cp2++)
     808:	c0 17       	cp	r28, r16
     80a:	d1 07       	cpc	r29, r17
     80c:	c8 f3       	brcs	.-14     	; 0x800 <usart0_getchar+0xf4>
     80e:	8e cf       	rjmp	.-228    	; 0x72c <usart0_getchar+0x20>
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
					usart0_putchar('\b', stream);
     810:	b7 01       	movw	r22, r14
     812:	88 e0       	ldi	r24, 0x08	; 8
     814:	0e 94 75 03 	call	0x6ea	; 0x6ea <usart0_putchar>
					usart0_putchar(' ', stream);
     818:	b7 01       	movw	r22, r14
     81a:	80 e2       	ldi	r24, 0x20	; 32
     81c:	0e 94 75 03 	call	0x6ea	; 0x6ea <usart0_putchar>
					usart0_putchar('\b', stream);
     820:	b7 01       	movw	r22, r14
     822:	88 e0       	ldi	r24, 0x08	; 8
     824:	0e 94 75 03 	call	0x6ea	; 0x6ea <usart0_putchar>
					cp--;
     828:	01 50       	subi	r16, 0x01	; 1
     82a:	10 40       	sbci	r17, 0x00	; 0
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
     82c:	81 e0       	ldi	r24, 0x01	; 1
     82e:	02 36       	cpi	r16, 0x62	; 98
     830:	18 07       	cpc	r17, r24
     832:	09 f0       	breq	.+2      	; 0x836 <usart0_getchar+0x12a>
     834:	68 f7       	brcc	.-38     	; 0x810 <usart0_getchar+0x104>
     836:	7a cf       	rjmp	.-268    	; 0x72c <usart0_getchar+0x20>
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
					usart0_putchar('\b', stream);
     838:	b7 01       	movw	r22, r14
     83a:	88 e0       	ldi	r24, 0x08	; 8
     83c:	0e 94 75 03 	call	0x6ea	; 0x6ea <usart0_putchar>
					usart0_putchar(' ', stream);
     840:	b7 01       	movw	r22, r14
     842:	80 e2       	ldi	r24, 0x20	; 32
     844:	0e 94 75 03 	call	0x6ea	; 0x6ea <usart0_putchar>
					usart0_putchar('\b', stream);
     848:	b7 01       	movw	r22, r14
     84a:	88 e0       	ldi	r24, 0x08	; 8
     84c:	0e 94 75 03 	call	0x6ea	; 0x6ea <usart0_putchar>
     850:	8e 01       	movw	r16, r28
					cp--;
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
     852:	e1 e0       	ldi	r30, 0x01	; 1
     854:	02 36       	cpi	r16, 0x62	; 98
     856:	1e 07       	cpc	r17, r30
     858:	09 f0       	breq	.+2      	; 0x85c <usart0_getchar+0x150>
     85a:	08 f4       	brcc	.+2      	; 0x85e <usart0_getchar+0x152>
     85c:	67 cf       	rjmp	.-306    	; 0x72c <usart0_getchar+0x20>
     85e:	e8 01       	movw	r28, r16
     860:	8a 91       	ld	r24, -Y
     862:	80 32       	cpi	r24, 0x20	; 32
     864:	49 f7       	brne	.-46     	; 0x838 <usart0_getchar+0x12c>
     866:	62 cf       	rjmp	.-316    	; 0x72c <usart0_getchar+0x20>
				}
				break;
			}
		}
	}
	c = *rxp++;
     868:	e0 91 60 01 	lds	r30, 0x0160
     86c:	f0 91 61 01 	lds	r31, 0x0161
     870:	81 91       	ld	r24, Z+
     872:	f0 93 61 01 	sts	0x0161, r31
     876:	e0 93 60 01 	sts	0x0160, r30
	if (c == '\n')	rxp = 0;
     87a:	8a 30       	cpi	r24, 0x0A	; 10
     87c:	21 f4       	brne	.+8      	; 0x886 <usart0_getchar+0x17a>
     87e:	10 92 61 01 	sts	0x0161, r1
     882:	10 92 60 01 	sts	0x0160, r1
	return c;
     886:	28 2f       	mov	r18, r24
     888:	30 e0       	ldi	r19, 0x00	; 0
     88a:	02 c0       	rjmp	.+4      	; 0x890 <usart0_getchar+0x184>
     88c:	2f ef       	ldi	r18, 0xFF	; 255
     88e:	3f ef       	ldi	r19, 0xFF	; 255
}
     890:	c9 01       	movw	r24, r18
     892:	df 91       	pop	r29
     894:	cf 91       	pop	r28
     896:	1f 91       	pop	r17
     898:	0f 91       	pop	r16
     89a:	ff 90       	pop	r15
     89c:	ef 90       	pop	r14
     89e:	08 95       	ret

000008a0 <usart_init>:

ISR(USART0_TX_vect) {
}
*/

void usart_init(void) {
     8a0:	e4 e6       	ldi	r30, 0x64	; 100
     8a2:	f0 e0       	ldi	r31, 0x00	; 0
     8a4:	80 81       	ld	r24, Z
     8a6:	8d 7f       	andi	r24, 0xFD	; 253
     8a8:	80 83       	st	Z, r24
	power_usart0_enable();

	/* Set baud rate (12bit) */
	UBRR0 = UBRR_VALUE;
     8aa:	89 e1       	ldi	r24, 0x19	; 25
     8ac:	90 e0       	ldi	r25, 0x00	; 0
     8ae:	90 93 c5 00 	sts	0x00C5, r25
     8b2:	80 93 c4 00 	sts	0x00C4, r24
	#if USE_2X
	UCSR0A |= (1 << U2X0);
	#else
	UCSR0A &=(uint8_t)~(1 << U2X0);
     8b6:	e0 ec       	ldi	r30, 0xC0	; 192
     8b8:	f0 e0       	ldi	r31, 0x00	; 0
     8ba:	80 81       	ld	r24, Z
     8bc:	8d 7f       	andi	r24, 0xFD	; 253
     8be:	80 83       	st	Z, r24
	#endif
	/* Double the uart clock */
	//UCSR0A |=(1<<U2X0);
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)	;
     8c0:	88 e1       	ldi	r24, 0x18	; 24
     8c2:	80 93 c1 00 	sts	0x00C1, r24
	/* Enable r/t interupts, hangles input when used with some buffering functions */
	//UCSR0B |=(1<<RXCIE0)|(1<<TXCIE0);
	/* Set frame format: 8data, 1stop bit */
	UCSR0C = (0<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
     8c6:	86 e0       	ldi	r24, 0x06	; 6
     8c8:	80 93 c2 00 	sts	0x00C2, r24
	
	stdout=stdin=&usart0_stdio;
     8cc:	85 e2       	ldi	r24, 0x25	; 37
     8ce:	91 e0       	ldi	r25, 0x01	; 1
     8d0:	90 93 00 02 	sts	0x0200, r25
     8d4:	80 93 ff 01 	sts	0x01FF, r24
     8d8:	90 93 02 02 	sts	0x0202, r25
     8dc:	80 93 01 02 	sts	0x0201, r24
	printf_P(PSTR("usart: init usart0... [done]\n"));
     8e0:	88 ef       	ldi	r24, 0xF8	; 248
     8e2:	90 e0       	ldi	r25, 0x00	; 0
     8e4:	9f 93       	push	r25
     8e6:	8f 93       	push	r24
     8e8:	0e 94 52 06 	call	0xca4	; 0xca4 <printf_P>
     8ec:	0f 90       	pop	r0
     8ee:	0f 90       	pop	r0
}
     8f0:	08 95       	ret

000008f2 <__vector_9>:
}

enum {DOWN, UP};
static uint8_t timer_2_dir;
/* Timer/Counter1 Overflow ; BOTTOM */
ISR(TIMER1_OVF_vect) {
     8f2:	1f 92       	push	r1
     8f4:	0f 92       	push	r0
     8f6:	0f b6       	in	r0, 0x3f	; 63
     8f8:	0f 92       	push	r0
     8fa:	11 24       	eor	r1, r1
     8fc:	8f 93       	push	r24
	timer_2_dir=UP;
     8fe:	81 e0       	ldi	r24, 0x01	; 1
     900:	80 93 e3 01 	sts	0x01E3, r24
}
     904:	8f 91       	pop	r24
     906:	0f 90       	pop	r0
     908:	0f be       	out	0x3f, r0	; 63
     90a:	0f 90       	pop	r0
     90c:	1f 90       	pop	r1
     90e:	18 95       	reti

00000910 <__vector_6>:

/* Timer/Counter1 ISR1 ; TOP */
ISR(SIG_INPUT_CAPTURE1) {
     910:	1f 92       	push	r1
     912:	0f 92       	push	r0
     914:	0f b6       	in	r0, 0x3f	; 63
     916:	0f 92       	push	r0
     918:	11 24       	eor	r1, r1
	timer_2_dir=DOWN;
     91a:	10 92 e3 01 	sts	0x01E3, r1
}
     91e:	0f 90       	pop	r0
     920:	0f be       	out	0x3f, r0	; 63
     922:	0f 90       	pop	r0
     924:	1f 90       	pop	r1
     926:	18 95       	reti

00000928 <__vector_7>:

/* Timer/Counter Compare Match A */
ISR(TIMER1_COMPA_vect) {
     928:	1f 92       	push	r1
     92a:	0f 92       	push	r0
     92c:	0f b6       	in	r0, 0x3f	; 63
     92e:	0f 92       	push	r0
     930:	11 24       	eor	r1, r1
     932:	8f 93       	push	r24
	if (timer_2_dir==DOWN)	
     934:	80 91 e3 01 	lds	r24, 0x01E3
     938:	88 23       	and	r24, r24
     93a:	11 f4       	brne	.+4      	; 0x940 <__vector_7+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMA_PIN);
     93c:	2a 98       	cbi	0x05, 2	; 5
     93e:	01 c0       	rjmp	.+2      	; 0x942 <__vector_7+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMA_PIN);
     940:	2a 9a       	sbi	0x05, 2	; 5
		
}
     942:	8f 91       	pop	r24
     944:	0f 90       	pop	r0
     946:	0f be       	out	0x3f, r0	; 63
     948:	0f 90       	pop	r0
     94a:	1f 90       	pop	r1
     94c:	18 95       	reti

0000094e <__vector_8>:

/* Timer/Counter Compare Match B */
ISR(TIMER1_COMPB_vect) {
     94e:	1f 92       	push	r1
     950:	0f 92       	push	r0
     952:	0f b6       	in	r0, 0x3f	; 63
     954:	0f 92       	push	r0
     956:	11 24       	eor	r1, r1
     958:	8f 93       	push	r24
	if (timer_2_dir==DOWN)	
     95a:	80 91 e3 01 	lds	r24, 0x01E3
     95e:	88 23       	and	r24, r24
     960:	11 f4       	brne	.+4      	; 0x966 <__vector_8+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMB_PIN);
     962:	2b 98       	cbi	0x05, 3	; 5
     964:	01 c0       	rjmp	.+2      	; 0x968 <__vector_8+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMB_PIN);
     966:	2b 9a       	sbi	0x05, 3	; 5
}
     968:	8f 91       	pop	r24
     96a:	0f 90       	pop	r0
     96c:	0f be       	out	0x3f, r0	; 63
     96e:	0f 90       	pop	r0
     970:	1f 90       	pop	r1
     972:	18 95       	reti

00000974 <timer1_init>:
	printf("\tT: %ds\n",sec);
	//print_adc_values();
	//printf("Current Channel: %d\n", curr_ch);
}

void timer1_init(void) { // Runs the PWMs
     974:	88 e4       	ldi	r24, 0x48	; 72
     976:	91 e0       	ldi	r25, 0x01	; 1
     978:	9f 93       	push	r25
     97a:	8f 93       	push	r24
     97c:	0e 94 52 06 	call	0xca4	; 0xca4 <printf_P>
	// Set OC1A/B on up, clear on down
//	TCCR1A|= (uint8_t) (1<<COM1A1)|(1<<COM1A0);
//	TCCR1A|= (uint8_t) (1<<COM1B1)|(1<<COM1B0);

	// OC1A/B disconnected
	TCCR1A&= (uint8_t) ~((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0));
     980:	e0 e8       	ldi	r30, 0x80	; 128
     982:	f0 e0       	ldi	r31, 0x00	; 0
     984:	80 81       	ld	r24, Z
     986:	8f 70       	andi	r24, 0x0F	; 15
     988:	80 83       	st	Z, r24
	
	// Waveform Generation Set to PWM (Phase and frequency correct, mode 8)
	TCCR1A&= (uint8_t) ~((1<<WGM11)|(1<<WGM10));
     98a:	80 81       	ld	r24, Z
     98c:	8c 7f       	andi	r24, 0xFC	; 252
     98e:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<5); //Reserved bit
     990:	e1 e8       	ldi	r30, 0x81	; 129
     992:	f0 e0       	ldi	r31, 0x00	; 0
     994:	80 81       	ld	r24, Z
     996:	80 62       	ori	r24, 0x20	; 32
     998:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<WGM13);
     99a:	80 81       	ld	r24, Z
     99c:	80 61       	ori	r24, 0x10	; 16
     99e:	80 83       	st	Z, r24
	TCCR1B&= (uint8_t)~(1<<WGM12);
     9a0:	80 81       	ld	r24, Z
     9a2:	87 7f       	andi	r24, 0xF7	; 247
     9a4:	80 83       	st	Z, r24

	// Disable Input noise canceler
	TCCR1B|= (uint8_t)(1<<ICNC1);
     9a6:	80 81       	ld	r24, Z
     9a8:	80 68       	ori	r24, 0x80	; 128
     9aa:	80 83       	st	Z, r24
	
	// Set TOP
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     9ac:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     9ae:	f8 94       	cli
		ICR1=0xFFFF;
     9b0:	8f ef       	ldi	r24, 0xFF	; 255
     9b2:	9f ef       	ldi	r25, 0xFF	; 255
     9b4:	90 93 87 00 	sts	0x0087, r25
     9b8:	80 93 86 00 	sts	0x0086, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     9bc:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
     9be:	e1 e8       	ldi	r30, 0x81	; 129
     9c0:	f0 e0       	ldi	r31, 0x00	; 0
     9c2:	80 81       	ld	r24, Z
     9c4:	89 7f       	andi	r24, 0xF9	; 249
     9c6:	80 83       	st	Z, r24
	// At 8MHz the best we get is 60Hz (bad. very bad.)
	
	// Set prescale to 1
	// TCCR1B = (TCCR1B & 0b11111000)|(log(prescale)/log(2));
	TCCR1B&= (uint8_t)~((1<<CS12)|(1<<CS11));
	TCCR1B|= (uint8_t) (1<<CS10);
     9c8:	80 81       	ld	r24, Z
     9ca:	81 60       	ori	r24, 0x01	; 1
     9cc:	80 83       	st	Z, r24
	
	//OCR1A and OCR1B are the Compare / PWM registers
	//OCR1A = OCR1B = 0xFFFF; // Max = 65535,0xFFFF
	
	// disable the interupts (probably done by default).
	TIMSK1&= (uint8_t)~((1<<ICIE1)|(1<<OCIE1B)|(1<<OCIE1A)|(1<<TOIE1));
     9ce:	ef e6       	ldi	r30, 0x6F	; 111
     9d0:	f0 e0       	ldi	r31, 0x00	; 0
     9d2:	80 81       	ld	r24, Z
     9d4:	88 7d       	andi	r24, 0xD8	; 216
     9d6:	80 83       	st	Z, r24
	
	MOTOR_PWM_DDR|= ((1<<M_PWMA_PIN)|(1<<M_PWMB_PIN));
     9d8:	84 b1       	in	r24, 0x04	; 4
     9da:	8c 60       	ori	r24, 0x0C	; 12
     9dc:	84 b9       	out	0x04, r24	; 4
	
	printf_P(PSTR("\t[done]\n"));
     9de:	8f e3       	ldi	r24, 0x3F	; 63
     9e0:	91 e0       	ldi	r25, 0x01	; 1
     9e2:	9f 93       	push	r25
     9e4:	8f 93       	push	r24
     9e6:	0e 94 52 06 	call	0xca4	; 0xca4 <printf_P>
     9ea:	0f 90       	pop	r0
     9ec:	0f 90       	pop	r0
     9ee:	0f 90       	pop	r0
     9f0:	0f 90       	pop	r0
}
     9f2:	08 95       	ret

000009f4 <timer2_init>:
#include <avr/interrupt.h>
#include <stdio.h>
#include <avr/pgmspace.h>


void timer2_init(void) {
     9f4:	87 e6       	ldi	r24, 0x67	; 103
     9f6:	91 e0       	ldi	r25, 0x01	; 1
     9f8:	9f 93       	push	r25
     9fa:	8f 93       	push	r24
     9fc:	0e 94 52 06 	call	0xca4	; 0xca4 <printf_P>
	e. Clear the Timer/Counter2 Interrupt Flags.
	f. Enable interrupts, if needed.
	*/
	
	// disable interupts (probably alread done)
	TIMSK2&=(uint8_t)~((1<<OCIE2A)|(1<<TOIE2));
     a00:	80 91 70 00 	lds	r24, 0x0070
     a04:	8c 7f       	andi	r24, 0xFC	; 252
     a06:	80 93 70 00 	sts	0x0070, r24
	
	// Enable asyncronous clocking.
	ASSR&=(uint8_t)~(1<<EXCLK);
     a0a:	80 91 b6 00 	lds	r24, 0x00B6
     a0e:	8f 7e       	andi	r24, 0xEF	; 239
     a10:	80 93 b6 00 	sts	0x00B6, r24
	ASSR|=(uint8_t)(1<<AS2);
     a14:	80 91 b6 00 	lds	r24, 0x00B6
     a18:	88 60       	ori	r24, 0x08	; 8
     a1a:	80 93 b6 00 	sts	0x00B6, r24
	
	// Reset acculumator
	TCNT2 = 0;
     a1e:	10 92 b2 00 	sts	0x00B2, r1
	
	TCCR2A&=(uint8_t)~(1<<FOC2A);
     a22:	80 91 b0 00 	lds	r24, 0x00B0
     a26:	8f 77       	andi	r24, 0x7F	; 127
     a28:	80 93 b0 00 	sts	0x00B0, r24
	*/
	// : CTC Mode.
	//TCCR2A|=(1<<WGM20);
	//TCCR2A&=~(1<<WGM21);
	// : Normal Mode.
	TCCR2A&=(uint8_t)~((1<<WGM20)|(1<<WGM21));
     a2c:	80 91 b0 00 	lds	r24, 0x00B0
     a30:	87 7b       	andi	r24, 0xB7	; 183
     a32:	80 93 b0 00 	sts	0x00B0, r24
		0		1		Toggle on compare match
		1		0		clear on compare match
		1		1		set on 		"		"
	*/
	// : No output
	TCCR2A&=(uint8_t)~((1<<COM2A1)|(1<<COM2A0));
     a36:	80 91 b0 00 	lds	r24, 0x00B0
     a3a:	8f 7c       	andi	r24, 0xCF	; 207
     a3c:	80 93 b0 00 	sts	0x00B0, r24
	// 32768/8/256 = 16Hz
	//TCCR2A|= (uint8_t)(1<<CS21);
	//TCCR2A&=(uint8_t)~((uint8_t)((1<<CS20)|(1<<CS22)));

	// 32768/128/256 = 1Hz
	TCCR2A|= (1<<CS20)|(1<<CS22);
     a40:	80 91 b0 00 	lds	r24, 0x00B0
     a44:	85 60       	ori	r24, 0x05	; 5
     a46:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2A&=(uint8_t)~(1<<CS21);
     a4a:	80 91 b0 00 	lds	r24, 0x00B0
     a4e:	8d 7f       	andi	r24, 0xFD	; 253
     a50:	80 93 b0 00 	sts	0x00B0, r24
     a54:	0f 90       	pop	r0
     a56:	0f 90       	pop	r0

	// 32768/1024/256 = 1/8Hz
	//TCCR2A|= (1<<CS21)|(1<<CS20)|(1<<CS22);

	loop_until_bit_is_clear(ASSR,TCN2UB);
     a58:	80 91 b6 00 	lds	r24, 0x00B6
     a5c:	82 fd       	sbrc	r24, 2
     a5e:	fc cf       	rjmp	.-8      	; 0xa58 <timer2_init+0x64>
	loop_until_bit_is_clear(ASSR,OCR2UB);
     a60:	80 91 b6 00 	lds	r24, 0x00B6
     a64:	81 fd       	sbrc	r24, 1
     a66:	fc cf       	rjmp	.-8      	; 0xa60 <timer2_init+0x6c>
	loop_until_bit_is_clear(ASSR,TCR2UB);
     a68:	80 91 b6 00 	lds	r24, 0x00B6
     a6c:	80 fd       	sbrc	r24, 0
     a6e:	fc cf       	rjmp	.-8      	; 0xa68 <timer2_init+0x74>
	
	// Enable overflow interrupt, disable match.
	TIMSK2|= (1<<TOIE2);
     a70:	80 91 70 00 	lds	r24, 0x0070
     a74:	81 60       	ori	r24, 0x01	; 1
     a76:	80 93 70 00 	sts	0x0070, r24
	//TIMSK2&=~(1<<OCIE2A); // Disabled
	printf_P(PSTR("\t[done]\n"));
     a7a:	8e e5       	ldi	r24, 0x5E	; 94
     a7c:	91 e0       	ldi	r25, 0x01	; 1
     a7e:	9f 93       	push	r25
     a80:	8f 93       	push	r24
     a82:	0e 94 52 06 	call	0xca4	; 0xca4 <printf_P>
     a86:	0f 90       	pop	r0
     a88:	0f 90       	pop	r0
}
     a8a:	08 95       	ret

00000a8c <timers_init>:

/*
void timer0_init(void) {}
*/

void timers_init(void) {
     a8c:	8f e2       	ldi	r24, 0x2F	; 47
     a8e:	91 e0       	ldi	r25, 0x01	; 1
     a90:	9f 93       	push	r25
     a92:	8f 93       	push	r24
     a94:	0e 94 52 06 	call	0xca4	; 0xca4 <printf_P>
	printf_P(PSTR("timers: init..."));
//	timer0_init(); // Not implimented.
	timer1_init(); //PWM
     a98:	0e 94 ba 04 	call	0x974	; 0x974 <timer1_init>
	timer2_init(); //RTC
     a9c:	0e 94 fa 04 	call	0x9f4	; 0x9f4 <timer2_init>
	printf_P(PSTR("timers: init     \t[done]"));
     aa0:	86 e1       	ldi	r24, 0x16	; 22
     aa2:	91 e0       	ldi	r25, 0x01	; 1
     aa4:	9f 93       	push	r25
     aa6:	8f 93       	push	r24
     aa8:	0e 94 52 06 	call	0xca4	; 0xca4 <printf_P>
     aac:	0f 90       	pop	r0
     aae:	0f 90       	pop	r0
     ab0:	0f 90       	pop	r0
     ab2:	0f 90       	pop	r0
	
}
     ab4:	08 95       	ret

00000ab6 <__vector_5>:
	printf_P(PSTR("\t[done]\n"));
}


// Timer2 Overflow
ISR(TIMER2_OVF_vect) {
     ab6:	1f 92       	push	r1
     ab8:	0f 92       	push	r0
     aba:	0f b6       	in	r0, 0x3f	; 63
     abc:	0f 92       	push	r0
     abe:	11 24       	eor	r1, r1
     ac0:	2f 93       	push	r18
     ac2:	3f 93       	push	r19
     ac4:	4f 93       	push	r20
     ac6:	5f 93       	push	r21
     ac8:	6f 93       	push	r22
     aca:	7f 93       	push	r23
     acc:	8f 93       	push	r24
     ace:	9f 93       	push	r25
     ad0:	af 93       	push	r26
     ad2:	bf 93       	push	r27
     ad4:	ef 93       	push	r30
     ad6:	ff 93       	push	r31
	static uint16_t sec;//=0
	++sec;
     ad8:	80 91 e1 01 	lds	r24, 0x01E1
     adc:	90 91 e2 01 	lds	r25, 0x01E2
     ae0:	01 96       	adiw	r24, 0x01	; 1
     ae2:	90 93 e2 01 	sts	0x01E2, r25
     ae6:	80 93 e1 01 	sts	0x01E1, r24
	//1 Hz (16/16)
	printf("\tT: %ds\n",sec);
     aea:	9f 93       	push	r25
     aec:	8f 93       	push	r24
     aee:	83 e3       	ldi	r24, 0x33	; 51
     af0:	91 e0       	ldi	r25, 0x01	; 1
     af2:	9f 93       	push	r25
     af4:	8f 93       	push	r24
     af6:	0e 94 3d 06 	call	0xc7a	; 0xc7a <printf>
     afa:	0f 90       	pop	r0
     afc:	0f 90       	pop	r0
     afe:	0f 90       	pop	r0
     b00:	0f 90       	pop	r0
	//print_adc_values();
	//printf("Current Channel: %d\n", curr_ch);
}
     b02:	ff 91       	pop	r31
     b04:	ef 91       	pop	r30
     b06:	bf 91       	pop	r27
     b08:	af 91       	pop	r26
     b0a:	9f 91       	pop	r25
     b0c:	8f 91       	pop	r24
     b0e:	7f 91       	pop	r23
     b10:	6f 91       	pop	r22
     b12:	5f 91       	pop	r21
     b14:	4f 91       	pop	r20
     b16:	3f 91       	pop	r19
     b18:	2f 91       	pop	r18
     b1a:	0f 90       	pop	r0
     b1c:	0f be       	out	0x3f, r0	; 63
     b1e:	0f 90       	pop	r0
     b20:	1f 90       	pop	r1
     b22:	18 95       	reti

00000b24 <get_motor_L>:
#include <stdio.h>
#include <inttypes.h>
#include <util/atomic.h>


uint16_t get_motor_L(void) {
     b24:	f8 94       	cli
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
     b26:	20 91 88 00 	lds	r18, 0x0088
     b2a:	30 91 89 00 	lds	r19, 0x0089
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     b2e:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     b30:	c9 01       	movw	r24, r18
     b32:	08 95       	ret

00000b34 <get_motor_R>:
	}
	return temp;
}

uint16_t get_motor_R(void) {
     b34:	f8 94       	cli
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
     b36:	20 91 8a 00 	lds	r18, 0x008A
     b3a:	30 91 8b 00 	lds	r19, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     b3e:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     b40:	c9 01       	movw	r24, r18
     b42:	08 95       	ret

00000b44 <set_motor_L>:
	}
	return temp;
}

void set_motor_L(uint16_t speed) {
     b44:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
     b46:	90 93 89 00 	sts	0x0089, r25
     b4a:	80 93 88 00 	sts	0x0088, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     b4e:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     b50:	08 95       	ret

00000b52 <set_motor_R>:
	}
}

void set_motor_R(uint16_t speed) {
     b52:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
     b54:	90 93 8b 00 	sts	0x008B, r25
     b58:	80 93 8a 00 	sts	0x008A, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     b5c:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     b5e:	08 95       	ret

00000b60 <lf_turn_left_inc>:
	
}
*/

enum {LEFT,RIGHT};
void lf_turn_left_inc(uint16_t inc) {
     b60:	f8 94       	cli


uint16_t get_motor_L(void) {
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
     b62:	20 91 88 00 	lds	r18, 0x0088
     b66:	30 91 89 00 	lds	r19, 0x0089
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     b6a:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     b6c:	f8 94       	cli
}

uint16_t get_motor_R(void) {
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
     b6e:	40 91 8a 00 	lds	r20, 0x008A
     b72:	50 91 8b 00 	lds	r21, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     b76:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     b78:	28 0f       	add	r18, r24
     b7a:	39 1f       	adc	r19, r25
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b7c:	f8 94       	cli
	return temp;
}

void set_motor_L(uint16_t speed) {
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
     b7e:	30 93 89 00 	sts	0x0089, r19
     b82:	20 93 88 00 	sts	0x0088, r18
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     b86:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     b88:	08 95       	ret

00000b8a <lf_turn_right_inc>:
	else
		set_motor_L(c_speed[LEFT]+inc);
	//TODO: case when ((c_speed[RIGHT]-inc) < LF_MIN_SPEED)?
		
}
void lf_turn_right_inc(uint16_t inc) {
     b8a:	f8 94       	cli


uint16_t get_motor_L(void) {
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
     b8c:	20 91 88 00 	lds	r18, 0x0088
     b90:	30 91 89 00 	lds	r19, 0x0089
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     b94:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     b96:	f8 94       	cli
}

uint16_t get_motor_R(void) {
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
     b98:	20 91 8a 00 	lds	r18, 0x008A
     b9c:	30 91 8b 00 	lds	r19, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     ba0:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     ba2:	28 0f       	add	r18, r24
     ba4:	39 1f       	adc	r19, r25
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     ba6:	f8 94       	cli
	}
}

void set_motor_R(uint16_t speed) {
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
     ba8:	30 93 8b 00 	sts	0x008B, r19
     bac:	20 93 8a 00 	sts	0x008A, r18
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     bb0:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     bb2:	08 95       	ret

00000bb4 <lf_full_speed>:
	}
	else
		set_motor_R(c_speed[RIGHT]+inc);
	//TODO: case when ((c_speed[RIGHT]-inc) < LF_MIN_SPEED)?
}
void lf_full_speed(void) {
     bb4:	f8 94       	cli
	return temp;
}

void set_motor_L(uint16_t speed) {
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
     bb6:	8f ef       	ldi	r24, 0xFF	; 255
     bb8:	9f ef       	ldi	r25, 0xFF	; 255
     bba:	90 93 89 00 	sts	0x0089, r25
     bbe:	80 93 88 00 	sts	0x0088, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     bc2:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     bc4:	f8 94       	cli
	}
}

void set_motor_R(uint16_t speed) {
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
     bc6:	8f ef       	ldi	r24, 0xFF	; 255
     bc8:	9f ef       	ldi	r25, 0xFF	; 255
     bca:	90 93 8b 00 	sts	0x008B, r25
     bce:	80 93 8a 00 	sts	0x008A, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     bd2:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     bd4:	08 95       	ret

00000bd6 <motor_mode_R>:
//		return c_mode;
	printf("motor L mode: %d\n",c_mode);
	return c_mode;
}

uint8_t motor_mode_R(uint8_t mode) {
     bd6:	98 2f       	mov	r25, r24
	static uint8_t c_mode; //=0;

	if 	(mode == MOTOR_MODE_CCW ) {
     bd8:	82 30       	cpi	r24, 0x02	; 2
     bda:	19 f4       	brne	.+6      	; 0xbe2 <motor_mode_R+0xc>
		MOTOR_CTL_PORT&=~(1<<M_RIN1); // IN1 = L, IN2 = H
     bdc:	5d 98       	cbi	0x0b, 5	; 11
		MOTOR_CTL_PORT|=(1<<M_RIN2);
     bde:	5f 9a       	sbi	0x0b, 7	; 11
     be0:	0f c0       	rjmp	.+30     	; 0xc00 <motor_mode_R+0x2a>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_CW  ) {
     be2:	81 30       	cpi	r24, 0x01	; 1
     be4:	19 f4       	brne	.+6      	; 0xbec <motor_mode_R+0x16>
		MOTOR_CTL_PORT|=(1<<M_RIN1);
     be6:	5d 9a       	sbi	0x0b, 5	; 11
		MOTOR_CTL_PORT&=~(1<<M_RIN2); // IN1 = H, IN2 = L
     be8:	5f 98       	cbi	0x0b, 7	; 11
     bea:	0a c0       	rjmp	.+20     	; 0xc00 <motor_mode_R+0x2a>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_STOP) {
     bec:	83 30       	cpi	r24, 0x03	; 3
     bee:	19 f4       	brne	.+6      	; 0xbf6 <motor_mode_R+0x20>
		MOTOR_CTL_PORT&=~((1<<M_RIN1)|(1<<M_RIN2)); // IN1 = L, IN2 = L
     bf0:	8b b1       	in	r24, 0x0b	; 11
     bf2:	8f 75       	andi	r24, 0x5F	; 95
     bf4:	04 c0       	rjmp	.+8      	; 0xbfe <motor_mode_R+0x28>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_SB	) {
     bf6:	84 30       	cpi	r24, 0x04	; 4
     bf8:	29 f4       	brne	.+10     	; 0xc04 <motor_mode_R+0x2e>
		MOTOR_CTL_PORT|=(1<<M_RIN1)|(1<<M_RIN2); // IN1 = H, IN2 = H
     bfa:	8b b1       	in	r24, 0x0b	; 11
     bfc:	80 6a       	ori	r24, 0xA0	; 160
     bfe:	8b b9       	out	0x0b, r24	; 11
		c_mode = mode;
     c00:	90 93 e4 01 	sts	0x01E4, r25
	}
//	if	(mode == MOTOR_MODE_GET )
//		return c_mode;
	printf("motor R mode: %d\n",c_mode);
     c04:	80 91 e4 01 	lds	r24, 0x01E4
     c08:	90 e0       	ldi	r25, 0x00	; 0
     c0a:	9f 93       	push	r25
     c0c:	8f 93       	push	r24
     c0e:	8c e3       	ldi	r24, 0x3C	; 60
     c10:	91 e0       	ldi	r25, 0x01	; 1
     c12:	9f 93       	push	r25
     c14:	8f 93       	push	r24
     c16:	0e 94 3d 06 	call	0xc7a	; 0xc7a <printf>
     c1a:	0f 90       	pop	r0
     c1c:	0f 90       	pop	r0
     c1e:	0f 90       	pop	r0
     c20:	0f 90       	pop	r0
	return c_mode;
}
     c22:	80 91 e4 01 	lds	r24, 0x01E4
     c26:	08 95       	ret

00000c28 <motor_mode_L>:
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
	}
}

uint8_t motor_mode_L(uint8_t mode) {
     c28:	98 2f       	mov	r25, r24
	static uint8_t c_mode; //=0;

	if 	(mode == MOTOR_MODE_CCW ) {
     c2a:	82 30       	cpi	r24, 0x02	; 2
     c2c:	19 f4       	brne	.+6      	; 0xc34 <motor_mode_L+0xc>
		MOTOR_CTL_PORT&=~(1<<M_LIN1); // IN1 = L, IN2 = H
     c2e:	59 98       	cbi	0x0b, 1	; 11
		MOTOR_CTL_PORT|=(1<<M_LIN2);
     c30:	5b 9a       	sbi	0x0b, 3	; 11
     c32:	0f c0       	rjmp	.+30     	; 0xc52 <motor_mode_L+0x2a>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_CW  ) {
     c34:	81 30       	cpi	r24, 0x01	; 1
     c36:	19 f4       	brne	.+6      	; 0xc3e <motor_mode_L+0x16>
		MOTOR_CTL_PORT|=(1<<M_LIN1);
     c38:	59 9a       	sbi	0x0b, 1	; 11
		MOTOR_CTL_PORT&=~(1<<M_LIN2); // IN1 = H, IN2 = L
     c3a:	5b 98       	cbi	0x0b, 3	; 11
     c3c:	0a c0       	rjmp	.+20     	; 0xc52 <motor_mode_L+0x2a>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_STOP) {
     c3e:	83 30       	cpi	r24, 0x03	; 3
     c40:	19 f4       	brne	.+6      	; 0xc48 <motor_mode_L+0x20>
		MOTOR_CTL_PORT&=~((1<<M_LIN1)|(1<<M_LIN2)); // IN1 = L, IN2 = L
     c42:	8b b1       	in	r24, 0x0b	; 11
     c44:	85 7f       	andi	r24, 0xF5	; 245
     c46:	04 c0       	rjmp	.+8      	; 0xc50 <motor_mode_L+0x28>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_SB	) {
     c48:	84 30       	cpi	r24, 0x04	; 4
     c4a:	29 f4       	brne	.+10     	; 0xc56 <motor_mode_L+0x2e>
		MOTOR_CTL_PORT|=(1<<M_LIN1)|(1<<M_LIN2); // IN1 = H, IN2 = H
     c4c:	8b b1       	in	r24, 0x0b	; 11
     c4e:	8a 60       	ori	r24, 0x0A	; 10
     c50:	8b b9       	out	0x0b, r24	; 11
		c_mode = mode;
     c52:	90 93 e5 01 	sts	0x01E5, r25
	}
//	if	(mode == MOTOR_MODE_GET )
//		return c_mode;
	printf("motor L mode: %d\n",c_mode);
     c56:	80 91 e5 01 	lds	r24, 0x01E5
     c5a:	90 e0       	ldi	r25, 0x00	; 0
     c5c:	9f 93       	push	r25
     c5e:	8f 93       	push	r24
     c60:	8e e4       	ldi	r24, 0x4E	; 78
     c62:	91 e0       	ldi	r25, 0x01	; 1
     c64:	9f 93       	push	r25
     c66:	8f 93       	push	r24
     c68:	0e 94 3d 06 	call	0xc7a	; 0xc7a <printf>
     c6c:	0f 90       	pop	r0
     c6e:	0f 90       	pop	r0
     c70:	0f 90       	pop	r0
     c72:	0f 90       	pop	r0
	return c_mode;
}
     c74:	80 91 e5 01 	lds	r24, 0x01E5
     c78:	08 95       	ret

00000c7a <printf>:
     c7a:	a0 e0       	ldi	r26, 0x00	; 0
     c7c:	b0 e0       	ldi	r27, 0x00	; 0
     c7e:	e3 e4       	ldi	r30, 0x43	; 67
     c80:	f6 e0       	ldi	r31, 0x06	; 6
     c82:	0c 94 2a 0c 	jmp	0x1854	; 0x1854 <__prologue_saves__+0x20>
     c86:	fe 01       	movw	r30, r28
     c88:	35 96       	adiw	r30, 0x05	; 5
     c8a:	61 91       	ld	r22, Z+
     c8c:	71 91       	ld	r23, Z+
     c8e:	af 01       	movw	r20, r30
     c90:	80 91 01 02 	lds	r24, 0x0201
     c94:	90 91 02 02 	lds	r25, 0x0202
     c98:	0e 94 94 06 	call	0xd28	; 0xd28 <vfprintf>
     c9c:	20 96       	adiw	r28, 0x00	; 0
     c9e:	e2 e0       	ldi	r30, 0x02	; 2
     ca0:	0c 94 46 0c 	jmp	0x188c	; 0x188c <__epilogue_restores__+0x20>

00000ca4 <printf_P>:
     ca4:	a0 e0       	ldi	r26, 0x00	; 0
     ca6:	b0 e0       	ldi	r27, 0x00	; 0
     ca8:	e8 e5       	ldi	r30, 0x58	; 88
     caa:	f6 e0       	ldi	r31, 0x06	; 6
     cac:	0c 94 2a 0c 	jmp	0x1854	; 0x1854 <__prologue_saves__+0x20>
     cb0:	fe 01       	movw	r30, r28
     cb2:	35 96       	adiw	r30, 0x05	; 5
     cb4:	61 91       	ld	r22, Z+
     cb6:	71 91       	ld	r23, Z+
     cb8:	a0 91 01 02 	lds	r26, 0x0201
     cbc:	b0 91 02 02 	lds	r27, 0x0202
     cc0:	13 96       	adiw	r26, 0x03	; 3
     cc2:	8c 91       	ld	r24, X
     cc4:	13 97       	sbiw	r26, 0x03	; 3
     cc6:	88 60       	ori	r24, 0x08	; 8
     cc8:	13 96       	adiw	r26, 0x03	; 3
     cca:	8c 93       	st	X, r24
     ccc:	af 01       	movw	r20, r30
     cce:	80 91 01 02 	lds	r24, 0x0201
     cd2:	90 91 02 02 	lds	r25, 0x0202
     cd6:	0e 94 94 06 	call	0xd28	; 0xd28 <vfprintf>
     cda:	e0 91 01 02 	lds	r30, 0x0201
     cde:	f0 91 02 02 	lds	r31, 0x0202
     ce2:	23 81       	ldd	r18, Z+3	; 0x03
     ce4:	27 7f       	andi	r18, 0xF7	; 247
     ce6:	23 83       	std	Z+3, r18	; 0x03
     ce8:	20 96       	adiw	r28, 0x00	; 0
     cea:	e2 e0       	ldi	r30, 0x02	; 2
     cec:	0c 94 46 0c 	jmp	0x188c	; 0x188c <__epilogue_restores__+0x20>

00000cf0 <putchar>:
     cf0:	60 91 01 02 	lds	r22, 0x0201
     cf4:	70 91 02 02 	lds	r23, 0x0202
     cf8:	0e 94 6b 0b 	call	0x16d6	; 0x16d6 <fputc>
     cfc:	08 95       	ret

00000cfe <scanf>:
     cfe:	a0 e0       	ldi	r26, 0x00	; 0
     d00:	b0 e0       	ldi	r27, 0x00	; 0
     d02:	e5 e8       	ldi	r30, 0x85	; 133
     d04:	f6 e0       	ldi	r31, 0x06	; 6
     d06:	0c 94 2a 0c 	jmp	0x1854	; 0x1854 <__prologue_saves__+0x20>
     d0a:	fe 01       	movw	r30, r28
     d0c:	35 96       	adiw	r30, 0x05	; 5
     d0e:	61 91       	ld	r22, Z+
     d10:	71 91       	ld	r23, Z+
     d12:	af 01       	movw	r20, r30
     d14:	80 91 ff 01 	lds	r24, 0x01FF
     d18:	90 91 00 02 	lds	r25, 0x0200
     d1c:	0e 94 f7 09 	call	0x13ee	; 0x13ee <vfscanf>
     d20:	20 96       	adiw	r28, 0x00	; 0
     d22:	e2 e0       	ldi	r30, 0x02	; 2
     d24:	0c 94 46 0c 	jmp	0x188c	; 0x188c <__epilogue_restores__+0x20>

00000d28 <vfprintf>:
     d28:	ab e0       	ldi	r26, 0x0B	; 11
     d2a:	b0 e0       	ldi	r27, 0x00	; 0
     d2c:	ea e9       	ldi	r30, 0x9A	; 154
     d2e:	f6 e0       	ldi	r31, 0x06	; 6
     d30:	0c 94 1a 0c 	jmp	0x1834	; 0x1834 <__prologue_saves__>
     d34:	3c 01       	movw	r6, r24
     d36:	2b 01       	movw	r4, r22
     d38:	5a 01       	movw	r10, r20
     d3a:	fc 01       	movw	r30, r24
     d3c:	17 82       	std	Z+7, r1	; 0x07
     d3e:	16 82       	std	Z+6, r1	; 0x06
     d40:	83 81       	ldd	r24, Z+3	; 0x03
     d42:	81 fd       	sbrc	r24, 1
     d44:	03 c0       	rjmp	.+6      	; 0xd4c <vfprintf+0x24>
     d46:	6f ef       	ldi	r22, 0xFF	; 255
     d48:	7f ef       	ldi	r23, 0xFF	; 255
     d4a:	c8 c1       	rjmp	.+912    	; 0x10dc <vfprintf+0x3b4>
     d4c:	9a e0       	ldi	r25, 0x0A	; 10
     d4e:	89 2e       	mov	r8, r25
     d50:	1e 01       	movw	r2, r28
     d52:	08 94       	sec
     d54:	21 1c       	adc	r2, r1
     d56:	31 1c       	adc	r3, r1
     d58:	f3 01       	movw	r30, r6
     d5a:	23 81       	ldd	r18, Z+3	; 0x03
     d5c:	f2 01       	movw	r30, r4
     d5e:	23 fd       	sbrc	r18, 3
     d60:	85 91       	lpm	r24, Z+
     d62:	23 ff       	sbrs	r18, 3
     d64:	81 91       	ld	r24, Z+
     d66:	2f 01       	movw	r4, r30
     d68:	88 23       	and	r24, r24
     d6a:	09 f4       	brne	.+2      	; 0xd6e <vfprintf+0x46>
     d6c:	b4 c1       	rjmp	.+872    	; 0x10d6 <vfprintf+0x3ae>
     d6e:	85 32       	cpi	r24, 0x25	; 37
     d70:	39 f4       	brne	.+14     	; 0xd80 <vfprintf+0x58>
     d72:	23 fd       	sbrc	r18, 3
     d74:	85 91       	lpm	r24, Z+
     d76:	23 ff       	sbrs	r18, 3
     d78:	81 91       	ld	r24, Z+
     d7a:	2f 01       	movw	r4, r30
     d7c:	85 32       	cpi	r24, 0x25	; 37
     d7e:	29 f4       	brne	.+10     	; 0xd8a <vfprintf+0x62>
     d80:	b3 01       	movw	r22, r6
     d82:	90 e0       	ldi	r25, 0x00	; 0
     d84:	0e 94 6b 0b 	call	0x16d6	; 0x16d6 <fputc>
     d88:	e7 cf       	rjmp	.-50     	; 0xd58 <vfprintf+0x30>
     d8a:	98 2f       	mov	r25, r24
     d8c:	dd 24       	eor	r13, r13
     d8e:	cc 24       	eor	r12, r12
     d90:	99 24       	eor	r9, r9
     d92:	ff e1       	ldi	r31, 0x1F	; 31
     d94:	fd 15       	cp	r31, r13
     d96:	d0 f0       	brcs	.+52     	; 0xdcc <vfprintf+0xa4>
     d98:	9b 32       	cpi	r25, 0x2B	; 43
     d9a:	69 f0       	breq	.+26     	; 0xdb6 <vfprintf+0x8e>
     d9c:	9c 32       	cpi	r25, 0x2C	; 44
     d9e:	28 f4       	brcc	.+10     	; 0xdaa <vfprintf+0x82>
     da0:	90 32       	cpi	r25, 0x20	; 32
     da2:	59 f0       	breq	.+22     	; 0xdba <vfprintf+0x92>
     da4:	93 32       	cpi	r25, 0x23	; 35
     da6:	91 f4       	brne	.+36     	; 0xdcc <vfprintf+0xa4>
     da8:	0e c0       	rjmp	.+28     	; 0xdc6 <vfprintf+0x9e>
     daa:	9d 32       	cpi	r25, 0x2D	; 45
     dac:	49 f0       	breq	.+18     	; 0xdc0 <vfprintf+0x98>
     dae:	90 33       	cpi	r25, 0x30	; 48
     db0:	69 f4       	brne	.+26     	; 0xdcc <vfprintf+0xa4>
     db2:	41 e0       	ldi	r20, 0x01	; 1
     db4:	24 c0       	rjmp	.+72     	; 0xdfe <vfprintf+0xd6>
     db6:	52 e0       	ldi	r21, 0x02	; 2
     db8:	d5 2a       	or	r13, r21
     dba:	84 e0       	ldi	r24, 0x04	; 4
     dbc:	d8 2a       	or	r13, r24
     dbe:	28 c0       	rjmp	.+80     	; 0xe10 <vfprintf+0xe8>
     dc0:	98 e0       	ldi	r25, 0x08	; 8
     dc2:	d9 2a       	or	r13, r25
     dc4:	25 c0       	rjmp	.+74     	; 0xe10 <vfprintf+0xe8>
     dc6:	e0 e1       	ldi	r30, 0x10	; 16
     dc8:	de 2a       	or	r13, r30
     dca:	22 c0       	rjmp	.+68     	; 0xe10 <vfprintf+0xe8>
     dcc:	d7 fc       	sbrc	r13, 7
     dce:	29 c0       	rjmp	.+82     	; 0xe22 <vfprintf+0xfa>
     dd0:	89 2f       	mov	r24, r25
     dd2:	80 53       	subi	r24, 0x30	; 48
     dd4:	8a 30       	cpi	r24, 0x0A	; 10
     dd6:	70 f4       	brcc	.+28     	; 0xdf4 <vfprintf+0xcc>
     dd8:	d6 fe       	sbrs	r13, 6
     dda:	05 c0       	rjmp	.+10     	; 0xde6 <vfprintf+0xbe>
     ddc:	98 9c       	mul	r9, r8
     dde:	90 2c       	mov	r9, r0
     de0:	11 24       	eor	r1, r1
     de2:	98 0e       	add	r9, r24
     de4:	15 c0       	rjmp	.+42     	; 0xe10 <vfprintf+0xe8>
     de6:	c8 9c       	mul	r12, r8
     de8:	c0 2c       	mov	r12, r0
     dea:	11 24       	eor	r1, r1
     dec:	c8 0e       	add	r12, r24
     dee:	f0 e2       	ldi	r31, 0x20	; 32
     df0:	df 2a       	or	r13, r31
     df2:	0e c0       	rjmp	.+28     	; 0xe10 <vfprintf+0xe8>
     df4:	9e 32       	cpi	r25, 0x2E	; 46
     df6:	29 f4       	brne	.+10     	; 0xe02 <vfprintf+0xda>
     df8:	d6 fc       	sbrc	r13, 6
     dfa:	6d c1       	rjmp	.+730    	; 0x10d6 <vfprintf+0x3ae>
     dfc:	40 e4       	ldi	r20, 0x40	; 64
     dfe:	d4 2a       	or	r13, r20
     e00:	07 c0       	rjmp	.+14     	; 0xe10 <vfprintf+0xe8>
     e02:	9c 36       	cpi	r25, 0x6C	; 108
     e04:	19 f4       	brne	.+6      	; 0xe0c <vfprintf+0xe4>
     e06:	50 e8       	ldi	r21, 0x80	; 128
     e08:	d5 2a       	or	r13, r21
     e0a:	02 c0       	rjmp	.+4      	; 0xe10 <vfprintf+0xe8>
     e0c:	98 36       	cpi	r25, 0x68	; 104
     e0e:	49 f4       	brne	.+18     	; 0xe22 <vfprintf+0xfa>
     e10:	f2 01       	movw	r30, r4
     e12:	23 fd       	sbrc	r18, 3
     e14:	95 91       	lpm	r25, Z+
     e16:	23 ff       	sbrs	r18, 3
     e18:	91 91       	ld	r25, Z+
     e1a:	2f 01       	movw	r4, r30
     e1c:	99 23       	and	r25, r25
     e1e:	09 f0       	breq	.+2      	; 0xe22 <vfprintf+0xfa>
     e20:	b8 cf       	rjmp	.-144    	; 0xd92 <vfprintf+0x6a>
     e22:	89 2f       	mov	r24, r25
     e24:	85 54       	subi	r24, 0x45	; 69
     e26:	83 30       	cpi	r24, 0x03	; 3
     e28:	18 f0       	brcs	.+6      	; 0xe30 <vfprintf+0x108>
     e2a:	80 52       	subi	r24, 0x20	; 32
     e2c:	83 30       	cpi	r24, 0x03	; 3
     e2e:	38 f4       	brcc	.+14     	; 0xe3e <vfprintf+0x116>
     e30:	44 e0       	ldi	r20, 0x04	; 4
     e32:	50 e0       	ldi	r21, 0x00	; 0
     e34:	a4 0e       	add	r10, r20
     e36:	b5 1e       	adc	r11, r21
     e38:	5f e3       	ldi	r21, 0x3F	; 63
     e3a:	59 83       	std	Y+1, r21	; 0x01
     e3c:	0f c0       	rjmp	.+30     	; 0xe5c <vfprintf+0x134>
     e3e:	93 36       	cpi	r25, 0x63	; 99
     e40:	31 f0       	breq	.+12     	; 0xe4e <vfprintf+0x126>
     e42:	93 37       	cpi	r25, 0x73	; 115
     e44:	79 f0       	breq	.+30     	; 0xe64 <vfprintf+0x13c>
     e46:	93 35       	cpi	r25, 0x53	; 83
     e48:	09 f0       	breq	.+2      	; 0xe4c <vfprintf+0x124>
     e4a:	56 c0       	rjmp	.+172    	; 0xef8 <vfprintf+0x1d0>
     e4c:	20 c0       	rjmp	.+64     	; 0xe8e <vfprintf+0x166>
     e4e:	f5 01       	movw	r30, r10
     e50:	80 81       	ld	r24, Z
     e52:	89 83       	std	Y+1, r24	; 0x01
     e54:	42 e0       	ldi	r20, 0x02	; 2
     e56:	50 e0       	ldi	r21, 0x00	; 0
     e58:	a4 0e       	add	r10, r20
     e5a:	b5 1e       	adc	r11, r21
     e5c:	71 01       	movw	r14, r2
     e5e:	01 e0       	ldi	r16, 0x01	; 1
     e60:	10 e0       	ldi	r17, 0x00	; 0
     e62:	12 c0       	rjmp	.+36     	; 0xe88 <vfprintf+0x160>
     e64:	f5 01       	movw	r30, r10
     e66:	e0 80       	ld	r14, Z
     e68:	f1 80       	ldd	r15, Z+1	; 0x01
     e6a:	d6 fc       	sbrc	r13, 6
     e6c:	03 c0       	rjmp	.+6      	; 0xe74 <vfprintf+0x14c>
     e6e:	6f ef       	ldi	r22, 0xFF	; 255
     e70:	7f ef       	ldi	r23, 0xFF	; 255
     e72:	02 c0       	rjmp	.+4      	; 0xe78 <vfprintf+0x150>
     e74:	69 2d       	mov	r22, r9
     e76:	70 e0       	ldi	r23, 0x00	; 0
     e78:	42 e0       	ldi	r20, 0x02	; 2
     e7a:	50 e0       	ldi	r21, 0x00	; 0
     e7c:	a4 0e       	add	r10, r20
     e7e:	b5 1e       	adc	r11, r21
     e80:	c7 01       	movw	r24, r14
     e82:	0e 94 1e 0b 	call	0x163c	; 0x163c <strnlen>
     e86:	8c 01       	movw	r16, r24
     e88:	5f e7       	ldi	r21, 0x7F	; 127
     e8a:	d5 22       	and	r13, r21
     e8c:	14 c0       	rjmp	.+40     	; 0xeb6 <vfprintf+0x18e>
     e8e:	f5 01       	movw	r30, r10
     e90:	e0 80       	ld	r14, Z
     e92:	f1 80       	ldd	r15, Z+1	; 0x01
     e94:	d6 fc       	sbrc	r13, 6
     e96:	03 c0       	rjmp	.+6      	; 0xe9e <vfprintf+0x176>
     e98:	6f ef       	ldi	r22, 0xFF	; 255
     e9a:	7f ef       	ldi	r23, 0xFF	; 255
     e9c:	02 c0       	rjmp	.+4      	; 0xea2 <vfprintf+0x17a>
     e9e:	69 2d       	mov	r22, r9
     ea0:	70 e0       	ldi	r23, 0x00	; 0
     ea2:	42 e0       	ldi	r20, 0x02	; 2
     ea4:	50 e0       	ldi	r21, 0x00	; 0
     ea6:	a4 0e       	add	r10, r20
     ea8:	b5 1e       	adc	r11, r21
     eaa:	c7 01       	movw	r24, r14
     eac:	0e 94 13 0b 	call	0x1626	; 0x1626 <strnlen_P>
     eb0:	8c 01       	movw	r16, r24
     eb2:	50 e8       	ldi	r21, 0x80	; 128
     eb4:	d5 2a       	or	r13, r21
     eb6:	d3 fe       	sbrs	r13, 3
     eb8:	07 c0       	rjmp	.+14     	; 0xec8 <vfprintf+0x1a0>
     eba:	1a c0       	rjmp	.+52     	; 0xef0 <vfprintf+0x1c8>
     ebc:	b3 01       	movw	r22, r6
     ebe:	80 e2       	ldi	r24, 0x20	; 32
     ec0:	90 e0       	ldi	r25, 0x00	; 0
     ec2:	0e 94 6b 0b 	call	0x16d6	; 0x16d6 <fputc>
     ec6:	ca 94       	dec	r12
     ec8:	8c 2d       	mov	r24, r12
     eca:	90 e0       	ldi	r25, 0x00	; 0
     ecc:	08 17       	cp	r16, r24
     ece:	19 07       	cpc	r17, r25
     ed0:	a8 f3       	brcs	.-22     	; 0xebc <vfprintf+0x194>
     ed2:	0e c0       	rjmp	.+28     	; 0xef0 <vfprintf+0x1c8>
     ed4:	f7 01       	movw	r30, r14
     ed6:	d7 fc       	sbrc	r13, 7
     ed8:	85 91       	lpm	r24, Z+
     eda:	d7 fe       	sbrs	r13, 7
     edc:	81 91       	ld	r24, Z+
     ede:	7f 01       	movw	r14, r30
     ee0:	b3 01       	movw	r22, r6
     ee2:	90 e0       	ldi	r25, 0x00	; 0
     ee4:	0e 94 6b 0b 	call	0x16d6	; 0x16d6 <fputc>
     ee8:	c1 10       	cpse	r12, r1
     eea:	ca 94       	dec	r12
     eec:	01 50       	subi	r16, 0x01	; 1
     eee:	10 40       	sbci	r17, 0x00	; 0
     ef0:	01 15       	cp	r16, r1
     ef2:	11 05       	cpc	r17, r1
     ef4:	79 f7       	brne	.-34     	; 0xed4 <vfprintf+0x1ac>
     ef6:	ec c0       	rjmp	.+472    	; 0x10d0 <vfprintf+0x3a8>
     ef8:	94 36       	cpi	r25, 0x64	; 100
     efa:	11 f0       	breq	.+4      	; 0xf00 <vfprintf+0x1d8>
     efc:	99 36       	cpi	r25, 0x69	; 105
     efe:	71 f5       	brne	.+92     	; 0xf5c <vfprintf+0x234>
     f00:	d7 fe       	sbrs	r13, 7
     f02:	08 c0       	rjmp	.+16     	; 0xf14 <vfprintf+0x1ec>
     f04:	f5 01       	movw	r30, r10
     f06:	e0 80       	ld	r14, Z
     f08:	f1 80       	ldd	r15, Z+1	; 0x01
     f0a:	02 81       	ldd	r16, Z+2	; 0x02
     f0c:	13 81       	ldd	r17, Z+3	; 0x03
     f0e:	44 e0       	ldi	r20, 0x04	; 4
     f10:	50 e0       	ldi	r21, 0x00	; 0
     f12:	0a c0       	rjmp	.+20     	; 0xf28 <vfprintf+0x200>
     f14:	f5 01       	movw	r30, r10
     f16:	80 81       	ld	r24, Z
     f18:	91 81       	ldd	r25, Z+1	; 0x01
     f1a:	7c 01       	movw	r14, r24
     f1c:	00 27       	eor	r16, r16
     f1e:	f7 fc       	sbrc	r15, 7
     f20:	00 95       	com	r16
     f22:	10 2f       	mov	r17, r16
     f24:	42 e0       	ldi	r20, 0x02	; 2
     f26:	50 e0       	ldi	r21, 0x00	; 0
     f28:	a4 0e       	add	r10, r20
     f2a:	b5 1e       	adc	r11, r21
     f2c:	5f e6       	ldi	r21, 0x6F	; 111
     f2e:	d5 22       	and	r13, r21
     f30:	17 ff       	sbrs	r17, 7
     f32:	0a c0       	rjmp	.+20     	; 0xf48 <vfprintf+0x220>
     f34:	10 95       	com	r17
     f36:	00 95       	com	r16
     f38:	f0 94       	com	r15
     f3a:	e0 94       	com	r14
     f3c:	e1 1c       	adc	r14, r1
     f3e:	f1 1c       	adc	r15, r1
     f40:	01 1d       	adc	r16, r1
     f42:	11 1d       	adc	r17, r1
     f44:	80 e8       	ldi	r24, 0x80	; 128
     f46:	d8 2a       	or	r13, r24
     f48:	2a e0       	ldi	r18, 0x0A	; 10
     f4a:	30 e0       	ldi	r19, 0x00	; 0
     f4c:	a1 01       	movw	r20, r2
     f4e:	c8 01       	movw	r24, r16
     f50:	b7 01       	movw	r22, r14
     f52:	0e 94 b1 0b 	call	0x1762	; 0x1762 <__ultoa_invert>
     f56:	f8 2e       	mov	r15, r24
     f58:	f2 18       	sub	r15, r2
     f5a:	40 c0       	rjmp	.+128    	; 0xfdc <vfprintf+0x2b4>
     f5c:	95 37       	cpi	r25, 0x75	; 117
     f5e:	29 f4       	brne	.+10     	; 0xf6a <vfprintf+0x242>
     f60:	1d 2d       	mov	r17, r13
     f62:	1f 7e       	andi	r17, 0xEF	; 239
     f64:	2a e0       	ldi	r18, 0x0A	; 10
     f66:	30 e0       	ldi	r19, 0x00	; 0
     f68:	1d c0       	rjmp	.+58     	; 0xfa4 <vfprintf+0x27c>
     f6a:	1d 2d       	mov	r17, r13
     f6c:	19 7f       	andi	r17, 0xF9	; 249
     f6e:	9f 36       	cpi	r25, 0x6F	; 111
     f70:	61 f0       	breq	.+24     	; 0xf8a <vfprintf+0x262>
     f72:	90 37       	cpi	r25, 0x70	; 112
     f74:	20 f4       	brcc	.+8      	; 0xf7e <vfprintf+0x256>
     f76:	98 35       	cpi	r25, 0x58	; 88
     f78:	09 f0       	breq	.+2      	; 0xf7c <vfprintf+0x254>
     f7a:	ad c0       	rjmp	.+346    	; 0x10d6 <vfprintf+0x3ae>
     f7c:	0f c0       	rjmp	.+30     	; 0xf9c <vfprintf+0x274>
     f7e:	90 37       	cpi	r25, 0x70	; 112
     f80:	39 f0       	breq	.+14     	; 0xf90 <vfprintf+0x268>
     f82:	98 37       	cpi	r25, 0x78	; 120
     f84:	09 f0       	breq	.+2      	; 0xf88 <vfprintf+0x260>
     f86:	a7 c0       	rjmp	.+334    	; 0x10d6 <vfprintf+0x3ae>
     f88:	04 c0       	rjmp	.+8      	; 0xf92 <vfprintf+0x26a>
     f8a:	28 e0       	ldi	r18, 0x08	; 8
     f8c:	30 e0       	ldi	r19, 0x00	; 0
     f8e:	0a c0       	rjmp	.+20     	; 0xfa4 <vfprintf+0x27c>
     f90:	10 61       	ori	r17, 0x10	; 16
     f92:	14 fd       	sbrc	r17, 4
     f94:	14 60       	ori	r17, 0x04	; 4
     f96:	20 e1       	ldi	r18, 0x10	; 16
     f98:	30 e0       	ldi	r19, 0x00	; 0
     f9a:	04 c0       	rjmp	.+8      	; 0xfa4 <vfprintf+0x27c>
     f9c:	14 fd       	sbrc	r17, 4
     f9e:	16 60       	ori	r17, 0x06	; 6
     fa0:	20 e1       	ldi	r18, 0x10	; 16
     fa2:	32 e0       	ldi	r19, 0x02	; 2
     fa4:	17 ff       	sbrs	r17, 7
     fa6:	08 c0       	rjmp	.+16     	; 0xfb8 <vfprintf+0x290>
     fa8:	f5 01       	movw	r30, r10
     faa:	60 81       	ld	r22, Z
     fac:	71 81       	ldd	r23, Z+1	; 0x01
     fae:	82 81       	ldd	r24, Z+2	; 0x02
     fb0:	93 81       	ldd	r25, Z+3	; 0x03
     fb2:	44 e0       	ldi	r20, 0x04	; 4
     fb4:	50 e0       	ldi	r21, 0x00	; 0
     fb6:	08 c0       	rjmp	.+16     	; 0xfc8 <vfprintf+0x2a0>
     fb8:	f5 01       	movw	r30, r10
     fba:	80 81       	ld	r24, Z
     fbc:	91 81       	ldd	r25, Z+1	; 0x01
     fbe:	bc 01       	movw	r22, r24
     fc0:	80 e0       	ldi	r24, 0x00	; 0
     fc2:	90 e0       	ldi	r25, 0x00	; 0
     fc4:	42 e0       	ldi	r20, 0x02	; 2
     fc6:	50 e0       	ldi	r21, 0x00	; 0
     fc8:	a4 0e       	add	r10, r20
     fca:	b5 1e       	adc	r11, r21
     fcc:	a1 01       	movw	r20, r2
     fce:	0e 94 b1 0b 	call	0x1762	; 0x1762 <__ultoa_invert>
     fd2:	f8 2e       	mov	r15, r24
     fd4:	f2 18       	sub	r15, r2
     fd6:	8f e7       	ldi	r24, 0x7F	; 127
     fd8:	d8 2e       	mov	r13, r24
     fda:	d1 22       	and	r13, r17
     fdc:	d6 fe       	sbrs	r13, 6
     fde:	0b c0       	rjmp	.+22     	; 0xff6 <vfprintf+0x2ce>
     fe0:	5e ef       	ldi	r21, 0xFE	; 254
     fe2:	d5 22       	and	r13, r21
     fe4:	f9 14       	cp	r15, r9
     fe6:	38 f4       	brcc	.+14     	; 0xff6 <vfprintf+0x2ce>
     fe8:	d4 fe       	sbrs	r13, 4
     fea:	07 c0       	rjmp	.+14     	; 0xffa <vfprintf+0x2d2>
     fec:	d2 fc       	sbrc	r13, 2
     fee:	05 c0       	rjmp	.+10     	; 0xffa <vfprintf+0x2d2>
     ff0:	8f ee       	ldi	r24, 0xEF	; 239
     ff2:	d8 22       	and	r13, r24
     ff4:	02 c0       	rjmp	.+4      	; 0xffa <vfprintf+0x2d2>
     ff6:	1f 2d       	mov	r17, r15
     ff8:	01 c0       	rjmp	.+2      	; 0xffc <vfprintf+0x2d4>
     ffa:	19 2d       	mov	r17, r9
     ffc:	d4 fe       	sbrs	r13, 4
     ffe:	0d c0       	rjmp	.+26     	; 0x101a <vfprintf+0x2f2>
    1000:	fe 01       	movw	r30, r28
    1002:	ef 0d       	add	r30, r15
    1004:	f1 1d       	adc	r31, r1
    1006:	80 81       	ld	r24, Z
    1008:	80 33       	cpi	r24, 0x30	; 48
    100a:	19 f4       	brne	.+6      	; 0x1012 <vfprintf+0x2ea>
    100c:	99 ee       	ldi	r25, 0xE9	; 233
    100e:	d9 22       	and	r13, r25
    1010:	08 c0       	rjmp	.+16     	; 0x1022 <vfprintf+0x2fa>
    1012:	1f 5f       	subi	r17, 0xFF	; 255
    1014:	d2 fe       	sbrs	r13, 2
    1016:	05 c0       	rjmp	.+10     	; 0x1022 <vfprintf+0x2fa>
    1018:	03 c0       	rjmp	.+6      	; 0x1020 <vfprintf+0x2f8>
    101a:	8d 2d       	mov	r24, r13
    101c:	86 78       	andi	r24, 0x86	; 134
    101e:	09 f0       	breq	.+2      	; 0x1022 <vfprintf+0x2fa>
    1020:	1f 5f       	subi	r17, 0xFF	; 255
    1022:	0d 2d       	mov	r16, r13
    1024:	d3 fc       	sbrc	r13, 3
    1026:	14 c0       	rjmp	.+40     	; 0x1050 <vfprintf+0x328>
    1028:	d0 fe       	sbrs	r13, 0
    102a:	0f c0       	rjmp	.+30     	; 0x104a <vfprintf+0x322>
    102c:	1c 15       	cp	r17, r12
    102e:	10 f0       	brcs	.+4      	; 0x1034 <vfprintf+0x30c>
    1030:	9f 2c       	mov	r9, r15
    1032:	0b c0       	rjmp	.+22     	; 0x104a <vfprintf+0x322>
    1034:	9f 2c       	mov	r9, r15
    1036:	9c 0c       	add	r9, r12
    1038:	91 1a       	sub	r9, r17
    103a:	1c 2d       	mov	r17, r12
    103c:	06 c0       	rjmp	.+12     	; 0x104a <vfprintf+0x322>
    103e:	b3 01       	movw	r22, r6
    1040:	80 e2       	ldi	r24, 0x20	; 32
    1042:	90 e0       	ldi	r25, 0x00	; 0
    1044:	0e 94 6b 0b 	call	0x16d6	; 0x16d6 <fputc>
    1048:	1f 5f       	subi	r17, 0xFF	; 255
    104a:	1c 15       	cp	r17, r12
    104c:	c0 f3       	brcs	.-16     	; 0x103e <vfprintf+0x316>
    104e:	04 c0       	rjmp	.+8      	; 0x1058 <vfprintf+0x330>
    1050:	1c 15       	cp	r17, r12
    1052:	10 f4       	brcc	.+4      	; 0x1058 <vfprintf+0x330>
    1054:	c1 1a       	sub	r12, r17
    1056:	01 c0       	rjmp	.+2      	; 0x105a <vfprintf+0x332>
    1058:	cc 24       	eor	r12, r12
    105a:	04 ff       	sbrs	r16, 4
    105c:	10 c0       	rjmp	.+32     	; 0x107e <vfprintf+0x356>
    105e:	b3 01       	movw	r22, r6
    1060:	80 e3       	ldi	r24, 0x30	; 48
    1062:	90 e0       	ldi	r25, 0x00	; 0
    1064:	0e 94 6b 0b 	call	0x16d6	; 0x16d6 <fputc>
    1068:	02 ff       	sbrs	r16, 2
    106a:	1e c0       	rjmp	.+60     	; 0x10a8 <vfprintf+0x380>
    106c:	01 fd       	sbrc	r16, 1
    106e:	03 c0       	rjmp	.+6      	; 0x1076 <vfprintf+0x34e>
    1070:	88 e7       	ldi	r24, 0x78	; 120
    1072:	90 e0       	ldi	r25, 0x00	; 0
    1074:	02 c0       	rjmp	.+4      	; 0x107a <vfprintf+0x352>
    1076:	88 e5       	ldi	r24, 0x58	; 88
    1078:	90 e0       	ldi	r25, 0x00	; 0
    107a:	b3 01       	movw	r22, r6
    107c:	0c c0       	rjmp	.+24     	; 0x1096 <vfprintf+0x36e>
    107e:	80 2f       	mov	r24, r16
    1080:	86 78       	andi	r24, 0x86	; 134
    1082:	91 f0       	breq	.+36     	; 0x10a8 <vfprintf+0x380>
    1084:	01 ff       	sbrs	r16, 1
    1086:	02 c0       	rjmp	.+4      	; 0x108c <vfprintf+0x364>
    1088:	8b e2       	ldi	r24, 0x2B	; 43
    108a:	01 c0       	rjmp	.+2      	; 0x108e <vfprintf+0x366>
    108c:	80 e2       	ldi	r24, 0x20	; 32
    108e:	d7 fc       	sbrc	r13, 7
    1090:	8d e2       	ldi	r24, 0x2D	; 45
    1092:	b3 01       	movw	r22, r6
    1094:	90 e0       	ldi	r25, 0x00	; 0
    1096:	0e 94 6b 0b 	call	0x16d6	; 0x16d6 <fputc>
    109a:	06 c0       	rjmp	.+12     	; 0x10a8 <vfprintf+0x380>
    109c:	b3 01       	movw	r22, r6
    109e:	80 e3       	ldi	r24, 0x30	; 48
    10a0:	90 e0       	ldi	r25, 0x00	; 0
    10a2:	0e 94 6b 0b 	call	0x16d6	; 0x16d6 <fputc>
    10a6:	9a 94       	dec	r9
    10a8:	f9 14       	cp	r15, r9
    10aa:	c0 f3       	brcs	.-16     	; 0x109c <vfprintf+0x374>
    10ac:	fa 94       	dec	r15
    10ae:	f1 01       	movw	r30, r2
    10b0:	ef 0d       	add	r30, r15
    10b2:	f1 1d       	adc	r31, r1
    10b4:	b3 01       	movw	r22, r6
    10b6:	80 81       	ld	r24, Z
    10b8:	90 e0       	ldi	r25, 0x00	; 0
    10ba:	0e 94 6b 0b 	call	0x16d6	; 0x16d6 <fputc>
    10be:	ff 20       	and	r15, r15
    10c0:	a9 f7       	brne	.-22     	; 0x10ac <vfprintf+0x384>
    10c2:	06 c0       	rjmp	.+12     	; 0x10d0 <vfprintf+0x3a8>
    10c4:	b3 01       	movw	r22, r6
    10c6:	80 e2       	ldi	r24, 0x20	; 32
    10c8:	90 e0       	ldi	r25, 0x00	; 0
    10ca:	0e 94 6b 0b 	call	0x16d6	; 0x16d6 <fputc>
    10ce:	ca 94       	dec	r12
    10d0:	cc 20       	and	r12, r12
    10d2:	c1 f7       	brne	.-16     	; 0x10c4 <vfprintf+0x39c>
    10d4:	41 ce       	rjmp	.-894    	; 0xd58 <vfprintf+0x30>
    10d6:	f3 01       	movw	r30, r6
    10d8:	66 81       	ldd	r22, Z+6	; 0x06
    10da:	77 81       	ldd	r23, Z+7	; 0x07
    10dc:	cb 01       	movw	r24, r22
    10de:	2b 96       	adiw	r28, 0x0b	; 11
    10e0:	e2 e1       	ldi	r30, 0x12	; 18
    10e2:	0c 94 36 0c 	jmp	0x186c	; 0x186c <__epilogue_restores__>

000010e6 <putval>:
    10e6:	fc 01       	movw	r30, r24
    10e8:	20 fd       	sbrc	r18, 0
    10ea:	08 c0       	rjmp	.+16     	; 0x10fc <putval+0x16>
    10ec:	23 fd       	sbrc	r18, 3
    10ee:	05 c0       	rjmp	.+10     	; 0x10fa <putval+0x14>
    10f0:	22 ff       	sbrs	r18, 2
    10f2:	02 c0       	rjmp	.+4      	; 0x10f8 <putval+0x12>
    10f4:	73 83       	std	Z+3, r23	; 0x03
    10f6:	62 83       	std	Z+2, r22	; 0x02
    10f8:	51 83       	std	Z+1, r21	; 0x01
    10fa:	40 83       	st	Z, r20
    10fc:	08 95       	ret

000010fe <mulacc>:
    10fe:	ef 92       	push	r14
    1100:	ff 92       	push	r15
    1102:	0f 93       	push	r16
    1104:	1f 93       	push	r17
    1106:	44 ff       	sbrs	r20, 4
    1108:	02 c0       	rjmp	.+4      	; 0x110e <mulacc+0x10>
    110a:	33 e0       	ldi	r19, 0x03	; 3
    110c:	11 c0       	rjmp	.+34     	; 0x1130 <mulacc+0x32>
    110e:	46 ff       	sbrs	r20, 6
    1110:	02 c0       	rjmp	.+4      	; 0x1116 <mulacc+0x18>
    1112:	34 e0       	ldi	r19, 0x04	; 4
    1114:	0d c0       	rjmp	.+26     	; 0x1130 <mulacc+0x32>
    1116:	db 01       	movw	r26, r22
    1118:	fc 01       	movw	r30, r24
    111a:	aa 0f       	add	r26, r26
    111c:	bb 1f       	adc	r27, r27
    111e:	ee 1f       	adc	r30, r30
    1120:	ff 1f       	adc	r31, r31
    1122:	10 94       	com	r1
    1124:	d1 f7       	brne	.-12     	; 0x111a <mulacc+0x1c>
    1126:	6a 0f       	add	r22, r26
    1128:	7b 1f       	adc	r23, r27
    112a:	8e 1f       	adc	r24, r30
    112c:	9f 1f       	adc	r25, r31
    112e:	31 e0       	ldi	r19, 0x01	; 1
    1130:	66 0f       	add	r22, r22
    1132:	77 1f       	adc	r23, r23
    1134:	88 1f       	adc	r24, r24
    1136:	99 1f       	adc	r25, r25
    1138:	31 50       	subi	r19, 0x01	; 1
    113a:	d1 f7       	brne	.-12     	; 0x1130 <mulacc+0x32>
    113c:	7b 01       	movw	r14, r22
    113e:	8c 01       	movw	r16, r24
    1140:	e2 0e       	add	r14, r18
    1142:	f1 1c       	adc	r15, r1
    1144:	01 1d       	adc	r16, r1
    1146:	11 1d       	adc	r17, r1
    1148:	a8 01       	movw	r20, r16
    114a:	97 01       	movw	r18, r14
    114c:	b7 01       	movw	r22, r14
    114e:	ca 01       	movw	r24, r20
    1150:	1f 91       	pop	r17
    1152:	0f 91       	pop	r16
    1154:	ff 90       	pop	r15
    1156:	ef 90       	pop	r14
    1158:	08 95       	ret

0000115a <skip_spaces>:
    115a:	0f 93       	push	r16
    115c:	1f 93       	push	r17
    115e:	cf 93       	push	r28
    1160:	df 93       	push	r29
    1162:	8c 01       	movw	r16, r24
    1164:	c8 01       	movw	r24, r16
    1166:	0e 94 29 0b 	call	0x1652	; 0x1652 <fgetc>
    116a:	ec 01       	movw	r28, r24
    116c:	97 fd       	sbrc	r25, 7
    116e:	08 c0       	rjmp	.+16     	; 0x1180 <skip_spaces+0x26>
    1170:	0e 94 0f 0c 	call	0x181e	; 0x181e <isspace>
    1174:	89 2b       	or	r24, r25
    1176:	b1 f7       	brne	.-20     	; 0x1164 <skip_spaces+0xa>
    1178:	b8 01       	movw	r22, r16
    117a:	ce 01       	movw	r24, r28
    117c:	0e 94 97 0b 	call	0x172e	; 0x172e <ungetc>
    1180:	ce 01       	movw	r24, r28
    1182:	df 91       	pop	r29
    1184:	cf 91       	pop	r28
    1186:	1f 91       	pop	r17
    1188:	0f 91       	pop	r16
    118a:	08 95       	ret

0000118c <conv_int>:
    118c:	a0 e0       	ldi	r26, 0x00	; 0
    118e:	b0 e0       	ldi	r27, 0x00	; 0
    1190:	ec ec       	ldi	r30, 0xCC	; 204
    1192:	f8 e0       	ldi	r31, 0x08	; 8
    1194:	0c 94 22 0c 	jmp	0x1844	; 0x1844 <__prologue_saves__+0x10>
    1198:	ec 01       	movw	r28, r24
    119a:	c6 2e       	mov	r12, r22
    119c:	5a 01       	movw	r10, r20
    119e:	12 2f       	mov	r17, r18
    11a0:	0e 94 29 0b 	call	0x1652	; 0x1652 <fgetc>
    11a4:	ac 01       	movw	r20, r24
    11a6:	8b 32       	cpi	r24, 0x2B	; 43
    11a8:	19 f0       	breq	.+6      	; 0x11b0 <conv_int+0x24>
    11aa:	8d 32       	cpi	r24, 0x2D	; 45
    11ac:	51 f4       	brne	.+20     	; 0x11c2 <conv_int+0x36>
    11ae:	10 68       	ori	r17, 0x80	; 128
    11b0:	ca 94       	dec	r12
    11b2:	09 f4       	brne	.+2      	; 0x11b6 <conv_int+0x2a>
    11b4:	6d c0       	rjmp	.+218    	; 0x1290 <conv_int+0x104>
    11b6:	ce 01       	movw	r24, r28
    11b8:	0e 94 29 0b 	call	0x1652	; 0x1652 <fgetc>
    11bc:	ac 01       	movw	r20, r24
    11be:	97 fd       	sbrc	r25, 7
    11c0:	67 c0       	rjmp	.+206    	; 0x1290 <conv_int+0x104>
    11c2:	6d ef       	ldi	r22, 0xFD	; 253
    11c4:	d6 2e       	mov	r13, r22
    11c6:	d1 22       	and	r13, r17
    11c8:	8d 2d       	mov	r24, r13
    11ca:	80 73       	andi	r24, 0x30	; 48
    11cc:	01 f5       	brne	.+64     	; 0x120e <conv_int+0x82>
    11ce:	40 33       	cpi	r20, 0x30	; 48
    11d0:	f1 f4       	brne	.+60     	; 0x120e <conv_int+0x82>
    11d2:	ca 94       	dec	r12
    11d4:	09 f4       	brne	.+2      	; 0x11d8 <conv_int+0x4c>
    11d6:	47 c0       	rjmp	.+142    	; 0x1266 <conv_int+0xda>
    11d8:	ce 01       	movw	r24, r28
    11da:	0e 94 29 0b 	call	0x1652	; 0x1652 <fgetc>
    11de:	ac 01       	movw	r20, r24
    11e0:	97 fd       	sbrc	r25, 7
    11e2:	41 c0       	rjmp	.+130    	; 0x1266 <conv_int+0xda>
    11e4:	82 e0       	ldi	r24, 0x02	; 2
    11e6:	d8 2a       	or	r13, r24
    11e8:	48 37       	cpi	r20, 0x78	; 120
    11ea:	11 f0       	breq	.+4      	; 0x11f0 <conv_int+0x64>
    11ec:	48 35       	cpi	r20, 0x58	; 88
    11ee:	59 f4       	brne	.+22     	; 0x1206 <conv_int+0x7a>
    11f0:	80 e4       	ldi	r24, 0x40	; 64
    11f2:	d8 2a       	or	r13, r24
    11f4:	ca 94       	dec	r12
    11f6:	b9 f1       	breq	.+110    	; 0x1266 <conv_int+0xda>
    11f8:	ce 01       	movw	r24, r28
    11fa:	0e 94 29 0b 	call	0x1652	; 0x1652 <fgetc>
    11fe:	ac 01       	movw	r20, r24
    1200:	99 23       	and	r25, r25
    1202:	2c f4       	brge	.+10     	; 0x120e <conv_int+0x82>
    1204:	30 c0       	rjmp	.+96     	; 0x1266 <conv_int+0xda>
    1206:	d6 fc       	sbrc	r13, 6
    1208:	02 c0       	rjmp	.+4      	; 0x120e <conv_int+0x82>
    120a:	80 e1       	ldi	r24, 0x10	; 16
    120c:	d8 2a       	or	r13, r24
    120e:	ee 24       	eor	r14, r14
    1210:	ff 24       	eor	r15, r15
    1212:	87 01       	movw	r16, r14
    1214:	24 2f       	mov	r18, r20
    1216:	20 53       	subi	r18, 0x30	; 48
    1218:	28 30       	cpi	r18, 0x08	; 8
    121a:	88 f0       	brcs	.+34     	; 0x123e <conv_int+0xb2>
    121c:	d4 fc       	sbrc	r13, 4
    121e:	09 c0       	rjmp	.+18     	; 0x1232 <conv_int+0xa6>
    1220:	2a 30       	cpi	r18, 0x0A	; 10
    1222:	68 f0       	brcs	.+26     	; 0x123e <conv_int+0xb2>
    1224:	d6 fe       	sbrs	r13, 6
    1226:	05 c0       	rjmp	.+10     	; 0x1232 <conv_int+0xa6>
    1228:	2f 7d       	andi	r18, 0xDF	; 223
    122a:	82 2f       	mov	r24, r18
    122c:	81 51       	subi	r24, 0x11	; 17
    122e:	86 30       	cpi	r24, 0x06	; 6
    1230:	28 f0       	brcs	.+10     	; 0x123c <conv_int+0xb0>
    1232:	be 01       	movw	r22, r28
    1234:	ca 01       	movw	r24, r20
    1236:	0e 94 97 0b 	call	0x172e	; 0x172e <ungetc>
    123a:	12 c0       	rjmp	.+36     	; 0x1260 <conv_int+0xd4>
    123c:	27 50       	subi	r18, 0x07	; 7
    123e:	4d 2d       	mov	r20, r13
    1240:	c8 01       	movw	r24, r16
    1242:	b7 01       	movw	r22, r14
    1244:	0e 94 7f 08 	call	0x10fe	; 0x10fe <mulacc>
    1248:	7b 01       	movw	r14, r22
    124a:	8c 01       	movw	r16, r24
    124c:	82 e0       	ldi	r24, 0x02	; 2
    124e:	d8 2a       	or	r13, r24
    1250:	ca 94       	dec	r12
    1252:	61 f0       	breq	.+24     	; 0x126c <conv_int+0xe0>
    1254:	ce 01       	movw	r24, r28
    1256:	0e 94 29 0b 	call	0x1652	; 0x1652 <fgetc>
    125a:	ac 01       	movw	r20, r24
    125c:	97 ff       	sbrs	r25, 7
    125e:	da cf       	rjmp	.-76     	; 0x1214 <conv_int+0x88>
    1260:	d1 fc       	sbrc	r13, 1
    1262:	04 c0       	rjmp	.+8      	; 0x126c <conv_int+0xe0>
    1264:	15 c0       	rjmp	.+42     	; 0x1290 <conv_int+0x104>
    1266:	ee 24       	eor	r14, r14
    1268:	ff 24       	eor	r15, r15
    126a:	87 01       	movw	r16, r14
    126c:	d7 fe       	sbrs	r13, 7
    126e:	08 c0       	rjmp	.+16     	; 0x1280 <conv_int+0xf4>
    1270:	10 95       	com	r17
    1272:	00 95       	com	r16
    1274:	f0 94       	com	r15
    1276:	e0 94       	com	r14
    1278:	e1 1c       	adc	r14, r1
    127a:	f1 1c       	adc	r15, r1
    127c:	01 1d       	adc	r16, r1
    127e:	11 1d       	adc	r17, r1
    1280:	2d 2d       	mov	r18, r13
    1282:	b8 01       	movw	r22, r16
    1284:	a7 01       	movw	r20, r14
    1286:	c5 01       	movw	r24, r10
    1288:	0e 94 73 08 	call	0x10e6	; 0x10e6 <putval>
    128c:	81 e0       	ldi	r24, 0x01	; 1
    128e:	01 c0       	rjmp	.+2      	; 0x1292 <conv_int+0x106>
    1290:	80 e0       	ldi	r24, 0x00	; 0
    1292:	cd b7       	in	r28, 0x3d	; 61
    1294:	de b7       	in	r29, 0x3e	; 62
    1296:	ea e0       	ldi	r30, 0x0A	; 10
    1298:	0c 94 3e 0c 	jmp	0x187c	; 0x187c <__epilogue_restores__+0x10>

0000129c <conv_brk>:
    129c:	a0 e2       	ldi	r26, 0x20	; 32
    129e:	b0 e0       	ldi	r27, 0x00	; 0
    12a0:	e4 e5       	ldi	r30, 0x54	; 84
    12a2:	f9 e0       	ldi	r31, 0x09	; 9
    12a4:	0c 94 1e 0c 	jmp	0x183c	; 0x183c <__prologue_saves__+0x8>
    12a8:	6c 01       	movw	r12, r24
    12aa:	a6 2e       	mov	r10, r22
    12ac:	8a 01       	movw	r16, r20
    12ae:	79 01       	movw	r14, r18
    12b0:	fe 01       	movw	r30, r28
    12b2:	31 96       	adiw	r30, 0x01	; 1
    12b4:	80 e2       	ldi	r24, 0x20	; 32
    12b6:	df 01       	movw	r26, r30
    12b8:	1d 92       	st	X+, r1
    12ba:	8a 95       	dec	r24
    12bc:	e9 f7       	brne	.-6      	; 0x12b8 <conv_brk+0x1c>
    12be:	70 e0       	ldi	r23, 0x00	; 0
    12c0:	30 e0       	ldi	r19, 0x00	; 0
    12c2:	60 e0       	ldi	r22, 0x00	; 0
    12c4:	40 e0       	ldi	r20, 0x00	; 0
    12c6:	50 e0       	ldi	r21, 0x00	; 0
    12c8:	4f 01       	movw	r8, r30
    12ca:	a1 e0       	ldi	r26, 0x01	; 1
    12cc:	b0 e0       	ldi	r27, 0x00	; 0
    12ce:	f6 01       	movw	r30, r12
    12d0:	83 81       	ldd	r24, Z+3	; 0x03
    12d2:	f7 01       	movw	r30, r14
    12d4:	83 fd       	sbrc	r24, 3
    12d6:	25 91       	lpm	r18, Z+
    12d8:	83 ff       	sbrs	r24, 3
    12da:	21 91       	ld	r18, Z+
    12dc:	7f 01       	movw	r14, r30
    12de:	22 23       	and	r18, r18
    12e0:	09 f4       	brne	.+2      	; 0x12e4 <conv_brk+0x48>
    12e2:	7e c0       	rjmp	.+252    	; 0x13e0 <conv_brk+0x144>
    12e4:	2e 35       	cpi	r18, 0x5E	; 94
    12e6:	19 f4       	brne	.+6      	; 0x12ee <conv_brk+0x52>
    12e8:	41 15       	cp	r20, r1
    12ea:	51 05       	cpc	r21, r1
    12ec:	69 f1       	breq	.+90     	; 0x1348 <conv_brk+0xac>
    12ee:	87 2f       	mov	r24, r23
    12f0:	90 e0       	ldi	r25, 0x00	; 0
    12f2:	84 17       	cp	r24, r20
    12f4:	95 07       	cpc	r25, r21
    12f6:	44 f4       	brge	.+16     	; 0x1308 <conv_brk+0x6c>
    12f8:	2d 35       	cpi	r18, 0x5D	; 93
    12fa:	51 f1       	breq	.+84     	; 0x1350 <conv_brk+0xb4>
    12fc:	2d 32       	cpi	r18, 0x2D	; 45
    12fe:	21 f4       	brne	.+8      	; 0x1308 <conv_brk+0x6c>
    1300:	33 23       	and	r19, r19
    1302:	29 f4       	brne	.+10     	; 0x130e <conv_brk+0x72>
    1304:	31 e0       	ldi	r19, 0x01	; 1
    1306:	21 c0       	rjmp	.+66     	; 0x134a <conv_brk+0xae>
    1308:	33 23       	and	r19, r19
    130a:	09 f4       	brne	.+2      	; 0x130e <conv_brk+0x72>
    130c:	62 2f       	mov	r22, r18
    130e:	32 2f       	mov	r19, r18
    1310:	83 2f       	mov	r24, r19
    1312:	86 95       	lsr	r24
    1314:	86 95       	lsr	r24
    1316:	86 95       	lsr	r24
    1318:	f4 01       	movw	r30, r8
    131a:	e8 0f       	add	r30, r24
    131c:	f1 1d       	adc	r31, r1
    131e:	83 2f       	mov	r24, r19
    1320:	87 70       	andi	r24, 0x07	; 7
    1322:	3d 01       	movw	r6, r26
    1324:	02 c0       	rjmp	.+4      	; 0x132a <conv_brk+0x8e>
    1326:	66 0c       	add	r6, r6
    1328:	77 1c       	adc	r7, r7
    132a:	8a 95       	dec	r24
    132c:	e2 f7       	brpl	.-8      	; 0x1326 <conv_brk+0x8a>
    132e:	20 81       	ld	r18, Z
    1330:	26 29       	or	r18, r6
    1332:	20 83       	st	Z, r18
    1334:	36 17       	cp	r19, r22
    1336:	11 f4       	brne	.+4      	; 0x133c <conv_brk+0xa0>
    1338:	30 e0       	ldi	r19, 0x00	; 0
    133a:	07 c0       	rjmp	.+14     	; 0x134a <conv_brk+0xae>
    133c:	36 17       	cp	r19, r22
    133e:	10 f4       	brcc	.+4      	; 0x1344 <conv_brk+0xa8>
    1340:	3f 5f       	subi	r19, 0xFF	; 255
    1342:	e6 cf       	rjmp	.-52     	; 0x1310 <conv_brk+0x74>
    1344:	31 50       	subi	r19, 0x01	; 1
    1346:	e4 cf       	rjmp	.-56     	; 0x1310 <conv_brk+0x74>
    1348:	71 e0       	ldi	r23, 0x01	; 1
    134a:	4f 5f       	subi	r20, 0xFF	; 255
    134c:	5f 4f       	sbci	r21, 0xFF	; 255
    134e:	bf cf       	rjmp	.-130    	; 0x12ce <conv_brk+0x32>
    1350:	33 23       	and	r19, r19
    1352:	19 f0       	breq	.+6      	; 0x135a <conv_brk+0xbe>
    1354:	8e 81       	ldd	r24, Y+6	; 0x06
    1356:	80 62       	ori	r24, 0x20	; 32
    1358:	8e 83       	std	Y+6, r24	; 0x06
    135a:	77 23       	and	r23, r23
    135c:	59 f0       	breq	.+22     	; 0x1374 <conv_brk+0xd8>
    135e:	fe 01       	movw	r30, r28
    1360:	31 96       	adiw	r30, 0x01	; 1
    1362:	9e 01       	movw	r18, r28
    1364:	2f 5d       	subi	r18, 0xDF	; 223
    1366:	3f 4f       	sbci	r19, 0xFF	; 255
    1368:	80 81       	ld	r24, Z
    136a:	80 95       	com	r24
    136c:	81 93       	st	Z+, r24
    136e:	e2 17       	cp	r30, r18
    1370:	f3 07       	cpc	r31, r19
    1372:	d1 f7       	brne	.-12     	; 0x1368 <conv_brk+0xcc>
    1374:	bb 24       	eor	r11, r11
    1376:	b3 94       	inc	r11
    1378:	4e 01       	movw	r8, r28
    137a:	08 94       	sec
    137c:	81 1c       	adc	r8, r1
    137e:	91 1c       	adc	r9, r1
    1380:	c6 01       	movw	r24, r12
    1382:	0e 94 29 0b 	call	0x1652	; 0x1652 <fgetc>
    1386:	ac 01       	movw	r20, r24
    1388:	97 fd       	sbrc	r25, 7
    138a:	22 c0       	rjmp	.+68     	; 0x13d0 <conv_brk+0x134>
    138c:	86 95       	lsr	r24
    138e:	86 95       	lsr	r24
    1390:	86 95       	lsr	r24
    1392:	f4 01       	movw	r30, r8
    1394:	e8 0f       	add	r30, r24
    1396:	f1 1d       	adc	r31, r1
    1398:	80 81       	ld	r24, Z
    139a:	90 e0       	ldi	r25, 0x00	; 0
    139c:	9a 01       	movw	r18, r20
    139e:	27 70       	andi	r18, 0x07	; 7
    13a0:	30 70       	andi	r19, 0x00	; 0
    13a2:	02 c0       	rjmp	.+4      	; 0x13a8 <conv_brk+0x10c>
    13a4:	95 95       	asr	r25
    13a6:	87 95       	ror	r24
    13a8:	2a 95       	dec	r18
    13aa:	e2 f7       	brpl	.-8      	; 0x13a4 <conv_brk+0x108>
    13ac:	80 fd       	sbrc	r24, 0
    13ae:	05 c0       	rjmp	.+10     	; 0x13ba <conv_brk+0x11e>
    13b0:	b6 01       	movw	r22, r12
    13b2:	ca 01       	movw	r24, r20
    13b4:	0e 94 97 0b 	call	0x172e	; 0x172e <ungetc>
    13b8:	0b c0       	rjmp	.+22     	; 0x13d0 <conv_brk+0x134>
    13ba:	01 15       	cp	r16, r1
    13bc:	11 05       	cpc	r17, r1
    13be:	19 f0       	breq	.+6      	; 0x13c6 <conv_brk+0x12a>
    13c0:	d8 01       	movw	r26, r16
    13c2:	4d 93       	st	X+, r20
    13c4:	8d 01       	movw	r16, r26
    13c6:	aa 94       	dec	r10
    13c8:	bb 24       	eor	r11, r11
    13ca:	aa 20       	and	r10, r10
    13cc:	c9 f6       	brne	.-78     	; 0x1380 <conv_brk+0xe4>
    13ce:	02 c0       	rjmp	.+4      	; 0x13d4 <conv_brk+0x138>
    13d0:	bb 20       	and	r11, r11
    13d2:	31 f4       	brne	.+12     	; 0x13e0 <conv_brk+0x144>
    13d4:	01 15       	cp	r16, r1
    13d6:	11 05       	cpc	r17, r1
    13d8:	29 f0       	breq	.+10     	; 0x13e4 <conv_brk+0x148>
    13da:	f8 01       	movw	r30, r16
    13dc:	10 82       	st	Z, r1
    13de:	02 c0       	rjmp	.+4      	; 0x13e4 <conv_brk+0x148>
    13e0:	ee 24       	eor	r14, r14
    13e2:	ff 24       	eor	r15, r15
    13e4:	c7 01       	movw	r24, r14
    13e6:	a0 96       	adiw	r28, 0x20	; 32
    13e8:	ee e0       	ldi	r30, 0x0E	; 14
    13ea:	0c 94 3a 0c 	jmp	0x1874	; 0x1874 <__epilogue_restores__+0x8>

000013ee <vfscanf>:
    13ee:	a0 e0       	ldi	r26, 0x00	; 0
    13f0:	b0 e0       	ldi	r27, 0x00	; 0
    13f2:	ed ef       	ldi	r30, 0xFD	; 253
    13f4:	f9 e0       	ldi	r31, 0x09	; 9
    13f6:	0c 94 1e 0c 	jmp	0x183c	; 0x183c <__prologue_saves__+0x8>
    13fa:	5c 01       	movw	r10, r24
    13fc:	6b 01       	movw	r12, r22
    13fe:	3a 01       	movw	r6, r20
    1400:	fc 01       	movw	r30, r24
    1402:	17 82       	std	Z+7, r1	; 0x07
    1404:	16 82       	std	Z+6, r1	; 0x06
    1406:	88 24       	eor	r8, r8
    1408:	ea c0       	rjmp	.+468    	; 0x15de <vfscanf+0x1f0>
    140a:	81 2f       	mov	r24, r17
    140c:	90 e0       	ldi	r25, 0x00	; 0
    140e:	0e 94 0f 0c 	call	0x181e	; 0x181e <isspace>
    1412:	89 2b       	or	r24, r25
    1414:	21 f0       	breq	.+8      	; 0x141e <vfscanf+0x30>
    1416:	c5 01       	movw	r24, r10
    1418:	0e 94 ad 08 	call	0x115a	; 0x115a <skip_spaces>
    141c:	e0 c0       	rjmp	.+448    	; 0x15de <vfscanf+0x1f0>
    141e:	15 32       	cpi	r17, 0x25	; 37
    1420:	49 f4       	brne	.+18     	; 0x1434 <vfscanf+0x46>
    1422:	f6 01       	movw	r30, r12
    1424:	f3 fc       	sbrc	r15, 3
    1426:	65 91       	lpm	r22, Z+
    1428:	f3 fe       	sbrs	r15, 3
    142a:	61 91       	ld	r22, Z+
    142c:	6f 01       	movw	r12, r30
    142e:	65 32       	cpi	r22, 0x25	; 37
    1430:	69 f4       	brne	.+26     	; 0x144c <vfscanf+0x5e>
    1432:	15 e2       	ldi	r17, 0x25	; 37
    1434:	c5 01       	movw	r24, r10
    1436:	0e 94 29 0b 	call	0x1652	; 0x1652 <fgetc>
    143a:	97 fd       	sbrc	r25, 7
    143c:	dc c0       	rjmp	.+440    	; 0x15f6 <vfscanf+0x208>
    143e:	18 17       	cp	r17, r24
    1440:	09 f4       	brne	.+2      	; 0x1444 <vfscanf+0x56>
    1442:	cd c0       	rjmp	.+410    	; 0x15de <vfscanf+0x1f0>
    1444:	b5 01       	movw	r22, r10
    1446:	0e 94 97 0b 	call	0x172e	; 0x172e <ungetc>
    144a:	da c0       	rjmp	.+436    	; 0x1600 <vfscanf+0x212>
    144c:	6a 32       	cpi	r22, 0x2A	; 42
    144e:	19 f0       	breq	.+6      	; 0x1456 <vfscanf+0x68>
    1450:	16 2f       	mov	r17, r22
    1452:	00 e0       	ldi	r16, 0x00	; 0
    1454:	06 c0       	rjmp	.+12     	; 0x1462 <vfscanf+0x74>
    1456:	f3 fc       	sbrc	r15, 3
    1458:	15 91       	lpm	r17, Z+
    145a:	f3 fe       	sbrs	r15, 3
    145c:	11 91       	ld	r17, Z+
    145e:	6f 01       	movw	r12, r30
    1460:	01 e0       	ldi	r16, 0x01	; 1
    1462:	99 24       	eor	r9, r9
    1464:	0f c0       	rjmp	.+30     	; 0x1484 <vfscanf+0x96>
    1466:	02 60       	ori	r16, 0x02	; 2
    1468:	69 2d       	mov	r22, r9
    146a:	70 e0       	ldi	r23, 0x00	; 0
    146c:	80 e0       	ldi	r24, 0x00	; 0
    146e:	90 e0       	ldi	r25, 0x00	; 0
    1470:	40 e2       	ldi	r20, 0x20	; 32
    1472:	0e 94 7f 08 	call	0x10fe	; 0x10fe <mulacc>
    1476:	96 2e       	mov	r9, r22
    1478:	f6 01       	movw	r30, r12
    147a:	f3 fc       	sbrc	r15, 3
    147c:	15 91       	lpm	r17, Z+
    147e:	f3 fe       	sbrs	r15, 3
    1480:	11 91       	ld	r17, Z+
    1482:	6f 01       	movw	r12, r30
    1484:	21 2f       	mov	r18, r17
    1486:	20 53       	subi	r18, 0x30	; 48
    1488:	2a 30       	cpi	r18, 0x0A	; 10
    148a:	68 f3       	brcs	.-38     	; 0x1466 <vfscanf+0x78>
    148c:	01 fd       	sbrc	r16, 1
    148e:	03 c0       	rjmp	.+6      	; 0x1496 <vfscanf+0xa8>
    1490:	99 24       	eor	r9, r9
    1492:	9a 94       	dec	r9
    1494:	03 c0       	rjmp	.+6      	; 0x149c <vfscanf+0xae>
    1496:	99 20       	and	r9, r9
    1498:	09 f4       	brne	.+2      	; 0x149c <vfscanf+0xae>
    149a:	b2 c0       	rjmp	.+356    	; 0x1600 <vfscanf+0x212>
    149c:	18 36       	cpi	r17, 0x68	; 104
    149e:	21 f0       	breq	.+8      	; 0x14a8 <vfscanf+0xba>
    14a0:	1c 36       	cpi	r17, 0x6C	; 108
    14a2:	99 f4       	brne	.+38     	; 0x14ca <vfscanf+0xdc>
    14a4:	f6 01       	movw	r30, r12
    14a6:	0b c0       	rjmp	.+22     	; 0x14be <vfscanf+0xd0>
    14a8:	f6 01       	movw	r30, r12
    14aa:	f3 fc       	sbrc	r15, 3
    14ac:	65 91       	lpm	r22, Z+
    14ae:	f3 fe       	sbrs	r15, 3
    14b0:	61 91       	ld	r22, Z+
    14b2:	68 36       	cpi	r22, 0x68	; 104
    14b4:	19 f0       	breq	.+6      	; 0x14bc <vfscanf+0xce>
    14b6:	6f 01       	movw	r12, r30
    14b8:	16 2f       	mov	r17, r22
    14ba:	07 c0       	rjmp	.+14     	; 0x14ca <vfscanf+0xdc>
    14bc:	08 60       	ori	r16, 0x08	; 8
    14be:	04 60       	ori	r16, 0x04	; 4
    14c0:	f3 fc       	sbrc	r15, 3
    14c2:	15 91       	lpm	r17, Z+
    14c4:	f3 fe       	sbrs	r15, 3
    14c6:	11 91       	ld	r17, Z+
    14c8:	6f 01       	movw	r12, r30
    14ca:	11 23       	and	r17, r17
    14cc:	09 f4       	brne	.+2      	; 0x14d0 <vfscanf+0xe2>
    14ce:	98 c0       	rjmp	.+304    	; 0x1600 <vfscanf+0x212>
    14d0:	61 2f       	mov	r22, r17
    14d2:	70 e0       	ldi	r23, 0x00	; 0
    14d4:	8d e7       	ldi	r24, 0x7D	; 125
    14d6:	91 e0       	ldi	r25, 0x01	; 1
    14d8:	0e 94 08 0b 	call	0x1610	; 0x1610 <strchr_P>
    14dc:	89 2b       	or	r24, r25
    14de:	09 f4       	brne	.+2      	; 0x14e2 <vfscanf+0xf4>
    14e0:	8f c0       	rjmp	.+286    	; 0x1600 <vfscanf+0x212>
    14e2:	80 2f       	mov	r24, r16
    14e4:	00 ff       	sbrs	r16, 0
    14e6:	03 c0       	rjmp	.+6      	; 0x14ee <vfscanf+0x100>
    14e8:	ee 24       	eor	r14, r14
    14ea:	ff 24       	eor	r15, r15
    14ec:	07 c0       	rjmp	.+14     	; 0x14fc <vfscanf+0x10e>
    14ee:	f3 01       	movw	r30, r6
    14f0:	e0 80       	ld	r14, Z
    14f2:	f1 80       	ldd	r15, Z+1	; 0x01
    14f4:	22 e0       	ldi	r18, 0x02	; 2
    14f6:	30 e0       	ldi	r19, 0x00	; 0
    14f8:	62 0e       	add	r6, r18
    14fa:	73 1e       	adc	r7, r19
    14fc:	1e 36       	cpi	r17, 0x6E	; 110
    14fe:	51 f4       	brne	.+20     	; 0x1514 <vfscanf+0x126>
    1500:	f5 01       	movw	r30, r10
    1502:	46 81       	ldd	r20, Z+6	; 0x06
    1504:	57 81       	ldd	r21, Z+7	; 0x07
    1506:	60 e0       	ldi	r22, 0x00	; 0
    1508:	70 e0       	ldi	r23, 0x00	; 0
    150a:	20 2f       	mov	r18, r16
    150c:	c7 01       	movw	r24, r14
    150e:	0e 94 73 08 	call	0x10e6	; 0x10e6 <putval>
    1512:	65 c0       	rjmp	.+202    	; 0x15de <vfscanf+0x1f0>
    1514:	13 36       	cpi	r17, 0x63	; 99
    1516:	91 f4       	brne	.+36     	; 0x153c <vfscanf+0x14e>
    1518:	81 fd       	sbrc	r24, 1
    151a:	02 c0       	rjmp	.+4      	; 0x1520 <vfscanf+0x132>
    151c:	99 24       	eor	r9, r9
    151e:	93 94       	inc	r9
    1520:	c5 01       	movw	r24, r10
    1522:	0e 94 29 0b 	call	0x1652	; 0x1652 <fgetc>
    1526:	97 fd       	sbrc	r25, 7
    1528:	66 c0       	rjmp	.+204    	; 0x15f6 <vfscanf+0x208>
    152a:	e1 14       	cp	r14, r1
    152c:	f1 04       	cpc	r15, r1
    152e:	19 f0       	breq	.+6      	; 0x1536 <vfscanf+0x148>
    1530:	f7 01       	movw	r30, r14
    1532:	81 93       	st	Z+, r24
    1534:	7f 01       	movw	r14, r30
    1536:	9a 94       	dec	r9
    1538:	99 f7       	brne	.-26     	; 0x1520 <vfscanf+0x132>
    153a:	4f c0       	rjmp	.+158    	; 0x15da <vfscanf+0x1ec>
    153c:	1b 35       	cpi	r17, 0x5B	; 91
    153e:	59 f4       	brne	.+22     	; 0x1556 <vfscanf+0x168>
    1540:	96 01       	movw	r18, r12
    1542:	a7 01       	movw	r20, r14
    1544:	69 2d       	mov	r22, r9
    1546:	c5 01       	movw	r24, r10
    1548:	0e 94 4e 09 	call	0x129c	; 0x129c <conv_brk>
    154c:	6c 01       	movw	r12, r24
    154e:	00 97       	sbiw	r24, 0x00	; 0
    1550:	09 f0       	breq	.+2      	; 0x1554 <vfscanf+0x166>
    1552:	43 c0       	rjmp	.+134    	; 0x15da <vfscanf+0x1ec>
    1554:	3d c0       	rjmp	.+122    	; 0x15d0 <vfscanf+0x1e2>
    1556:	c5 01       	movw	r24, r10
    1558:	0e 94 ad 08 	call	0x115a	; 0x115a <skip_spaces>
    155c:	97 fd       	sbrc	r25, 7
    155e:	4b c0       	rjmp	.+150    	; 0x15f6 <vfscanf+0x208>
    1560:	1f 36       	cpi	r17, 0x6F	; 111
    1562:	59 f1       	breq	.+86     	; 0x15ba <vfscanf+0x1cc>
    1564:	10 37       	cpi	r17, 0x70	; 112
    1566:	28 f4       	brcc	.+10     	; 0x1572 <vfscanf+0x184>
    1568:	14 36       	cpi	r17, 0x64	; 100
    156a:	29 f1       	breq	.+74     	; 0x15b6 <vfscanf+0x1c8>
    156c:	19 36       	cpi	r17, 0x69	; 105
    156e:	39 f5       	brne	.+78     	; 0x15be <vfscanf+0x1d0>
    1570:	27 c0       	rjmp	.+78     	; 0x15c0 <vfscanf+0x1d2>
    1572:	13 37       	cpi	r17, 0x73	; 115
    1574:	19 f0       	breq	.+6      	; 0x157c <vfscanf+0x18e>
    1576:	15 37       	cpi	r17, 0x75	; 117
    1578:	11 f5       	brne	.+68     	; 0x15be <vfscanf+0x1d0>
    157a:	1d c0       	rjmp	.+58     	; 0x15b6 <vfscanf+0x1c8>
    157c:	c5 01       	movw	r24, r10
    157e:	0e 94 29 0b 	call	0x1652	; 0x1652 <fgetc>
    1582:	ec 01       	movw	r28, r24
    1584:	97 fd       	sbrc	r25, 7
    1586:	11 c0       	rjmp	.+34     	; 0x15aa <vfscanf+0x1bc>
    1588:	0e 94 0f 0c 	call	0x181e	; 0x181e <isspace>
    158c:	89 2b       	or	r24, r25
    158e:	29 f0       	breq	.+10     	; 0x159a <vfscanf+0x1ac>
    1590:	b5 01       	movw	r22, r10
    1592:	ce 01       	movw	r24, r28
    1594:	0e 94 97 0b 	call	0x172e	; 0x172e <ungetc>
    1598:	08 c0       	rjmp	.+16     	; 0x15aa <vfscanf+0x1bc>
    159a:	e1 14       	cp	r14, r1
    159c:	f1 04       	cpc	r15, r1
    159e:	19 f0       	breq	.+6      	; 0x15a6 <vfscanf+0x1b8>
    15a0:	f7 01       	movw	r30, r14
    15a2:	c1 93       	st	Z+, r28
    15a4:	7f 01       	movw	r14, r30
    15a6:	9a 94       	dec	r9
    15a8:	49 f7       	brne	.-46     	; 0x157c <vfscanf+0x18e>
    15aa:	e1 14       	cp	r14, r1
    15ac:	f1 04       	cpc	r15, r1
    15ae:	a9 f0       	breq	.+42     	; 0x15da <vfscanf+0x1ec>
    15b0:	f7 01       	movw	r30, r14
    15b2:	10 82       	st	Z, r1
    15b4:	12 c0       	rjmp	.+36     	; 0x15da <vfscanf+0x1ec>
    15b6:	00 62       	ori	r16, 0x20	; 32
    15b8:	03 c0       	rjmp	.+6      	; 0x15c0 <vfscanf+0x1d2>
    15ba:	00 61       	ori	r16, 0x10	; 16
    15bc:	01 c0       	rjmp	.+2      	; 0x15c0 <vfscanf+0x1d2>
    15be:	00 64       	ori	r16, 0x40	; 64
    15c0:	20 2f       	mov	r18, r16
    15c2:	a7 01       	movw	r20, r14
    15c4:	69 2d       	mov	r22, r9
    15c6:	c5 01       	movw	r24, r10
    15c8:	0e 94 c6 08 	call	0x118c	; 0x118c <conv_int>
    15cc:	88 23       	and	r24, r24
    15ce:	29 f4       	brne	.+10     	; 0x15da <vfscanf+0x1ec>
    15d0:	f5 01       	movw	r30, r10
    15d2:	83 81       	ldd	r24, Z+3	; 0x03
    15d4:	80 73       	andi	r24, 0x30	; 48
    15d6:	79 f4       	brne	.+30     	; 0x15f6 <vfscanf+0x208>
    15d8:	13 c0       	rjmp	.+38     	; 0x1600 <vfscanf+0x212>
    15da:	00 ff       	sbrs	r16, 0
    15dc:	83 94       	inc	r8
    15de:	f5 01       	movw	r30, r10
    15e0:	f3 80       	ldd	r15, Z+3	; 0x03
    15e2:	f6 01       	movw	r30, r12
    15e4:	f3 fc       	sbrc	r15, 3
    15e6:	15 91       	lpm	r17, Z+
    15e8:	f3 fe       	sbrs	r15, 3
    15ea:	11 91       	ld	r17, Z+
    15ec:	6f 01       	movw	r12, r30
    15ee:	11 23       	and	r17, r17
    15f0:	09 f0       	breq	.+2      	; 0x15f4 <vfscanf+0x206>
    15f2:	0b cf       	rjmp	.-490    	; 0x140a <vfscanf+0x1c>
    15f4:	05 c0       	rjmp	.+10     	; 0x1600 <vfscanf+0x212>
    15f6:	88 20       	and	r8, r8
    15f8:	19 f4       	brne	.+6      	; 0x1600 <vfscanf+0x212>
    15fa:	2f ef       	ldi	r18, 0xFF	; 255
    15fc:	3f ef       	ldi	r19, 0xFF	; 255
    15fe:	02 c0       	rjmp	.+4      	; 0x1604 <vfscanf+0x216>
    1600:	28 2d       	mov	r18, r8
    1602:	30 e0       	ldi	r19, 0x00	; 0
    1604:	c9 01       	movw	r24, r18
    1606:	cd b7       	in	r28, 0x3d	; 61
    1608:	de b7       	in	r29, 0x3e	; 62
    160a:	ee e0       	ldi	r30, 0x0E	; 14
    160c:	0c 94 3a 0c 	jmp	0x1874	; 0x1874 <__epilogue_restores__+0x8>

00001610 <strchr_P>:
    1610:	fc 01       	movw	r30, r24
    1612:	05 90       	lpm	r0, Z+
    1614:	06 16       	cp	r0, r22
    1616:	21 f0       	breq	.+8      	; 0x1620 <strchr_P+0x10>
    1618:	00 20       	and	r0, r0
    161a:	d9 f7       	brne	.-10     	; 0x1612 <strchr_P+0x2>
    161c:	c0 01       	movw	r24, r0
    161e:	08 95       	ret
    1620:	31 97       	sbiw	r30, 0x01	; 1
    1622:	cf 01       	movw	r24, r30
    1624:	08 95       	ret

00001626 <strnlen_P>:
    1626:	fc 01       	movw	r30, r24
    1628:	05 90       	lpm	r0, Z+
    162a:	61 50       	subi	r22, 0x01	; 1
    162c:	70 40       	sbci	r23, 0x00	; 0
    162e:	01 10       	cpse	r0, r1
    1630:	d8 f7       	brcc	.-10     	; 0x1628 <strnlen_P+0x2>
    1632:	80 95       	com	r24
    1634:	90 95       	com	r25
    1636:	8e 0f       	add	r24, r30
    1638:	9f 1f       	adc	r25, r31
    163a:	08 95       	ret

0000163c <strnlen>:
    163c:	fc 01       	movw	r30, r24
    163e:	61 50       	subi	r22, 0x01	; 1
    1640:	70 40       	sbci	r23, 0x00	; 0
    1642:	01 90       	ld	r0, Z+
    1644:	01 10       	cpse	r0, r1
    1646:	d8 f7       	brcc	.-10     	; 0x163e <strnlen+0x2>
    1648:	80 95       	com	r24
    164a:	90 95       	com	r25
    164c:	8e 0f       	add	r24, r30
    164e:	9f 1f       	adc	r25, r31
    1650:	08 95       	ret

00001652 <fgetc>:
    1652:	cf 93       	push	r28
    1654:	df 93       	push	r29
    1656:	ec 01       	movw	r28, r24
    1658:	4b 81       	ldd	r20, Y+3	; 0x03
    165a:	40 ff       	sbrs	r20, 0
    165c:	1a c0       	rjmp	.+52     	; 0x1692 <fgetc+0x40>
    165e:	46 ff       	sbrs	r20, 6
    1660:	0a c0       	rjmp	.+20     	; 0x1676 <fgetc+0x24>
    1662:	4f 7b       	andi	r20, 0xBF	; 191
    1664:	4b 83       	std	Y+3, r20	; 0x03
    1666:	8e 81       	ldd	r24, Y+6	; 0x06
    1668:	9f 81       	ldd	r25, Y+7	; 0x07
    166a:	01 96       	adiw	r24, 0x01	; 1
    166c:	9f 83       	std	Y+7, r25	; 0x07
    166e:	8e 83       	std	Y+6, r24	; 0x06
    1670:	8a 81       	ldd	r24, Y+2	; 0x02
    1672:	28 2f       	mov	r18, r24
    1674:	2b c0       	rjmp	.+86     	; 0x16cc <fgetc+0x7a>
    1676:	42 ff       	sbrs	r20, 2
    1678:	13 c0       	rjmp	.+38     	; 0x16a0 <fgetc+0x4e>
    167a:	e8 81       	ld	r30, Y
    167c:	f9 81       	ldd	r31, Y+1	; 0x01
    167e:	80 81       	ld	r24, Z
    1680:	28 2f       	mov	r18, r24
    1682:	33 27       	eor	r19, r19
    1684:	27 fd       	sbrc	r18, 7
    1686:	30 95       	com	r19
    1688:	21 15       	cp	r18, r1
    168a:	31 05       	cpc	r19, r1
    168c:	29 f4       	brne	.+10     	; 0x1698 <fgetc+0x46>
    168e:	40 62       	ori	r20, 0x20	; 32
    1690:	4b 83       	std	Y+3, r20	; 0x03
    1692:	2f ef       	ldi	r18, 0xFF	; 255
    1694:	3f ef       	ldi	r19, 0xFF	; 255
    1696:	1b c0       	rjmp	.+54     	; 0x16ce <fgetc+0x7c>
    1698:	31 96       	adiw	r30, 0x01	; 1
    169a:	f9 83       	std	Y+1, r31	; 0x01
    169c:	e8 83       	st	Y, r30
    169e:	11 c0       	rjmp	.+34     	; 0x16c2 <fgetc+0x70>
    16a0:	ea 85       	ldd	r30, Y+10	; 0x0a
    16a2:	fb 85       	ldd	r31, Y+11	; 0x0b
    16a4:	ce 01       	movw	r24, r28
    16a6:	09 95       	icall
    16a8:	9c 01       	movw	r18, r24
    16aa:	97 ff       	sbrs	r25, 7
    16ac:	0a c0       	rjmp	.+20     	; 0x16c2 <fgetc+0x70>
    16ae:	9b 81       	ldd	r25, Y+3	; 0x03
    16b0:	2f 5f       	subi	r18, 0xFF	; 255
    16b2:	3f 4f       	sbci	r19, 0xFF	; 255
    16b4:	11 f0       	breq	.+4      	; 0x16ba <fgetc+0x68>
    16b6:	80 e2       	ldi	r24, 0x20	; 32
    16b8:	01 c0       	rjmp	.+2      	; 0x16bc <fgetc+0x6a>
    16ba:	80 e1       	ldi	r24, 0x10	; 16
    16bc:	89 2b       	or	r24, r25
    16be:	8b 83       	std	Y+3, r24	; 0x03
    16c0:	e8 cf       	rjmp	.-48     	; 0x1692 <fgetc+0x40>
    16c2:	8e 81       	ldd	r24, Y+6	; 0x06
    16c4:	9f 81       	ldd	r25, Y+7	; 0x07
    16c6:	01 96       	adiw	r24, 0x01	; 1
    16c8:	9f 83       	std	Y+7, r25	; 0x07
    16ca:	8e 83       	std	Y+6, r24	; 0x06
    16cc:	30 e0       	ldi	r19, 0x00	; 0
    16ce:	c9 01       	movw	r24, r18
    16d0:	df 91       	pop	r29
    16d2:	cf 91       	pop	r28
    16d4:	08 95       	ret

000016d6 <fputc>:
    16d6:	0f 93       	push	r16
    16d8:	1f 93       	push	r17
    16da:	cf 93       	push	r28
    16dc:	df 93       	push	r29
    16de:	8c 01       	movw	r16, r24
    16e0:	eb 01       	movw	r28, r22
    16e2:	8b 81       	ldd	r24, Y+3	; 0x03
    16e4:	81 ff       	sbrs	r24, 1
    16e6:	1b c0       	rjmp	.+54     	; 0x171e <fputc+0x48>
    16e8:	82 ff       	sbrs	r24, 2
    16ea:	0d c0       	rjmp	.+26     	; 0x1706 <fputc+0x30>
    16ec:	2e 81       	ldd	r18, Y+6	; 0x06
    16ee:	3f 81       	ldd	r19, Y+7	; 0x07
    16f0:	8c 81       	ldd	r24, Y+4	; 0x04
    16f2:	9d 81       	ldd	r25, Y+5	; 0x05
    16f4:	28 17       	cp	r18, r24
    16f6:	39 07       	cpc	r19, r25
    16f8:	64 f4       	brge	.+24     	; 0x1712 <fputc+0x3c>
    16fa:	e8 81       	ld	r30, Y
    16fc:	f9 81       	ldd	r31, Y+1	; 0x01
    16fe:	01 93       	st	Z+, r16
    1700:	f9 83       	std	Y+1, r31	; 0x01
    1702:	e8 83       	st	Y, r30
    1704:	06 c0       	rjmp	.+12     	; 0x1712 <fputc+0x3c>
    1706:	e8 85       	ldd	r30, Y+8	; 0x08
    1708:	f9 85       	ldd	r31, Y+9	; 0x09
    170a:	80 2f       	mov	r24, r16
    170c:	09 95       	icall
    170e:	89 2b       	or	r24, r25
    1710:	31 f4       	brne	.+12     	; 0x171e <fputc+0x48>
    1712:	8e 81       	ldd	r24, Y+6	; 0x06
    1714:	9f 81       	ldd	r25, Y+7	; 0x07
    1716:	01 96       	adiw	r24, 0x01	; 1
    1718:	9f 83       	std	Y+7, r25	; 0x07
    171a:	8e 83       	std	Y+6, r24	; 0x06
    171c:	02 c0       	rjmp	.+4      	; 0x1722 <fputc+0x4c>
    171e:	0f ef       	ldi	r16, 0xFF	; 255
    1720:	1f ef       	ldi	r17, 0xFF	; 255
    1722:	c8 01       	movw	r24, r16
    1724:	df 91       	pop	r29
    1726:	cf 91       	pop	r28
    1728:	1f 91       	pop	r17
    172a:	0f 91       	pop	r16
    172c:	08 95       	ret

0000172e <ungetc>:
    172e:	9c 01       	movw	r18, r24
    1730:	fb 01       	movw	r30, r22
    1732:	83 81       	ldd	r24, Z+3	; 0x03
    1734:	80 ff       	sbrs	r24, 0
    1736:	11 c0       	rjmp	.+34     	; 0x175a <ungetc+0x2c>
    1738:	86 fd       	sbrc	r24, 6
    173a:	0f c0       	rjmp	.+30     	; 0x175a <ungetc+0x2c>
    173c:	9f ef       	ldi	r25, 0xFF	; 255
    173e:	2f 3f       	cpi	r18, 0xFF	; 255
    1740:	39 07       	cpc	r19, r25
    1742:	59 f0       	breq	.+22     	; 0x175a <ungetc+0x2c>
    1744:	22 83       	std	Z+2, r18	; 0x02
    1746:	80 64       	ori	r24, 0x40	; 64
    1748:	8f 7d       	andi	r24, 0xDF	; 223
    174a:	83 83       	std	Z+3, r24	; 0x03
    174c:	86 81       	ldd	r24, Z+6	; 0x06
    174e:	97 81       	ldd	r25, Z+7	; 0x07
    1750:	01 97       	sbiw	r24, 0x01	; 1
    1752:	97 83       	std	Z+7, r25	; 0x07
    1754:	86 83       	std	Z+6, r24	; 0x06
    1756:	30 e0       	ldi	r19, 0x00	; 0
    1758:	02 c0       	rjmp	.+4      	; 0x175e <ungetc+0x30>
    175a:	2f ef       	ldi	r18, 0xFF	; 255
    175c:	3f ef       	ldi	r19, 0xFF	; 255
    175e:	c9 01       	movw	r24, r18
    1760:	08 95       	ret

00001762 <__ultoa_invert>:
    1762:	fa 01       	movw	r30, r20
    1764:	aa 27       	eor	r26, r26
    1766:	28 30       	cpi	r18, 0x08	; 8
    1768:	51 f1       	breq	.+84     	; 0x17be <__ultoa_invert+0x5c>
    176a:	20 31       	cpi	r18, 0x10	; 16
    176c:	81 f1       	breq	.+96     	; 0x17ce <__ultoa_invert+0x6c>
    176e:	e8 94       	clt
    1770:	6f 93       	push	r22
    1772:	6e 7f       	andi	r22, 0xFE	; 254
    1774:	6e 5f       	subi	r22, 0xFE	; 254
    1776:	7f 4f       	sbci	r23, 0xFF	; 255
    1778:	8f 4f       	sbci	r24, 0xFF	; 255
    177a:	9f 4f       	sbci	r25, 0xFF	; 255
    177c:	af 4f       	sbci	r26, 0xFF	; 255
    177e:	b1 e0       	ldi	r27, 0x01	; 1
    1780:	3e d0       	rcall	.+124    	; 0x17fe <__ultoa_invert+0x9c>
    1782:	b4 e0       	ldi	r27, 0x04	; 4
    1784:	3c d0       	rcall	.+120    	; 0x17fe <__ultoa_invert+0x9c>
    1786:	67 0f       	add	r22, r23
    1788:	78 1f       	adc	r23, r24
    178a:	89 1f       	adc	r24, r25
    178c:	9a 1f       	adc	r25, r26
    178e:	a1 1d       	adc	r26, r1
    1790:	68 0f       	add	r22, r24
    1792:	79 1f       	adc	r23, r25
    1794:	8a 1f       	adc	r24, r26
    1796:	91 1d       	adc	r25, r1
    1798:	a1 1d       	adc	r26, r1
    179a:	6a 0f       	add	r22, r26
    179c:	71 1d       	adc	r23, r1
    179e:	81 1d       	adc	r24, r1
    17a0:	91 1d       	adc	r25, r1
    17a2:	a1 1d       	adc	r26, r1
    17a4:	20 d0       	rcall	.+64     	; 0x17e6 <__ultoa_invert+0x84>
    17a6:	09 f4       	brne	.+2      	; 0x17aa <__ultoa_invert+0x48>
    17a8:	68 94       	set
    17aa:	3f 91       	pop	r19
    17ac:	2a e0       	ldi	r18, 0x0A	; 10
    17ae:	26 9f       	mul	r18, r22
    17b0:	11 24       	eor	r1, r1
    17b2:	30 19       	sub	r19, r0
    17b4:	30 5d       	subi	r19, 0xD0	; 208
    17b6:	31 93       	st	Z+, r19
    17b8:	de f6       	brtc	.-74     	; 0x1770 <__ultoa_invert+0xe>
    17ba:	cf 01       	movw	r24, r30
    17bc:	08 95       	ret
    17be:	46 2f       	mov	r20, r22
    17c0:	47 70       	andi	r20, 0x07	; 7
    17c2:	40 5d       	subi	r20, 0xD0	; 208
    17c4:	41 93       	st	Z+, r20
    17c6:	b3 e0       	ldi	r27, 0x03	; 3
    17c8:	0f d0       	rcall	.+30     	; 0x17e8 <__ultoa_invert+0x86>
    17ca:	c9 f7       	brne	.-14     	; 0x17be <__ultoa_invert+0x5c>
    17cc:	f6 cf       	rjmp	.-20     	; 0x17ba <__ultoa_invert+0x58>
    17ce:	46 2f       	mov	r20, r22
    17d0:	4f 70       	andi	r20, 0x0F	; 15
    17d2:	40 5d       	subi	r20, 0xD0	; 208
    17d4:	4a 33       	cpi	r20, 0x3A	; 58
    17d6:	18 f0       	brcs	.+6      	; 0x17de <__ultoa_invert+0x7c>
    17d8:	49 5d       	subi	r20, 0xD9	; 217
    17da:	31 fd       	sbrc	r19, 1
    17dc:	40 52       	subi	r20, 0x20	; 32
    17de:	41 93       	st	Z+, r20
    17e0:	02 d0       	rcall	.+4      	; 0x17e6 <__ultoa_invert+0x84>
    17e2:	a9 f7       	brne	.-22     	; 0x17ce <__ultoa_invert+0x6c>
    17e4:	ea cf       	rjmp	.-44     	; 0x17ba <__ultoa_invert+0x58>
    17e6:	b4 e0       	ldi	r27, 0x04	; 4
    17e8:	a6 95       	lsr	r26
    17ea:	97 95       	ror	r25
    17ec:	87 95       	ror	r24
    17ee:	77 95       	ror	r23
    17f0:	67 95       	ror	r22
    17f2:	ba 95       	dec	r27
    17f4:	c9 f7       	brne	.-14     	; 0x17e8 <__ultoa_invert+0x86>
    17f6:	00 97       	sbiw	r24, 0x00	; 0
    17f8:	61 05       	cpc	r22, r1
    17fa:	71 05       	cpc	r23, r1
    17fc:	08 95       	ret
    17fe:	9b 01       	movw	r18, r22
    1800:	ac 01       	movw	r20, r24
    1802:	0a 2e       	mov	r0, r26
    1804:	06 94       	lsr	r0
    1806:	57 95       	ror	r21
    1808:	47 95       	ror	r20
    180a:	37 95       	ror	r19
    180c:	27 95       	ror	r18
    180e:	ba 95       	dec	r27
    1810:	c9 f7       	brne	.-14     	; 0x1804 <__ultoa_invert+0xa2>
    1812:	62 0f       	add	r22, r18
    1814:	73 1f       	adc	r23, r19
    1816:	84 1f       	adc	r24, r20
    1818:	95 1f       	adc	r25, r21
    181a:	a0 1d       	adc	r26, r0
    181c:	08 95       	ret

0000181e <isspace>:
    181e:	91 11       	cpse	r25, r1
    1820:	06 c0       	rjmp	.+12     	; 0x182e <__ctype_isfalse>
    1822:	80 32       	cpi	r24, 0x20	; 32
    1824:	19 f0       	breq	.+6      	; 0x182c <isspace+0xe>
    1826:	89 50       	subi	r24, 0x09	; 9
    1828:	85 50       	subi	r24, 0x05	; 5
    182a:	d0 f7       	brcc	.-12     	; 0x1820 <isspace+0x2>
    182c:	08 95       	ret

0000182e <__ctype_isfalse>:
    182e:	99 27       	eor	r25, r25
    1830:	88 27       	eor	r24, r24

00001832 <__ctype_istrue>:
    1832:	08 95       	ret

00001834 <__prologue_saves__>:
    1834:	2f 92       	push	r2
    1836:	3f 92       	push	r3
    1838:	4f 92       	push	r4
    183a:	5f 92       	push	r5
    183c:	6f 92       	push	r6
    183e:	7f 92       	push	r7
    1840:	8f 92       	push	r8
    1842:	9f 92       	push	r9
    1844:	af 92       	push	r10
    1846:	bf 92       	push	r11
    1848:	cf 92       	push	r12
    184a:	df 92       	push	r13
    184c:	ef 92       	push	r14
    184e:	ff 92       	push	r15
    1850:	0f 93       	push	r16
    1852:	1f 93       	push	r17
    1854:	cf 93       	push	r28
    1856:	df 93       	push	r29
    1858:	cd b7       	in	r28, 0x3d	; 61
    185a:	de b7       	in	r29, 0x3e	; 62
    185c:	ca 1b       	sub	r28, r26
    185e:	db 0b       	sbc	r29, r27
    1860:	0f b6       	in	r0, 0x3f	; 63
    1862:	f8 94       	cli
    1864:	de bf       	out	0x3e, r29	; 62
    1866:	0f be       	out	0x3f, r0	; 63
    1868:	cd bf       	out	0x3d, r28	; 61
    186a:	09 94       	ijmp

0000186c <__epilogue_restores__>:
    186c:	2a 88       	ldd	r2, Y+18	; 0x12
    186e:	39 88       	ldd	r3, Y+17	; 0x11
    1870:	48 88       	ldd	r4, Y+16	; 0x10
    1872:	5f 84       	ldd	r5, Y+15	; 0x0f
    1874:	6e 84       	ldd	r6, Y+14	; 0x0e
    1876:	7d 84       	ldd	r7, Y+13	; 0x0d
    1878:	8c 84       	ldd	r8, Y+12	; 0x0c
    187a:	9b 84       	ldd	r9, Y+11	; 0x0b
    187c:	aa 84       	ldd	r10, Y+10	; 0x0a
    187e:	b9 84       	ldd	r11, Y+9	; 0x09
    1880:	c8 84       	ldd	r12, Y+8	; 0x08
    1882:	df 80       	ldd	r13, Y+7	; 0x07
    1884:	ee 80       	ldd	r14, Y+6	; 0x06
    1886:	fd 80       	ldd	r15, Y+5	; 0x05
    1888:	0c 81       	ldd	r16, Y+4	; 0x04
    188a:	1b 81       	ldd	r17, Y+3	; 0x03
    188c:	aa 81       	ldd	r26, Y+2	; 0x02
    188e:	b9 81       	ldd	r27, Y+1	; 0x01
    1890:	ce 0f       	add	r28, r30
    1892:	d1 1d       	adc	r29, r1
    1894:	0f b6       	in	r0, 0x3f	; 63
    1896:	f8 94       	cli
    1898:	de bf       	out	0x3e, r29	; 62
    189a:	0f be       	out	0x3f, r0	; 63
    189c:	cd bf       	out	0x3d, r28	; 61
    189e:	ed 01       	movw	r28, r26
    18a0:	08 95       	ret

000018a2 <_exit>:
    18a2:	f8 94       	cli

000018a4 <__stop_program>:
    18a4:	ff cf       	rjmp	.-2      	; 0x18a4 <__stop_program>
