// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP3C5E144C8 Package TQFP144
// 

//
// This file contains Slow Corner delays for the design using part EP3C5E144C8,
// with speed grade 8, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (SystemVerilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "vgacam")
  (DATE "12/05/2014 01:09:20")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 32-bit")
  (VERSION "Version 12.0 Build 178 05/31/2012 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|y\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1641:1641:1641))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1107:1107:1107) (1124:1124:1124))
        (PORT ena (1111:1111:1111) (1105:1105:1105))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (1698:1698:1698))
        (PORT clk (2036:2036:2036) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (1676:1676:1676))
        (PORT d[1] (1682:1682:1682) (1543:1543:1543))
        (PORT d[2] (1792:1792:1792) (1681:1681:1681))
        (PORT d[3] (1767:1767:1767) (1667:1667:1667))
        (PORT d[4] (1826:1826:1826) (1693:1693:1693))
        (PORT d[5] (1860:1860:1860) (1733:1733:1733))
        (PORT d[6] (1996:1996:1996) (1827:1827:1827))
        (PORT d[7] (1998:1998:1998) (1835:1835:1835))
        (PORT d[8] (1665:1665:1665) (1545:1545:1545))
        (PORT d[9] (1954:1954:1954) (1768:1768:1768))
        (PORT d[10] (1961:1961:1961) (1783:1783:1783))
        (PORT d[11] (2034:2034:2034) (1869:1869:1869))
        (PORT d[12] (1728:1728:1728) (1612:1612:1612))
        (PORT clk (2032:2032:2032) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (1823:1823:1823))
        (PORT clk (2032:2032:2032) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2093:2093:2093))
        (PORT d[0] (2769:2769:2769) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2094:2094:2094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (1680:1680:1680))
        (PORT d[1] (1451:1451:1451) (1301:1301:1301))
        (PORT d[2] (3595:3595:3595) (3289:3289:3289))
        (PORT d[3] (3169:3169:3169) (2961:2961:2961))
        (PORT d[4] (3089:3089:3089) (2811:2811:2811))
        (PORT d[5] (3498:3498:3498) (3248:3248:3248))
        (PORT d[6] (2640:2640:2640) (2425:2425:2425))
        (PORT d[7] (1713:1713:1713) (1617:1617:1617))
        (PORT d[8] (3531:3531:3531) (3283:3283:3283))
        (PORT d[9] (2723:2723:2723) (2470:2470:2470))
        (PORT d[10] (3162:3162:3162) (2888:2888:2888))
        (PORT d[11] (1948:1948:1948) (1764:1764:1764))
        (PORT d[12] (1588:1588:1588) (1484:1484:1484))
        (PORT clk (1982:1982:1982) (1998:1998:1998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2111:2111:2111))
        (PORT clk (1982:1982:1982) (1998:1998:1998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1998:1998:1998))
        (PORT d[0] (3619:3619:3619) (3271:3271:3271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (1999:1999:1999))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (1999:1999:1999))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (1999:1999:1999))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1994:1994:1994))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (1773:1773:1773))
        (PORT clk (2038:2038:2038) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1726:1726:1726) (1601:1601:1601))
        (PORT d[1] (1719:1719:1719) (1581:1581:1581))
        (PORT d[2] (1742:1742:1742) (1615:1615:1615))
        (PORT d[3] (1766:1766:1766) (1655:1655:1655))
        (PORT d[4] (1708:1708:1708) (1573:1573:1573))
        (PORT d[5] (2109:2109:2109) (1942:1942:1942))
        (PORT d[6] (2114:2114:2114) (1948:1948:1948))
        (PORT d[7] (1994:1994:1994) (1840:1840:1840))
        (PORT d[8] (1669:1669:1669) (1552:1552:1552))
        (PORT d[9] (1981:1981:1981) (1800:1800:1800))
        (PORT d[10] (2032:2032:2032) (1890:1890:1890))
        (PORT d[11] (1614:1614:1614) (1512:1512:1512))
        (PORT d[12] (1701:1701:1701) (1578:1578:1578))
        (PORT clk (2034:2034:2034) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (1833:1833:1833))
        (PORT clk (2034:2034:2034) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2097:2097:2097))
        (PORT d[0] (2690:2690:2690) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2098:2098:2098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (1722:1722:1722))
        (PORT d[1] (2713:2713:2713) (2464:2464:2464))
        (PORT d[2] (3595:3595:3595) (3290:3290:3290))
        (PORT d[3] (3186:3186:3186) (2971:2971:2971))
        (PORT d[4] (3077:3077:3077) (2787:2787:2787))
        (PORT d[5] (3480:3480:3480) (3246:3246:3246))
        (PORT d[6] (2608:2608:2608) (2393:2393:2393))
        (PORT d[7] (2386:2386:2386) (2241:2241:2241))
        (PORT d[8] (3530:3530:3530) (3283:3283:3283))
        (PORT d[9] (2761:2761:2761) (2506:2506:2506))
        (PORT d[10] (3110:3110:3110) (2843:2843:2843))
        (PORT d[11] (2797:2797:2797) (2498:2498:2498))
        (PORT d[12] (1628:1628:1628) (1522:1522:1522))
        (PORT clk (1984:1984:1984) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2112:2112:2112))
        (PORT clk (1984:1984:1984) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (2002:2002:2002))
        (PORT d[0] (3645:3645:3645) (3287:3287:3287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1976:1976:1976) (1998:1998:1998))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (956:956:956) (947:947:947))
        (PORT clk (2031:2031:2031) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1552:1552:1552) (1426:1426:1426))
        (PORT d[1] (1913:1913:1913) (1717:1717:1717))
        (PORT d[2] (1422:1422:1422) (1337:1337:1337))
        (PORT d[3] (1423:1423:1423) (1336:1336:1336))
        (PORT d[4] (1789:1789:1789) (1727:1727:1727))
        (PORT d[5] (1408:1408:1408) (1335:1335:1335))
        (PORT d[6] (1388:1388:1388) (1310:1310:1310))
        (PORT d[7] (1639:1639:1639) (1511:1511:1511))
        (PORT d[8] (1736:1736:1736) (1618:1618:1618))
        (PORT d[9] (1657:1657:1657) (1516:1516:1516))
        (PORT d[10] (2045:2045:2045) (1840:1840:1840))
        (PORT d[11] (1714:1714:1714) (1559:1559:1559))
        (PORT d[12] (1714:1714:1714) (1578:1578:1578))
        (PORT clk (2027:2027:2027) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1477:1477:1477))
        (PORT clk (2027:2027:2027) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2090:2090:2090))
        (PORT d[0] (2328:2328:2328) (2191:2191:2191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3088:3088:3088) (2813:2813:2813))
        (PORT d[1] (2336:2336:2336) (2076:2076:2076))
        (PORT d[2] (2687:2687:2687) (2448:2448:2448))
        (PORT d[3] (2611:2611:2611) (2349:2349:2349))
        (PORT d[4] (2787:2787:2787) (2563:2563:2563))
        (PORT d[5] (2660:2660:2660) (2468:2468:2468))
        (PORT d[6] (3475:3475:3475) (3219:3219:3219))
        (PORT d[7] (2178:2178:2178) (2041:2041:2041))
        (PORT d[8] (2801:2801:2801) (2580:2580:2580))
        (PORT d[9] (2333:2333:2333) (2161:2161:2161))
        (PORT d[10] (3985:3985:3985) (3665:3665:3665))
        (PORT d[11] (2006:2006:2006) (1883:1883:1883))
        (PORT d[12] (2351:2351:2351) (2223:2223:2223))
        (PORT clk (1977:1977:1977) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2750:2750:2750) (2488:2488:2488))
        (PORT clk (1977:1977:1977) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (1995:1995:1995))
        (PORT d[0] (2379:2379:2379) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (1991:1991:1991))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (1750:1750:1750))
        (PORT clk (2042:2042:2042) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2134:2134:2134) (1974:1974:1974))
        (PORT d[1] (2033:2033:2033) (1862:1862:1862))
        (PORT d[2] (1679:1679:1679) (1574:1574:1574))
        (PORT d[3] (2101:2101:2101) (1946:1946:1946))
        (PORT d[4] (1726:1726:1726) (1626:1626:1626))
        (PORT d[5] (1720:1720:1720) (1630:1630:1630))
        (PORT d[6] (2171:2171:2171) (2013:2013:2013))
        (PORT d[7] (2048:2048:2048) (1890:1890:1890))
        (PORT d[8] (1678:1678:1678) (1580:1580:1580))
        (PORT d[9] (1971:1971:1971) (1803:1803:1803))
        (PORT d[10] (2036:2036:2036) (1865:1865:1865))
        (PORT d[11] (2040:2040:2040) (1881:1881:1881))
        (PORT d[12] (1742:1742:1742) (1632:1632:1632))
        (PORT clk (2038:2038:2038) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (1866:1866:1866))
        (PORT clk (2038:2038:2038) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2099:2099:2099))
        (PORT d[0] (2760:2760:2760) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2100:2100:2100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (1787:1787:1787))
        (PORT d[1] (4154:4154:4154) (3813:3813:3813))
        (PORT d[2] (2644:2644:2644) (2377:2377:2377))
        (PORT d[3] (3218:3218:3218) (2986:2986:2986))
        (PORT d[4] (3091:3091:3091) (2781:2781:2781))
        (PORT d[5] (3891:3891:3891) (3632:3632:3632))
        (PORT d[6] (2730:2730:2730) (2451:2451:2451))
        (PORT d[7] (2129:2129:2129) (1993:1993:1993))
        (PORT d[8] (3236:3236:3236) (3024:3024:3024))
        (PORT d[9] (2748:2748:2748) (2469:2469:2469))
        (PORT d[10] (2666:2666:2666) (2421:2421:2421))
        (PORT d[11] (2399:2399:2399) (2159:2159:2159))
        (PORT d[12] (2033:2033:2033) (1878:1878:1878))
        (PORT clk (1988:1988:1988) (2004:2004:2004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (2481:2481:2481))
        (PORT clk (1988:1988:1988) (2004:2004:2004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2004:2004:2004))
        (PORT d[0] (3237:3237:3237) (2927:2927:2927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2000:2000:2000))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (1920:1920:1920))
        (PORT clk (2057:2057:2057) (2112:2112:2112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1520:1520:1520))
        (PORT d[1] (1583:1583:1583) (1449:1449:1449))
        (PORT d[2] (1606:1606:1606) (1486:1486:1486))
        (PORT d[3] (1808:1808:1808) (1773:1773:1773))
        (PORT d[4] (1308:1308:1308) (1248:1248:1248))
        (PORT d[5] (1266:1266:1266) (1185:1185:1185))
        (PORT d[6] (2017:2017:2017) (1868:1868:1868))
        (PORT d[7] (1307:1307:1307) (1196:1196:1196))
        (PORT d[8] (1712:1712:1712) (1599:1599:1599))
        (PORT d[9] (1286:1286:1286) (1188:1188:1188))
        (PORT d[10] (1287:1287:1287) (1223:1223:1223))
        (PORT d[11] (1358:1358:1358) (1307:1307:1307))
        (PORT d[12] (1203:1203:1203) (1121:1121:1121))
        (PORT clk (2053:2053:2053) (2107:2107:2107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1665:1665:1665) (1529:1529:1529))
        (PORT clk (2053:2053:2053) (2107:2107:2107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2112:2112:2112))
        (PORT d[0] (2372:2372:2372) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2113:2113:2113))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2113:2113:2113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2113:2113:2113))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2113:2113:2113))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (2494:2494:2494))
        (PORT d[1] (2002:2002:2002) (1832:1832:1832))
        (PORT d[2] (1820:1820:1820) (1729:1729:1729))
        (PORT d[3] (1421:1421:1421) (1341:1341:1341))
        (PORT d[4] (2590:2590:2590) (2427:2427:2427))
        (PORT d[5] (3075:3075:3075) (2854:2854:2854))
        (PORT d[6] (2494:2494:2494) (2348:2348:2348))
        (PORT d[7] (2884:2884:2884) (2647:2647:2647))
        (PORT d[8] (2480:2480:2480) (2312:2312:2312))
        (PORT d[9] (2996:2996:2996) (2869:2869:2869))
        (PORT d[10] (2124:2124:2124) (1946:1946:1946))
        (PORT d[11] (1377:1377:1377) (1273:1273:1273))
        (PORT d[12] (2926:2926:2926) (2882:2882:2882))
        (PORT clk (2003:2003:2003) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2342:2342:2342))
        (PORT clk (2003:2003:2003) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2017:2017:2017))
        (PORT d[0] (3683:3683:3683) (3408:3408:3408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (2013:2013:2013))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2259:2259:2259))
        (PORT clk (2050:2050:2050) (2106:2106:2106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (1917:1917:1917))
        (PORT d[1] (2084:2084:2084) (1878:1878:1878))
        (PORT d[2] (2041:2041:2041) (1874:1874:1874))
        (PORT d[3] (2206:2206:2206) (2114:2114:2114))
        (PORT d[4] (1785:1785:1785) (1688:1688:1688))
        (PORT d[5] (1705:1705:1705) (1566:1566:1566))
        (PORT d[6] (1676:1676:1676) (1578:1578:1578))
        (PORT d[7] (1670:1670:1670) (1585:1585:1585))
        (PORT d[8] (2021:2021:2021) (1848:1848:1848))
        (PORT d[9] (1718:1718:1718) (1605:1605:1605))
        (PORT d[10] (1760:1760:1760) (1640:1640:1640))
        (PORT d[11] (1730:1730:1730) (1649:1649:1649))
        (PORT d[12] (1710:1710:1710) (1606:1606:1606))
        (PORT clk (2046:2046:2046) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (1884:1884:1884))
        (PORT clk (2046:2046:2046) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2106:2106:2106))
        (PORT d[0] (2755:2755:2755) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2107:2107:2107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2374:2374:2374))
        (PORT d[1] (2460:2460:2460) (2245:2245:2245))
        (PORT d[2] (1792:1792:1792) (1691:1691:1691))
        (PORT d[3] (1838:1838:1838) (1726:1726:1726))
        (PORT d[4] (2139:2139:2139) (1976:1976:1976))
        (PORT d[5] (2810:2810:2810) (2566:2566:2566))
        (PORT d[6] (1780:1780:1780) (1670:1670:1670))
        (PORT d[7] (2482:2482:2482) (2298:2298:2298))
        (PORT d[8] (1695:1695:1695) (1570:1570:1570))
        (PORT d[9] (2574:2574:2574) (2486:2486:2486))
        (PORT d[10] (1694:1694:1694) (1563:1563:1563))
        (PORT d[11] (2788:2788:2788) (2586:2586:2586))
        (PORT d[12] (3339:3339:3339) (3189:3189:3189))
        (PORT clk (1996:1996:1996) (2011:2011:2011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (2770:2770:2770))
        (PORT clk (1996:1996:1996) (2011:2011:2011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (2011:2011:2011))
        (PORT d[0] (2714:2714:2714) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2007:2007:2007))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2189:2189:2189))
        (PORT clk (2051:2051:2051) (2107:2107:2107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (1929:1929:1929))
        (PORT d[1] (2075:2075:2075) (1863:1863:1863))
        (PORT d[2] (2038:2038:2038) (1868:1868:1868))
        (PORT d[3] (2268:2268:2268) (2172:2172:2172))
        (PORT d[4] (1733:1733:1733) (1651:1651:1651))
        (PORT d[5] (1626:1626:1626) (1486:1486:1486))
        (PORT d[6] (1693:1693:1693) (1587:1587:1587))
        (PORT d[7] (1697:1697:1697) (1600:1600:1600))
        (PORT d[8] (1638:1638:1638) (1507:1507:1507))
        (PORT d[9] (1633:1633:1633) (1496:1496:1496))
        (PORT d[10] (1658:1658:1658) (1539:1539:1539))
        (PORT d[11] (1699:1699:1699) (1619:1619:1619))
        (PORT d[12] (1616:1616:1616) (1514:1514:1514))
        (PORT clk (2047:2047:2047) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (1840:1840:1840))
        (PORT clk (2047:2047:2047) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2107:2107:2107))
        (PORT d[0] (2742:2742:2742) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2088:2088:2088))
        (PORT d[1] (2410:2410:2410) (2204:2204:2204))
        (PORT d[2] (1460:1460:1460) (1414:1414:1414))
        (PORT d[3] (1379:1379:1379) (1327:1327:1327))
        (PORT d[4] (2123:2123:2123) (1977:1977:1977))
        (PORT d[5] (2802:2802:2802) (2586:2586:2586))
        (PORT d[6] (2530:2530:2530) (2381:2381:2381))
        (PORT d[7] (2868:2868:2868) (2639:2639:2639))
        (PORT d[8] (1330:1330:1330) (1241:1241:1241))
        (PORT d[9] (2998:2998:2998) (2884:2884:2884))
        (PORT d[10] (1291:1291:1291) (1208:1208:1208))
        (PORT d[11] (2490:2490:2490) (2335:2335:2335))
        (PORT d[12] (3694:3694:3694) (3517:3517:3517))
        (PORT clk (1997:1997:1997) (2012:2012:2012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2578:2578:2578) (2363:2363:2363))
        (PORT clk (1997:1997:1997) (2012:2012:2012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2012:2012:2012))
        (PORT d[0] (2924:2924:2924) (2718:2718:2718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (2013:2013:2013))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (2013:2013:2013))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (2013:2013:2013))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (2008:2008:2008))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1041:1041:1041) (1013:1013:1013))
        (PORT clk (2030:2030:2030) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1693:1693:1693) (1596:1596:1596))
        (PORT d[1] (1575:1575:1575) (1428:1428:1428))
        (PORT d[2] (1341:1341:1341) (1252:1252:1252))
        (PORT d[3] (1389:1389:1389) (1286:1286:1286))
        (PORT d[4] (2201:2201:2201) (2079:2079:2079))
        (PORT d[5] (1770:1770:1770) (1641:1641:1641))
        (PORT d[6] (1705:1705:1705) (1591:1591:1591))
        (PORT d[7] (1679:1679:1679) (1549:1549:1549))
        (PORT d[8] (2108:2108:2108) (1923:1923:1923))
        (PORT d[9] (1658:1658:1658) (1516:1516:1516))
        (PORT d[10] (2012:2012:2012) (1838:1838:1838))
        (PORT d[11] (1631:1631:1631) (1508:1508:1508))
        (PORT d[12] (1363:1363:1363) (1286:1286:1286))
        (PORT clk (2026:2026:2026) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (1746:1746:1746))
        (PORT clk (2026:2026:2026) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2089:2089:2089))
        (PORT d[0] (2280:2280:2280) (2152:2152:2152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2090:2090:2090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3133:3133:3133) (2879:2879:2879))
        (PORT d[1] (2629:2629:2629) (2313:2313:2313))
        (PORT d[2] (2689:2689:2689) (2424:2424:2424))
        (PORT d[3] (1922:1922:1922) (1769:1769:1769))
        (PORT d[4] (2611:2611:2611) (2359:2359:2359))
        (PORT d[5] (1909:1909:1909) (1742:1742:1742))
        (PORT d[6] (3906:3906:3906) (3625:3625:3625))
        (PORT d[7] (2146:2146:2146) (2033:2033:2033))
        (PORT d[8] (3546:3546:3546) (3223:3223:3223))
        (PORT d[9] (1965:1965:1965) (1823:1823:1823))
        (PORT d[10] (4344:4344:4344) (3984:3984:3984))
        (PORT d[11] (1978:1978:1978) (1849:1849:1849))
        (PORT d[12] (1927:1927:1927) (1817:1817:1817))
        (PORT clk (1976:1976:1976) (1994:1994:1994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2761:2761:2761) (2512:2512:2512))
        (PORT clk (1976:1976:1976) (1994:1994:1994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1976:1976:1976) (1994:1994:1994))
        (PORT d[0] (2367:2367:2367) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (1995:1995:1995))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (1995:1995:1995))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (1995:1995:1995))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (1990:1990:1990))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (1883:1883:1883))
        (PORT clk (2049:2049:2049) (2106:2106:2106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2216:2216:2216))
        (PORT d[1] (2432:2432:2432) (2212:2212:2212))
        (PORT d[2] (2405:2405:2405) (2206:2206:2206))
        (PORT d[3] (2256:2256:2256) (2172:2172:2172))
        (PORT d[4] (2209:2209:2209) (2057:2057:2057))
        (PORT d[5] (2100:2100:2100) (1925:1925:1925))
        (PORT d[6] (2006:2006:2006) (1855:1855:1855))
        (PORT d[7] (2123:2123:2123) (1992:1992:1992))
        (PORT d[8] (2104:2104:2104) (1937:1937:1937))
        (PORT d[9] (2065:2065:2065) (1912:1912:1912))
        (PORT d[10] (2094:2094:2094) (1926:1926:1926))
        (PORT d[11] (1963:1963:1963) (1799:1799:1799))
        (PORT d[12] (2025:2025:2025) (1902:1902:1902))
        (PORT clk (2045:2045:2045) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2106:2106:2106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2107:2107:2107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (1671:1671:1671))
        (PORT d[1] (2498:2498:2498) (2265:2265:2265))
        (PORT d[2] (2196:2196:2196) (2055:2055:2055))
        (PORT d[3] (1817:1817:1817) (1728:1728:1728))
        (PORT d[4] (1707:1707:1707) (1600:1600:1600))
        (PORT d[5] (2061:2061:2061) (1896:1896:1896))
        (PORT d[6] (2503:2503:2503) (2334:2334:2334))
        (PORT d[7] (2819:2819:2819) (2568:2568:2568))
        (PORT d[8] (1736:1736:1736) (1616:1616:1616))
        (PORT d[9] (2493:2493:2493) (2395:2395:2395))
        (PORT d[10] (2099:2099:2099) (1926:1926:1926))
        (PORT d[11] (2088:2088:2088) (1955:1955:1955))
        (PORT d[12] (2915:2915:2915) (2796:2796:2796))
        (PORT clk (1995:1995:1995) (2011:2011:2011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3022:3022:3022) (2771:2771:2771))
        (PORT clk (1995:1995:1995) (2011:2011:2011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (2011:2011:2011))
        (PORT d[0] (3317:3317:3317) (3114:3114:3114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (2007:2007:2007))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (2717:2717:2717))
        (PORT clk (2054:2054:2054) (2112:2112:2112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2081:2081:2081) (1931:1931:1931))
        (PORT d[1] (1999:1999:1999) (1821:1821:1821))
        (PORT d[2] (1962:1962:1962) (1801:1801:1801))
        (PORT d[3] (1791:1791:1791) (1742:1742:1742))
        (PORT d[4] (1726:1726:1726) (1627:1627:1627))
        (PORT d[5] (1633:1633:1633) (1543:1543:1543))
        (PORT d[6] (2010:2010:2010) (1851:1851:1851))
        (PORT d[7] (1734:1734:1734) (1603:1603:1603))
        (PORT d[8] (1716:1716:1716) (1606:1606:1606))
        (PORT d[9] (1712:1712:1712) (1630:1630:1630))
        (PORT d[10] (1711:1711:1711) (1627:1627:1627))
        (PORT d[11] (1720:1720:1720) (1605:1605:1605))
        (PORT d[12] (1633:1633:1633) (1510:1510:1510))
        (PORT clk (2050:2050:2050) (2107:2107:2107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (1830:1830:1830))
        (PORT clk (2050:2050:2050) (2107:2107:2107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2112:2112:2112))
        (PORT d[0] (2726:2726:2726) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2113:2113:2113))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2113:2113:2113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2113:2113:2113))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2113:2113:2113))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1337:1337:1337))
        (PORT d[1] (2367:2367:2367) (2185:2185:2185))
        (PORT d[2] (1862:1862:1862) (1783:1783:1783))
        (PORT d[3] (1840:1840:1840) (1766:1766:1766))
        (PORT d[4] (913:913:913) (849:849:849))
        (PORT d[5] (1697:1697:1697) (1592:1592:1592))
        (PORT d[6] (953:953:953) (899:899:899))
        (PORT d[7] (2894:2894:2894) (2673:2673:2673))
        (PORT d[8] (954:954:954) (896:896:896))
        (PORT d[9] (2966:2966:2966) (2851:2851:2851))
        (PORT d[10] (2531:2531:2531) (2367:2367:2367))
        (PORT d[11] (2946:2946:2946) (2766:2766:2766))
        (PORT d[12] (3790:3790:3790) (3622:3622:3622))
        (PORT clk (2000:2000:2000) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (1895:1895:1895))
        (PORT clk (2000:2000:2000) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2017:2017:2017))
        (PORT d[0] (4115:4115:4115) (3847:3847:3847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2013:2013:2013))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1408:1408:1408) (1380:1380:1380))
        (PORT clk (2037:2037:2037) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (1970:1970:1970))
        (PORT d[1] (1663:1663:1663) (1520:1520:1520))
        (PORT d[2] (1305:1305:1305) (1227:1227:1227))
        (PORT d[3] (1392:1392:1392) (1292:1292:1292))
        (PORT d[4] (1717:1717:1717) (1603:1603:1603))
        (PORT d[5] (1350:1350:1350) (1285:1285:1285))
        (PORT d[6] (2002:2002:2002) (1841:1841:1841))
        (PORT d[7] (1616:1616:1616) (1468:1468:1468))
        (PORT d[8] (1681:1681:1681) (1559:1559:1559))
        (PORT d[9] (1663:1663:1663) (1521:1521:1521))
        (PORT d[10] (1606:1606:1606) (1477:1477:1477))
        (PORT d[11] (1660:1660:1660) (1523:1523:1523))
        (PORT d[12] (1298:1298:1298) (1228:1228:1228))
        (PORT clk (2033:2033:2033) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1916:1916:1916) (1706:1706:1706))
        (PORT clk (2033:2033:2033) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2095:2095:2095))
        (PORT d[0] (2284:2284:2284) (2121:2121:2121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2096:2096:2096))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2096:2096:2096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2096:2096:2096))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2096:2096:2096))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2258:2258:2258) (2023:2023:2023))
        (PORT d[1] (2733:2733:2733) (2470:2470:2470))
        (PORT d[2] (3590:3590:3590) (3300:3300:3300))
        (PORT d[3] (3158:3158:3158) (2937:2937:2937))
        (PORT d[4] (3100:3100:3100) (2815:2815:2815))
        (PORT d[5] (3495:3495:3495) (3260:3260:3260))
        (PORT d[6] (3040:3040:3040) (2800:2800:2800))
        (PORT d[7] (1702:1702:1702) (1611:1611:1611))
        (PORT d[8] (3700:3700:3700) (3391:3391:3391))
        (PORT d[9] (3151:3151:3151) (2863:2863:2863))
        (PORT d[10] (3132:3132:3132) (2859:2859:2859))
        (PORT d[11] (2292:2292:2292) (2067:2067:2067))
        (PORT d[12] (1645:1645:1645) (1539:1539:1539))
        (PORT clk (1983:1983:1983) (2000:2000:2000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2425:2425:2425))
        (PORT clk (1983:1983:1983) (2000:2000:2000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (2000:2000:2000))
        (PORT d[0] (2365:2365:2365) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1996:1996:1996))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (2681:2681:2681))
        (PORT clk (2063:2063:2063) (2117:2117:2117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2374:2374:2374))
        (PORT d[1] (2432:2432:2432) (2253:2253:2253))
        (PORT d[2] (2467:2467:2467) (2290:2290:2290))
        (PORT d[3] (2416:2416:2416) (2275:2275:2275))
        (PORT d[4] (2275:2275:2275) (2188:2188:2188))
        (PORT d[5] (2233:2233:2233) (2218:2218:2218))
        (PORT d[6] (2116:2116:2116) (2015:2015:2015))
        (PORT d[7] (1980:1980:1980) (1874:1874:1874))
        (PORT d[8] (2436:2436:2436) (2221:2221:2221))
        (PORT d[9] (2407:2407:2407) (2203:2203:2203))
        (PORT d[10] (2352:2352:2352) (2186:2186:2186))
        (PORT d[11] (2110:2110:2110) (2027:2027:2027))
        (PORT d[12] (2375:2375:2375) (2208:2208:2208))
        (PORT clk (2059:2059:2059) (2112:2112:2112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2117:2117:2117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2118:2118:2118))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2118:2118:2118))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2118:2118:2118))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2063:2063:2063))
        (PORT d[1] (3231:3231:3231) (2992:2992:2992))
        (PORT d[2] (1737:1737:1737) (1660:1660:1660))
        (PORT d[3] (3619:3619:3619) (3417:3417:3417))
        (PORT d[4] (2212:2212:2212) (2067:2067:2067))
        (PORT d[5] (1774:1774:1774) (1645:1645:1645))
        (PORT d[6] (1642:1642:1642) (1526:1526:1526))
        (PORT d[7] (1672:1672:1672) (1560:1560:1560))
        (PORT d[8] (2135:2135:2135) (1988:1988:1988))
        (PORT d[9] (1696:1696:1696) (1590:1590:1590))
        (PORT d[10] (1730:1730:1730) (1614:1614:1614))
        (PORT d[11] (1711:1711:1711) (1581:1581:1581))
        (PORT d[12] (1679:1679:1679) (1570:1570:1570))
        (PORT clk (2009:2009:2009) (2022:2022:2022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (1929:1929:1929))
        (PORT clk (2009:2009:2009) (2022:2022:2022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2022:2022:2022))
        (PORT d[0] (3342:3342:3342) (3137:3137:3137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2023:2023:2023))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2023:2023:2023))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2023:2023:2023))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2018:2018:2018))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (445:445:445))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|x\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1638:1638:1638))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1448:1448:1448) (1412:1412:1412))
        (PORT ena (1637:1637:1637) (1524:1524:1524))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (434:434:434))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|LessThan8\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (435:435:435))
        (PORT datad (337:337:337) (421:421:421))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (336:336:336))
        (PORT datab (302:302:302) (327:327:327))
        (PORT datac (328:328:328) (412:412:412))
        (PORT datad (339:339:339) (419:419:419))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rden\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1438:1438:1438) (1519:1519:1519))
        (PORT datab (632:632:632) (643:643:643))
        (PORT datac (1345:1345:1345) (1407:1407:1407))
        (PORT datad (910:910:910) (902:902:902))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rden\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (310:310:310))
        (PORT datab (577:577:577) (537:537:537))
        (PORT datac (472:472:472) (451:451:451))
        (PORT datad (591:591:591) (617:617:617))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|LessThan6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1694:1694:1694) (1723:1723:1723))
        (PORT datab (1783:1783:1783) (1758:1758:1758))
        (PORT datac (1371:1371:1371) (1411:1411:1411))
        (PORT datad (1398:1398:1398) (1466:1466:1466))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (459:459:459))
        (PORT datab (1747:1747:1747) (1576:1576:1576))
        (PORT datac (342:342:342) (439:439:439))
        (PORT datad (1179:1179:1179) (1088:1088:1088))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1690:1690:1690) (1545:1545:1545))
        (PORT datab (986:986:986) (905:905:905))
        (PORT datac (1553:1553:1553) (1509:1509:1509))
        (PORT datad (1605:1605:1605) (1487:1487:1487))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2024:2024:2024) (1819:1819:1819))
        (PORT datab (507:507:507) (485:485:485))
        (PORT datac (1554:1554:1554) (1515:1515:1515))
        (PORT datad (1605:1605:1605) (1491:1491:1491))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|dataclk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1685:1685:1685))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1685:1685:1685))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|dataclk\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (297:297:297) (367:367:367))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (462:462:462) (482:482:482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE final_project_fpga\|dataclk\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (799:799:799) (831:831:831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE xclk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1498:1498:1498) (1703:1703:1703))
        (IOPATH i o (2395:2395:2395) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE poopen\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1505:1505:1505) (1372:1372:1372))
        (IOPATH i o (2395:2395:2395) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE vgaclk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2205:2205:2205) (2238:2238:2238))
        (IOPATH i o (2395:2395:2395) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE hsync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1760:1760:1760) (1590:1590:1590))
        (IOPATH i o (2395:2395:2395) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE vsync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2063:2063:2063) (1841:1841:1841))
        (IOPATH i o (2444:2444:2444) (2436:2436:2436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE sync_b\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2393:2393:2393) (2172:2172:2172))
        (IOPATH i o (2385:2385:2385) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE r\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3604:3604:3604) (3189:3189:3189))
        (IOPATH i o (2395:2395:2395) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE r\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3446:3446:3446) (3216:3216:3216))
        (IOPATH i o (2395:2395:2395) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE r\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2052:2052:2052) (1986:1986:1986))
        (IOPATH i o (2395:2395:2395) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE r\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2962:2962:2962) (2708:2708:2708))
        (IOPATH i o (2385:2385:2385) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE r\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2121:2121:2121) (1903:1903:1903))
        (IOPATH i o (2385:2385:2385) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE r\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2253:2253:2253) (2009:2009:2009))
        (IOPATH i o (3827:3827:3827) (3894:3894:3894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE r\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2263:2263:2263) (2024:2024:2024))
        (IOPATH i o (2375:2375:2375) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE r\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1862:1862:1862) (1660:1660:1660))
        (IOPATH i o (2375:2375:2375) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE g\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2791:2791:2791) (2508:2508:2508))
        (IOPATH i o (2375:2375:2375) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE g\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2161:2161:2161) (1919:1919:1919))
        (IOPATH i o (2365:2365:2365) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE g\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2036:2036:2036) (1969:1969:1969))
        (IOPATH i o (2365:2365:2365) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE g\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1444:1444:1444) (1318:1318:1318))
        (IOPATH i o (2365:2365:2365) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE g\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1538:1538:1538) (1391:1391:1391))
        (IOPATH i o (2365:2365:2365) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE g\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1957:1957:1957) (1751:1751:1751))
        (IOPATH i o (2365:2365:2365) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE g\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1939:1939:1939) (1760:1760:1760))
        (IOPATH i o (2365:2365:2365) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE g\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1843:1843:1843) (1639:1639:1639))
        (IOPATH i o (2375:2375:2375) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE b\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1436:1436:1436) (1285:1285:1285))
        (IOPATH i o (2375:2375:2375) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE b\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1105:1105:1105) (1013:1013:1013))
        (IOPATH i o (3827:3827:3827) (3894:3894:3894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE b\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1175:1175:1175) (1105:1105:1105))
        (IOPATH i o (2385:2385:2385) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE b\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2264:2264:2264) (2019:2019:2019))
        (IOPATH i o (2385:2385:2385) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE b\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2258:2258:2258) (2064:2064:2064))
        (IOPATH i o (2395:2395:2395) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE b\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2555:2555:2555) (2291:2291:2291))
        (IOPATH i o (2395:2395:2395) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE b\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2562:2562:2562) (2298:2298:2298))
        (IOPATH i o (2454:2454:2454) (2446:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE b\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2197:2197:2197) (1958:1958:1958))
        (IOPATH i o (3813:3813:3813) (3895:3895:3895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE grey\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2978:2978:2978) (2664:2664:2664))
        (IOPATH i o (2385:2385:2385) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE grey\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4080:4080:4080) (3802:3802:3802))
        (IOPATH i o (2395:2395:2395) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE grey\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2277:2277:2277) (2130:2130:2130))
        (IOPATH i o (2373:2373:2373) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE grey\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2152:2152:2152) (1958:1958:1958))
        (IOPATH i o (2363:2363:2363) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE grey\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1585:1585:1585) (1511:1511:1511))
        (IOPATH i o (2363:2363:2363) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE grey\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2220:2220:2220) (2002:2002:2002))
        (IOPATH i o (3803:3803:3803) (3885:3885:3885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE grey\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1904:1904:1904) (1768:1768:1768))
        (IOPATH i o (2444:2444:2444) (2436:2436:2436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE grey\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2300:2300:2300) (2085:2085:2085))
        (IOPATH i o (2444:2444:2444) (2436:2436:2436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (877:877:877) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (433:433:433))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE href\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (907:907:907) (957:957:957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE vref\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (897:897:897) (947:947:947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|oldhref\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4253:4253:4253) (4516:4516:4516))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|oldhref)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1641:1641:1641))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[8\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (4317:4317:4317) (4568:4568:4568))
        (PORT datac (4232:4232:4232) (4523:4523:4523))
        (PORT datad (319:319:319) (390:390:390))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[8\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (4231:4231:4231) (4523:4523:4523))
        (PORT datad (4254:4254:4254) (4513:4513:4513))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|x\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1638:1638:1638))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1448:1448:1448) (1412:1412:1412))
        (PORT ena (1637:1637:1637) (1524:1524:1524))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (434:434:434))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|x\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1638:1638:1638))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1448:1448:1448) (1412:1412:1412))
        (PORT ena (1637:1637:1637) (1524:1524:1524))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (435:435:435))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|x\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1638:1638:1638))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1448:1448:1448) (1412:1412:1412))
        (PORT ena (1637:1637:1637) (1524:1524:1524))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (436:436:436))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|x\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1638:1638:1638))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1448:1448:1448) (1412:1412:1412))
        (PORT ena (1637:1637:1637) (1524:1524:1524))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (447:447:447))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|x\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1638:1638:1638))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1448:1448:1448) (1412:1412:1412))
        (PORT ena (1637:1637:1637) (1524:1524:1524))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[6\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (447:447:447))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[7\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (437:437:437))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|x\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1638:1638:1638))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1448:1448:1448) (1412:1412:1412))
        (PORT ena (1637:1637:1637) (1524:1524:1524))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[8\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (437:437:437))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|x\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1638:1638:1638))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1448:1448:1448) (1412:1412:1412))
        (PORT ena (1637:1637:1637) (1524:1524:1524))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|x\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1638:1638:1638))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1448:1448:1448) (1412:1412:1412))
        (PORT ena (1637:1637:1637) (1524:1524:1524))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wren\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (630:630:630))
        (PORT datab (833:833:833) (812:812:812))
        (PORT datac (534:534:534) (549:549:549))
        (PORT datad (561:561:561) (583:583:583))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (433:433:433))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|firstVref\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (613:613:613))
        (PORT datab (4274:4274:4274) (4563:4563:4563))
        (PORT datad (4253:4253:4253) (4517:4517:4517))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (462:462:462) (482:482:482))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|firstVref)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1641:1641:1641))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[7\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (4233:4233:4233) (4524:4524:4524))
        (PORT datad (296:296:296) (366:366:366))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|y\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1641:1641:1641))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1107:1107:1107) (1124:1124:1124))
        (PORT ena (1111:1111:1111) (1105:1105:1105))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (434:434:434))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|y\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1641:1641:1641))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1107:1107:1107) (1124:1124:1124))
        (PORT ena (1111:1111:1111) (1105:1105:1105))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (435:435:435))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|y\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1641:1641:1641))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1107:1107:1107) (1124:1124:1124))
        (PORT ena (1111:1111:1111) (1105:1105:1105))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (436:436:436))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|y\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1641:1641:1641))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1107:1107:1107) (1124:1124:1124))
        (PORT ena (1111:1111:1111) (1105:1105:1105))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (472:472:472))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (447:447:447))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|y\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1641:1641:1641))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1107:1107:1107) (1124:1124:1124))
        (PORT ena (1111:1111:1111) (1105:1105:1105))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|y\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1641:1641:1641))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1107:1107:1107) (1124:1124:1124))
        (PORT ena (1111:1111:1111) (1105:1105:1105))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (623:623:623))
        (PORT datab (636:636:636) (643:643:643))
        (PORT datac (586:586:586) (604:604:604))
        (PORT datad (846:846:846) (814:814:814))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (432:432:432) (433:433:433))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (437:437:437))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|y\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1641:1641:1641))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1107:1107:1107) (1124:1124:1124))
        (PORT ena (1111:1111:1111) (1105:1105:1105))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[8\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (437:437:437))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|y\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1641:1641:1641))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1107:1107:1107) (1124:1124:1124))
        (PORT ena (1111:1111:1111) (1105:1105:1105))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|y\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datad (322:322:322) (393:393:393))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|y\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1641:1641:1641))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1107:1107:1107) (1124:1124:1124))
        (PORT ena (1111:1111:1111) (1105:1105:1105))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|x\[9\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datad (322:322:322) (393:393:393))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|cam_cont\|x\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1638:1638:1638))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1448:1448:1448) (1412:1412:1412))
        (PORT ena (1637:1637:1637) (1524:1524:1524))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wren\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (831:831:831))
        (PORT datab (624:624:624) (632:632:632))
        (PORT datac (576:576:576) (590:590:590))
        (PORT datad (520:520:520) (540:540:540))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wren\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (403:403:403))
        (PORT datac (354:354:354) (423:423:423))
        (PORT datad (323:323:323) (369:369:369))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_pll")
    (INSTANCE vgapll\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2313:2313:2313) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ena_reg")
    (INSTANCE vgapll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl_e_vgaclk.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (365:365:365) (335:335:335))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (200:200:200) (200:200:200))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (122:122:122))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ena_reg")
    (INSTANCE vgapll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl_e_vgaclk.extena1_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (342:342:342) (319:319:319))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (122:122:122))
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hcnt\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (446:446:446))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hcnt\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (437:437:437))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hcnt\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (436:436:436))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hcnt\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (448:448:448))
        (IOPATH dataa combout (471:471:471) (481:481:481))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|hcnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1652:1652:1652))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1191:1191:1191) (1238:1238:1238))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hcnt\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (461:461:461))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|hcnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1652:1652:1652))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1191:1191:1191) (1238:1238:1238))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hcnt\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (461:461:461))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|hcnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1652:1652:1652))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1191:1191:1191) (1238:1238:1238))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1444:1444:1444) (1522:1522:1522))
        (PORT datab (1414:1414:1414) (1449:1449:1449))
        (PORT datac (1346:1346:1346) (1407:1407:1407))
        (PORT datad (1749:1749:1749) (1734:1734:1734))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (676:676:676) (724:724:724))
        (PORT datad (918:918:918) (861:861:861))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|hcnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1652:1652:1652))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1191:1191:1191) (1238:1238:1238))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hcnt\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (437:437:437))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|hcnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1652:1652:1652))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1191:1191:1191) (1238:1238:1238))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hcnt\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (368:368:368) (451:451:451))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|hcnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1652:1652:1652))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1191:1191:1191) (1238:1238:1238))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hcnt\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (368:368:368) (452:452:452))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|hcnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1652:1652:1652))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1191:1191:1191) (1238:1238:1238))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hcnt\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (450:450:450))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|hcnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1652:1652:1652))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1191:1191:1191) (1238:1238:1238))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|hcnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1652:1652:1652))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1191:1191:1191) (1238:1238:1238))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hsync\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1818:1818:1818) (1791:1791:1791))
        (PORT datab (1380:1380:1380) (1409:1409:1409))
        (PORT datac (1375:1375:1375) (1417:1417:1417))
        (PORT datad (1656:1656:1656) (1678:1678:1678))
        (IOPATH dataa combout (471:471:471) (481:481:481))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|hsync\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1521:1521:1521))
        (PORT datab (1391:1391:1391) (1449:1449:1449))
        (PORT datac (677:677:677) (728:728:728))
        (PORT datad (236:236:236) (255:255:255))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datab combout (407:407:407) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vcnt\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (656:656:656))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vcnt\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (460:460:460))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vcnt\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (632:632:632))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|oldhsync)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1652:1652:1652))
        (PORT asdata (745:745:745) (774:774:774))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (363:363:363))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datac combout (462:462:462) (482:482:482))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|vcnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1653:1653:1653))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1134:1134:1134) (1154:1154:1154))
        (PORT ena (1280:1280:1280) (1223:1223:1223))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vcnt\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (613:613:613))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vcnt\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (605:605:605))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|vcnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1653:1653:1653))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1134:1134:1134) (1154:1154:1154))
        (PORT ena (1280:1280:1280) (1223:1223:1223))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (656:656:656) (671:671:671))
        (PORT datac (609:609:609) (636:636:636))
        (PORT datad (914:914:914) (906:906:906))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vcnt\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (371:371:371) (452:452:452))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|vcnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1653:1653:1653))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1134:1134:1134) (1154:1154:1154))
        (PORT ena (1280:1280:1280) (1223:1223:1223))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (528:528:528))
        (PORT datac (237:237:237) (264:264:264))
        (PORT datad (575:575:575) (597:597:597))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|vcnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1653:1653:1653))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1134:1134:1134) (1154:1154:1154))
        (PORT ena (1280:1280:1280) (1223:1223:1223))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vcnt\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (447:447:447))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|vcnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1653:1653:1653))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1134:1134:1134) (1154:1154:1154))
        (PORT ena (1280:1280:1280) (1223:1223:1223))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vcnt\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (468:468:468))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vcnt\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (477:477:477))
        (IOPATH dataa combout (461:461:461) (481:481:481))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vcnt\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (474:474:474))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|vcnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1653:1653:1653))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1134:1134:1134) (1154:1154:1154))
        (PORT ena (1280:1280:1280) (1223:1223:1223))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|vcnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1653:1653:1653))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1134:1134:1134) (1154:1154:1154))
        (PORT ena (1280:1280:1280) (1223:1223:1223))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|LessThan8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (470:470:470))
        (PORT datab (357:357:357) (434:434:434))
        (PORT datac (318:318:318) (395:395:395))
        (PORT datad (338:338:338) (416:416:416))
        (IOPATH dataa combout (456:456:456) (486:486:486))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vsync\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (477:477:477))
        (PORT datab (378:378:378) (464:464:464))
        (PORT datac (524:524:524) (554:554:554))
        (PORT datad (327:327:327) (405:405:405))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|vsync\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (336:336:336))
        (PORT datac (544:544:544) (579:579:579))
        (PORT datad (262:262:262) (281:281:281))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|sync_b)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (678:678:678))
        (PORT datab (578:578:578) (537:537:537))
        (PORT datac (280:280:280) (317:317:317))
        (PORT datad (477:477:477) (448:448:448))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|vcnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1653:1653:1653))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1134:1134:1134) (1154:1154:1154))
        (PORT ena (1280:1280:1280) (1223:1223:1223))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|LessThan8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (476:476:476))
        (PORT datad (337:337:337) (421:421:421))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rden\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (311:311:311))
        (PORT datab (653:653:653) (668:668:668))
        (PORT datac (676:676:676) (726:726:726))
        (PORT datad (518:518:518) (486:486:486))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|LessThan9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (527:527:527))
        (PORT datab (651:651:651) (667:667:667))
        (PORT datac (604:604:604) (631:631:631))
        (PORT datad (517:517:517) (488:488:488))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (457:457:457) (489:489:489))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rden\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1439:1439:1439) (1520:1520:1520))
        (PORT datab (1379:1379:1379) (1411:1411:1411))
        (PORT datac (1374:1374:1374) (1415:1415:1415))
        (PORT datad (1655:1655:1655) (1677:1677:1677))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (472:472:472) (452:452:452))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rden\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1519:1519:1519))
        (PORT datab (276:276:276) (300:300:300))
        (PORT datac (1344:1344:1344) (1405:1405:1405))
        (PORT datad (1747:1747:1747) (1731:1731:1731))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rden\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (585:585:585))
        (PORT datab (567:567:567) (566:566:566))
        (PORT datac (529:529:529) (534:534:534))
        (PORT datad (565:565:565) (556:556:556))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (451:451:451))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (450:450:450))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (458:458:458))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (449:449:449))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rdaddr\[13\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1671:1671:1671) (1556:1556:1556))
        (PORT datad (1069:1069:1069) (946:946:946))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1660:1660:1660))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2452:2452:2452) (2325:2325:2325))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1660:1660:1660))
        (PORT asdata (761:761:761) (830:830:830))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (222:222:222) (208:208:208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE vgapll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2338:2338:2338) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[13\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (640:640:640))
        (PORT datab (393:393:393) (460:460:460))
        (PORT datac (309:309:309) (359:359:359))
        (PORT datad (325:325:325) (369:369:369))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode563w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (630:630:630))
        (PORT datac (297:297:297) (328:328:328))
        (PORT datad (274:274:274) (296:296:296))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|rden_b_store\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1176:1176:1176) (1084:1084:1084))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|rden_b_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1659:1659:1659))
        (PORT d (99:99:99) (115:115:115))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode563w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1216:1216:1216))
        (PORT datab (1669:1669:1669) (1549:1549:1549))
        (PORT datac (537:537:537) (558:558:558))
        (PORT datad (1070:1070:1070) (947:947:947))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE digital\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (907:907:907) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4103:4103:4103) (4237:4237:4237))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (4235:4235:4235) (4481:4481:4481))
        (PORT datad (4185:4185:4185) (4422:4422:4422))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1656:1656:1656))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1349:1349:1349) (1288:1288:1288))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|en\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (462:462:462) (482:482:482))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1656:1656:1656))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1066:1066:1066) (1041:1041:1041))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4278:4278:4278) (4526:4526:4526))
        (PORT datac (294:294:294) (372:372:372))
        (PORT datad (4183:4183:4183) (4420:4420:4420))
        (IOPATH dataa combout (421:421:421) (418:418:418))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1656:1656:1656))
        (PORT asdata (760:760:760) (830:830:830))
        (PORT ena (1254:1254:1254) (1178:1178:1178))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (406:406:406))
        (PORT datab (636:636:636) (641:641:641))
        (PORT datac (355:355:355) (421:421:421))
        (PORT datad (319:319:319) (366:366:366))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (610:610:610))
        (PORT datab (395:395:395) (456:456:456))
        (PORT datac (309:309:309) (363:363:363))
        (PORT datad (326:326:326) (370:370:370))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (643:643:643))
        (PORT datab (563:563:563) (551:551:551))
        (PORT datac (347:347:347) (419:419:419))
        (PORT datad (325:325:325) (369:369:369))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (626:626:626))
        (PORT datab (367:367:367) (413:413:413))
        (PORT datac (305:305:305) (359:359:359))
        (PORT datad (518:518:518) (502:502:502))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (400:400:400))
        (PORT datab (639:639:639) (647:647:647))
        (PORT datac (356:356:356) (424:424:424))
        (PORT datad (825:825:825) (741:741:741))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (811:811:811))
        (PORT datab (605:605:605) (631:631:631))
        (PORT datac (357:357:357) (424:424:424))
        (PORT datad (517:517:517) (502:502:502))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (811:811:811))
        (PORT datab (639:639:639) (644:644:644))
        (PORT datac (356:356:356) (423:423:423))
        (PORT datad (518:518:518) (509:509:509))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (581:581:581))
        (PORT datab (920:920:920) (834:834:834))
        (PORT datac (576:576:576) (558:558:558))
        (PORT datad (1488:1488:1488) (1367:1367:1367))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[8\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (554:554:554))
        (PORT datab (559:559:559) (549:549:549))
        (PORT datac (798:798:798) (780:780:780))
        (PORT datad (320:320:320) (365:365:365))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (586:586:586))
        (PORT datab (920:920:920) (837:837:837))
        (PORT datac (575:575:575) (555:555:555))
        (PORT datad (529:529:529) (549:549:549))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[10\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (435:435:435))
        (PORT datab (920:920:920) (836:836:836))
        (PORT datac (549:549:549) (536:536:536))
        (PORT datad (803:803:803) (717:717:717))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[11\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (581:581:581))
        (PORT datab (920:920:920) (834:834:834))
        (PORT datac (576:576:576) (558:558:558))
        (PORT datad (528:528:528) (547:547:547))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|cam_cont\|wraddr\[12\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (645:645:645))
        (PORT datab (560:560:560) (554:554:554))
        (PORT datac (353:353:353) (418:418:418))
        (PORT datad (323:323:323) (369:369:369))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|vcnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1653:1653:1653))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1134:1134:1134) (1154:1154:1154))
        (PORT ena (1280:1280:1280) (1223:1223:1223))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (580:580:580) (614:614:614))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (2620:2620:2620) (2421:2421:2421))
        (PORT datad (854:854:854) (787:787:787))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (953:953:953) (914:914:914))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1058:1058:1058) (1031:1031:1031))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (956:956:956))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1053:1053:1053) (1029:1029:1029))
        (PORT datad (237:237:237) (257:257:257))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (962:962:962) (926:926:926))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (944:944:944) (854:854:854))
        (PORT datac (2621:2621:2621) (2423:2423:2423))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (316:316:316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (932:932:932))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH dataa cout (552:552:552) (416:416:416))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (498:498:498))
        (PORT datad (783:783:783) (713:713:713))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|vcnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1653:1653:1653))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1134:1134:1134) (1154:1154:1154))
        (PORT ena (1280:1280:1280) (1223:1223:1223))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (955:955:955) (931:931:931))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datab cout (565:565:565) (421:421:421))
        (IOPATH datad combout (177:177:177) (155:155:155))
        (IOPATH cin combout (607:607:607) (577:577:577))
        (IOPATH cin cout (73:73:73) (73:73:73))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (1054:1054:1054) (1033:1033:1033))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (933:933:933) (901:901:901))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add3\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (238:238:238) (265:265:265))
        (PORT datad (995:995:995) (977:977:977))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgaCont\|hcnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1652:1652:1652))
        (PORT d (99:99:99) (115:115:115))
        (PORT sclr (1191:1191:1191) (1238:1238:1238))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD sclr (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rdaddr\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (661:661:661) (697:697:697))
        (PORT datad (471:471:471) (461:461:461))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rdaddr\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1056:1056:1056) (1030:1030:1030))
        (PORT datad (532:532:532) (541:541:541))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rdaddr\[9\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (535:535:535) (549:549:549))
        (PORT datad (993:993:993) (977:977:977))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rdaddr\[10\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (474:474:474) (442:442:442))
        (PORT datad (990:990:990) (974:974:974))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rdaddr\[11\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1041:1041:1041) (1018:1018:1018))
        (PORT datad (469:469:469) (435:435:435))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rdaddr\[12\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (435:435:435) (416:416:416))
        (PORT datad (979:979:979) (964:964:964))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1021:1021:1021) (1012:1012:1012))
        (PORT clk (2028:2028:2028) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1602:1602:1602))
        (PORT d[1] (1921:1921:1921) (1736:1736:1736))
        (PORT d[2] (1782:1782:1782) (1640:1640:1640))
        (PORT d[3] (1762:1762:1762) (1628:1628:1628))
        (PORT d[4] (2028:2028:2028) (1832:1832:1832))
        (PORT d[5] (1834:1834:1834) (1719:1719:1719))
        (PORT d[6] (1664:1664:1664) (1549:1549:1549))
        (PORT d[7] (2057:2057:2057) (1884:1884:1884))
        (PORT d[8] (2098:2098:2098) (1953:1953:1953))
        (PORT d[9] (2064:2064:2064) (1875:1875:1875))
        (PORT d[10] (2058:2058:2058) (1867:1867:1867))
        (PORT d[11] (2039:2039:2039) (1866:1866:1866))
        (PORT d[12] (1717:1717:1717) (1621:1621:1621))
        (PORT clk (2024:2024:2024) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (1828:1828:1828))
        (PORT clk (2024:2024:2024) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2087:2087:2087))
        (PORT d[0] (2734:2734:2734) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3097:3097:3097) (2842:2842:2842))
        (PORT d[1] (2664:2664:2664) (2376:2376:2376))
        (PORT d[2] (2647:2647:2647) (2380:2380:2380))
        (PORT d[3] (2547:2547:2547) (2303:2303:2303))
        (PORT d[4] (2751:2751:2751) (2495:2495:2495))
        (PORT d[5] (3308:3308:3308) (3048:3048:3048))
        (PORT d[6] (3913:3913:3913) (3619:3619:3619))
        (PORT d[7] (2118:2118:2118) (2002:2002:2002))
        (PORT d[8] (3132:3132:3132) (2854:2854:2854))
        (PORT d[9] (2297:2297:2297) (2125:2125:2125))
        (PORT d[10] (4373:4373:4373) (4021:4021:4021))
        (PORT d[11] (2298:2298:2298) (2158:2158:2158))
        (PORT d[12] (2007:2007:2007) (1914:1914:1914))
        (PORT clk (1974:1974:1974) (1992:1992:1992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2804:2804:2804) (2548:2548:2548))
        (PORT clk (1974:1974:1974) (1992:1992:1992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1992:1992:1992))
        (PORT d[0] (2343:2343:2343) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (1988:1988:1988))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode584w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (631:631:631))
        (PORT datac (298:298:298) (329:329:329))
        (PORT datad (273:273:273) (296:296:296))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (460:460:460))
        (IOPATH dataa combout (481:481:481) (491:491:491))
        (IOPATH cin combout (607:607:607) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode576w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (999:999:999))
        (PORT datab (1670:1670:1670) (1555:1555:1555))
        (PORT datad (1251:1251:1251) (1164:1164:1164))
        (IOPATH dataa combout (421:421:421) (428:428:428))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1014:1014:1014) (995:995:995))
        (PORT clk (2031:2031:2031) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1351:1351:1351) (1272:1272:1272))
        (PORT d[1] (1558:1558:1558) (1407:1407:1407))
        (PORT d[2] (1335:1335:1335) (1247:1247:1247))
        (PORT d[3] (1393:1393:1393) (1309:1309:1309))
        (PORT d[4] (1321:1321:1321) (1229:1229:1229))
        (PORT d[5] (1697:1697:1697) (1551:1551:1551))
        (PORT d[6] (1318:1318:1318) (1214:1214:1214))
        (PORT d[7] (1617:1617:1617) (1486:1486:1486))
        (PORT d[8] (1415:1415:1415) (1311:1311:1311))
        (PORT d[9] (1647:1647:1647) (1498:1498:1498))
        (PORT d[10] (1756:1756:1756) (1602:1602:1602))
        (PORT d[11] (1698:1698:1698) (1540:1540:1540))
        (PORT d[12] (1349:1349:1349) (1277:1277:1277))
        (PORT clk (2027:2027:2027) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1629:1629:1629) (1464:1464:1464))
        (PORT clk (2027:2027:2027) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2090:2090:2090))
        (PORT d[0] (2336:2336:2336) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2505:2505:2505))
        (PORT d[1] (2316:2316:2316) (2089:2089:2089))
        (PORT d[2] (2731:2731:2731) (2487:2487:2487))
        (PORT d[3] (3192:3192:3192) (2993:2993:2993))
        (PORT d[4] (2766:2766:2766) (2539:2539:2539))
        (PORT d[5] (2715:2715:2715) (2522:2522:2522))
        (PORT d[6] (3428:3428:3428) (3176:3176:3176))
        (PORT d[7] (2193:2193:2193) (2034:2034:2034))
        (PORT d[8] (3261:3261:3261) (2975:2975:2975))
        (PORT d[9] (2382:2382:2382) (2220:2220:2220))
        (PORT d[10] (4002:4002:4002) (3655:3655:3655))
        (PORT d[11] (1921:1921:1921) (1761:1761:1761))
        (PORT d[12] (1572:1572:1572) (1465:1465:1465))
        (PORT clk (1977:1977:1977) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2141:2141:2141))
        (PORT clk (1977:1977:1977) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (1995:1995:1995))
        (PORT d[0] (1968:1968:1968) (1874:1874:1874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (1991:1991:1991))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (459:459:459))
        (PORT datab (384:384:384) (477:477:477))
        (PORT datac (1630:1630:1630) (1526:1526:1526))
        (PORT datad (1219:1219:1219) (1128:1128:1128))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode576w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (996:996:996))
        (PORT datab (1672:1672:1672) (1558:1558:1558))
        (PORT datad (1251:1251:1251) (1161:1161:1161))
        (IOPATH dataa combout (392:392:392) (398:398:398))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (1706:1706:1706))
        (PORT clk (2041:2041:2041) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1665:1665:1665))
        (PORT d[1] (1747:1747:1747) (1610:1610:1610))
        (PORT d[2] (1756:1756:1756) (1630:1630:1630))
        (PORT d[3] (1730:1730:1730) (1606:1606:1606))
        (PORT d[4] (1764:1764:1764) (1632:1632:1632))
        (PORT d[5] (1754:1754:1754) (1659:1659:1659))
        (PORT d[6] (2038:2038:2038) (1877:1877:1877))
        (PORT d[7] (2049:2049:2049) (1891:1891:1891))
        (PORT d[8] (1684:1684:1684) (1560:1560:1560))
        (PORT d[9] (2381:2381:2381) (2154:2154:2154))
        (PORT d[10] (2068:2068:2068) (1910:1910:1910))
        (PORT d[11] (2070:2070:2070) (1878:1878:1878))
        (PORT d[12] (2085:2085:2085) (1947:1947:1947))
        (PORT clk (2037:2037:2037) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2100:2100:2100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2027:2027:2027))
        (PORT d[1] (1899:1899:1899) (1717:1717:1717))
        (PORT d[2] (1936:1936:1936) (1783:1783:1783))
        (PORT d[3] (3213:3213:3213) (2996:2996:2996))
        (PORT d[4] (2367:2367:2367) (2158:2158:2158))
        (PORT d[5] (3521:3521:3521) (3285:3285:3285))
        (PORT d[6] (2692:2692:2692) (2433:2433:2433))
        (PORT d[7] (2028:2028:2028) (1909:1909:1909))
        (PORT d[8] (3525:3525:3525) (3292:3292:3292))
        (PORT d[9] (2754:2754:2754) (2512:2512:2512))
        (PORT d[10] (3138:3138:3138) (2857:2857:2857))
        (PORT d[11] (2350:2350:2350) (2112:2112:2112))
        (PORT d[12] (1952:1952:1952) (1804:1804:1804))
        (PORT clk (1987:1987:1987) (2004:2004:2004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2475:2475:2475))
        (PORT clk (1987:1987:1987) (2004:2004:2004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (2004:2004:2004))
        (PORT d[0] (2287:2287:2287) (2131:2131:2131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (2000:2000:2000))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1195:1195:1195))
        (PORT datab (276:276:276) (301:301:301))
        (PORT datac (344:344:344) (440:440:440))
        (PORT datad (1600:1600:1600) (1453:1453:1453))
        (IOPATH dataa combout (453:453:453) (413:413:413))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE videoGen\|r\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1671:1671:1671) (1552:1552:1552))
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE vgaCont\|rdaddr\[14\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1670:1670:1670) (1551:1551:1551))
        (PORT datad (1255:1255:1255) (1165:1165:1165))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1660:1660:1660))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (2452:2452:2452) (2325:2325:2325))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|out_address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1660:1660:1660))
        (PORT asdata (763:763:763) (831:831:831))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE digital\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (907:907:907) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4053:4053:4053) (4192:4192:4192))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1656:1656:1656))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1349:1349:1349) (1288:1288:1288))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (296:296:296) (366:366:366))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1656:1656:1656))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1254:1254:1254) (1178:1178:1178))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2759:2759:2759) (2744:2744:2744))
        (PORT clk (2058:2058:2058) (2115:2115:2115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2198:2198:2198))
        (PORT d[1] (2365:2365:2365) (2183:2183:2183))
        (PORT d[2] (2494:2494:2494) (2296:2296:2296))
        (PORT d[3] (2031:2031:2031) (1926:1926:1926))
        (PORT d[4] (2284:2284:2284) (2207:2207:2207))
        (PORT d[5] (2053:2053:2053) (1938:1938:1938))
        (PORT d[6] (2061:2061:2061) (1978:1978:1978))
        (PORT d[7] (2126:2126:2126) (1946:1946:1946))
        (PORT d[8] (2082:2082:2082) (1951:1951:1951))
        (PORT d[9] (2115:2115:2115) (2008:2008:2008))
        (PORT d[10] (1988:1988:1988) (1852:1852:1852))
        (PORT d[11] (1998:1998:1998) (1835:1835:1835))
        (PORT d[12] (2038:2038:2038) (1888:1888:1888))
        (PORT clk (2054:2054:2054) (2110:2110:2110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2116:2116:2116))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2116:2116:2116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2116:2116:2116))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2116:2116:2116))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (1725:1725:1725))
        (PORT d[1] (2831:2831:2831) (2620:2620:2620))
        (PORT d[2] (2178:2178:2178) (2065:2065:2065))
        (PORT d[3] (3992:3992:3992) (3769:3769:3769))
        (PORT d[4] (1774:1774:1774) (1664:1664:1664))
        (PORT d[5] (3425:3425:3425) (3172:3172:3172))
        (PORT d[6] (1721:1721:1721) (1613:1613:1613))
        (PORT d[7] (1280:1280:1280) (1198:1198:1198))
        (PORT d[8] (1321:1321:1321) (1244:1244:1244))
        (PORT d[9] (2166:2166:2166) (2018:2018:2018))
        (PORT d[10] (2043:2043:2043) (1898:1898:1898))
        (PORT d[11] (3343:3343:3343) (3114:3114:3114))
        (PORT d[12] (2030:2030:2030) (1897:1897:1897))
        (PORT clk (2004:2004:2004) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (1902:1902:1902))
        (PORT clk (2004:2004:2004) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2020:2020:2020))
        (PORT d[0] (2958:2958:2958) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (2016:2016:2016))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (1022:1022:1022))
        (PORT clk (2041:2041:2041) (2098:2098:2098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1168:1168:1168))
        (PORT d[1] (1316:1316:1316) (1207:1207:1207))
        (PORT d[2] (1194:1194:1194) (1072:1072:1072))
        (PORT d[3] (1337:1337:1337) (1235:1235:1235))
        (PORT d[4] (1798:1798:1798) (1713:1713:1713))
        (PORT d[5] (935:935:935) (886:886:886))
        (PORT d[6] (2032:2032:2032) (1889:1889:1889))
        (PORT d[7] (1246:1246:1246) (1134:1134:1134))
        (PORT d[8] (954:954:954) (900:900:900))
        (PORT d[9] (1282:1282:1282) (1174:1174:1174))
        (PORT d[10] (1238:1238:1238) (1139:1139:1139))
        (PORT d[11] (1233:1233:1233) (1121:1121:1121))
        (PORT d[12] (963:963:963) (910:910:910))
        (PORT clk (2037:2037:2037) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1879:1879:1879) (1651:1651:1651))
        (PORT clk (2037:2037:2037) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2098:2098:2098))
        (PORT d[0] (2586:2586:2586) (2365:2365:2365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1352:1352:1352))
        (PORT d[1] (2324:2324:2324) (2119:2119:2119))
        (PORT d[2] (3120:3120:3120) (2841:2841:2841))
        (PORT d[3] (2593:2593:2593) (2351:2351:2351))
        (PORT d[4] (3228:3228:3228) (2977:2977:2977))
        (PORT d[5] (3353:3353:3353) (3079:3079:3079))
        (PORT d[6] (3452:3452:3452) (3185:3185:3185))
        (PORT d[7] (1753:1753:1753) (1664:1664:1664))
        (PORT d[8] (3300:3300:3300) (3047:3047:3047))
        (PORT d[9] (2417:2417:2417) (2255:2255:2255))
        (PORT d[10] (3958:3958:3958) (3630:3630:3630))
        (PORT d[11] (3197:3197:3197) (2884:2884:2884))
        (PORT d[12] (2715:2715:2715) (2551:2551:2551))
        (PORT clk (1987:1987:1987) (2003:2003:2003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2148:2148:2148))
        (PORT clk (1987:1987:1987) (2003:2003:2003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (2003:2003:2003))
        (PORT d[0] (1957:1957:1957) (1861:1861:1861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1999:1999:1999))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[6\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (311:311:311))
        (PORT datab (596:596:596) (617:617:617))
        (PORT datac (1817:1817:1817) (1582:1582:1582))
        (PORT datad (1246:1246:1246) (1135:1135:1135))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE videoGen\|r\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1667:1667:1667) (1553:1553:1553))
        (PORT datad (236:236:236) (255:255:255))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE digital\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (907:907:907) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1656:1656:1656))
        (PORT asdata (4506:4506:4506) (4645:4645:4645))
        (PORT ena (1349:1349:1349) (1288:1288:1288))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (297:297:297) (367:367:367))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1656:1656:1656))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1254:1254:1254) (1178:1178:1178))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (1921:1921:1921))
        (PORT clk (2057:2057:2057) (2112:2112:2112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (1924:1924:1924))
        (PORT d[1] (1994:1994:1994) (1808:1808:1808))
        (PORT d[2] (1998:1998:1998) (1832:1832:1832))
        (PORT d[3] (1832:1832:1832) (1763:1763:1763))
        (PORT d[4] (1713:1713:1713) (1595:1595:1595))
        (PORT d[5] (1622:1622:1622) (1518:1518:1518))
        (PORT d[6] (1622:1622:1622) (1488:1488:1488))
        (PORT d[7] (1691:1691:1691) (1549:1549:1549))
        (PORT d[8] (1717:1717:1717) (1578:1578:1578))
        (PORT d[9] (1701:1701:1701) (1608:1608:1608))
        (PORT d[10] (1708:1708:1708) (1612:1612:1612))
        (PORT d[11] (1567:1567:1567) (1445:1445:1445))
        (PORT d[12] (1576:1576:1576) (1450:1450:1450))
        (PORT clk (2053:2053:2053) (2107:2107:2107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (1793:1793:1793))
        (PORT clk (2053:2053:2053) (2107:2107:2107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2112:2112:2112))
        (PORT d[0] (2709:2709:2709) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2113:2113:2113))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2113:2113:2113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2113:2113:2113))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2113:2113:2113))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2493:2493:2493))
        (PORT d[1] (2387:2387:2387) (2191:2191:2191))
        (PORT d[2] (1819:1819:1819) (1750:1750:1750))
        (PORT d[3] (1794:1794:1794) (1724:1724:1724))
        (PORT d[4] (2596:2596:2596) (2411:2411:2411))
        (PORT d[5] (3047:3047:3047) (2825:2825:2825))
        (PORT d[6] (1305:1305:1305) (1227:1227:1227))
        (PORT d[7] (2423:2423:2423) (2240:2240:2240))
        (PORT d[8] (2520:2520:2520) (2350:2350:2350))
        (PORT d[9] (2966:2966:2966) (2840:2840:2840))
        (PORT d[10] (2497:2497:2497) (2321:2321:2321))
        (PORT d[11] (1330:1330:1330) (1217:1217:1217))
        (PORT d[12] (3769:3769:3769) (3610:3610:3610))
        (PORT clk (2003:2003:2003) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2301:2301:2301))
        (PORT clk (2003:2003:2003) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2017:2017:2017))
        (PORT d[0] (3332:3332:3332) (3105:3105:3105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (2013:2013:2013))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (850:850:850))
        (PORT datab (1197:1197:1197) (1062:1062:1062))
        (PORT datac (1558:1558:1558) (1516:1516:1516))
        (PORT datad (1606:1606:1606) (1490:1490:1490))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1800:1800:1800) (1751:1751:1751))
        (PORT clk (2043:2043:2043) (2100:2100:2100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2018:2018:2018))
        (PORT d[1] (1873:1873:1873) (1725:1725:1725))
        (PORT d[2] (2095:2095:2095) (1938:1938:1938))
        (PORT d[3] (2077:2077:2077) (1926:1926:1926))
        (PORT d[4] (2127:2127:2127) (1976:1976:1976))
        (PORT d[5] (2130:2130:2130) (2049:2049:2049))
        (PORT d[6] (2214:2214:2214) (2034:2034:2034))
        (PORT d[7] (1963:1963:1963) (1816:1816:1816))
        (PORT d[8] (2033:2033:2033) (1887:1887:1887))
        (PORT d[9] (2423:2423:2423) (2207:2207:2207))
        (PORT d[10] (2378:2378:2378) (2174:2174:2174))
        (PORT d[11] (1982:1982:1982) (1835:1835:1835))
        (PORT d[12] (2092:2092:2092) (1935:1935:1935))
        (PORT clk (2039:2039:2039) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2100:2100:2100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2101:2101:2101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2319:2319:2319))
        (PORT d[1] (1860:1860:1860) (1667:1667:1667))
        (PORT d[2] (1935:1935:1935) (1762:1762:1762))
        (PORT d[3] (3153:3153:3153) (2939:2939:2939))
        (PORT d[4] (2315:2315:2315) (2090:2090:2090))
        (PORT d[5] (3894:3894:3894) (3620:3620:3620))
        (PORT d[6] (1973:1973:1973) (1816:1816:1816))
        (PORT d[7] (2522:2522:2522) (2330:2330:2330))
        (PORT d[8] (3132:3132:3132) (2922:2922:2922))
        (PORT d[9] (2259:2259:2259) (2042:2042:2042))
        (PORT d[10] (1937:1937:1937) (1784:1784:1784))
        (PORT d[11] (2786:2786:2786) (2493:2493:2493))
        (PORT d[12] (2030:2030:2030) (1872:1872:1872))
        (PORT clk (1989:1989:1989) (2005:2005:2005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (2482:2482:2482))
        (PORT clk (1989:1989:1989) (2005:2005:2005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (2005:2005:2005))
        (PORT d[0] (2302:2302:2302) (2161:2161:2161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (2001:2001:2001))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1519:1519:1519))
        (PORT datab (574:574:574) (605:605:605))
        (PORT datac (1448:1448:1448) (1251:1251:1251))
        (PORT datad (1626:1626:1626) (1500:1500:1500))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (473:473:473) (487:487:487))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE videoGen\|r\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1669:1669:1669) (1549:1549:1549))
        (PORT datad (238:238:238) (257:257:257))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE digital\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (877:877:877) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1077:1077:1077) (1185:1185:1185))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1656:1656:1656))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1349:1349:1349) (1288:1288:1288))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1656:1656:1656))
        (PORT asdata (760:760:760) (830:830:830))
        (PORT ena (1254:1254:1254) (1178:1178:1178))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (1916:1916:1916))
        (PORT clk (2048:2048:2048) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2231:2231:2231))
        (PORT d[1] (2490:2490:2490) (2276:2276:2276))
        (PORT d[2] (2377:2377:2377) (2174:2174:2174))
        (PORT d[3] (2279:2279:2279) (2197:2197:2197))
        (PORT d[4] (2183:2183:2183) (2025:2025:2025))
        (PORT d[5] (2026:2026:2026) (1890:1890:1890))
        (PORT d[6] (2012:2012:2012) (1873:1873:1873))
        (PORT d[7] (2062:2062:2062) (1946:1946:1946))
        (PORT d[8] (2150:2150:2150) (1981:1981:1981))
        (PORT d[9] (2076:2076:2076) (1934:1934:1934))
        (PORT d[10] (2000:2000:2000) (1858:1858:1858))
        (PORT d[11] (2013:2013:2013) (1855:1855:1855))
        (PORT d[12] (2066:2066:2066) (1940:1940:1940))
        (PORT clk (2044:2044:2044) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2104:2104:2104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2105:2105:2105))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2105:2105:2105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2105:2105:2105))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2105:2105:2105))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2436:2436:2436))
        (PORT d[1] (2467:2467:2467) (2235:2235:2235))
        (PORT d[2] (2273:2273:2273) (2122:2122:2122))
        (PORT d[3] (2202:2202:2202) (2046:2046:2046))
        (PORT d[4] (1730:1730:1730) (1633:1633:1633))
        (PORT d[5] (2246:2246:2246) (2070:2070:2070))
        (PORT d[6] (2506:2506:2506) (2347:2347:2347))
        (PORT d[7] (2114:2114:2114) (1956:1956:1956))
        (PORT d[8] (2409:2409:2409) (2229:2229:2229))
        (PORT d[9] (2081:2081:2081) (2015:2015:2015))
        (PORT d[10] (2142:2142:2142) (1968:1968:1968))
        (PORT d[11] (2052:2052:2052) (1907:1907:1907))
        (PORT d[12] (3314:3314:3314) (3145:3145:3145))
        (PORT clk (1994:1994:1994) (2009:2009:2009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3103:3103:3103))
        (PORT clk (1994:1994:1994) (2009:2009:2009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (2009:2009:2009))
        (PORT d[0] (3039:3039:3039) (2882:2882:2882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (2005:2005:2005))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1302:1302:1302))
        (PORT clk (2041:2041:2041) (2098:2098:2098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1245:1245:1245))
        (PORT d[1] (1307:1307:1307) (1194:1194:1194))
        (PORT d[2] (1703:1703:1703) (1608:1608:1608))
        (PORT d[3] (1377:1377:1377) (1263:1263:1263))
        (PORT d[4] (1430:1430:1430) (1354:1354:1354))
        (PORT d[5] (1310:1310:1310) (1232:1232:1232))
        (PORT d[6] (1367:1367:1367) (1272:1272:1272))
        (PORT d[7] (1626:1626:1626) (1459:1459:1459))
        (PORT d[8] (1588:1588:1588) (1461:1461:1461))
        (PORT d[9] (1624:1624:1624) (1470:1470:1470))
        (PORT d[10] (1571:1571:1571) (1433:1433:1433))
        (PORT d[11] (1651:1651:1651) (1488:1488:1488))
        (PORT d[12] (1338:1338:1338) (1233:1233:1233))
        (PORT clk (2037:2037:2037) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (1747:1747:1747))
        (PORT clk (2037:2037:2037) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2098:2098:2098))
        (PORT d[0] (2249:2249:2249) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2055:2055:2055))
        (PORT d[1] (2325:2325:2325) (2095:2095:2095))
        (PORT d[2] (3111:3111:3111) (2861:2861:2861))
        (PORT d[3] (3130:3130:3130) (2882:2882:2882))
        (PORT d[4] (3185:3185:3185) (2937:2937:2937))
        (PORT d[5] (3109:3109:3109) (2880:2880:2880))
        (PORT d[6] (3037:3037:3037) (2799:2799:2799))
        (PORT d[7] (2434:2434:2434) (2291:2291:2291))
        (PORT d[8] (3309:3309:3309) (3039:3039:3039))
        (PORT d[9] (3134:3134:3134) (2855:2855:2855))
        (PORT d[10] (3908:3908:3908) (3575:3575:3575))
        (PORT d[11] (3196:3196:3196) (2883:2883:2883))
        (PORT d[12] (2716:2716:2716) (2552:2552:2552))
        (PORT clk (1987:1987:1987) (2003:2003:2003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2109:2109:2109))
        (PORT clk (1987:1987:1987) (2003:2003:2003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (2003:2003:2003))
        (PORT d[0] (1973:1973:1973) (1868:1868:1868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1999:1999:1999))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (310:310:310))
        (PORT datab (1598:1598:1598) (1550:1550:1550))
        (PORT datac (1598:1598:1598) (1441:1441:1441))
        (PORT datad (1913:1913:1913) (1685:1685:1685))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE videoGen\|r\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (237:237:237) (263:263:263))
        (PORT datad (888:888:888) (833:833:833))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE digital\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (877:877:877) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3680:3680:3680) (3833:3833:3833))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1656:1656:1656))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1349:1349:1349) (1288:1288:1288))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (296:296:296) (366:366:366))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1656:1656:1656))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1254:1254:1254) (1178:1178:1178))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (2685:2685:2685))
        (PORT clk (2061:2061:2061) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2355:2355:2355))
        (PORT d[1] (2399:2399:2399) (2225:2225:2225))
        (PORT d[2] (2462:2462:2462) (2267:2267:2267))
        (PORT d[3] (2532:2532:2532) (2393:2393:2393))
        (PORT d[4] (2244:2244:2244) (2085:2085:2085))
        (PORT d[5] (2096:2096:2096) (1972:1972:1972))
        (PORT d[6] (1962:1962:1962) (1827:1827:1827))
        (PORT d[7] (2043:2043:2043) (1953:1953:1953))
        (PORT d[8] (2091:2091:2091) (1960:1960:1960))
        (PORT d[9] (2086:2086:2086) (1975:1975:1975))
        (PORT d[10] (2030:2030:2030) (1898:1898:1898))
        (PORT d[11] (2068:2068:2068) (1995:1995:1995))
        (PORT d[12] (2320:2320:2320) (2144:2144:2144))
        (PORT clk (2057:2057:2057) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2116:2116:2116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2117:2117:2117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2093:2093:2093))
        (PORT d[1] (2831:2831:2831) (2621:2621:2621))
        (PORT d[2] (1857:1857:1857) (1772:1772:1772))
        (PORT d[3] (3980:3980:3980) (3764:3764:3764))
        (PORT d[4] (2208:2208:2208) (2076:2076:2076))
        (PORT d[5] (1729:1729:1729) (1623:1623:1623))
        (PORT d[6] (1732:1732:1732) (1615:1615:1615))
        (PORT d[7] (1656:1656:1656) (1533:1533:1533))
        (PORT d[8] (1742:1742:1742) (1639:1639:1639))
        (PORT d[9] (1683:1683:1683) (1550:1550:1550))
        (PORT d[10] (1674:1674:1674) (1563:1563:1563))
        (PORT d[11] (1695:1695:1695) (1555:1555:1555))
        (PORT d[12] (1717:1717:1717) (1580:1580:1580))
        (PORT clk (2007:2007:2007) (2021:2021:2021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (1910:1910:1910))
        (PORT clk (2007:2007:2007) (2021:2021:2021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2021:2021:2021))
        (PORT d[0] (3328:3328:3328) (3106:3106:3106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (2017:2017:2017))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode576w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (835:835:835))
        (PORT datac (262:262:262) (289:289:289))
        (PORT datad (263:263:263) (282:282:282))
        (IOPATH dataa combout (404:404:404) (398:398:398))
        (IOPATH datac combout (324:324:324) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2290:2290:2290))
        (PORT clk (2053:2053:2053) (2110:2110:2110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2118:2118:2118) (1951:1951:1951))
        (PORT d[1] (1980:1980:1980) (1842:1842:1842))
        (PORT d[2] (2050:2050:2050) (1889:1889:1889))
        (PORT d[3] (2168:2168:2168) (2048:2048:2048))
        (PORT d[4] (1759:1759:1759) (1651:1651:1651))
        (PORT d[5] (1686:1686:1686) (1591:1591:1591))
        (PORT d[6] (2371:2371:2371) (2191:2191:2191))
        (PORT d[7] (2033:2033:2033) (1927:1927:1927))
        (PORT d[8] (1719:1719:1719) (1598:1598:1598))
        (PORT d[9] (1685:1685:1685) (1601:1601:1601))
        (PORT d[10] (1692:1692:1692) (1603:1603:1603))
        (PORT d[11] (1700:1700:1700) (1589:1589:1589))
        (PORT d[12] (2058:2058:2058) (1913:1913:1913))
        (PORT clk (2049:2049:2049) (2105:2105:2105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2081:2081:2081) (1922:1922:1922))
        (PORT clk (2049:2049:2049) (2105:2105:2105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2110:2110:2110))
        (PORT d[0] (2820:2820:2820) (2660:2660:2660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2111:2111:2111))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2111:2111:2111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2111:2111:2111))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2111:2111:2111))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2124:2124:2124))
        (PORT d[1] (2807:2807:2807) (2587:2587:2587))
        (PORT d[2] (1751:1751:1751) (1650:1650:1650))
        (PORT d[3] (2279:2279:2279) (2160:2160:2160))
        (PORT d[4] (1792:1792:1792) (1684:1684:1684))
        (PORT d[5] (1673:1673:1673) (1561:1561:1561))
        (PORT d[6] (1281:1281:1281) (1193:1193:1193))
        (PORT d[7] (1257:1257:1257) (1163:1163:1163))
        (PORT d[8] (1347:1347:1347) (1271:1271:1271))
        (PORT d[9] (2179:2179:2179) (2025:2025:2025))
        (PORT d[10] (1273:1273:1273) (1193:1193:1193))
        (PORT d[11] (3298:3298:3298) (3095:3095:3095))
        (PORT d[12] (1303:1303:1303) (1208:1208:1208))
        (PORT clk (1999:1999:1999) (2015:2015:2015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (1897:1897:1897))
        (PORT clk (1999:1999:1999) (2015:2015:2015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (2015:2015:2015))
        (PORT d[0] (2419:2419:2419) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (2011:2011:2011))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (1843:1843:1843))
        (PORT clk (2038:2038:2038) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1264:1264:1264))
        (PORT d[1] (1278:1278:1278) (1166:1166:1166))
        (PORT d[2] (1708:1708:1708) (1592:1592:1592))
        (PORT d[3] (1353:1353:1353) (1271:1271:1271))
        (PORT d[4] (1435:1435:1435) (1348:1348:1348))
        (PORT d[5] (1364:1364:1364) (1288:1288:1288))
        (PORT d[6] (2028:2028:2028) (1888:1888:1888))
        (PORT d[7] (1608:1608:1608) (1475:1475:1475))
        (PORT d[8] (1358:1358:1358) (1254:1254:1254))
        (PORT d[9] (1686:1686:1686) (1556:1556:1556))
        (PORT d[10] (1665:1665:1665) (1531:1531:1531))
        (PORT d[11] (1615:1615:1615) (1501:1501:1501))
        (PORT d[12] (1620:1620:1620) (1483:1483:1483))
        (PORT clk (2034:2034:2034) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1899:1899:1899) (1701:1701:1701))
        (PORT clk (2034:2034:2034) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2097:2097:2097))
        (PORT d[0] (2259:2259:2259) (2103:2103:2103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2098:2098:2098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2085:2085:2085))
        (PORT d[1] (2339:2339:2339) (2131:2131:2131))
        (PORT d[2] (3155:3155:3155) (2900:2900:2900))
        (PORT d[3] (3202:3202:3202) (2987:2987:2987))
        (PORT d[4] (3204:3204:3204) (2941:2941:2941))
        (PORT d[5] (3150:3150:3150) (2917:2917:2917))
        (PORT d[6] (3078:3078:3078) (2824:2824:2824))
        (PORT d[7] (1712:1712:1712) (1606:1606:1606))
        (PORT d[8] (3278:3278:3278) (3010:3010:3010))
        (PORT d[9] (3173:3173:3173) (2893:2893:2893))
        (PORT d[10] (3571:3571:3571) (3263:3263:3263))
        (PORT d[11] (1221:1221:1221) (1104:1104:1104))
        (PORT d[12] (1495:1495:1495) (1354:1354:1354))
        (PORT clk (1984:1984:1984) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (1751:1751:1751))
        (PORT clk (1984:1984:1984) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (2002:2002:2002))
        (PORT d[0] (1527:1527:1527) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1976:1976:1976) (1998:1998:1998))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1688:1688:1688) (1548:1548:1548))
        (PORT datab (384:384:384) (476:476:476))
        (PORT datac (553:553:553) (577:577:577))
        (PORT datad (898:898:898) (816:816:816))
        (IOPATH dataa combout (471:471:471) (453:453:453))
        (IOPATH datab combout (494:494:494) (496:496:496))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1649:1649:1649) (1546:1546:1546))
        (PORT datab (1285:1285:1285) (1168:1168:1168))
        (PORT datac (876:876:876) (802:802:802))
        (PORT datad (1470:1470:1470) (1299:1299:1299))
        (IOPATH dataa combout (453:453:453) (446:446:446))
        (IOPATH datab combout (393:393:393) (408:408:408))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE videoGen\|r\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (312:312:312))
        (PORT datad (891:891:891) (838:838:838))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE digital\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (877:877:877) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3666:3666:3666) (3800:3800:3800))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1656:1656:1656))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1349:1349:1349) (1288:1288:1288))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1656:1656:1656))
        (PORT asdata (760:760:760) (830:830:830))
        (PORT ena (1254:1254:1254) (1178:1178:1178))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1604:1604:1604) (1541:1541:1541))
        (PORT clk (2051:2051:2051) (2107:2107:2107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (1854:1854:1854))
        (PORT d[1] (2040:2040:2040) (1857:1857:1857))
        (PORT d[2] (1997:1997:1997) (1849:1849:1849))
        (PORT d[3] (2263:2263:2263) (2164:2164:2164))
        (PORT d[4] (1790:1790:1790) (1687:1687:1687))
        (PORT d[5] (1635:1635:1635) (1500:1500:1500))
        (PORT d[6] (1681:1681:1681) (1564:1564:1564))
        (PORT d[7] (1669:1669:1669) (1585:1585:1585))
        (PORT d[8] (2100:2100:2100) (1932:1932:1932))
        (PORT d[9] (1612:1612:1612) (1496:1496:1496))
        (PORT d[10] (1642:1642:1642) (1531:1531:1531))
        (PORT d[11] (1761:1761:1761) (1678:1678:1678))
        (PORT d[12] (2044:2044:2044) (1911:1911:1911))
        (PORT clk (2047:2047:2047) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (1901:1901:1901))
        (PORT clk (2047:2047:2047) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2107:2107:2107))
        (PORT d[0] (2730:2730:2730) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2050:2050:2050))
        (PORT d[1] (2486:2486:2486) (2237:2237:2237))
        (PORT d[2] (2260:2260:2260) (2090:2090:2090))
        (PORT d[3] (1828:1828:1828) (1739:1739:1739))
        (PORT d[4] (2147:2147:2147) (2014:2014:2014))
        (PORT d[5] (2634:2634:2634) (2427:2427:2427))
        (PORT d[6] (2482:2482:2482) (2324:2324:2324))
        (PORT d[7] (2072:2072:2072) (1908:1908:1908))
        (PORT d[8] (2132:2132:2132) (1969:1969:1969))
        (PORT d[9] (2519:2519:2519) (2430:2430:2430))
        (PORT d[10] (2974:2974:2974) (2759:2759:2759))
        (PORT d[11] (2444:2444:2444) (2292:2292:2292))
        (PORT d[12] (3359:3359:3359) (3221:3221:3221))
        (PORT clk (1997:1997:1997) (2012:2012:2012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2982:2982:2982) (2747:2747:2747))
        (PORT clk (1997:1997:1997) (2012:2012:2012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2012:2012:2012))
        (PORT d[0] (3635:3635:3635) (3352:3352:3352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (2013:2013:2013))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (2013:2013:2013))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (2013:2013:2013))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (2008:2008:2008))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1017:1017:1017) (995:995:995))
        (PORT clk (2029:2029:2029) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (1639:1639:1639))
        (PORT d[1] (1940:1940:1940) (1745:1745:1745))
        (PORT d[2] (1752:1752:1752) (1619:1619:1619))
        (PORT d[3] (1781:1781:1781) (1644:1644:1644))
        (PORT d[4] (1726:1726:1726) (1597:1597:1597))
        (PORT d[5] (1710:1710:1710) (1599:1599:1599))
        (PORT d[6] (1679:1679:1679) (1566:1566:1566))
        (PORT d[7] (2092:2092:2092) (1910:1910:1910))
        (PORT d[8] (1797:1797:1797) (1661:1661:1661))
        (PORT d[9] (2037:2037:2037) (1884:1884:1884))
        (PORT d[10] (2057:2057:2057) (1866:1866:1866))
        (PORT d[11] (2072:2072:2072) (1899:1899:1899))
        (PORT d[12] (1806:1806:1806) (1675:1675:1675))
        (PORT clk (2025:2025:2025) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2022:2022:2022) (1814:1814:1814))
        (PORT clk (2025:2025:2025) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2089:2089:2089))
        (PORT d[0] (2729:2729:2729) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2090:2090:2090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (2850:2850:2850))
        (PORT d[1] (2302:2302:2302) (2054:2054:2054))
        (PORT d[2] (2394:2394:2394) (2168:2168:2168))
        (PORT d[3] (2396:2396:2396) (2185:2185:2185))
        (PORT d[4] (2362:2362:2362) (2151:2151:2151))
        (PORT d[5] (1916:1916:1916) (1762:1762:1762))
        (PORT d[6] (3951:3951:3951) (3655:3655:3655))
        (PORT d[7] (2157:2157:2157) (2038:2038:2038))
        (PORT d[8] (2399:2399:2399) (2213:2213:2213))
        (PORT d[9] (2332:2332:2332) (2145:2145:2145))
        (PORT d[10] (1988:1988:1988) (1826:1826:1826))
        (PORT d[11] (1978:1978:1978) (1850:1850:1850))
        (PORT d[12] (2707:2707:2707) (2532:2532:2532))
        (PORT clk (1975:1975:1975) (1994:1994:1994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2772:2772:2772) (2517:2517:2517))
        (PORT clk (1975:1975:1975) (1994:1994:1994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1994:1994:1994))
        (PORT d[0] (3187:3187:3187) (2934:2934:2934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1976:1976:1976) (1995:1995:1995))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1976:1976:1976) (1995:1995:1995))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1976:1976:1976) (1995:1995:1995))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1967:1967:1967) (1990:1990:1990))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1546:1546:1546))
        (PORT datab (1600:1600:1600) (1557:1557:1557))
        (PORT datac (1263:1263:1263) (1160:1160:1160))
        (PORT datad (2294:2294:2294) (2065:2065:2065))
        (IOPATH dataa combout (448:448:448) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (987:987:987) (967:967:967))
        (PORT clk (2031:2031:2031) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1274:1274:1274))
        (PORT d[1] (1542:1542:1542) (1416:1416:1416))
        (PORT d[2] (1341:1341:1341) (1245:1245:1245))
        (PORT d[3] (1376:1376:1376) (1301:1301:1301))
        (PORT d[4] (1827:1827:1827) (1755:1755:1755))
        (PORT d[5] (1716:1716:1716) (1577:1577:1577))
        (PORT d[6] (1298:1298:1298) (1232:1232:1232))
        (PORT d[7] (1665:1665:1665) (1541:1541:1541))
        (PORT d[8] (1665:1665:1665) (1528:1528:1528))
        (PORT d[9] (1699:1699:1699) (1575:1575:1575))
        (PORT d[10] (1690:1690:1690) (1568:1568:1568))
        (PORT d[11] (1672:1672:1672) (1543:1543:1543))
        (PORT d[12] (1754:1754:1754) (1642:1642:1642))
        (PORT clk (2027:2027:2027) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1450:1450:1450))
        (PORT clk (2027:2027:2027) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2090:2090:2090))
        (PORT d[0] (2325:2325:2325) (2164:2164:2164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2709:2709:2709) (2471:2471:2471))
        (PORT d[1] (1945:1945:1945) (1730:1730:1730))
        (PORT d[2] (2730:2730:2730) (2486:2486:2486))
        (PORT d[3] (3172:3172:3172) (2966:2966:2966))
        (PORT d[4] (2796:2796:2796) (2559:2559:2559))
        (PORT d[5] (2675:2675:2675) (2484:2484:2484))
        (PORT d[6] (3513:3513:3513) (3256:3256:3256))
        (PORT d[7] (2525:2525:2525) (2336:2336:2336))
        (PORT d[8] (3194:3194:3194) (2923:2923:2923))
        (PORT d[9] (2687:2687:2687) (2505:2505:2505))
        (PORT d[10] (3984:3984:3984) (3664:3664:3664))
        (PORT d[11] (1994:1994:1994) (1859:1859:1859))
        (PORT d[12] (1573:1573:1573) (1466:1466:1466))
        (PORT clk (1977:1977:1977) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2173:2173:2173))
        (PORT clk (1977:1977:1977) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (1995:1995:1995))
        (PORT d[0] (2347:2347:2347) (2202:2202:2202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (1991:1991:1991))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1578:1578:1578))
        (PORT datab (275:275:275) (301:301:301))
        (PORT datac (1557:1557:1557) (1516:1516:1516))
        (PORT datad (1883:1883:1883) (1696:1696:1696))
        (IOPATH dataa combout (432:432:432) (446:446:446))
        (IOPATH datab combout (472:472:472) (473:473:473))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE videoGen\|r\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (234:234:234) (261:261:261))
        (PORT datad (888:888:888) (833:833:833))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE digital\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (877:877:877) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1656:1656:1656))
        (PORT asdata (4051:4051:4051) (4200:4200:4200))
        (PORT ena (1349:1349:1349) (1288:1288:1288))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (297:297:297) (367:367:367))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1656:1656:1656))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1254:1254:1254) (1178:1178:1178))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (2649:2649:2649))
        (PORT clk (2062:2062:2062) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2228:2228:2228))
        (PORT d[1] (2367:2367:2367) (2200:2200:2200))
        (PORT d[2] (2417:2417:2417) (2225:2225:2225))
        (PORT d[3] (2106:2106:2106) (2035:2035:2035))
        (PORT d[4] (2218:2218:2218) (2146:2146:2146))
        (PORT d[5] (2105:2105:2105) (1981:1981:1981))
        (PORT d[6] (2452:2452:2452) (2240:2240:2240))
        (PORT d[7] (1972:1972:1972) (1884:1884:1884))
        (PORT d[8] (2090:2090:2090) (1922:1922:1922))
        (PORT d[9] (2087:2087:2087) (1976:1976:1976))
        (PORT d[10] (2016:2016:2016) (1873:1873:1873))
        (PORT d[11] (2077:2077:2077) (2026:2026:2026))
        (PORT d[12] (2357:2357:2357) (2181:2181:2181))
        (PORT clk (2058:2058:2058) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2269:2269:2269))
        (PORT clk (2058:2058:2058) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2116:2116:2116))
        (PORT d[0] (3197:3197:3197) (3008:3008:3008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2117:2117:2117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (1744:1744:1744))
        (PORT d[1] (3220:3220:3220) (2989:2989:2989))
        (PORT d[2] (1819:1819:1819) (1720:1720:1720))
        (PORT d[3] (4000:4000:4000) (3770:3770:3770))
        (PORT d[4] (2211:2211:2211) (2064:2064:2064))
        (PORT d[5] (1734:1734:1734) (1616:1616:1616))
        (PORT d[6] (2094:2094:2094) (1935:1935:1935))
        (PORT d[7] (1662:1662:1662) (1540:1540:1540))
        (PORT d[8] (1786:1786:1786) (1660:1660:1660))
        (PORT d[9] (1724:1724:1724) (1602:1602:1602))
        (PORT d[10] (1662:1662:1662) (1536:1536:1536))
        (PORT d[11] (2060:2060:2060) (1879:1879:1879))
        (PORT d[12] (1757:1757:1757) (1616:1616:1616))
        (PORT clk (2008:2008:2008) (2021:2021:2021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (1929:1929:1929))
        (PORT clk (2008:2008:2008) (2021:2021:2021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2021:2021:2021))
        (PORT d[0] (2789:2789:2789) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2017:2017:2017))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2295:2295:2295))
        (PORT clk (2056:2056:2056) (2110:2110:2110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2132:2132:2132))
        (PORT d[1] (2044:2044:2044) (1889:1889:1889))
        (PORT d[2] (2456:2456:2456) (2247:2247:2247))
        (PORT d[3] (2056:2056:2056) (1944:1944:1944))
        (PORT d[4] (2152:2152:2152) (2024:2024:2024))
        (PORT d[5] (2073:2073:2073) (1943:1943:1943))
        (PORT d[6] (2369:2369:2369) (2188:2188:2188))
        (PORT d[7] (2018:2018:2018) (1912:1912:1912))
        (PORT d[8] (2109:2109:2109) (1981:1981:1981))
        (PORT d[9] (2104:2104:2104) (1985:1985:1985))
        (PORT d[10] (2012:2012:2012) (1846:1846:1846))
        (PORT d[11] (1949:1949:1949) (1794:1794:1794))
        (PORT d[12] (2077:2077:2077) (1925:1925:1925))
        (PORT clk (2052:2052:2052) (2105:2105:2105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2110:2110:2110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2111:2111:2111))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2111:2111:2111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2111:2111:2111))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2111:2111:2111))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2123:2123:2123))
        (PORT d[1] (2818:2818:2818) (2610:2610:2610))
        (PORT d[2] (1384:1384:1384) (1318:1318:1318))
        (PORT d[3] (2238:2238:2238) (2118:2118:2118))
        (PORT d[4] (1735:1735:1735) (1633:1633:1633))
        (PORT d[5] (1279:1279:1279) (1201:1201:1201))
        (PORT d[6] (1709:1709:1709) (1587:1587:1587))
        (PORT d[7] (1279:1279:1279) (1197:1197:1197))
        (PORT d[8] (1360:1360:1360) (1281:1281:1281))
        (PORT d[9] (2139:2139:2139) (1986:1986:1986))
        (PORT d[10] (1701:1701:1701) (1582:1582:1582))
        (PORT d[11] (1327:1327:1327) (1228:1228:1228))
        (PORT d[12] (2030:2030:2030) (1898:1898:1898))
        (PORT clk (2002:2002:2002) (2015:2015:2015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1509:1509:1509))
        (PORT clk (2002:2002:2002) (2015:2015:2015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (2015:2015:2015))
        (PORT d[0] (2956:2956:2956) (2781:2781:2781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (2011:2011:2011))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (310:310:310))
        (PORT datab (1691:1691:1691) (1536:1536:1536))
        (PORT datac (1209:1209:1209) (1091:1091:1091))
        (PORT datad (1605:1605:1605) (1486:1486:1486))
        (IOPATH dataa combout (471:471:471) (472:472:472))
        (IOPATH datab combout (410:410:410) (408:408:408))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE videoGen\|r\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (237:237:237) (264:264:264))
        (PORT datad (888:888:888) (836:836:836))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE digital\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (887:887:887) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3620:3620:3620) (3765:3765:3765))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|d1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1656:1656:1656))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1349:1349:1349) (1288:1288:1288))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (296:296:296) (366:366:366))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE final_project_fpga\|read_y_cr_cb\|pixel\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1656:1656:1656))
        (PORT d (99:99:99) (115:115:115))
        (PORT ena (1254:1254:1254) (1178:1178:1178))
        (IOPATH (posedge clk) q (261:261:261) (261:261:261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (212:212:212))
      (HOLD ena (posedge clk) (212:212:212))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3662:3662:3662) (3463:3463:3463))
        (PORT clk (2051:2051:2051) (2107:2107:2107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (1946:1946:1946))
        (PORT d[1] (2049:2049:2049) (1868:1868:1868))
        (PORT d[2] (2042:2042:2042) (1870:1870:1870))
        (PORT d[3] (1879:1879:1879) (1830:1830:1830))
        (PORT d[4] (1787:1787:1787) (1684:1684:1684))
        (PORT d[5] (1671:1671:1671) (1556:1556:1556))
        (PORT d[6] (1622:1622:1622) (1483:1483:1483))
        (PORT d[7] (1702:1702:1702) (1633:1633:1633))
        (PORT d[8] (1681:1681:1681) (1585:1585:1585))
        (PORT d[9] (1705:1705:1705) (1598:1598:1598))
        (PORT d[10] (1678:1678:1678) (1566:1566:1566))
        (PORT d[11] (1678:1678:1678) (1605:1605:1605))
        (PORT d[12] (1665:1665:1665) (1569:1569:1569))
        (PORT clk (2047:2047:2047) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2013:2013:2013) (1840:1840:1840))
        (PORT clk (2047:2047:2047) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2107:2107:2107))
        (PORT d[0] (2720:2720:2720) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (2511:2511:2511))
        (PORT d[1] (2060:2060:2060) (1872:1872:1872))
        (PORT d[2] (1848:1848:1848) (1736:1736:1736))
        (PORT d[3] (2236:2236:2236) (2093:2093:2093))
        (PORT d[4] (2154:2154:2154) (2006:2006:2006))
        (PORT d[5] (2447:2447:2447) (2258:2258:2258))
        (PORT d[6] (1404:1404:1404) (1334:1334:1334))
        (PORT d[7] (2488:2488:2488) (2291:2291:2291))
        (PORT d[8] (2461:2461:2461) (2280:2280:2280))
        (PORT d[9] (2520:2520:2520) (2431:2431:2431))
        (PORT d[10] (2933:2933:2933) (2722:2722:2722))
        (PORT d[11] (2528:2528:2528) (2371:2371:2371))
        (PORT d[12] (3274:3274:3274) (3192:3192:3192))
        (PORT clk (1997:1997:1997) (2012:2012:2012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2549:2549:2549) (2334:2334:2334))
        (PORT clk (1997:1997:1997) (2012:2012:2012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2012:2012:2012))
        (PORT d[0] (2967:2967:2967) (2754:2754:2754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (2013:2013:2013))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (2013:2013:2013))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (2013:2013:2013))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (2008:2008:2008))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3673:3673:3673) (3479:3479:3479))
        (PORT clk (2053:2053:2053) (2112:2112:2112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2118:2118:2118) (1950:1950:1950))
        (PORT d[1] (2006:2006:2006) (1855:1855:1855))
        (PORT d[2] (2085:2085:2085) (1919:1919:1919))
        (PORT d[3] (1780:1780:1780) (1704:1704:1704))
        (PORT d[4] (1775:1775:1775) (1668:1668:1668))
        (PORT d[5] (1678:1678:1678) (1583:1583:1583))
        (PORT d[6] (1597:1597:1597) (1493:1493:1493))
        (PORT d[7] (1996:1996:1996) (1899:1899:1899))
        (PORT d[8] (1692:1692:1692) (1579:1579:1579))
        (PORT d[9] (1684:1684:1684) (1600:1600:1600))
        (PORT d[10] (1731:1731:1731) (1640:1640:1640))
        (PORT d[11] (1631:1631:1631) (1513:1513:1513))
        (PORT d[12] (2015:2015:2015) (1860:1860:1860))
        (PORT clk (2049:2049:2049) (2107:2107:2107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2094:2094:2094) (1926:1926:1926))
        (PORT clk (2049:2049:2049) (2107:2107:2107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2112:2112:2112))
        (PORT d[0] (2801:2801:2801) (2640:2640:2640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2113:2113:2113))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2113:2113:2113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2113:2113:2113))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2113:2113:2113))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2466:2466:2466))
        (PORT d[1] (2410:2410:2410) (2221:2221:2221))
        (PORT d[2] (1831:1831:1831) (1754:1754:1754))
        (PORT d[3] (1844:1844:1844) (1767:1767:1767))
        (PORT d[4] (1747:1747:1747) (1629:1629:1629))
        (PORT d[5] (1684:1684:1684) (1586:1586:1586))
        (PORT d[6] (1299:1299:1299) (1192:1192:1192))
        (PORT d[7] (1257:1257:1257) (1166:1166:1166))
        (PORT d[8] (2847:2847:2847) (2636:2636:2636))
        (PORT d[9] (2506:2506:2506) (2329:2329:2329))
        (PORT d[10] (2135:2135:2135) (1995:1995:1995))
        (PORT d[11] (1316:1316:1316) (1206:1206:1206))
        (PORT d[12] (3271:3271:3271) (3200:3200:3200))
        (PORT clk (1999:1999:1999) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (1891:1891:1891))
        (PORT clk (1999:1999:1999) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (2017:2017:2017))
        (PORT d[0] (2375:2375:2375) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (2013:2013:2013))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1356:1356:1356))
        (PORT clk (2038:2038:2038) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1317:1317:1317))
        (PORT d[1] (1372:1372:1372) (1266:1266:1266))
        (PORT d[2] (1379:1379:1379) (1296:1296:1296))
        (PORT d[3] (1390:1390:1390) (1291:1291:1291))
        (PORT d[4] (1289:1289:1289) (1201:1201:1201))
        (PORT d[5] (1369:1369:1369) (1301:1301:1301))
        (PORT d[6] (2018:2018:2018) (1866:1866:1866))
        (PORT d[7] (1623:1623:1623) (1466:1466:1466))
        (PORT d[8] (1641:1641:1641) (1520:1520:1520))
        (PORT d[9] (1701:1701:1701) (1557:1557:1557))
        (PORT d[10] (2007:2007:2007) (1842:1842:1842))
        (PORT d[11] (1713:1713:1713) (1574:1574:1574))
        (PORT d[12] (1623:1623:1623) (1486:1486:1486))
        (PORT clk (2034:2034:2034) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (1747:1747:1747))
        (PORT clk (2034:2034:2034) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2097:2097:2097))
        (PORT d[0] (2250:2250:2250) (2094:2094:2094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2098:2098:2098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (1968:1968:1968))
        (PORT d[1] (2726:2726:2726) (2461:2461:2461))
        (PORT d[2] (3163:3163:3163) (2900:2900:2900))
        (PORT d[3] (3175:3175:3175) (2947:2947:2947))
        (PORT d[4] (3166:3166:3166) (2917:2917:2917))
        (PORT d[5] (3124:3124:3124) (2913:2913:2913))
        (PORT d[6] (3116:3116:3116) (2859:2859:2859))
        (PORT d[7] (2419:2419:2419) (2262:2262:2262))
        (PORT d[8] (3727:3727:3727) (3432:3432:3432))
        (PORT d[9] (3532:3532:3532) (3230:3230:3230))
        (PORT d[10] (1559:1559:1559) (1432:1432:1432))
        (PORT d[11] (1905:1905:1905) (1696:1696:1696))
        (PORT d[12] (1564:1564:1564) (1448:1448:1448))
        (PORT clk (1984:1984:1984) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2306:2306:2306) (2080:2080:2080))
        (PORT clk (1984:1984:1984) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (254:254:254))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (2002:2002:2002))
        (PORT d[0] (1928:1928:1928) (1807:1807:1807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1976:1976:1976) (1998:1998:1998))
        (IOPATH (posedge clk) q (392:392:392) (392:392:392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (64:64:64))
      (HOLD d (posedge clk) (211:211:211))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1649:1649:1649) (1544:1544:1544))
        (PORT datab (1601:1601:1601) (1556:1556:1556))
        (PORT datac (863:863:863) (787:787:787))
        (PORT datad (1863:1863:1863) (1664:1664:1664))
        (IOPATH dataa combout (453:453:453) (472:472:472))
        (IOPATH datab combout (454:454:454) (473:473:473))
        (IOPATH datac combout (327:327:327) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE RAM_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1217:1217:1217))
        (PORT datab (1309:1309:1309) (1165:1165:1165))
        (PORT datac (1558:1558:1558) (1515:1515:1515))
        (PORT datad (237:237:237) (256:256:256))
        (IOPATH dataa combout (405:405:405) (398:398:398))
        (IOPATH datab combout (455:455:455) (436:436:436))
        (IOPATH datac combout (327:327:327) (315:315:315))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE videoGen\|r\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (239:239:239) (265:265:265))
        (PORT datad (891:891:891) (838:838:838))
        (IOPATH datac combout (324:324:324) (316:316:316))
        (IOPATH datad combout (177:177:177) (155:155:155))
      )
    )
  )
)
