\hypertarget{struct_l_p_c___c_r_e_g___t}{}\section{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T Struct Reference}
\label{struct_l_p_c___c_r_e_g___t}\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}


C\+R\+EG Register Block.  




{\ttfamily \#include $<$creg\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_a8ff8e0b7b7fdcafcac9d7b3eed2a6887}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_a2d4406878e23d28ce7aeffcfc61ed82a}{C\+R\+E\+G0}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_a23c0267ee17b13ad8868ff1393994519}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}62\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_ab42d8c1a520a14805214b436e62a7258}{M\+X\+M\+E\+M\+M\+AP}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_aa8469a2acc5a1afdf5e8637bc90771b8}{R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_a1a841ba5531670c14b97041e7d9283d5}{C\+R\+E\+G1}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_a9db0556ccf5c70a237de4f0d04386f74}{C\+R\+E\+G2}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_af0e0450b1c2575c82107b0a578c26895}{C\+R\+E\+G3}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_a035648fad8e147e9b0f90462aaacac95}{C\+R\+E\+G4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_a92d6cfc2c0341236a279be5eb858e6ac}{C\+R\+E\+G5}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_ab0b666d4bace7bb868a417d7b48f3215}{D\+M\+A\+M\+UX}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_a12dba9532c6bf169e7108b27ab9fec41}{F\+L\+A\+S\+H\+C\+F\+GA}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_a6c80d1cef4ee6cf67c5c04dc13b8e7a2}{F\+L\+A\+S\+H\+C\+F\+GB}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_a733488544af409af58f32169c4e9e550}{E\+T\+B\+C\+FG}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_af257de99c627d4b3413ed780f9d79d70}{C\+R\+E\+G6}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_ab2834f38ffc0d69859f3b1157bd068f1}{M4\+T\+X\+E\+V\+E\+NT}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_a6c7cfd0cca132242cbb8d1b23af08431}{R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}51\mbox{]}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_ad6fe369a3db4a2e68c062d5b6a54c8e3}{C\+H\+I\+P\+ID}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_a6eb0d435bf7b3ab163199ad8dbf7e018}{R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}65\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_acdbfb4b440575284d4b4e6da75f40b46}{M0\+S\+U\+B\+M\+E\+M\+M\+AP}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_af848a1615665ec38abf79c7bc74834ae}{R\+E\+S\+E\+R\+V\+E\+D6} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_a80e553b85b2ea674ace4d6f073c24f81}{M0\+S\+U\+B\+T\+X\+E\+V\+E\+NT}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_a8a07cf48b8c6dfb9867eaa58f94a6276}{R\+E\+S\+E\+R\+V\+E\+D7} \mbox{[}58\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_a2a1c9a09437f0b4fa411e4d01cdf890d}{M0\+A\+P\+P\+T\+X\+E\+V\+E\+NT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_a96b1e6e44c6d6f442ad472eeb394cfe2}{M0\+A\+P\+P\+M\+E\+M\+M\+AP}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_aad84aa62aedf7e70d0ae7519567eca60}{R\+E\+S\+E\+R\+V\+E\+D8} \mbox{[}62\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_a604a49c53d040c735f68917b74dc9ec0}{U\+S\+B0\+F\+L\+A\+DJ}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_a5776d08348209cfc8d998d5d6bcd2e3c}{R\+E\+S\+E\+R\+V\+E\+D9} \mbox{[}63\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_r_e_g___t_a322bbd6d33c40f51247772b994270f0c}{U\+S\+B1\+F\+L\+A\+DJ}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+R\+EG Register Block. 

Definition at line 47 of file creg\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_ad6fe369a3db4a2e68c062d5b6a54c8e3}\label{struct_l_p_c___c_r_e_g___t_ad6fe369a3db4a2e68c062d5b6a54c8e3}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!C\+H\+I\+P\+ID@{C\+H\+I\+P\+ID}}
\index{C\+H\+I\+P\+ID@{C\+H\+I\+P\+ID}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{C\+H\+I\+P\+ID}{CHIPID}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+C\+H\+I\+P\+ID}

Part ID 

Definition at line 73 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_a2d4406878e23d28ce7aeffcfc61ed82a}\label{struct_l_p_c___c_r_e_g___t_a2d4406878e23d28ce7aeffcfc61ed82a}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!C\+R\+E\+G0@{C\+R\+E\+G0}}
\index{C\+R\+E\+G0@{C\+R\+E\+G0}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{C\+R\+E\+G0}{CREG0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+C\+R\+E\+G0}

Chip configuration register 32 k\+Hz oscillator output and B\+OD control register. 

Definition at line 49 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_a1a841ba5531670c14b97041e7d9283d5}\label{struct_l_p_c___c_r_e_g___t_a1a841ba5531670c14b97041e7d9283d5}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!C\+R\+E\+G1@{C\+R\+E\+G1}}
\index{C\+R\+E\+G1@{C\+R\+E\+G1}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{C\+R\+E\+G1}{CREG1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+C\+R\+E\+G1}

Configuration Register 1 

Definition at line 56 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_a9db0556ccf5c70a237de4f0d04386f74}\label{struct_l_p_c___c_r_e_g___t_a9db0556ccf5c70a237de4f0d04386f74}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!C\+R\+E\+G2@{C\+R\+E\+G2}}
\index{C\+R\+E\+G2@{C\+R\+E\+G2}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{C\+R\+E\+G2}{CREG2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+C\+R\+E\+G2}

Configuration Register 2 

Definition at line 57 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_af0e0450b1c2575c82107b0a578c26895}\label{struct_l_p_c___c_r_e_g___t_af0e0450b1c2575c82107b0a578c26895}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!C\+R\+E\+G3@{C\+R\+E\+G3}}
\index{C\+R\+E\+G3@{C\+R\+E\+G3}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{C\+R\+E\+G3}{CREG3}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+C\+R\+E\+G3}

Configuration Register 3 

Definition at line 58 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_a035648fad8e147e9b0f90462aaacac95}\label{struct_l_p_c___c_r_e_g___t_a035648fad8e147e9b0f90462aaacac95}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!C\+R\+E\+G4@{C\+R\+E\+G4}}
\index{C\+R\+E\+G4@{C\+R\+E\+G4}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{C\+R\+E\+G4}{CREG4}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+C\+R\+E\+G4}

Configuration Register 4 

Definition at line 59 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_a92d6cfc2c0341236a279be5eb858e6ac}\label{struct_l_p_c___c_r_e_g___t_a92d6cfc2c0341236a279be5eb858e6ac}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!C\+R\+E\+G5@{C\+R\+E\+G5}}
\index{C\+R\+E\+G5@{C\+R\+E\+G5}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{C\+R\+E\+G5}{CREG5}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+C\+R\+E\+G5}

Chip configuration register 5. Controls J\+T\+AG access. 

Definition at line 61 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_af257de99c627d4b3413ed780f9d79d70}\label{struct_l_p_c___c_r_e_g___t_af257de99c627d4b3413ed780f9d79d70}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!C\+R\+E\+G6@{C\+R\+E\+G6}}
\index{C\+R\+E\+G6@{C\+R\+E\+G6}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{C\+R\+E\+G6}{CREG6}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+C\+R\+E\+G6}

Chip configuration register 6. 

Definition at line 66 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_ab0b666d4bace7bb868a417d7b48f3215}\label{struct_l_p_c___c_r_e_g___t_ab0b666d4bace7bb868a417d7b48f3215}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!D\+M\+A\+M\+UX@{D\+M\+A\+M\+UX}}
\index{D\+M\+A\+M\+UX@{D\+M\+A\+M\+UX}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{D\+M\+A\+M\+UX}{DMAMUX}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+D\+M\+A\+M\+UX}

D\+MA muxing control 

Definition at line 62 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_a733488544af409af58f32169c4e9e550}\label{struct_l_p_c___c_r_e_g___t_a733488544af409af58f32169c4e9e550}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!E\+T\+B\+C\+FG@{E\+T\+B\+C\+FG}}
\index{E\+T\+B\+C\+FG@{E\+T\+B\+C\+FG}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{E\+T\+B\+C\+FG}{ETBCFG}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+E\+T\+B\+C\+FG}

E\+TB R\+AM configuration 

Definition at line 65 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_a12dba9532c6bf169e7108b27ab9fec41}\label{struct_l_p_c___c_r_e_g___t_a12dba9532c6bf169e7108b27ab9fec41}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!F\+L\+A\+S\+H\+C\+F\+GA@{F\+L\+A\+S\+H\+C\+F\+GA}}
\index{F\+L\+A\+S\+H\+C\+F\+GA@{F\+L\+A\+S\+H\+C\+F\+GA}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{F\+L\+A\+S\+H\+C\+F\+GA}{FLASHCFGA}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+F\+L\+A\+S\+H\+C\+F\+GA}

Flash accelerator configuration register for flash bank A 

Definition at line 63 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_a6c80d1cef4ee6cf67c5c04dc13b8e7a2}\label{struct_l_p_c___c_r_e_g___t_a6c80d1cef4ee6cf67c5c04dc13b8e7a2}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!F\+L\+A\+S\+H\+C\+F\+GB@{F\+L\+A\+S\+H\+C\+F\+GB}}
\index{F\+L\+A\+S\+H\+C\+F\+GB@{F\+L\+A\+S\+H\+C\+F\+GB}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{F\+L\+A\+S\+H\+C\+F\+GB}{FLASHCFGB}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+F\+L\+A\+S\+H\+C\+F\+GB}

Flash accelerator configuration register for flash bank B 

Definition at line 64 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_a96b1e6e44c6d6f442ad472eeb394cfe2}\label{struct_l_p_c___c_r_e_g___t_a96b1e6e44c6d6f442ad472eeb394cfe2}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!M0\+A\+P\+P\+M\+E\+M\+M\+AP@{M0\+A\+P\+P\+M\+E\+M\+M\+AP}}
\index{M0\+A\+P\+P\+M\+E\+M\+M\+AP@{M0\+A\+P\+P\+M\+E\+M\+M\+AP}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{M0\+A\+P\+P\+M\+E\+M\+M\+AP}{M0APPMEMMAP}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+M0\+A\+P\+P\+M\+E\+M\+M\+AP}

A\+RM Cortex M0\+A\+PP memory mapping 

Definition at line 83 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_a2a1c9a09437f0b4fa411e4d01cdf890d}\label{struct_l_p_c___c_r_e_g___t_a2a1c9a09437f0b4fa411e4d01cdf890d}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!M0\+A\+P\+P\+T\+X\+E\+V\+E\+NT@{M0\+A\+P\+P\+T\+X\+E\+V\+E\+NT}}
\index{M0\+A\+P\+P\+T\+X\+E\+V\+E\+NT@{M0\+A\+P\+P\+T\+X\+E\+V\+E\+NT}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{M0\+A\+P\+P\+T\+X\+E\+V\+E\+NT}{M0APPTXEVENT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+M0\+A\+P\+P\+T\+X\+E\+V\+E\+NT}

M0\+A\+PP I\+PC Event register 

Definition at line 82 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_acdbfb4b440575284d4b4e6da75f40b46}\label{struct_l_p_c___c_r_e_g___t_acdbfb4b440575284d4b4e6da75f40b46}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!M0\+S\+U\+B\+M\+E\+M\+M\+AP@{M0\+S\+U\+B\+M\+E\+M\+M\+AP}}
\index{M0\+S\+U\+B\+M\+E\+M\+M\+AP@{M0\+S\+U\+B\+M\+E\+M\+M\+AP}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{M0\+S\+U\+B\+M\+E\+M\+M\+AP}{M0SUBMEMMAP}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+M0\+S\+U\+B\+M\+E\+M\+M\+AP}

M0\+S\+UB I\+PC Event memory mapping 

Definition at line 78 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_a80e553b85b2ea674ace4d6f073c24f81}\label{struct_l_p_c___c_r_e_g___t_a80e553b85b2ea674ace4d6f073c24f81}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!M0\+S\+U\+B\+T\+X\+E\+V\+E\+NT@{M0\+S\+U\+B\+T\+X\+E\+V\+E\+NT}}
\index{M0\+S\+U\+B\+T\+X\+E\+V\+E\+NT@{M0\+S\+U\+B\+T\+X\+E\+V\+E\+NT}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{M0\+S\+U\+B\+T\+X\+E\+V\+E\+NT}{M0SUBTXEVENT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+M0\+S\+U\+B\+T\+X\+E\+V\+E\+NT}

M0\+S\+UB I\+PC Event register 

Definition at line 80 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_ab2834f38ffc0d69859f3b1157bd068f1}\label{struct_l_p_c___c_r_e_g___t_ab2834f38ffc0d69859f3b1157bd068f1}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!M4\+T\+X\+E\+V\+E\+NT@{M4\+T\+X\+E\+V\+E\+NT}}
\index{M4\+T\+X\+E\+V\+E\+NT@{M4\+T\+X\+E\+V\+E\+NT}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{M4\+T\+X\+E\+V\+E\+NT}{M4TXEVENT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+M4\+T\+X\+E\+V\+E\+NT}

M4 I\+PC event register 

Definition at line 70 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_ab42d8c1a520a14805214b436e62a7258}\label{struct_l_p_c___c_r_e_g___t_ab42d8c1a520a14805214b436e62a7258}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!M\+X\+M\+E\+M\+M\+AP@{M\+X\+M\+E\+M\+M\+AP}}
\index{M\+X\+M\+E\+M\+M\+AP@{M\+X\+M\+E\+M\+M\+AP}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{M\+X\+M\+E\+M\+M\+AP}{MXMEMMAP}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+M\+X\+M\+E\+M\+M\+AP}

A\+RM Cortex-\/\+M3/\+M4 memory mapping 

Definition at line 51 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_a8ff8e0b7b7fdcafcac9d7b3eed2a6887}\label{struct_l_p_c___c_r_e_g___t_a8ff8e0b7b7fdcafcac9d7b3eed2a6887}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D0}

$<$ C\+R\+EG Structure 

Definition at line 48 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_a23c0267ee17b13ad8868ff1393994519}\label{struct_l_p_c___c_r_e_g___t_a23c0267ee17b13ad8868ff1393994519}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}62\mbox{]}}



Definition at line 50 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_aa8469a2acc5a1afdf5e8637bc90771b8}\label{struct_l_p_c___c_r_e_g___t_aa8469a2acc5a1afdf5e8637bc90771b8}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D2}



Definition at line 55 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_a6c7cfd0cca132242cbb8d1b23af08431}\label{struct_l_p_c___c_r_e_g___t_a6c7cfd0cca132242cbb8d1b23af08431}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D4\mbox{[}51\mbox{]}}



Definition at line 71 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_a6eb0d435bf7b3ab163199ad8dbf7e018}\label{struct_l_p_c___c_r_e_g___t_a6eb0d435bf7b3ab163199ad8dbf7e018}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D5\mbox{[}65\mbox{]}}



Definition at line 77 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_af848a1615665ec38abf79c7bc74834ae}\label{struct_l_p_c___c_r_e_g___t_af848a1615665ec38abf79c7bc74834ae}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D6}{RESERVED6}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D6\mbox{[}2\mbox{]}}



Definition at line 79 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_a8a07cf48b8c6dfb9867eaa58f94a6276}\label{struct_l_p_c___c_r_e_g___t_a8a07cf48b8c6dfb9867eaa58f94a6276}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}}
\index{R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D7}{RESERVED7}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D7\mbox{[}58\mbox{]}}



Definition at line 81 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_aad84aa62aedf7e70d0ae7519567eca60}\label{struct_l_p_c___c_r_e_g___t_aad84aa62aedf7e70d0ae7519567eca60}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}}
\index{R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D8}{RESERVED8}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D8\mbox{[}62\mbox{]}}



Definition at line 84 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_a5776d08348209cfc8d998d5d6bcd2e3c}\label{struct_l_p_c___c_r_e_g___t_a5776d08348209cfc8d998d5d6bcd2e3c}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D9@{R\+E\+S\+E\+R\+V\+E\+D9}}
\index{R\+E\+S\+E\+R\+V\+E\+D9@{R\+E\+S\+E\+R\+V\+E\+D9}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D9}{RESERVED9}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D9\mbox{[}63\mbox{]}}



Definition at line 87 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_a604a49c53d040c735f68917b74dc9ec0}\label{struct_l_p_c___c_r_e_g___t_a604a49c53d040c735f68917b74dc9ec0}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!U\+S\+B0\+F\+L\+A\+DJ@{U\+S\+B0\+F\+L\+A\+DJ}}
\index{U\+S\+B0\+F\+L\+A\+DJ@{U\+S\+B0\+F\+L\+A\+DJ}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{U\+S\+B0\+F\+L\+A\+DJ}{USB0FLADJ}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+U\+S\+B0\+F\+L\+A\+DJ}

U\+S\+B0 frame length adjust register 

Definition at line 86 of file creg\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_r_e_g___t_a322bbd6d33c40f51247772b994270f0c}\label{struct_l_p_c___c_r_e_g___t_a322bbd6d33c40f51247772b994270f0c}} 
\index{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}!U\+S\+B1\+F\+L\+A\+DJ@{U\+S\+B1\+F\+L\+A\+DJ}}
\index{U\+S\+B1\+F\+L\+A\+DJ@{U\+S\+B1\+F\+L\+A\+DJ}!L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T@{L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{U\+S\+B1\+F\+L\+A\+DJ}{USB1FLADJ}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+R\+E\+G\+\_\+\+T\+::\+U\+S\+B1\+F\+L\+A\+DJ}

U\+S\+B1 frame length adjust register 

Definition at line 88 of file creg\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{creg__18xx__43xx_8h}{creg\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
