;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	SLT @0, 0
	SPL 400, <-34
	SLT @0, 0
	SUB @127, 100
	JMZ 274, @401
	SLT 64, @2
	SLT 64, @2
	DAT #400, <-34
	SUB -7, <-420
	CMP @127, 100
	SUB -7, <-420
	SLT #270, <90
	SUB -7, <-420
	SUB -7, <-420
	ADD 274, 401
	SUB -7, <-420
	SUB -7, <-420
	SLT 302, 40
	SUB -7, <-420
	SUB #120, @92
	CMP -7, <-420
	SUB #20, @92
	CMP -7, <-420
	JMZ 130, 69
	ADD 270, 1
	JMZ 130, 69
	ADD 270, 1
	SUB -7, <-420
	SLT 64, @2
	SPL 0, #2
	ADD 270, 1
	MOV -7, <-20
	MOV -1, <-20
	JMN 610, #2
	MOV -7, <-20
	CMP -7, <-420
	SPL 0, #2
	MOV -1, <-20
	SPL 0, #2
	SPL 0, #2
	DJN -1, @-20
	MOV -7, <-20
	ADD 210, 30
	MOV -7, <-20
