20:35:52 **** Incremental Build of configuration Debug for project sobel_filter_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 62664 D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/ceg5203_project.xpfm standalone_domain D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter_system/Debug/system.bif
ECHO 处于关闭状态。
ECHO 处于关闭状态。
sdcard_gen --xpfm D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/ceg5203_project/export/ceg5203_project/ceg5203_project.xpfm --sys_config ceg5203_project --bif D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter_system/Debug/system.bif --bitstream D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit --elf D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/Debug/sobel_filter.elf,psu_cortexa53_0
ECHO 处于关闭状态。
ECHO 处于关闭状态。
creating BOOT.BIN using D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter/_ide/bitstream/design_1_wrapper.bit
Running D:/Program/Xilinx/Vitis/2023.2/bin/bootgen -arch zynqmp -image D:/Semester1/CEG5203/workspace/project-fpga/vitisclassic2023/sobel_filter_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

20:36:02 Build Finished (took 9s.735ms)

