Release 14.5 - xst P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Process.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Process.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Process"
Output Format                      : NGC
Target Device                      : xc3s400-5-tq144

---- Source Options
Top Module Name                    : Process
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/WE__J/Desktop/Final Project/Precess-CPU/ipcore_dir/test_mem.vhd" in Library work.
Architecture test_mem_a of Entity test_mem is up to date.
Compiling verilog file "Process.v" in library work
Module <Process> compiled
No errors in compilation
Analysis of file <"Process.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Process> in library <work> with parameters.
	ADD = "0100"
	BRA = "1000"
	BRAL = "1010"
	BRALZ = "1011"
	BRAZ = "1001"
	CALL = "1100"
	HALT = "1110"
	IN = "1101"
	LOAD = "0001"
	OR = "0110"
	OUT = "1111"
	SUB = "0101"
	XOR = "0111"
	im_size = "00000000000000000000000000001000"
	opcode_size = "00000000000000000000000000000100"
	rf_size = "00000000000000000000000000000100"
	s_decode = "001"
	s_execute = "010"
	s_fetch = "000"
	s_nostore = "100"
	s_store = "011"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Process>.
	ADD = 4'b0100
	BRA = 4'b1000
	BRAL = 4'b1010
	BRALZ = 4'b1011
	BRAZ = 4'b1001
	CALL = 4'b1100
	HALT = 4'b1110
	IN = 4'b1101
	LOAD = 4'b0001
	OR = 4'b0110
	OUT = 4'b1111
	SUB = 4'b0101
	XOR = 4'b0111
	im_size = 32'sb00000000000000000000000000001000
	opcode_size = 32'sb00000000000000000000000000000100
	rf_size = 32'sb00000000000000000000000000000100
	s_decode = 3'b001
	s_execute = 3'b010
	s_fetch = 3'b000
	s_nostore = 3'b100
	s_store = 3'b011
Module <Process> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Process>.
    Related source file is "Process.v".
    Found 16x8-bit dual-port RAM <Mram_REGFILE> for signal <REGFILE>.
    Found 16x8-bit dual-port RAM <Mram_REGFILE_ren> for signal <REGFILE>.
    Using one-hot encoding for signal <current_state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current_state> of Case statement line 74 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 8-bit register for signal <PC>.
    Found 8-bit register for signal <out>.
    Found 5-bit register for signal <current_state>.
    Found 16-bit register for signal <IR>.
    Found 5-bit register for signal <next_state>.
    Found 4-bit register for signal <OPCODE>.
    Found 8-bit adder for signal <PC$addsub0000> created at line 83.
    Found 4-bit register for signal <RA>.
    Found 4-bit register for signal <RB>.
    Found 4-bit register for signal <RD>.
    Found 8-bit register for signal <W>.
    Found 8-bit addsub for signal <W$addsub0000>.
    Found 8-bit xor2 for signal <W$xor0000> created at line 118.
    Summary:
	inferred   2 RAM(s).
	inferred  61 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <Process> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit dual-port RAM                                : 2
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
# Registers                                            : 10
 16-bit register                                       : 1
 4-bit register                                        : 4
 5-bit register                                        : 2
 8-bit register                                        : 3
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/test_mem.ngc>.
Loading core <test_mem> for timing and area information for instance <IMEM>.

Synthesizing (advanced) Unit <Process>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_REGFILE> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <RD>            |          |
    |     diA            | connected to signal <W>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <RB>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_REGFILE_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <RD>            |          |
    |     diA            | connected to signal <W>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <RA>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Process> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit dual-port distributed RAM                    : 2
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
# Registers                                            : 66
 Flip-Flops                                            : 66
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram of type RAMB16_S36_S36 has been replaced by RAMB16

Optimizing unit <Process> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Process, actual ratio is 2.
FlipFlop OPCODE_0 has been replicated 1 time(s)
FlipFlop OPCODE_1 has been replicated 1 time(s)
FlipFlop OPCODE_2 has been replicated 1 time(s)
FlipFlop OPCODE_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 70
 Flip-Flops                                            : 70

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Process.ngr
Top Level Output File Name         : Process
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 166
#      GND                         : 2
#      INV                         : 1
#      LUT2                        : 9
#      LUT2_L                      : 1
#      LUT3                        : 35
#      LUT3_D                      : 6
#      LUT3_L                      : 9
#      LUT4                        : 58
#      LUT4_D                      : 19
#      LUT4_L                      : 9
#      MUXCY                       : 7
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 86
#      FDC                         : 12
#      FDCE                        : 28
#      FDE                         : 29
#      FDP                         : 1
#      FDRE                        : 16
# RAMS                             : 17
#      RAM16X1D                    : 16
#      RAMB16                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 1
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400tq144-5 

 Number of Slices:                      103  out of   3584     2%  
 Number of Slice Flip Flops:             86  out of   7168     1%  
 Number of 4 input LUTs:                179  out of   7168     2%  
    Number used as logic:               147
    Number used as RAMs:                 32
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of     97    18%  
 Number of BRAMs:                         1  out of     16     6%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 103   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 41    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.302ns (Maximum Frequency: 136.952MHz)
   Minimum input arrival time before clock: 5.054ns
   Maximum output required time after clock: 6.530ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.302ns (frequency: 136.952MHz)
  Total number of paths / destination ports: 2550 / 298
-------------------------------------------------------------------------
Delay:               7.302ns (Levels of Logic = 5)
  Source:            RA_0 (FF)
  Destination:       PC_4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: RA_0 to PC_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.626   0.955  RA_0 (RA_0)
     RAM16X1D:DPRA0->DPO    4   0.479   1.074  Mram_REGFILE_ren1 (_varindex0001<0>)
     LUT4_D:I0->O         10   0.479   1.023  PC_cmp_eq000412 (PC_cmp_eq000412)
     LUT4_D:I2->O          7   0.479   0.929  PC_mux0000<3>4 (N18)
     LUT4_L:I3->LO         1   0.479   0.123  PC_mux0000<4>9 (PC_mux0000<4>9)
     LUT4:I3->O            1   0.479   0.000  PC_mux0000<4>19 (PC_mux0000<4>)
     FDC:D                     0.176          PC_4
    ----------------------------------------
    Total                      7.302ns (3.197ns logic, 4.105ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 45 / 45
-------------------------------------------------------------------------
Offset:              5.054ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       out_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   0.715   1.813  rst_IBUF (rst_IBUF)
     LUT3_L:I1->LO         1   0.479   0.123  out_and0000_SW0 (N01)
     LUT4:I3->O            8   0.479   0.921  out_and0000 (out_and0000)
     FDE:CE                    0.524          out_0
    ----------------------------------------
    Total                      5.054ns (2.197ns logic, 2.857ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              6.530ns (Levels of Logic = 1)
  Source:            PC_0 (FF)
  Destination:       PC<0> (PAD)
  Source Clock:      clk rising

  Data Path: PC_0 to PC<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.626   0.995  PC_0 (PC_0)
     OBUF:I->O                 4.909          PC_0_OBUF (PC<0>)
    ----------------------------------------
    Total                      6.530ns (5.535ns logic, 0.995ns route)
                                       (84.8% logic, 15.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.59 secs
 
--> 

Total memory usage is 300780 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    5 (   0 filtered)

