Timing Analyzer report for floating_point_adder
Mon Jul 19 15:36:06 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; floating_point_adder                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 304.97 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -2.279 ; -82.532            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.358 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -91.000                          ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                             ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.279 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.059     ; 3.215      ;
; -2.272 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.059     ; 3.208      ;
; -2.230 ; floating_point_adder:fpa|resultreg[39] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.059     ; 3.166      ;
; -2.206 ; floating_point_adder:fpa|resultreg[29] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.059     ; 3.142      ;
; -2.180 ; floating_point_adder:fpa|resultreg[29] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.059     ; 3.116      ;
; -2.155 ; floating_point_adder:fpa|resultreg[41] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.059     ; 3.091      ;
; -2.154 ; floating_point_adder:fpa|resultreg[39] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.059     ; 3.090      ;
; -2.153 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.262      ; 3.410      ;
; -2.135 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.262      ; 3.392      ;
; -2.132 ; floating_point_adder:fpa|resultreg[41] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.059     ; 3.068      ;
; -2.123 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[3] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.378      ;
; -2.122 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[1] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.377      ;
; -2.119 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.262      ; 3.376      ;
; -2.111 ; floating_point_adder:fpa|resultreg[34] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.059     ; 3.047      ;
; -2.108 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.056     ; 3.047      ;
; -2.104 ; floating_point_adder:fpa|resultreg[34] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.059     ; 3.040      ;
; -2.103 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.262      ; 3.360      ;
; -2.092 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.347      ;
; -2.084 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.059     ; 3.020      ;
; -2.065 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.320      ;
; -2.061 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[5] ; clk          ; clk         ; 1.000        ; 0.262      ; 3.318      ;
; -2.055 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[5] ; clk          ; clk         ; 1.000        ; 0.262      ; 3.312      ;
; -2.053 ; floating_point_adder:fpa|resultreg[37] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.059     ; 2.989      ;
; -2.046 ; floating_point_adder:fpa|pos[2]        ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.301      ;
; -2.039 ; floating_point_adder:fpa|pos[2]        ; floating_point_adder:fpa|resultfrac[3] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.294      ;
; -2.030 ; floating_point_adder:fpa|pos[2]        ; floating_point_adder:fpa|resultfrac[1] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.285      ;
; -2.024 ; floating_point_adder:fpa|resultreg[33] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.059     ; 2.960      ;
; -2.017 ; floating_point_adder:fpa|resultreg[33] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.059     ; 2.953      ;
; -2.009 ; floating_point_adder:fpa|resultreg[29] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.056     ; 2.948      ;
; -2.002 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[0] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.257      ;
; -1.993 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[3] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.248      ;
; -1.985 ; floating_point_adder:fpa|resultreg[29] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.059     ; 2.921      ;
; -1.984 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[1] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.239      ;
; -1.983 ; floating_point_adder:fpa|resultreg[39] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.056     ; 2.922      ;
; -1.979 ; floating_point_adder:fpa|resultreg[34] ; floating_point_adder:fpa|resultfrac[3] ; clk          ; clk         ; 1.000        ; 0.263      ; 3.237      ;
; -1.978 ; floating_point_adder:fpa|resultreg[34] ; floating_point_adder:fpa|resultfrac[1] ; clk          ; clk         ; 1.000        ; 0.263      ; 3.236      ;
; -1.977 ; floating_point_adder:fpa|resultreg[37] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.059     ; 2.913      ;
; -1.963 ; floating_point_adder:fpa|resultreg[38] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.059     ; 2.899      ;
; -1.963 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.262      ; 3.220      ;
; -1.961 ; floating_point_adder:fpa|resultreg[41] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.056     ; 2.900      ;
; -1.959 ; floating_point_adder:fpa|resultreg[39] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.059     ; 2.895      ;
; -1.958 ; floating_point_adder:fpa|resultreg[27] ; floating_point_adder:fpa|resultfrac[0] ; clk          ; clk         ; 1.000        ; 0.258      ; 3.211      ;
; -1.957 ; floating_point_adder:fpa|resultreg[31] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.059     ; 2.893      ;
; -1.956 ; floating_point_adder:fpa|resultreg[29] ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.265      ; 3.216      ;
; -1.954 ; floating_point_adder:fpa|resultreg[31] ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.265      ; 3.214      ;
; -1.951 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[0] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.206      ;
; -1.950 ; floating_point_adder:fpa|resultreg[23] ; floating_point_adder:fpa|resultfrac[5] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.205      ;
; -1.948 ; floating_point_adder:fpa|resultreg[27] ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.203      ;
; -1.940 ; floating_point_adder:fpa|resultreg[34] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.056     ; 2.879      ;
; -1.937 ; floating_point_adder:fpa|resultreg[41] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.059     ; 2.873      ;
; -1.936 ; floating_point_adder:fpa|resultreg[31] ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.265      ; 3.196      ;
; -1.931 ; floating_point_adder:fpa|resultreg[31] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.059     ; 2.867      ;
; -1.930 ; floating_point_adder:fpa|resultreg[27] ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.185      ;
; -1.929 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.262      ; 3.186      ;
; -1.928 ; floating_point_adder:fpa|pos[2]        ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.262      ; 3.185      ;
; -1.916 ; floating_point_adder:fpa|resultreg[34] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.059     ; 2.852      ;
; -1.910 ; floating_point_adder:fpa|pos[2]        ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.262      ; 3.167      ;
; -1.893 ; floating_point_adder:fpa|pos[2]        ; floating_point_adder:fpa|resultfrac[0] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.148      ;
; -1.887 ; floating_point_adder:fpa|resultreg[38] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.059     ; 2.823      ;
; -1.887 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|resultfrac[5] ; clk          ; clk         ; 1.000        ; 0.265      ; 3.147      ;
; -1.886 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.141      ;
; -1.883 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|pos[5]        ; clk          ; clk         ; 1.000        ; -0.059     ; 2.819      ;
; -1.877 ; floating_point_adder:fpa|resultreg[25] ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.132      ;
; -1.876 ; floating_point_adder:fpa|resultreg[30] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.059     ; 2.812      ;
; -1.865 ; floating_point_adder:fpa|resultreg[29] ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.263      ; 3.123      ;
; -1.865 ; floating_point_adder:fpa|resultreg[21] ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.258      ; 3.118      ;
; -1.853 ; floating_point_adder:fpa|resultreg[33] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.056     ; 2.792      ;
; -1.850 ; floating_point_adder:fpa|resultreg[30] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.059     ; 2.786      ;
; -1.839 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[8] ; clk          ; clk         ; 1.000        ; 0.262      ; 3.096      ;
; -1.838 ; floating_point_adder:fpa|resultreg[23] ; floating_point_adder:fpa|resultfrac[0] ; clk          ; clk         ; 1.000        ; 0.258      ; 3.091      ;
; -1.829 ; floating_point_adder:fpa|resultreg[33] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.059     ; 2.765      ;
; -1.828 ; floating_point_adder:fpa|resultreg[23] ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.083      ;
; -1.817 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[8] ; clk          ; clk         ; 1.000        ; 0.262      ; 3.074      ;
; -1.810 ; floating_point_adder:fpa|resultreg[23] ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.065      ;
; -1.806 ; floating_point_adder:fpa|resultreg[37] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.056     ; 2.745      ;
; -1.803 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.265      ; 3.063      ;
; -1.803 ; floating_point_adder:fpa|resultreg[31] ; floating_point_adder:fpa|resultfrac[0] ; clk          ; clk         ; 1.000        ; 0.263      ; 3.061      ;
; -1.796 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[0] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.051      ;
; -1.795 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[4] ; clk          ; clk         ; 1.000        ; 0.262      ; 3.052      ;
; -1.794 ; floating_point_adder:fpa|resultreg[39] ; floating_point_adder:fpa|resultfrac[5] ; clk          ; clk         ; 1.000        ; 0.265      ; 3.054      ;
; -1.788 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[5] ; clk          ; clk         ; 1.000        ; 0.262      ; 3.045      ;
; -1.786 ; floating_point_adder:fpa|resultreg[25] ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.258      ; 3.039      ;
; -1.785 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.265      ; 3.045      ;
; -1.782 ; floating_point_adder:fpa|resultreg[37] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.059     ; 2.718      ;
; -1.778 ; floating_point_adder:fpa|state.SHIFT   ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.065     ; 2.708      ;
; -1.778 ; floating_point_adder:fpa|state.SHIFT   ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.065     ; 2.708      ;
; -1.778 ; floating_point_adder:fpa|state.SHIFT   ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.065     ; 2.708      ;
; -1.778 ; floating_point_adder:fpa|state.SHIFT   ; floating_point_adder:fpa|pos[5]        ; clk          ; clk         ; 1.000        ; -0.065     ; 2.708      ;
; -1.772 ; floating_point_adder:fpa|pos[2]        ; floating_point_adder:fpa|resultfrac[5] ; clk          ; clk         ; 1.000        ; 0.262      ; 3.029      ;
; -1.771 ; floating_point_adder:fpa|resultreg[37] ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.265      ; 3.031      ;
; -1.760 ; floating_point_adder:fpa|resultreg[31] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.056     ; 2.699      ;
; -1.760 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[3] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.015      ;
; -1.759 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[1] ; clk          ; clk         ; 1.000        ; 0.260      ; 3.014      ;
; -1.755 ; floating_point_adder:fpa|resultreg[39] ; floating_point_adder:fpa|pos[5]        ; clk          ; clk         ; 1.000        ; -0.059     ; 2.691      ;
; -1.750 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[4] ; clk          ; clk         ; 1.000        ; 0.262      ; 3.007      ;
; -1.737 ; floating_point_adder:fpa|resultreg[37] ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.263      ; 2.995      ;
; -1.736 ; floating_point_adder:fpa|resultreg[31] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.059     ; 2.672      ;
; -1.726 ; floating_point_adder:fpa|resultreg[41] ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.263      ; 2.984      ;
; -1.724 ; floating_point_adder:fpa|resultreg[38] ; floating_point_adder:fpa|resultfrac[3] ; clk          ; clk         ; 1.000        ; 0.263      ; 2.982      ;
; -1.723 ; floating_point_adder:fpa|resultreg[38] ; floating_point_adder:fpa|resultfrac[1] ; clk          ; clk         ; 1.000        ; 0.263      ; 2.981      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; Done~reg0                               ; Done~reg0                               ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; correct~reg0                            ; correct~reg0                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; floating_point_adder:fpa|state.RDY      ; floating_point_adder:fpa|state.RDY      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; floating_point_adder:fpa|found          ; floating_point_adder:fpa|found          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; floating_point_adder:fpa|bigreg[21]     ; floating_point_adder:fpa|bigreg[21]     ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; floating_point_adder:fpa|ready          ; floating_point_adder:fpa|ready          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; add                                     ; add                                     ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; state.DONE                              ; state.DONE                              ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; count[2]                                ; count[2]                                ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; count[1]                                ; count[1]                                ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; state.waiting                           ; state.waiting                           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; expected_result[5]                      ; expected_result[5]                      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.580      ;
; 0.380 ; floating_point_adder:fpa|state.SHIFT    ; floating_point_adder:fpa|pos[1]         ; clk          ; clk         ; 0.000        ; 0.398      ; 0.935      ;
; 0.382 ; floating_point_adder:fpa|state.WRITE    ; floating_point_adder:fpa|state.RSLT     ; clk          ; clk         ; 0.000        ; 0.062      ; 0.601      ;
; 0.385 ; state.issue                             ; count[2]                                ; clk          ; clk         ; 0.000        ; 0.062      ; 0.604      ;
; 0.389 ; state.issue                             ; state.waiting                           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.608      ;
; 0.393 ; floating_point_adder:fpa|smallreg[33]   ; floating_point_adder:fpa|smallreg[37]   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; state.DONE                              ; Done~reg0                               ; clk          ; clk         ; 0.000        ; 0.062      ; 0.613      ;
; 0.398 ; add                                     ; floating_point_adder:fpa|ready          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.617      ;
; 0.401 ; add                                     ; floating_point_adder:fpa|state.RDY      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.620      ;
; 0.403 ; expected_result[5]                      ; count[1]                                ; clk          ; clk         ; 0.000        ; 0.062      ; 0.622      ;
; 0.498 ; floating_point_adder:fpa|smallreg[30]   ; floating_point_adder:fpa|smallreg[34]   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.717      ;
; 0.550 ; state.DONE                              ; add                                     ; clk          ; clk         ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; floating_point_adder:fpa|state.START    ; floating_point_adder:fpa|state.NEGPOS   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.770      ;
; 0.563 ; count[1]                                ; count[2]                                ; clk          ; clk         ; 0.000        ; 0.062      ; 0.782      ;
; 0.572 ; floating_point_adder:fpa|smallreg[26]   ; floating_point_adder:fpa|resultreg[26]  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; floating_point_adder:fpa|bigreg[37]     ; floating_point_adder:fpa|bigreg[41]     ; clk          ; clk         ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; floating_point_adder:fpa|bigreg[29]     ; floating_point_adder:fpa|bigreg[33]     ; clk          ; clk         ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; floating_point_adder:fpa|smallreg[37]   ; floating_point_adder:fpa|smallreg[41]   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[33]   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.793      ;
; 0.576 ; floating_point_adder:fpa|smallreg[34]   ; floating_point_adder:fpa|smallreg[38]   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.795      ;
; 0.578 ; floating_point_adder:fpa|smallreg[29]   ; floating_point_adder:fpa|smallreg[33]   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.797      ;
; 0.580 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|bigreg[37]     ; clk          ; clk         ; 0.000        ; 0.062      ; 0.799      ;
; 0.582 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|bigreg[29]     ; clk          ; clk         ; 0.000        ; 0.062      ; 0.801      ;
; 0.582 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[37]   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.801      ;
; 0.586 ; floating_point_adder:fpa|bigreg[25]     ; floating_point_adder:fpa|resultreg[25]  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.804      ;
; 0.586 ; expected_result[5]                      ; count[2]                                ; clk          ; clk         ; 0.000        ; 0.062      ; 0.805      ;
; 0.586 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|bigreg[33]     ; clk          ; clk         ; 0.000        ; 0.062      ; 0.805      ;
; 0.588 ; floating_point_adder:fpa|state.START    ; floating_point_adder:fpa|bigreg[21]     ; clk          ; clk         ; 0.000        ; 0.062      ; 0.807      ;
; 0.588 ; floating_point_adder:fpa|smallreg[25]   ; floating_point_adder:fpa|resultreg[25]  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.806      ;
; 0.590 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[29]   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.809      ;
; 0.590 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[30]   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.809      ;
; 0.590 ; floating_point_adder:fpa|state.RDY      ; floating_point_adder:fpa|ready          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.809      ;
; 0.590 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|bigreg[41]     ; clk          ; clk         ; 0.000        ; 0.062      ; 0.809      ;
; 0.590 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[41]   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.809      ;
; 0.591 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[38]   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.810      ;
; 0.612 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|state.OP       ; clk          ; clk         ; 0.000        ; 0.062      ; 0.831      ;
; 0.617 ; state.RDY                               ; state.issue                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.836      ;
; 0.674 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[34]   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.893      ;
; 0.696 ; floating_point_adder:fpa|resultshift[2] ; floating_point_adder:fpa|result[12]     ; clk          ; clk         ; 0.000        ; 0.062      ; 0.915      ;
; 0.698 ; floating_point_adder:fpa|bigreg[33]     ; floating_point_adder:fpa|bigreg[37]     ; clk          ; clk         ; 0.000        ; 0.062      ; 0.917      ;
; 0.714 ; floating_point_adder:fpa|resultshift[4] ; floating_point_adder:fpa|result[14]     ; clk          ; clk         ; 0.000        ; 0.062      ; 0.933      ;
; 0.714 ; floating_point_adder:fpa|resultshift[1] ; floating_point_adder:fpa|result[11]     ; clk          ; clk         ; 0.000        ; 0.062      ; 0.933      ;
; 0.720 ; floating_point_adder:fpa|state.SHIFT    ; floating_point_adder:fpa|pos[0]         ; clk          ; clk         ; 0.000        ; 0.062      ; 0.939      ;
; 0.732 ; floating_point_adder:fpa|smallreg[38]   ; floating_point_adder:fpa|resultreg[38]  ; clk          ; clk         ; 0.000        ; 0.059      ; 0.948      ;
; 0.740 ; floating_point_adder:fpa|smallreg[25]   ; floating_point_adder:fpa|smallreg[29]   ; clk          ; clk         ; 0.000        ; 0.059      ; 0.956      ;
; 0.743 ; floating_point_adder:fpa|smallreg[26]   ; floating_point_adder:fpa|smallreg[30]   ; clk          ; clk         ; 0.000        ; 0.059      ; 0.959      ;
; 0.755 ; floating_point_adder:fpa|pos[0]         ; floating_point_adder:fpa|resultfrac[5]  ; clk          ; clk         ; 0.000        ; 0.396      ; 1.308      ;
; 0.755 ; floating_point_adder:fpa|bigreg[25]     ; floating_point_adder:fpa|bigreg[29]     ; clk          ; clk         ; 0.000        ; 0.059      ; 0.971      ;
; 0.756 ; floating_point_adder:fpa|smallreg[41]   ; floating_point_adder:fpa|resultreg[41]  ; clk          ; clk         ; 0.000        ; 0.059      ; 0.972      ;
; 0.759 ; state.RDY                               ; add                                     ; clk          ; clk         ; 0.000        ; 0.062      ; 0.978      ;
; 0.776 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|bigreg[25]     ; clk          ; clk         ; 0.000        ; 0.064      ; 0.997      ;
; 0.776 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[25]   ; clk          ; clk         ; 0.000        ; 0.064      ; 0.997      ;
; 0.779 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[26]   ; clk          ; clk         ; 0.000        ; 0.064      ; 1.000      ;
; 0.797 ; floating_point_adder:fpa|pos[0]         ; floating_point_adder:fpa|resultshift[0] ; clk          ; clk         ; 0.000        ; 0.060      ; 1.014      ;
; 0.807 ; floating_point_adder:fpa|pos[2]         ; floating_point_adder:fpa|resultshift[2] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.027      ;
; 0.807 ; floating_point_adder:fpa|ready          ; state.waiting                           ; clk          ; clk         ; 0.000        ; 0.062      ; 1.026      ;
; 0.812 ; floating_point_adder:fpa|state.RDY      ; floating_point_adder:fpa|state.START    ; clk          ; clk         ; 0.000        ; 0.058      ; 1.027      ;
; 0.821 ; floating_point_adder:fpa|state.START    ; floating_point_adder:fpa|smallreg[21]   ; clk          ; clk         ; 0.000        ; 0.061      ; 1.039      ;
; 0.821 ; floating_point_adder:fpa|smallreg[22]   ; floating_point_adder:fpa|smallreg[26]   ; clk          ; clk         ; 0.000        ; 0.065      ; 1.043      ;
; 0.823 ; floating_point_adder:fpa|state.START    ; floating_point_adder:fpa|smallreg[22]   ; clk          ; clk         ; 0.000        ; 0.061      ; 1.041      ;
; 0.825 ; floating_point_adder:fpa|resultfrac[6]  ; floating_point_adder:fpa|result[6]      ; clk          ; clk         ; 0.000        ; -0.261     ; 0.721      ;
; 0.836 ; floating_point_adder:fpa|bigreg[21]     ; floating_point_adder:fpa|bigreg[25]     ; clk          ; clk         ; 0.000        ; 0.064      ; 1.057      ;
; 0.841 ; floating_point_adder:fpa|resultshift[3] ; floating_point_adder:fpa|result[13]     ; clk          ; clk         ; 0.000        ; 0.062      ; 1.060      ;
; 0.847 ; floating_point_adder:fpa|resultfrac[4]  ; floating_point_adder:fpa|result[4]      ; clk          ; clk         ; 0.000        ; -0.261     ; 0.743      ;
; 0.847 ; floating_point_adder:fpa|smallreg[26]   ; floating_point_adder:fpa|resultreg[27]  ; clk          ; clk         ; 0.000        ; 0.061      ; 1.065      ;
; 0.848 ; floating_point_adder:fpa|pos[3]         ; floating_point_adder:fpa|resultfrac[0]  ; clk          ; clk         ; 0.000        ; 0.397      ; 1.402      ;
; 0.849 ; floating_point_adder:fpa|resultfrac[9]  ; floating_point_adder:fpa|result[9]      ; clk          ; clk         ; 0.000        ; -0.261     ; 0.745      ;
; 0.856 ; floating_point_adder:fpa|resultshift[0] ; floating_point_adder:fpa|result[10]     ; clk          ; clk         ; 0.000        ; 0.062      ; 1.075      ;
; 0.859 ; floating_point_adder:fpa|found          ; floating_point_adder:fpa|pos[1]         ; clk          ; clk         ; 0.000        ; 0.398      ; 1.414      ;
; 0.862 ; floating_point_adder:fpa|smallreg[25]   ; floating_point_adder:fpa|resultreg[26]  ; clk          ; clk         ; 0.000        ; 0.061      ; 1.080      ;
; 0.864 ; floating_point_adder:fpa|smallreg[25]   ; floating_point_adder:fpa|resultreg[27]  ; clk          ; clk         ; 0.000        ; 0.061      ; 1.082      ;
; 0.864 ; floating_point_adder:fpa|bigreg[25]     ; floating_point_adder:fpa|resultreg[26]  ; clk          ; clk         ; 0.000        ; 0.061      ; 1.082      ;
; 0.865 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[21]   ; clk          ; clk         ; 0.000        ; 0.061      ; 1.083      ;
; 0.865 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[22]   ; clk          ; clk         ; 0.000        ; 0.061      ; 1.083      ;
; 0.866 ; add                                     ; floating_point_adder:fpa|state.START    ; clk          ; clk         ; 0.000        ; 0.058      ; 1.081      ;
; 0.866 ; floating_point_adder:fpa|bigreg[25]     ; floating_point_adder:fpa|resultreg[27]  ; clk          ; clk         ; 0.000        ; 0.061      ; 1.084      ;
; 0.869 ; floating_point_adder:fpa|smallreg[21]   ; floating_point_adder:fpa|smallreg[25]   ; clk          ; clk         ; 0.000        ; 0.065      ; 1.091      ;
; 0.879 ; floating_point_adder:fpa|state.OP       ; floating_point_adder:fpa|state.SHIFT    ; clk          ; clk         ; 0.000        ; 0.065      ; 1.101      ;
; 0.886 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|bigreg[21]     ; clk          ; clk         ; 0.000        ; 0.062      ; 1.105      ;
; 0.891 ; floating_point_adder:fpa|bigreg[41]     ; floating_point_adder:fpa|resultreg[41]  ; clk          ; clk         ; 0.000        ; 0.059      ; 1.107      ;
; 0.893 ; expected_result[5]                      ; correct~reg0                            ; clk          ; clk         ; 0.000        ; 0.062      ; 1.112      ;
; 0.894 ; floating_point_adder:fpa|smallreg[22]   ; floating_point_adder:fpa|resultreg[22]  ; clk          ; clk         ; 0.000        ; 0.065      ; 1.116      ;
; 0.894 ; expected_result[5]                      ; state.DONE                              ; clk          ; clk         ; 0.000        ; 0.062      ; 1.113      ;
; 0.928 ; floating_point_adder:fpa|state.WRITE    ; floating_point_adder:fpa|resultshift[0] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.147      ;
; 0.928 ; floating_point_adder:fpa|state.WRITE    ; floating_point_adder:fpa|resultshift[2] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.147      ;
; 0.928 ; floating_point_adder:fpa|state.WRITE    ; floating_point_adder:fpa|resultshift[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.147      ;
; 0.928 ; floating_point_adder:fpa|state.WRITE    ; floating_point_adder:fpa|resultshift[3] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.147      ;
; 0.928 ; floating_point_adder:fpa|state.WRITE    ; floating_point_adder:fpa|resultshift[1] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.147      ;
; 0.933 ; floating_point_adder:fpa|bigreg[21]     ; floating_point_adder:fpa|resultreg[21]  ; clk          ; clk         ; 0.000        ; 0.064      ; 1.154      ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 335.23 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.983 ; -65.735           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.312 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -91.000                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                              ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.983 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.926      ;
; -1.953 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.896      ;
; -1.890 ; floating_point_adder:fpa|resultreg[39] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.833      ;
; -1.875 ; floating_point_adder:fpa|resultreg[29] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.818      ;
; -1.874 ; floating_point_adder:fpa|resultreg[29] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.817      ;
; -1.841 ; floating_point_adder:fpa|resultreg[34] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.784      ;
; -1.837 ; floating_point_adder:fpa|resultreg[41] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.780      ;
; -1.826 ; floating_point_adder:fpa|resultreg[39] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.769      ;
; -1.821 ; floating_point_adder:fpa|resultreg[41] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.764      ;
; -1.819 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.234      ; 3.048      ;
; -1.811 ; floating_point_adder:fpa|resultreg[34] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.754      ;
; -1.803 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.234      ; 3.032      ;
; -1.797 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.049     ; 2.743      ;
; -1.796 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[3] ; clk          ; clk         ; 1.000        ; 0.232      ; 3.023      ;
; -1.792 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[1] ; clk          ; clk         ; 1.000        ; 0.232      ; 3.019      ;
; -1.786 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.234      ; 3.015      ;
; -1.781 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.724      ;
; -1.773 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.234      ; 3.002      ;
; -1.766 ; floating_point_adder:fpa|pos[2]        ; floating_point_adder:fpa|resultfrac[3] ; clk          ; clk         ; 1.000        ; 0.232      ; 2.993      ;
; -1.764 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.232      ; 2.991      ;
; -1.762 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.232      ; 2.989      ;
; -1.759 ; floating_point_adder:fpa|resultreg[33] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.702      ;
; -1.750 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[3] ; clk          ; clk         ; 1.000        ; 0.232      ; 2.977      ;
; -1.742 ; floating_point_adder:fpa|pos[2]        ; floating_point_adder:fpa|resultfrac[1] ; clk          ; clk         ; 1.000        ; 0.232      ; 2.969      ;
; -1.741 ; floating_point_adder:fpa|resultreg[37] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.684      ;
; -1.730 ; floating_point_adder:fpa|pos[2]        ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.232      ; 2.957      ;
; -1.729 ; floating_point_adder:fpa|resultreg[33] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.672      ;
; -1.726 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[1] ; clk          ; clk         ; 1.000        ; 0.232      ; 2.953      ;
; -1.722 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[5] ; clk          ; clk         ; 1.000        ; 0.234      ; 2.951      ;
; -1.712 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[5] ; clk          ; clk         ; 1.000        ; 0.234      ; 2.941      ;
; -1.706 ; floating_point_adder:fpa|resultreg[29] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.649      ;
; -1.694 ; floating_point_adder:fpa|resultreg[34] ; floating_point_adder:fpa|resultfrac[3] ; clk          ; clk         ; 1.000        ; 0.235      ; 2.924      ;
; -1.681 ; floating_point_adder:fpa|resultreg[29] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.049     ; 2.627      ;
; -1.679 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[0] ; clk          ; clk         ; 1.000        ; 0.232      ; 2.906      ;
; -1.677 ; floating_point_adder:fpa|resultreg[37] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.620      ;
; -1.670 ; floating_point_adder:fpa|resultreg[39] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.049     ; 2.616      ;
; -1.670 ; floating_point_adder:fpa|resultreg[34] ; floating_point_adder:fpa|resultfrac[1] ; clk          ; clk         ; 1.000        ; 0.235      ; 2.900      ;
; -1.666 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[0] ; clk          ; clk         ; 1.000        ; 0.232      ; 2.893      ;
; -1.658 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.234      ; 2.887      ;
; -1.657 ; floating_point_adder:fpa|resultreg[27] ; floating_point_adder:fpa|resultfrac[0] ; clk          ; clk         ; 1.000        ; 0.230      ; 2.882      ;
; -1.655 ; floating_point_adder:fpa|resultreg[38] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.598      ;
; -1.655 ; floating_point_adder:fpa|resultreg[31] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.598      ;
; -1.655 ; floating_point_adder:fpa|resultreg[34] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.049     ; 2.601      ;
; -1.654 ; floating_point_adder:fpa|resultreg[31] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.597      ;
; -1.654 ; floating_point_adder:fpa|resultreg[39] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.597      ;
; -1.653 ; floating_point_adder:fpa|resultreg[41] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.596      ;
; -1.639 ; floating_point_adder:fpa|resultreg[41] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.049     ; 2.585      ;
; -1.639 ; floating_point_adder:fpa|resultreg[27] ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.232      ; 2.866      ;
; -1.639 ; floating_point_adder:fpa|resultreg[34] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.582      ;
; -1.639 ; floating_point_adder:fpa|resultreg[29] ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.237      ; 2.871      ;
; -1.634 ; floating_point_adder:fpa|resultreg[31] ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.237      ; 2.866      ;
; -1.624 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.234      ; 2.853      ;
; -1.623 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|pos[5]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.566      ;
; -1.623 ; floating_point_adder:fpa|resultreg[27] ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.232      ; 2.850      ;
; -1.621 ; floating_point_adder:fpa|pos[2]        ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.234      ; 2.850      ;
; -1.618 ; floating_point_adder:fpa|resultreg[31] ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.237      ; 2.850      ;
; -1.614 ; floating_point_adder:fpa|resultreg[23] ; floating_point_adder:fpa|resultfrac[5] ; clk          ; clk         ; 1.000        ; 0.232      ; 2.841      ;
; -1.608 ; floating_point_adder:fpa|pos[2]        ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.234      ; 2.837      ;
; -1.595 ; floating_point_adder:fpa|pos[2]        ; floating_point_adder:fpa|resultfrac[0] ; clk          ; clk         ; 1.000        ; 0.232      ; 2.822      ;
; -1.591 ; floating_point_adder:fpa|resultreg[38] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.534      ;
; -1.585 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.232      ; 2.812      ;
; -1.573 ; floating_point_adder:fpa|resultreg[33] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.049     ; 2.519      ;
; -1.570 ; floating_point_adder:fpa|resultreg[30] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.513      ;
; -1.569 ; floating_point_adder:fpa|resultreg[30] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.512      ;
; -1.566 ; floating_point_adder:fpa|resultreg[25] ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.232      ; 2.793      ;
; -1.562 ; floating_point_adder:fpa|resultreg[29] ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.235      ; 2.792      ;
; -1.559 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|resultfrac[5] ; clk          ; clk         ; 1.000        ; 0.237      ; 2.791      ;
; -1.557 ; floating_point_adder:fpa|resultreg[33] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.500      ;
; -1.557 ; floating_point_adder:fpa|resultreg[21] ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.230      ; 2.782      ;
; -1.543 ; floating_point_adder:fpa|resultreg[23] ; floating_point_adder:fpa|resultfrac[0] ; clk          ; clk         ; 1.000        ; 0.230      ; 2.768      ;
; -1.539 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[8] ; clk          ; clk         ; 1.000        ; 0.234      ; 2.768      ;
; -1.525 ; floating_point_adder:fpa|resultreg[23] ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.232      ; 2.752      ;
; -1.521 ; floating_point_adder:fpa|resultreg[37] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.049     ; 2.467      ;
; -1.516 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[8] ; clk          ; clk         ; 1.000        ; 0.234      ; 2.745      ;
; -1.509 ; floating_point_adder:fpa|resultreg[23] ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.232      ; 2.736      ;
; -1.507 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[4] ; clk          ; clk         ; 1.000        ; 0.234      ; 2.736      ;
; -1.506 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.237      ; 2.738      ;
; -1.505 ; floating_point_adder:fpa|resultreg[37] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.448      ;
; -1.501 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[0] ; clk          ; clk         ; 1.000        ; 0.232      ; 2.728      ;
; -1.497 ; floating_point_adder:fpa|state.SHIFT   ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.058     ; 2.434      ;
; -1.497 ; floating_point_adder:fpa|state.SHIFT   ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.058     ; 2.434      ;
; -1.497 ; floating_point_adder:fpa|state.SHIFT   ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.058     ; 2.434      ;
; -1.497 ; floating_point_adder:fpa|state.SHIFT   ; floating_point_adder:fpa|pos[5]        ; clk          ; clk         ; 1.000        ; -0.058     ; 2.434      ;
; -1.496 ; floating_point_adder:fpa|resultreg[39] ; floating_point_adder:fpa|pos[5]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.439      ;
; -1.495 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[3] ; clk          ; clk         ; 1.000        ; 0.232      ; 2.722      ;
; -1.494 ; floating_point_adder:fpa|resultreg[31] ; floating_point_adder:fpa|resultfrac[0] ; clk          ; clk         ; 1.000        ; 0.235      ; 2.724      ;
; -1.490 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.237      ; 2.722      ;
; -1.489 ; floating_point_adder:fpa|resultreg[25] ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.230      ; 2.714      ;
; -1.486 ; floating_point_adder:fpa|resultreg[31] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.429      ;
; -1.485 ; floating_point_adder:fpa|resultreg[39] ; floating_point_adder:fpa|resultfrac[5] ; clk          ; clk         ; 1.000        ; 0.237      ; 2.717      ;
; -1.481 ; floating_point_adder:fpa|resultreg[34] ; floating_point_adder:fpa|pos[5]        ; clk          ; clk         ; 1.000        ; -0.052     ; 2.424      ;
; -1.479 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[5] ; clk          ; clk         ; 1.000        ; 0.234      ; 2.708      ;
; -1.479 ; floating_point_adder:fpa|resultreg[37] ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.237      ; 2.711      ;
; -1.475 ; floating_point_adder:fpa|resultreg[38] ; floating_point_adder:fpa|resultfrac[3] ; clk          ; clk         ; 1.000        ; 0.235      ; 2.705      ;
; -1.471 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[1] ; clk          ; clk         ; 1.000        ; 0.232      ; 2.698      ;
; -1.464 ; floating_point_adder:fpa|pos[2]        ; floating_point_adder:fpa|resultfrac[5] ; clk          ; clk         ; 1.000        ; 0.234      ; 2.693      ;
; -1.459 ; floating_point_adder:fpa|resultreg[31] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.049     ; 2.405      ;
; -1.451 ; floating_point_adder:fpa|resultreg[38] ; floating_point_adder:fpa|resultfrac[1] ; clk          ; clk         ; 1.000        ; 0.235      ; 2.681      ;
; -1.449 ; floating_point_adder:fpa|resultreg[37] ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.235      ; 2.679      ;
; -1.445 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[4] ; clk          ; clk         ; 1.000        ; 0.234      ; 2.674      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; floating_point_adder:fpa|found          ; floating_point_adder:fpa|found          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; Done~reg0                               ; Done~reg0                               ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; correct~reg0                            ; correct~reg0                            ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; floating_point_adder:fpa|state.RDY      ; floating_point_adder:fpa|state.RDY      ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; floating_point_adder:fpa|bigreg[21]     ; floating_point_adder:fpa|bigreg[21]     ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; floating_point_adder:fpa|ready          ; floating_point_adder:fpa|ready          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; add                                     ; add                                     ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; state.DONE                              ; state.DONE                              ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; count[2]                                ; count[2]                                ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; count[1]                                ; count[1]                                ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; state.waiting                           ; state.waiting                           ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.321 ; expected_result[5]                      ; expected_result[5]                      ; clk          ; clk         ; 0.000        ; 0.054      ; 0.519      ;
; 0.345 ; state.issue                             ; count[2]                                ; clk          ; clk         ; 0.000        ; 0.054      ; 0.543      ;
; 0.347 ; floating_point_adder:fpa|state.WRITE    ; floating_point_adder:fpa|state.RSLT     ; clk          ; clk         ; 0.000        ; 0.055      ; 0.546      ;
; 0.352 ; floating_point_adder:fpa|state.SHIFT    ; floating_point_adder:fpa|pos[1]         ; clk          ; clk         ; 0.000        ; 0.354      ; 0.850      ;
; 0.354 ; state.issue                             ; state.waiting                           ; clk          ; clk         ; 0.000        ; 0.054      ; 0.552      ;
; 0.356 ; add                                     ; floating_point_adder:fpa|ready          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.554      ;
; 0.358 ; floating_point_adder:fpa|smallreg[33]   ; floating_point_adder:fpa|smallreg[37]   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.556      ;
; 0.358 ; state.DONE                              ; Done~reg0                               ; clk          ; clk         ; 0.000        ; 0.054      ; 0.556      ;
; 0.361 ; expected_result[5]                      ; count[1]                                ; clk          ; clk         ; 0.000        ; 0.054      ; 0.559      ;
; 0.365 ; add                                     ; floating_point_adder:fpa|state.RDY      ; clk          ; clk         ; 0.000        ; 0.054      ; 0.563      ;
; 0.450 ; floating_point_adder:fpa|smallreg[30]   ; floating_point_adder:fpa|smallreg[34]   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.648      ;
; 0.498 ; floating_point_adder:fpa|state.START    ; floating_point_adder:fpa|state.NEGPOS   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.696      ;
; 0.502 ; state.DONE                              ; add                                     ; clk          ; clk         ; 0.000        ; 0.054      ; 0.700      ;
; 0.506 ; count[1]                                ; count[2]                                ; clk          ; clk         ; 0.000        ; 0.054      ; 0.704      ;
; 0.508 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[33]   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.706      ;
; 0.513 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|bigreg[37]     ; clk          ; clk         ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; floating_point_adder:fpa|smallreg[26]   ; floating_point_adder:fpa|resultreg[26]  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[37]   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.712      ;
; 0.515 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|bigreg[29]     ; clk          ; clk         ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; floating_point_adder:fpa|smallreg[37]   ; floating_point_adder:fpa|smallreg[41]   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; floating_point_adder:fpa|bigreg[37]     ; floating_point_adder:fpa|bigreg[41]     ; clk          ; clk         ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; floating_point_adder:fpa|bigreg[29]     ; floating_point_adder:fpa|bigreg[33]     ; clk          ; clk         ; 0.000        ; 0.054      ; 0.714      ;
; 0.519 ; floating_point_adder:fpa|smallreg[34]   ; floating_point_adder:fpa|smallreg[38]   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.717      ;
; 0.519 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|bigreg[33]     ; clk          ; clk         ; 0.000        ; 0.054      ; 0.717      ;
; 0.521 ; floating_point_adder:fpa|smallreg[29]   ; floating_point_adder:fpa|smallreg[33]   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.719      ;
; 0.522 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[29]   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[30]   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[41]   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.720      ;
; 0.523 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|bigreg[41]     ; clk          ; clk         ; 0.000        ; 0.054      ; 0.721      ;
; 0.523 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[38]   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.721      ;
; 0.527 ; expected_result[5]                      ; count[2]                                ; clk          ; clk         ; 0.000        ; 0.054      ; 0.725      ;
; 0.528 ; floating_point_adder:fpa|bigreg[25]     ; floating_point_adder:fpa|resultreg[25]  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.727      ;
; 0.528 ; floating_point_adder:fpa|state.START    ; floating_point_adder:fpa|bigreg[21]     ; clk          ; clk         ; 0.000        ; 0.054      ; 0.726      ;
; 0.529 ; floating_point_adder:fpa|smallreg[25]   ; floating_point_adder:fpa|resultreg[25]  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.728      ;
; 0.531 ; floating_point_adder:fpa|state.RDY      ; floating_point_adder:fpa|ready          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.729      ;
; 0.542 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|state.OP       ; clk          ; clk         ; 0.000        ; 0.054      ; 0.740      ;
; 0.560 ; state.RDY                               ; state.issue                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.758      ;
; 0.595 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[34]   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.793      ;
; 0.635 ; floating_point_adder:fpa|bigreg[33]     ; floating_point_adder:fpa|bigreg[37]     ; clk          ; clk         ; 0.000        ; 0.054      ; 0.833      ;
; 0.643 ; floating_point_adder:fpa|resultshift[2] ; floating_point_adder:fpa|result[12]     ; clk          ; clk         ; 0.000        ; 0.055      ; 0.842      ;
; 0.652 ; floating_point_adder:fpa|state.SHIFT    ; floating_point_adder:fpa|pos[0]         ; clk          ; clk         ; 0.000        ; 0.055      ; 0.851      ;
; 0.653 ; floating_point_adder:fpa|resultshift[1] ; floating_point_adder:fpa|result[11]     ; clk          ; clk         ; 0.000        ; 0.055      ; 0.852      ;
; 0.659 ; floating_point_adder:fpa|resultshift[4] ; floating_point_adder:fpa|result[14]     ; clk          ; clk         ; 0.000        ; 0.055      ; 0.858      ;
; 0.665 ; floating_point_adder:fpa|smallreg[38]   ; floating_point_adder:fpa|resultreg[38]  ; clk          ; clk         ; 0.000        ; 0.052      ; 0.861      ;
; 0.683 ; floating_point_adder:fpa|smallreg[25]   ; floating_point_adder:fpa|smallreg[29]   ; clk          ; clk         ; 0.000        ; 0.052      ; 0.879      ;
; 0.689 ; floating_point_adder:fpa|bigreg[25]     ; floating_point_adder:fpa|bigreg[29]     ; clk          ; clk         ; 0.000        ; 0.052      ; 0.885      ;
; 0.690 ; floating_point_adder:fpa|smallreg[26]   ; floating_point_adder:fpa|smallreg[30]   ; clk          ; clk         ; 0.000        ; 0.052      ; 0.886      ;
; 0.694 ; state.RDY                               ; add                                     ; clk          ; clk         ; 0.000        ; 0.054      ; 0.892      ;
; 0.695 ; floating_point_adder:fpa|smallreg[41]   ; floating_point_adder:fpa|resultreg[41]  ; clk          ; clk         ; 0.000        ; 0.052      ; 0.891      ;
; 0.703 ; floating_point_adder:fpa|pos[0]         ; floating_point_adder:fpa|resultfrac[5]  ; clk          ; clk         ; 0.000        ; 0.352      ; 1.199      ;
; 0.709 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|bigreg[25]     ; clk          ; clk         ; 0.000        ; 0.057      ; 0.910      ;
; 0.709 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[25]   ; clk          ; clk         ; 0.000        ; 0.057      ; 0.910      ;
; 0.717 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[26]   ; clk          ; clk         ; 0.000        ; 0.057      ; 0.918      ;
; 0.724 ; floating_point_adder:fpa|pos[2]         ; floating_point_adder:fpa|resultshift[2] ; clk          ; clk         ; 0.000        ; 0.056      ; 0.924      ;
; 0.731 ; floating_point_adder:fpa|pos[0]         ; floating_point_adder:fpa|resultshift[0] ; clk          ; clk         ; 0.000        ; 0.053      ; 0.928      ;
; 0.735 ; floating_point_adder:fpa|ready          ; state.waiting                           ; clk          ; clk         ; 0.000        ; 0.054      ; 0.933      ;
; 0.749 ; floating_point_adder:fpa|smallreg[22]   ; floating_point_adder:fpa|smallreg[26]   ; clk          ; clk         ; 0.000        ; 0.058      ; 0.951      ;
; 0.750 ; floating_point_adder:fpa|state.RDY      ; floating_point_adder:fpa|state.START    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.944      ;
; 0.750 ; floating_point_adder:fpa|resultfrac[6]  ; floating_point_adder:fpa|result[6]      ; clk          ; clk         ; 0.000        ; -0.233     ; 0.661      ;
; 0.757 ; floating_point_adder:fpa|smallreg[26]   ; floating_point_adder:fpa|resultreg[27]  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.956      ;
; 0.760 ; floating_point_adder:fpa|found          ; floating_point_adder:fpa|pos[1]         ; clk          ; clk         ; 0.000        ; 0.354      ; 1.258      ;
; 0.762 ; floating_point_adder:fpa|state.START    ; floating_point_adder:fpa|smallreg[21]   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.960      ;
; 0.764 ; floating_point_adder:fpa|state.START    ; floating_point_adder:fpa|smallreg[22]   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.962      ;
; 0.764 ; floating_point_adder:fpa|smallreg[25]   ; floating_point_adder:fpa|resultreg[26]  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.963      ;
; 0.766 ; floating_point_adder:fpa|bigreg[21]     ; floating_point_adder:fpa|bigreg[25]     ; clk          ; clk         ; 0.000        ; 0.057      ; 0.967      ;
; 0.767 ; floating_point_adder:fpa|bigreg[25]     ; floating_point_adder:fpa|resultreg[26]  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.966      ;
; 0.768 ; floating_point_adder:fpa|resultfrac[4]  ; floating_point_adder:fpa|result[4]      ; clk          ; clk         ; 0.000        ; -0.233     ; 0.679      ;
; 0.770 ; floating_point_adder:fpa|resultfrac[9]  ; floating_point_adder:fpa|result[9]      ; clk          ; clk         ; 0.000        ; -0.233     ; 0.681      ;
; 0.771 ; floating_point_adder:fpa|smallreg[25]   ; floating_point_adder:fpa|resultreg[27]  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.970      ;
; 0.774 ; floating_point_adder:fpa|resultshift[3] ; floating_point_adder:fpa|result[13]     ; clk          ; clk         ; 0.000        ; 0.055      ; 0.973      ;
; 0.774 ; floating_point_adder:fpa|bigreg[25]     ; floating_point_adder:fpa|resultreg[27]  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.973      ;
; 0.786 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|bigreg[21]     ; clk          ; clk         ; 0.000        ; 0.054      ; 0.984      ;
; 0.788 ; floating_point_adder:fpa|pos[3]         ; floating_point_adder:fpa|resultfrac[0]  ; clk          ; clk         ; 0.000        ; 0.354      ; 1.286      ;
; 0.792 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[21]   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.990      ;
; 0.792 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[22]   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.990      ;
; 0.793 ; floating_point_adder:fpa|resultshift[0] ; floating_point_adder:fpa|result[10]     ; clk          ; clk         ; 0.000        ; 0.055      ; 0.992      ;
; 0.795 ; floating_point_adder:fpa|smallreg[21]   ; floating_point_adder:fpa|smallreg[25]   ; clk          ; clk         ; 0.000        ; 0.058      ; 0.997      ;
; 0.802 ; floating_point_adder:fpa|bigreg[41]     ; floating_point_adder:fpa|resultreg[41]  ; clk          ; clk         ; 0.000        ; 0.052      ; 0.998      ;
; 0.802 ; add                                     ; floating_point_adder:fpa|state.START    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.996      ;
; 0.803 ; floating_point_adder:fpa|state.OP       ; floating_point_adder:fpa|state.SHIFT    ; clk          ; clk         ; 0.000        ; 0.058      ; 1.005      ;
; 0.809 ; expected_result[5]                      ; correct~reg0                            ; clk          ; clk         ; 0.000        ; 0.054      ; 1.007      ;
; 0.810 ; expected_result[5]                      ; state.DONE                              ; clk          ; clk         ; 0.000        ; 0.054      ; 1.008      ;
; 0.813 ; floating_point_adder:fpa|smallreg[22]   ; floating_point_adder:fpa|resultreg[22]  ; clk          ; clk         ; 0.000        ; 0.058      ; 1.015      ;
; 0.838 ; floating_point_adder:fpa|state.WRITE    ; floating_point_adder:fpa|resultshift[0] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.037      ;
; 0.838 ; floating_point_adder:fpa|state.WRITE    ; floating_point_adder:fpa|resultshift[2] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.037      ;
; 0.838 ; floating_point_adder:fpa|state.WRITE    ; floating_point_adder:fpa|resultshift[4] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.037      ;
; 0.838 ; floating_point_adder:fpa|state.WRITE    ; floating_point_adder:fpa|resultshift[3] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.037      ;
; 0.838 ; floating_point_adder:fpa|state.WRITE    ; floating_point_adder:fpa|resultshift[1] ; clk          ; clk         ; 0.000        ; 0.055      ; 1.037      ;
; 0.845 ; state.issue                             ; expected_result[5]                      ; clk          ; clk         ; 0.000        ; 0.054      ; 1.043      ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.876 ; -16.432           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.187 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -96.145                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                              ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.876 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.829      ;
; -0.858 ; floating_point_adder:fpa|resultreg[29] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.811      ;
; -0.825 ; floating_point_adder:fpa|resultreg[29] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.778      ;
; -0.823 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.776      ;
; -0.814 ; floating_point_adder:fpa|resultreg[39] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.767      ;
; -0.791 ; floating_point_adder:fpa|resultreg[34] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.744      ;
; -0.783 ; floating_point_adder:fpa|resultreg[41] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.736      ;
; -0.770 ; floating_point_adder:fpa|resultreg[41] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.723      ;
; -0.762 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.890      ;
; -0.762 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[3] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.888      ;
; -0.752 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[1] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.878      ;
; -0.752 ; floating_point_adder:fpa|resultreg[39] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.705      ;
; -0.748 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.876      ;
; -0.745 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.873      ;
; -0.743 ; floating_point_adder:fpa|resultreg[29] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.696      ;
; -0.742 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.870      ;
; -0.741 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.694      ;
; -0.739 ; floating_point_adder:fpa|resultreg[33] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.692      ;
; -0.726 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[5] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.854      ;
; -0.725 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[5] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.853      ;
; -0.723 ; floating_point_adder:fpa|resultreg[29] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.031     ; 1.679      ;
; -0.721 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.031     ; 1.677      ;
; -0.720 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.846      ;
; -0.717 ; floating_point_adder:fpa|resultreg[34] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.670      ;
; -0.707 ; floating_point_adder:fpa|resultreg[31] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.660      ;
; -0.703 ; floating_point_adder:fpa|resultreg[37] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.656      ;
; -0.701 ; floating_point_adder:fpa|resultreg[34] ; floating_point_adder:fpa|resultfrac[3] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.829      ;
; -0.701 ; floating_point_adder:fpa|resultreg[41] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.654      ;
; -0.699 ; floating_point_adder:fpa|resultreg[23] ; floating_point_adder:fpa|resultfrac[5] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.825      ;
; -0.691 ; floating_point_adder:fpa|resultreg[34] ; floating_point_adder:fpa|resultfrac[1] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.819      ;
; -0.685 ; floating_point_adder:fpa|pos[2]        ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.811      ;
; -0.682 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.810      ;
; -0.681 ; floating_point_adder:fpa|resultreg[41] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.031     ; 1.637      ;
; -0.675 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[0] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.801      ;
; -0.674 ; floating_point_adder:fpa|resultreg[31] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.627      ;
; -0.674 ; floating_point_adder:fpa|resultreg[33] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.627      ;
; -0.673 ; floating_point_adder:fpa|resultreg[27] ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.799      ;
; -0.673 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.799      ;
; -0.671 ; floating_point_adder:fpa|resultreg[29] ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.143      ; 1.801      ;
; -0.670 ; floating_point_adder:fpa|resultreg[31] ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.143      ; 1.800      ;
; -0.670 ; floating_point_adder:fpa|resultreg[39] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.623      ;
; -0.667 ; floating_point_adder:fpa|resultreg[30] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.620      ;
; -0.663 ; floating_point_adder:fpa|pos[2]        ; floating_point_adder:fpa|resultfrac[3] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.789      ;
; -0.662 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[3] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.788      ;
; -0.656 ; floating_point_adder:fpa|resultreg[38] ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.609      ;
; -0.656 ; floating_point_adder:fpa|resultreg[27] ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.782      ;
; -0.654 ; floating_point_adder:fpa|pos[2]        ; floating_point_adder:fpa|resultfrac[1] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.780      ;
; -0.654 ; floating_point_adder:fpa|resultreg[27] ; floating_point_adder:fpa|resultfrac[0] ; clk          ; clk         ; 1.000        ; 0.137      ; 1.778      ;
; -0.653 ; floating_point_adder:fpa|resultreg[31] ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.143      ; 1.783      ;
; -0.652 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[1] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.778      ;
; -0.650 ; floating_point_adder:fpa|resultreg[39] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.031     ; 1.606      ;
; -0.647 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|resultfrac[5] ; clk          ; clk         ; 1.000        ; 0.143      ; 1.777      ;
; -0.644 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|pos[5]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.597      ;
; -0.644 ; floating_point_adder:fpa|resultreg[25] ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.770      ;
; -0.641 ; floating_point_adder:fpa|resultreg[37] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.594      ;
; -0.640 ; floating_point_adder:fpa|pos[2]        ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.768      ;
; -0.635 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.763      ;
; -0.635 ; floating_point_adder:fpa|resultreg[34] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.588      ;
; -0.634 ; floating_point_adder:fpa|resultreg[30] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.587      ;
; -0.624 ; floating_point_adder:fpa|resultreg[21] ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.137      ; 1.748      ;
; -0.623 ; floating_point_adder:fpa|pos[2]        ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.751      ;
; -0.615 ; floating_point_adder:fpa|resultreg[34] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.031     ; 1.571      ;
; -0.610 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.736      ;
; -0.610 ; floating_point_adder:fpa|resultreg[23] ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.736      ;
; -0.603 ; floating_point_adder:fpa|resultreg[29] ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.731      ;
; -0.602 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[0] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.728      ;
; -0.600 ; floating_point_adder:fpa|pos[2]        ; floating_point_adder:fpa|resultfrac[0] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.726      ;
; -0.595 ; floating_point_adder:fpa|state.SHIFT   ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.039     ; 1.543      ;
; -0.595 ; floating_point_adder:fpa|state.SHIFT   ; floating_point_adder:fpa|pos[2]        ; clk          ; clk         ; 1.000        ; -0.039     ; 1.543      ;
; -0.595 ; floating_point_adder:fpa|state.SHIFT   ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.039     ; 1.543      ;
; -0.595 ; floating_point_adder:fpa|state.SHIFT   ; floating_point_adder:fpa|pos[5]        ; clk          ; clk         ; 1.000        ; -0.039     ; 1.543      ;
; -0.594 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[8] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.722      ;
; -0.594 ; floating_point_adder:fpa|resultreg[38] ; floating_point_adder:fpa|pos[4]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.547      ;
; -0.593 ; floating_point_adder:fpa|resultreg[39] ; floating_point_adder:fpa|resultfrac[5] ; clk          ; clk         ; 1.000        ; 0.143      ; 1.723      ;
; -0.593 ; floating_point_adder:fpa|resultreg[23] ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.719      ;
; -0.592 ; floating_point_adder:fpa|resultreg[31] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.545      ;
; -0.592 ; floating_point_adder:fpa|resultreg[33] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.545      ;
; -0.591 ; floating_point_adder:fpa|resultreg[23] ; floating_point_adder:fpa|resultfrac[0] ; clk          ; clk         ; 1.000        ; 0.137      ; 1.715      ;
; -0.583 ; floating_point_adder:fpa|resultreg[31] ; floating_point_adder:fpa|resultfrac[0] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.711      ;
; -0.583 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[8] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.711      ;
; -0.581 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.143      ; 1.711      ;
; -0.580 ; floating_point_adder:fpa|resultreg[41] ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.708      ;
; -0.578 ; floating_point_adder:fpa|pos[2]        ; floating_point_adder:fpa|resultfrac[5] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.706      ;
; -0.576 ; floating_point_adder:fpa|resultreg[25] ; floating_point_adder:fpa|resultfrac[2] ; clk          ; clk         ; 1.000        ; 0.137      ; 1.700      ;
; -0.572 ; floating_point_adder:fpa|resultreg[31] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.031     ; 1.528      ;
; -0.572 ; floating_point_adder:fpa|resultreg[33] ; floating_point_adder:fpa|found         ; clk          ; clk         ; 1.000        ; -0.031     ; 1.528      ;
; -0.571 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[5] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.699      ;
; -0.571 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[3] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.697      ;
; -0.565 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[0] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.691      ;
; -0.564 ; floating_point_adder:fpa|resultreg[35] ; floating_point_adder:fpa|resultfrac[9] ; clk          ; clk         ; 1.000        ; 0.143      ; 1.694      ;
; -0.561 ; floating_point_adder:fpa|resultreg[38] ; floating_point_adder:fpa|resultfrac[3] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.689      ;
; -0.561 ; floating_point_adder:fpa|pos[3]        ; floating_point_adder:fpa|resultfrac[1] ; clk          ; clk         ; 1.000        ; 0.139      ; 1.687      ;
; -0.559 ; floating_point_adder:fpa|resultreg[37] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.512      ;
; -0.559 ; floating_point_adder:fpa|resultreg[34] ; floating_point_adder:fpa|pos[5]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.512      ;
; -0.555 ; floating_point_adder:fpa|resultreg[37] ; floating_point_adder:fpa|resultfrac[7] ; clk          ; clk         ; 1.000        ; 0.143      ; 1.685      ;
; -0.553 ; floating_point_adder:fpa|pos[5]        ; floating_point_adder:fpa|resultfrac[4] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.681      ;
; -0.552 ; floating_point_adder:fpa|resultreg[30] ; floating_point_adder:fpa|pos[3]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.505      ;
; -0.552 ; floating_point_adder:fpa|pos[4]        ; floating_point_adder:fpa|resultfrac[4] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.680      ;
; -0.551 ; floating_point_adder:fpa|resultreg[38] ; floating_point_adder:fpa|resultfrac[1] ; clk          ; clk         ; 1.000        ; 0.141      ; 1.679      ;
; -0.541 ; floating_point_adder:fpa|resultreg[39] ; floating_point_adder:fpa|pos[5]        ; clk          ; clk         ; 1.000        ; -0.034     ; 1.494      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; Done~reg0                               ; Done~reg0                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; correct~reg0                            ; correct~reg0                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; floating_point_adder:fpa|state.RDY      ; floating_point_adder:fpa|state.RDY      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; floating_point_adder:fpa|found          ; floating_point_adder:fpa|found          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; floating_point_adder:fpa|bigreg[21]     ; floating_point_adder:fpa|bigreg[21]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; floating_point_adder:fpa|ready          ; floating_point_adder:fpa|ready          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; add                                     ; add                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state.DONE                              ; state.DONE                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; count[2]                                ; count[2]                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; count[1]                                ; count[1]                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state.waiting                           ; state.waiting                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; expected_result[5]                      ; expected_result[5]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; floating_point_adder:fpa|state.SHIFT    ; floating_point_adder:fpa|pos[1]         ; clk          ; clk         ; 0.000        ; 0.219      ; 0.500      ;
; 0.199 ; floating_point_adder:fpa|state.WRITE    ; floating_point_adder:fpa|state.RSLT     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.319      ;
; 0.202 ; state.issue                             ; count[2]                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; state.issue                             ; state.waiting                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.323      ;
; 0.205 ; floating_point_adder:fpa|smallreg[33]   ; floating_point_adder:fpa|smallreg[37]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; state.DONE                              ; Done~reg0                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.326      ;
; 0.210 ; add                                     ; floating_point_adder:fpa|state.RDY      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.330      ;
; 0.214 ; expected_result[5]                      ; count[1]                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.334      ;
; 0.214 ; add                                     ; floating_point_adder:fpa|ready          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.334      ;
; 0.265 ; floating_point_adder:fpa|smallreg[30]   ; floating_point_adder:fpa|smallreg[34]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.385      ;
; 0.289 ; state.DONE                              ; add                                     ; clk          ; clk         ; 0.000        ; 0.035      ; 0.408      ;
; 0.291 ; floating_point_adder:fpa|state.START    ; floating_point_adder:fpa|state.NEGPOS   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.411      ;
; 0.302 ; count[1]                                ; count[2]                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.422      ;
; 0.306 ; floating_point_adder:fpa|smallreg[26]   ; floating_point_adder:fpa|resultreg[26]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; floating_point_adder:fpa|smallreg[37]   ; floating_point_adder:fpa|smallreg[41]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; floating_point_adder:fpa|bigreg[37]     ; floating_point_adder:fpa|bigreg[41]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; floating_point_adder:fpa|bigreg[29]     ; floating_point_adder:fpa|bigreg[33]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; floating_point_adder:fpa|smallreg[34]   ; floating_point_adder:fpa|smallreg[38]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; floating_point_adder:fpa|smallreg[29]   ; floating_point_adder:fpa|smallreg[33]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.312 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[33]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|bigreg[29]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; floating_point_adder:fpa|smallreg[25]   ; floating_point_adder:fpa|resultreg[25]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; expected_result[5]                      ; count[2]                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; floating_point_adder:fpa|bigreg[25]     ; floating_point_adder:fpa|resultreg[25]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; floating_point_adder:fpa|state.START    ; floating_point_adder:fpa|bigreg[21]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[37]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|bigreg[37]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; floating_point_adder:fpa|state.RDY      ; floating_point_adder:fpa|ready          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|bigreg[33]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.438      ;
; 0.321 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[41]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|bigreg[41]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[29]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.443      ;
; 0.323 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[30]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; state.RDY                               ; state.issue                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.444      ;
; 0.324 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[38]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.444      ;
; 0.325 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|state.OP       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.445      ;
; 0.361 ; floating_point_adder:fpa|resultshift[2] ; floating_point_adder:fpa|result[12]     ; clk          ; clk         ; 0.000        ; 0.038      ; 0.483      ;
; 0.367 ; floating_point_adder:fpa|resultshift[1] ; floating_point_adder:fpa|result[11]     ; clk          ; clk         ; 0.000        ; 0.038      ; 0.489      ;
; 0.367 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[34]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.487      ;
; 0.367 ; floating_point_adder:fpa|bigreg[33]     ; floating_point_adder:fpa|bigreg[37]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.487      ;
; 0.368 ; floating_point_adder:fpa|resultshift[4] ; floating_point_adder:fpa|result[14]     ; clk          ; clk         ; 0.000        ; 0.038      ; 0.490      ;
; 0.382 ; floating_point_adder:fpa|state.SHIFT    ; floating_point_adder:fpa|pos[0]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.502      ;
; 0.386 ; floating_point_adder:fpa|smallreg[38]   ; floating_point_adder:fpa|resultreg[38]  ; clk          ; clk         ; 0.000        ; 0.034      ; 0.504      ;
; 0.386 ; floating_point_adder:fpa|smallreg[26]   ; floating_point_adder:fpa|smallreg[30]   ; clk          ; clk         ; 0.000        ; 0.034      ; 0.504      ;
; 0.387 ; floating_point_adder:fpa|smallreg[25]   ; floating_point_adder:fpa|smallreg[29]   ; clk          ; clk         ; 0.000        ; 0.034      ; 0.505      ;
; 0.391 ; floating_point_adder:fpa|bigreg[25]     ; floating_point_adder:fpa|bigreg[29]     ; clk          ; clk         ; 0.000        ; 0.034      ; 0.509      ;
; 0.401 ; floating_point_adder:fpa|pos[0]         ; floating_point_adder:fpa|resultfrac[5]  ; clk          ; clk         ; 0.000        ; 0.217      ; 0.702      ;
; 0.402 ; floating_point_adder:fpa|smallreg[41]   ; floating_point_adder:fpa|resultreg[41]  ; clk          ; clk         ; 0.000        ; 0.034      ; 0.520      ;
; 0.404 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[26]   ; clk          ; clk         ; 0.000        ; 0.038      ; 0.526      ;
; 0.404 ; state.RDY                               ; add                                     ; clk          ; clk         ; 0.000        ; 0.035      ; 0.523      ;
; 0.409 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|bigreg[25]     ; clk          ; clk         ; 0.000        ; 0.038      ; 0.531      ;
; 0.409 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[25]   ; clk          ; clk         ; 0.000        ; 0.038      ; 0.531      ;
; 0.418 ; floating_point_adder:fpa|pos[2]         ; floating_point_adder:fpa|resultshift[2] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.539      ;
; 0.420 ; floating_point_adder:fpa|pos[0]         ; floating_point_adder:fpa|resultshift[0] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.538      ;
; 0.422 ; floating_point_adder:fpa|ready          ; state.waiting                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.543      ;
; 0.429 ; floating_point_adder:fpa|state.RDY      ; floating_point_adder:fpa|state.START    ; clk          ; clk         ; 0.000        ; 0.033      ; 0.546      ;
; 0.429 ; floating_point_adder:fpa|smallreg[22]   ; floating_point_adder:fpa|smallreg[26]   ; clk          ; clk         ; 0.000        ; 0.038      ; 0.551      ;
; 0.431 ; floating_point_adder:fpa|resultfrac[6]  ; floating_point_adder:fpa|result[6]      ; clk          ; clk         ; 0.000        ; -0.138     ; 0.377      ;
; 0.432 ; floating_point_adder:fpa|state.START    ; floating_point_adder:fpa|smallreg[21]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.552      ;
; 0.432 ; floating_point_adder:fpa|resultshift[3] ; floating_point_adder:fpa|result[13]     ; clk          ; clk         ; 0.000        ; 0.038      ; 0.554      ;
; 0.433 ; floating_point_adder:fpa|state.START    ; floating_point_adder:fpa|smallreg[22]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.553      ;
; 0.435 ; floating_point_adder:fpa|bigreg[21]     ; floating_point_adder:fpa|bigreg[25]     ; clk          ; clk         ; 0.000        ; 0.038      ; 0.557      ;
; 0.439 ; floating_point_adder:fpa|resultshift[0] ; floating_point_adder:fpa|result[10]     ; clk          ; clk         ; 0.000        ; 0.038      ; 0.561      ;
; 0.440 ; floating_point_adder:fpa|pos[3]         ; floating_point_adder:fpa|resultfrac[0]  ; clk          ; clk         ; 0.000        ; 0.218      ; 0.742      ;
; 0.442 ; floating_point_adder:fpa|resultfrac[4]  ; floating_point_adder:fpa|result[4]      ; clk          ; clk         ; 0.000        ; -0.138     ; 0.388      ;
; 0.443 ; floating_point_adder:fpa|resultfrac[9]  ; floating_point_adder:fpa|result[9]      ; clk          ; clk         ; 0.000        ; -0.138     ; 0.389      ;
; 0.447 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[21]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|smallreg[22]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.567      ;
; 0.453 ; floating_point_adder:fpa|smallreg[21]   ; floating_point_adder:fpa|smallreg[25]   ; clk          ; clk         ; 0.000        ; 0.038      ; 0.575      ;
; 0.453 ; floating_point_adder:fpa|state.OP       ; floating_point_adder:fpa|state.SHIFT    ; clk          ; clk         ; 0.000        ; 0.039      ; 0.576      ;
; 0.455 ; floating_point_adder:fpa|smallreg[26]   ; floating_point_adder:fpa|resultreg[27]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.459 ; add                                     ; floating_point_adder:fpa|state.START    ; clk          ; clk         ; 0.000        ; 0.033      ; 0.576      ;
; 0.466 ; floating_point_adder:fpa|smallreg[25]   ; floating_point_adder:fpa|resultreg[26]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; floating_point_adder:fpa|bigreg[25]     ; floating_point_adder:fpa|resultreg[26]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; floating_point_adder:fpa|found          ; floating_point_adder:fpa|pos[1]         ; clk          ; clk         ; 0.000        ; 0.219      ; 0.771      ;
; 0.469 ; floating_point_adder:fpa|smallreg[22]   ; floating_point_adder:fpa|resultreg[22]  ; clk          ; clk         ; 0.000        ; 0.038      ; 0.591      ;
; 0.469 ; floating_point_adder:fpa|smallreg[25]   ; floating_point_adder:fpa|resultreg[27]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; floating_point_adder:fpa|bigreg[25]     ; floating_point_adder:fpa|resultreg[27]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.590      ;
; 0.474 ; floating_point_adder:fpa|bigreg[41]     ; floating_point_adder:fpa|resultreg[41]  ; clk          ; clk         ; 0.000        ; 0.034      ; 0.592      ;
; 0.476 ; expected_result[5]                      ; correct~reg0                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.596      ;
; 0.477 ; floating_point_adder:fpa|state.NEGPOS   ; floating_point_adder:fpa|bigreg[21]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.597      ;
; 0.478 ; expected_result[5]                      ; state.DONE                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.598      ;
; 0.491 ; floating_point_adder:fpa|bigreg[21]     ; floating_point_adder:fpa|resultreg[21]  ; clk          ; clk         ; 0.000        ; 0.038      ; 0.613      ;
; 0.494 ; floating_point_adder:fpa|resultfrac[7]  ; floating_point_adder:fpa|result[7]      ; clk          ; clk         ; 0.000        ; -0.138     ; 0.440      ;
; 0.500 ; floating_point_adder:fpa|pos[4]         ; floating_point_adder:fpa|resultfrac[9]  ; clk          ; clk         ; 0.000        ; 0.220      ; 0.804      ;
; 0.500 ; floating_point_adder:fpa|state.WRITE    ; floating_point_adder:fpa|resultshift[0] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.620      ;
; 0.500 ; floating_point_adder:fpa|state.WRITE    ; floating_point_adder:fpa|resultshift[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.620      ;
; 0.500 ; floating_point_adder:fpa|state.WRITE    ; floating_point_adder:fpa|resultshift[4] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.620      ;
+-------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.279  ; 0.187 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -2.279  ; 0.187 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -82.532 ; 0.0   ; 0.0      ; 0.0     ; -96.145             ;
;  clk             ; -82.532 ; 0.000 ; N/A      ; N/A     ; -96.145             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; correct       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Done          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; correct       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; correct       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; correct       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1112     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1112     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Done        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; correct     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Done        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; correct     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jul 19 15:36:03 2021
Info: Command: quartus_sta floating_point_adder -c floating_point_adder
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'floating_point_adder.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.279
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.279             -82.532 clk 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -91.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.983
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.983             -65.735 clk 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -91.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.876
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.876             -16.432 clk 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -96.145 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4822 megabytes
    Info: Processing ended: Mon Jul 19 15:36:06 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


