{
    "code": "module TopModule (\n    input logic clk,\n    input logic reset,\n    input logic [31:0] in,\n    output logic [31:0] out\n);\n    logic [31:0] last_in;\n    logic [31:0] out_reg;\n\n    always @(posedge clk) begin\n        if (reset) begin\n            out_reg <= 32'b0;\n        end else begin\n            out_reg <= (last_in & ~in) | out_reg;\n        end\n        last_in <= in;\n    end\n\n    assign out = out_reg;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}