## What Am I Looking At?
This is a Verilog implementation of [The RISC-V RV32I](https://riscv.org/wp-content/uploads/2019/12/riscv-spec-20191213.pdf#chapter2) ISA. This processor can be simulated inside of Modelsim, or compiled and flashed to an FPGA. 

[lowRISC Verilog Style Guide](https://github.com/lowRISC/style-guides/blob/master/VerilogCodingStyle.md)

[RISC-V Architecture Test Suite](https://github.com/riscv-non-isa/riscv-arch-test)

## Technical Skills Presented
* look at resume babm

## Soft Skills Presented
* worked alone
* taught other groups
* learned different testing methidologies
* spent more hours on this project than anything else.
* discovered I love this.

## Digging Into the Details and Code
Want to really take a look yourself?
