
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 509.562 ; gain = 216.371
Command: read_checkpoint -auto_incremental -incremental C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/utils_1/imports/synth_1/uart_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/utils_1/imports/synth_1/uart_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24652
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1350.715 ; gain = 440.332
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'image_done' is not allowed [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/top.v:36]
INFO: [Synth 8-11241] undeclared symbol 'TxD', assumed default net type 'wire' [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/top.v:69]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'image_scheduler' [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/image_bram.v:23]
INFO: [Synth 8-6157] synthesizing module 'image_processing' [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/grayscale.v:23]
INFO: [Synth 8-6155] done synthesizing module 'image_processing' (0#1) [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/grayscale.v:23]
INFO: [Synth 8-6157] synthesizing module 'bram_image' [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.runs/synth_1/.Xil/Vivado-24852-DESKTOP-H7C6RT8/realtime/bram_image_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_image' (0#1) [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.runs/synth_1/.Xil/Vivado-24852-DESKTOP-H7C6RT8/realtime/bram_image_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image_scheduler' (0#1) [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/image_bram.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_receive' [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/uart_receive.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/uart_receive.v:139]
INFO: [Synth 8-6155] done synthesizing module 'uart_receive' (0#1) [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/uart_receive.v:24]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/uart_transmit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/uart_transmit.v:65]
WARNING: [Synth 8-6090] variable 'nextstate' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/uart_transmit.v:106]
WARNING: [Synth 8-6090] variable 'nextstate' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/uart_transmit.v:109]
WARNING: [Synth 8-6090] variable 'nextstate' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/uart_transmit.v:111]
WARNING: [Synth 8-6090] variable 'nextstate' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/uart_transmit.v:115]
WARNING: [Synth 8-6090] variable 'nextstate' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/uart_transmit.v:117]
WARNING: [Synth 8-6090] variable 'nextstate' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/uart_transmit.v:120]
WARNING: [Synth 8-6090] variable 'nextstate' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/uart_transmit.v:122]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (0#1) [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/uart_transmit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/top.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/top.v:126]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/top.v:22]
WARNING: [Synth 8-6014] Unused sequential element green_o_reg was removed.  [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/grayscale.v:39]
WARNING: [Synth 8-6014] Unused sequential element blue_o_reg was removed.  [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/grayscale.v:40]
WARNING: [Synth 8-3848] Net dina in module/entity image_scheduler does not have driver. [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/image_bram.v:44]
WARNING: [Synth 8-7137] Register pulse_reg in module transmitter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/uart_transmit.v:63]
WARNING: [Synth 8-7137] Register rightshiftreg_reg in module transmitter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/uart_transmit.v:67]
WARNING: [Synth 8-7137] Register TxD_reg in module transmitter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/uart_transmit.v:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1465.273 ; gain = 554.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1465.273 ; gain = 554.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1465.273 ; gain = 554.891
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1465.273 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.gen/sources_1/ip/bram_image/bram_image/bram_image_in_context.xdc] for cell 'image_processor/bram'
Finished Parsing XDC File [c:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.gen/sources_1/ip/bram_image/bram_image/bram_image_in_context.xdc] for cell 'image_processor/bram'
Parsing XDC File [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'TxD'. [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/constrs_1/new/constraints.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'TxD'. [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/constrs_1/new/constraints.xdc:9]
Finished Parsing XDC File [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1571.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1571.641 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'image_processor/bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1571.641 ; gain = 661.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1571.641 ; gain = 661.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for image_processor/bram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1571.641 ; gain = 661.258
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'image_scheduler'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_receive'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transmitter'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/image_bram.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/image_bram.v:92]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                              000
                    READ |                             0010 |                              001
                 PROCESS |                             0100 |                              010
                    DONE |                             1000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'image_scheduler'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/image_bram.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextstate_reg' [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/uart_receive.v:143]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextstate_reg' [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/uart_receive.v:143]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000100 |                              000
                   START |                           000010 |                              001
                   SHIFT |                           100000 |                              010
                    STOP |                           010000 |                              011
                    DONE |                           000001 |                              101
                    WAIT |                           001000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_receive'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextstate_reg' [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/uart_receive.v:143]
WARNING: [Synth 8-327] inferring latch for variable 'RxData_reg' [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/uart_receive.v:174]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0000
                    LOAD |                             0010 |                             0001
                   SHIFT |                             0100 |                             0010
                    DONE |                             1000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transmitter'
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_reg' [C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.srcs/sources_1/new/top.v:86]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1571.641 ; gain = 661.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   6 Input    8 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   4 Input    3 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   4 Input   14 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	   6 Input    8 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   3 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 14    
	   6 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (image_processor/FSM_onehot_next_state_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (image_processor/FSM_onehot_next_state_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (image_processor/FSM_onehot_next_state_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (image_processor/FSM_onehot_next_state_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uart_receiver/RxData_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uart_receiver/RxData_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uart_receiver/RxData_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uart_receiver/RxData_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uart_receiver/RxData_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uart_receiver/RxData_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uart_receiver/RxData_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uart_receiver/RxData_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1571.641 ; gain = 661.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1571.641 ; gain = 661.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1571.641 ; gain = 661.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1571.641 ; gain = 661.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[47]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[46]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[45]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[44]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[43]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[42]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[41]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[40]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[39]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[38]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[37]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[36]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[35]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[34]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[33]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[32]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \image_processor/bram  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1571.641 ; gain = 661.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1571.641 ; gain = 661.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1571.641 ; gain = 661.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1571.641 ; gain = 661.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1571.641 ; gain = 661.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1571.641 ; gain = 661.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bram_image    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |bram_image |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |    16|
|4     |LUT1       |     1|
|5     |LUT2       |    80|
|6     |LUT3       |    10|
|7     |LUT4       |    19|
|8     |LUT5       |    19|
|9     |LUT6       |    13|
|10    |FDCE       |    28|
|11    |FDPE       |     2|
|12    |FDRE       |    72|
|13    |FDSE       |     1|
|14    |LD         |     6|
|15    |LDC        |     3|
|16    |IBUF       |     3|
|17    |OBUF       |    12|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1571.641 ; gain = 661.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 48 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1571.641 ; gain = 554.891
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1571.641 ; gain = 661.258
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1571.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1571.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 6 instances
  LDC => LDCE: 3 instances

The system cannot find the path specified.
Synth Design complete | Checksum: cb333262
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 39 Warnings, 48 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1571.641 ; gain = 1049.844
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1571.641 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/l3853/Documents/GitHub/FPGA/image_runtime_test/image_runtime_test.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  4 08:45:14 2024...
