---
layout: page
title: Publications
---

<div id="publications">
  <h2>  Publications  </h2>
  
  <table style="width:100%" align="justify">
   <font size=3>
   <strong>

   <tr>
    <b>[ASPLOS'20]</b> - <a href="">"Lazy Release Persistency"</a> <br /> 
    Mahesh Dananjaya, Vasilis Gavrielatos, Arpit Joshi, Vijay Nagarajan <br /> 
    <i>The 24<sup>th</sup> ACM conference on Architectural Support for Programming Languages and Operating Systems, Laussane, Switzerland, 2020.</i> <br />
    <a href="">pdf</a><br />
    <hr style="display: inline-block; width: 100%; margin-bottom: 0px; margin-top: 0px; margin-left: 5px;" />
    <br /></tr>

	<tr>
    <b>[THESIS'20]</b> - "Release Persistency"<br /> 
    Mahesh Dananjaya <br /> 
    <i>The University of Edinburgh</i> <br />
     <font color="red">[Dissertation Award]</font> <a href="">pdf</a><br />
    <hr style="display: inline-block; width: 100%; margin-bottom: 0px; margin-top: 0px; margin-left: 5px;" />
    <br /></tr>

    <tr>
    <b>[ASAP'18]</b> - "Reconfigurable Co-Processor Architecture with Limited Numerical Precision to Accelerate Deep Convolutional Neural Networks"<br /> 
    Sasindu Wijeratne, Sandaruwan Jayaweera, Mahesh Dananjaya, Ajith Pasqual <br /> 
    <i>The 29<sup>th</sup> IEEE International Conference on Application-specific Systems, Architectures and Processors, Milan, Italy, 2018.</i> <br />
    <a href="">pdf</a><br />
    <hr style="display: inline-block; width: 100%; margin-bottom: 0px; margin-top: 0px; margin-left: 5px;" />
    <br /></tr>

    <tr>
    <b>[LANMAN'17]</b> - "SDN based Operator Assisted Offloading Platform for Multi-Controller 5G Networks"<br />    
    Madhusanka Liyanage, Mahesh Dananjaya, Jude Okwuibe, Mika Ylianttila  <br />
    <i>The 23<sup>rd</sup> IEEE International Symposium on Local and Metropolitan Area Networks, Osaka, Japan, 2017.</i><br />
    <a href="">pdf</a><br />
    <hr style="display: inline-block; width: 100%; margin-bottom: 0px; margin-top: 0px; margin-left: 5px;" />
    <br /></tr>

    <tr>
    <b>[NFV-SDN'16]</b> - "High Performance Flow Matching Architecture for OpenFlow Data Plane"<br /> 
    Viduranga Wijekoon, Mahesh Dananjaya, Pramodya Kariyawasam, Sasika Iddamalgoda, Ajith Pasqual  <br />
    <i>The 2<sup>nd</sup> IEEE International Conference on Network Function Virtualization and Software Defined Networks, Palo Alto, California, USA, 2016</i><br />
    <a href="">pdf</a><br />
    <hr style="display: inline-block; width: 100%; margin-bottom: 0px; margin-top: 0px; margin-left: 5px;" /> 
    <br /></tr>

   <tr>
    <b>[THESIS'16]</b> - "OpenFlow Aware Network Processor with a custom RISC ISA"<br /> 
    Mahesh Dananjaya, Viduranga Wijekoon, Pramodya Kariyawasam, Sasika Iddamalgoda, Ajith Pasqual  <br />
    <i>University of Moratuwa, Sri Lanka, 2016</i><br />
    <a href="">pdf</a><br />
    <hr style="display: inline-block; width: 100%; margin-bottom: 0px; margin-top: 0px; margin-left: 5px;" />
    <br /></tr>

   <tr>
    <b>[Article]</b> - "Low Power VLSI Design"<br /> 
    Mahesh Dananjaya<br />
    <i>ResearchGate, 2015</i><br />
    <a href="">pdf</a><br />
    <hr style="display: inline-block; width: 100%; margin-bottom: 0px; margin-top: 0px; margin-left: 5px;" />
    <br /></tr>
    
 <!--hr style="display: inline-block; width: 90%; margin-bottom: 4px; margin-left: 5px;" /-->
     </strong>
   </font>
  </table>
  </div> <!-- publications -->
