Synopsys Actel Technology Mapper, Version mapact, Build 729R, Built Jun 20 2012 09:47:40
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03M-SP1 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N: MF248 |Running in 64-bit mode.
@N: MF258 |Gated clock conversion disabled 
@N: MF547 |Generated clock conversion disabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)



Starting Optimization and Mapping (Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)

@W: MO111 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\toplevel\toplevel.v":209:14:209:32|Tristate driver TP_PADDR_BIT2 on net TP_PADDR_BIT2 has its enable tied to GND (module TOPLEVEL) 
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":4185:0:4185:5|Register bit CAHBLTOI0I is always 0, optimizing ...
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Removing sequential instance CAHBLTIO0I of view:PrimLib.dffre(prim) in hierarchy view:COREAHBLITE_LIB.CAHBLTO0OI_1_0_0_0_1_0_0(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":691:0:691:5|Removing sequential instance CAHBLTIO0l[1:0] of view:PrimLib.dffre(prim) in hierarchy view:COREAHBLITE_LIB.CAHBLTllO0_1_0_0_4294967280s_0_0(verilog) because there are no references to its outputs 
@N: BN115 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":335:0:335:9|Removing instance CAHBLTO1I0 of view:COREAHBLITE_LIB.CAHBLTlI1_CAHBLTO1I0(verilog) because there are no references to its outputs 
@N: BN114 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_core2.v":636:7:636:18|Removing instance MSS_CORE2_0.MSSINT_GPO_1 of black_box view:work.MSSINT(verilog) because there are no references to its outputs 
@N: BN114 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_core2.v":628:7:628:18|Removing instance MSS_CORE2_0.MSSINT_GPO_0 of black_box view:work.MSSINT(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg_awrap.v":349:0:349:5|Removing sequential instance CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI0I0l.CAHBLTIOl0.CAHBLTl11l[15:0] of view:PrimLib.dffre(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN115 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":16397:0:16397:10|Removing instance CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI0O0l of view:COREAHBLITE_LIB.CAHBLTl0Il_CAHBLTI0O0l(verilog) because there are no references to its outputs 

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 112MB)

@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOO0I[2] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[31] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[30] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[29] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[28] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[27] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[26] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[25] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[24] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[23] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[22] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[21] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[20] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1581:0:1581:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[4] is always 0, optimizing ...
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst cntrWaitTrailing[2:0]
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst bitsRead[3:0]
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst cntrWaitQuiet[2:0]
Encoding state machine CAHBLTllOI[7:0] (netlist:statemachine)
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":314:0:314:8|Register bit CAHBLTllOI[1] is always 0, optimizing ...
Encoding state machine CAHBLTllOI[7:0] (netlist:statemachine)
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":314:0:314:8|Register bit CAHBLTllOI[1] is always 0, optimizing ...
Encoding state machine CAHBtoAPB3IOI[4:0] (netlist:statemachine)
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine CAHBtoAPB3OIl[2:0] (netlist:statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\counter.v":38:0:38:5|Found counter in view:work.counter(verilog) inst COUNT[31:0]
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\counter.v":38:0:38:5|Found counter in view:work.counter(verilog) inst counterInternal[27:0]
Encoding state machine state[3:0] (netlist:statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":116:0:116:5|Found counter in view:work.cr_int(verilog) inst ac_counter[3:0]
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":91:0:91:5|Found counter in view:work.cr_int(verilog) inst op_counter[3:0]

 Ram Decomposition Statistics for cachedValue[7:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
Encoding state machine substate[14:0] (netlist:statemachine)
original code -> new code
   00000 -> 000000000000000
   00001 -> 000000000000011
   00010 -> 000000000000101
   00011 -> 000000000001001
   00101 -> 000000000010001
   00110 -> 000000000100001
   00111 -> 000000001000001
   01000 -> 000000010000001
   01010 -> 000000100000001
   01011 -> 000001000000001
   01100 -> 000010000000001
   01101 -> 000100000000001
   01111 -> 001000000000001
   10000 -> 010000000000001
   10001 -> 100000000000001
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF238 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":426:51:426:79|Found 8-bit incrementor, 'un2_cachedValue_1[7:0]'
@N: MF239 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":193:30:193:43|Found 30-bit decrementor, 'un3_counterWait[29:0]'
Encoding state machine fifoRdenState[3:0] (netlist:statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1581:0:1581:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[16] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1610:0:1610:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIlIl is always 0, optimizing ...
@W: BN132 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\ahbtoapbsm.v":646:0:646:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3Oll.PWRITE,  because it is equivalent to instance COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI[2]
@W: BN132 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\penablescheduler.v":152:0:152:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3Ill.PENABLE,  because it is equivalent to instance COREAHBTOAPB3_0.CAHBtoAPB3Ill.CAHBtoAPB3OIl[1]

Finished factoring (Time elapsed 0h:00m:05s; Memory used current: 119MB peak: 120MB)

@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[31] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[31] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[30] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[30] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[29] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[29] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[28] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[28] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[27] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[26] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[25] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[24] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[11] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[10] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[9] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[8] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[7] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[6] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[5] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[4] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[3] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[2] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[1] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:05s; Memory used current: 117MB peak: 120MB)


Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:05s; Memory used current: 120MB peak: 132MB)


Starting Early Timing Optimization (Time elapsed 0h:00m:05s; Memory used current: 121MB peak: 132MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:13s; Memory used current: 171MB peak: 172MB)


Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:13s; Memory used current: 170MB peak: 172MB)


Finished preparing to map (Time elapsed 0h:00m:13s; Memory used current: 169MB peak: 172MB)

@N: FP130 |Promoting Net MSS_CORE2_0_M2F_RESET_N on CLKINT  I_1112 
@N: FP130 |Promoting Net SCLK_c on CLKINT  clkgenerator_0.SCLK_inferred_clock 
@N: FP130 |Promoting Net CoreAPB3_0_APBmslave1_PSELx on CLKINT  I_1113 

Finished technology mapping (Time elapsed 0h:00m:14s; Memory used current: 135MB peak: 195MB)


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:14s; Memory used current: 135MB peak: 195MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Time elapsed 0h:00m:14s; Memory used current: 136MB peak: 195MB)

Writing Analyst data base Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\synthesis\TOPLEVEL.srm

Finished Writing Netlist Databases (Time elapsed 0h:00m:15s; Memory used current: 132MB peak: 195MB)

Writing EDIF Netlist and constraint files
F-2012.03M-SP1 

Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:15s; Memory used current: 135MB peak: 195MB)

@W: MT246 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":96:15:96:22|Blackbox MSS_XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
Found clock FAB_CLK with period 25.00ns 
Found clock FCLK with period 25.00ns 
@W: MT420 |Found inferred clock clkgenerator|SCLK_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:SCLK"



##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 27 01:32:49 2013
#


Top view:               TOPLEVEL
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    40.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\mss_tshell_syn.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -21.523

                                     Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------
FAB_CLK                              40.0 MHz      40.1 MHz      25.000        24.927        0.073       declared     clk_group_0        
FCLK                                 40.0 MHz      NA            25.000        NA            NA          declared     clk_group_0        
clkgenerator|SCLK_inferred_clock     80.0 MHz      29.4 MHz      12.500        34.023        -21.523     inferred     Inferred_clkgroup_0
System                               80.0 MHz      171.5 MHz     12.500        5.831         6.669       system       system_clkgroup    
=========================================================================================================================================





Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
System                            System                            |  12.500      6.669    |  No paths    -      |  No paths    -      |  No paths    -    
System                            FAB_CLK                           |  25.000      2.791    |  No paths    -      |  No paths    -      |  No paths    -    
System                            clkgenerator|SCLK_inferred_clock  |  12.500      -4.135   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                           System                            |  25.000      14.811   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                           FAB_CLK                           |  25.000      0.073    |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                           clkgenerator|SCLK_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
clkgenerator|SCLK_inferred_clock  FAB_CLK                           |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
clkgenerator|SCLK_inferred_clock  clkgenerator|SCLK_inferred_clock  |  12.500      -21.523  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FAB_CLK
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                              Arrival          
Instance                                                 Reference     Type         Pin     Net                Time        Slack
                                                         Clock                                                                  
--------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I         FAB_CLK       DFN1C0       Q       CAHBLTOI0I         0.737       0.073
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[18]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[18]     0.737       2.125
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[19]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[19]     0.580       2.509
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I         FAB_CLK       DFN1C0       Q       CAHBLTIO0I         0.737       2.815
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[17]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[17]     0.737       3.446
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[16]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[16]     0.580       3.830
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[0]      FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[0]      0.737       5.818
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[1]      FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[1]      0.737       5.957
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[5]      FAB_CLK       DFN1E0C0     Q       CAHBLTI1lII        0.737       6.016
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[2]      FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[2]      0.737       6.044
================================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                      Required          
Instance                                   Reference     Type         Pin     Net                        Time         Slack
                                           Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[0]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[1]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[2]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[3]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[4]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[5]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[6]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[7]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[8]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[9]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.392

    - Propagation time:                      24.319
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.073

    Number of logic level(s):                12
    Starting point:                          CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I / Q
    Ending point:                            COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[0] / E
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I                                DFN1C0       Q        Out     0.737     0.737       -         
CAHBLTOI0I                                                                      Net          -        -       2.550     -           27        
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          S        In      -         3.287       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          Y        Out     0.396     3.683       -         
CAHBLTI0ll[18]                                                                  Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        A        In      -         4.866       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        Y        Out     0.627     5.494       -         
N_79                                                                            Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        B        In      -         6.677       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        Y        Out     0.627     7.305       -         
CAHBLTl1II_0[7]                                                                 Net          -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        A        In      -         8.111       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        Y        Out     0.514     8.626       -         
CAHBLTIl0II                                                                     Net          -        -       1.639     -           8         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         A        In      -         10.264      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         Y        Out     0.466     10.730      -         
N_73                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         B        In      -         11.116      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         Y        Out     0.900     12.016      -         
N_83                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         B        In      -         12.402      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         Y        Out     0.516     12.918      -         
CAHBLTOO0l[1]                                                                   Net          -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        A        In      -         13.724      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        Y        Out     0.627     14.352      -         
CAHBLTI1Il6                                                                     Net          -        -       2.127     -           15        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNI7A0GQ                                NOR2B        B        In      -         16.479      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNI7A0GQ                                NOR2B        Y        Out     0.627     17.107      -         
CAHBtoAPB3l4                                                                    Net          -        -       1.708     -           10        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNINBBST[2]                         NOR2         B        In      -         18.815      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNINBBST[2]                         NOR2         Y        Out     0.646     19.462      -         
N_179                                                                           Net          -        -       1.184     -           4         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3lII_RNIAMQ5U                            NOR2B        A        In      -         20.645      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3lII_RNIAMQ5U                            NOR2B        Y        Out     0.488     21.133      -         
CAHBtoAPB3Ol                                                                    Net          -        -       0.806     -           3         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        B        In      -         21.940      -         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        Y        Out     0.386     22.326      -         
CAHBtoAPB3I1I_1_sqmuxa                                                          Net          -        -       1.994     -           12        
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[0]                                          DFN1E0C0     E        In      -         24.319      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 24.927 is 8.168(32.8%) logic and 16.759(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clkgenerator|SCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                              Arrival            
Instance                                 Reference                            Type       Pin     Net                           Time        Slack  
                                         Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[13]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[13]     0.737       -21.523
stonyman_0.counterPixelsCaptured[14]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[14]     0.737       -21.456
stonyman_0.counterPixelsCaptured[12]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[12]     0.737       -21.139
stonyman_0.counterPixelsCaptured[15]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[15]     0.737       -20.995
stonyman_0.counterPixelsCaptured[11]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[11]     0.737       -19.526
stonyman_0.counterPixelsCaptured[10]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[10]     0.737       -16.791
stonyman_0.counterPixelsCaptured[9]      clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[9]      0.737       -15.826
counter_0.COUNT[1]                       clkgenerator|SCLK_inferred_clock     DFN1E1     Q       counter_0_COUNT[1]            0.580       -13.103
counter_0.COUNT[0]                       clkgenerator|SCLK_inferred_clock     DFN1E1     Q       counter_0_COUNT[0]            0.580       -13.099
stonyman_0.counterPixelsCaptured[8]      clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[8]      0.737       -12.863
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                Required            
Instance                                 Reference                            Type       Pin     Net                             Time         Slack  
                                         Clock                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.substate[1]                   clkgenerator|SCLK_inferred_clock     DFN1       D       substate_RNO[1]                 11.961       -21.523
stonyman_0.substate_i[0]                 clkgenerator|SCLK_inferred_clock     DFN1       D       substate_ns_i[0]                11.961       -20.776
stonyman_0.state[1]                      clkgenerator|SCLK_inferred_clock     DFN1E0     D       state_36[1]                     11.961       -20.025
stonyman_0.state[2]                      clkgenerator|SCLK_inferred_clock     DFN1       D       N_1676                          11.927       -19.890
stonyman_0.state[0]                      clkgenerator|SCLK_inferred_clock     DFN1E0     D       N_1675                          11.961       -19.855
counter_0.COUNT[31]                      clkgenerator|SCLK_inferred_clock     DFN1E1     D       COUNT_n31                       11.961       -13.103
counter_0.COUNT[30]                      clkgenerator|SCLK_inferred_clock     DFN1E1     D       COUNT_n30                       11.961       -12.135
counter_0.COUNT[29]                      clkgenerator|SCLK_inferred_clock     DFN1E1     D       COUNT_n29                       11.961       -11.102
counter_0.COUNT[28]                      clkgenerator|SCLK_inferred_clock     DFN1E1     D       COUNT_n28                       11.961       -10.070
stonyman_0.counterPixelsCaptured[15]     clkgenerator|SCLK_inferred_clock     DFN1       D       counterPixelsCaptured_8[15]     11.961       -9.436 
=====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      33.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -21.523

    Number of logic level(s):                21
    Starting point:                          stonyman_0.counterPixelsCaptured[13] / Q
    Ending point:                            stonyman_0.substate[1] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[13]                                                                     DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[13]                                                                                Net       -        -       2.172     -           16        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1            AOI1B     B        In      -         2.909       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1            AOI1B     Y        Out     0.911     3.820       -         
ADD_9x9_fast_I11_Y_0_0                                                                                   Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0            AO1       C        In      -         4.142       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0            AO1       Y        Out     0.655     4.797       -         
mult1_un61_sum_i[8]                                                                                      Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y              XNOR2     B        In      -         5.980       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y              XNOR2     Y        Out     0.937     6.917       -         
mult1_un68_sum[5]                                                                                        Net       -        -       1.669     -           9         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     B        In      -         8.586       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     Y        Out     0.516     9.102       -         
ADD_9x9_fast_I12_un1_Y_a0                                                                                Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_0          AO1A      C        In      -         9.423       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_0          AO1A      Y        Out     0.655     10.078      -         
ADD_9x9_fast_I12_Y_0_0_0                                                                                 Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y              AX1D      B        In      -         10.464      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y              AX1D      Y        Out     0.992     11.457      -         
mult1_un82_sum[5]                                                                                        Net       -        -       2.218     -           17        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     B        In      -         13.674      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     Y        Out     0.627     14.302      -         
ADD_9x9_fast_I12_un1_Y_a0_0                                                                              Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0            OR2       B        In      -         14.623      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0            OR2       Y        Out     0.646     15.270      -         
ADD_9x9_fast_I12_Y_0                                                                                     Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y              OR2       B        In      -         15.591      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y              OR2       Y        Out     0.646     16.238      -         
N148_0                                                                                                   Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y              XOR2      B        In      -         17.421      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y              XOR2      Y        Out     0.937     18.358      -         
mult1_un89_sum[7]                                                                                        Net       -        -       2.037     -           13        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3tt_m1     XNOR2     B        In      -         20.395      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3tt_m1     XNOR2     Y        Out     0.937     21.331      -         
ADD_9x9_fast_I11_Y_m3tt_m1                                                                               Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3_m3       AXO1      A        In      -         21.653      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3_m3       AXO1      Y        Out     0.902     22.555      -         
ADD_9x9_fast_I11_Y_m3_m3                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m4_0        NOR3A     C        In      -         22.877      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m4_0        NOR3A     Y        Out     0.641     23.518      -         
ADD_9x9_fast_I11_Y_m4_0                                                                                  Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_1           MX2A      S        In      -         23.839      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_1           MX2A      Y        Out     0.480     24.319      -         
N146                                                                                                     Net       -        -       1.526     -           7         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I16_Y             XNOR3     C        In      -         25.845      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I16_Y             XNOR3     Y        Out     0.985     26.830      -         
mult1_un110_sum[6]                                                                                       Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I3_G0N            NOR2A     A        In      -         28.014      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I3_G0N            NOR2A     Y        Out     0.627     28.641      -         
N131                                                                                                     Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I11_Y_0           OR2       A        In      -         29.027      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I11_Y_0           OR2       Y        Out     0.507     29.535      -         
ADD_9x9_fast_I11_Y_0                                                                                     Net       -        -       0.386     -           2         
stonyman_0.substate_ns_i_1_m10_0_x2_RNO                                                                  NOR2      B        In      -         29.920      -         
stonyman_0.substate_ns_i_1_m10_0_x2_RNO                                                                  NOR2      Y        Out     0.646     30.567      -         
substate_ns_i_1_m10_0_x2_RNO                                                                             Net       -        -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_x2                                                                      XOR2      A        In      -         30.888      -         
stonyman_0.substate_ns_i_1_m10_0_x2                                                                      XOR2      Y        Out     0.488     31.377      -         
substate_ns_i_1_N_7_i                                                                                    Net       -        -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_a4                                                                      AND2      A        In      -         31.698      -         
stonyman_0.substate_ns_i_1_m10_0_a4                                                                      AND2      Y        Out     0.488     32.186      -         
substate_ns_i_1_m10_0_a4                                                                                 Net       -        -       0.322     -           1         
stonyman_0.substate_RNO[1]                                                                               AO1A      C        In      -         32.508      -         
stonyman_0.substate_RNO[1]                                                                               AO1A      Y        Out     0.655     33.163      -         
substate_RNO[1]                                                                                          Net       -        -       0.322     -           1         
stonyman_0.substate[1]                                                                                   DFN1      D        In      -         33.485      -         
====================================================================================================================================================================
Total path delay (propagation time + setup) of 34.023 is 16.157(47.5%) logic and 17.866(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      33.417
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -21.456

    Number of logic level(s):                21
    Starting point:                          stonyman_0.counterPixelsCaptured[14] / Q
    Ending point:                            stonyman_0.substate[1] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[14]                                                                     DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[14]                                                                                Net       -        -       2.082     -           14        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1            AOI1B     A        In      -         2.819       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1            AOI1B     Y        Out     0.933     3.752       -         
ADD_9x9_fast_I11_Y_0_0                                                                                   Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0            AO1       C        In      -         4.074       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0            AO1       Y        Out     0.655     4.729       -         
mult1_un61_sum_i[8]                                                                                      Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y              XNOR2     B        In      -         5.913       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y              XNOR2     Y        Out     0.937     6.849       -         
mult1_un68_sum[5]                                                                                        Net       -        -       1.669     -           9         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     B        In      -         8.518       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     Y        Out     0.516     9.034       -         
ADD_9x9_fast_I12_un1_Y_a0                                                                                Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_0          AO1A      C        In      -         9.355       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_0          AO1A      Y        Out     0.655     10.011      -         
ADD_9x9_fast_I12_Y_0_0_0                                                                                 Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y              AX1D      B        In      -         10.396      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y              AX1D      Y        Out     0.992     11.389      -         
mult1_un82_sum[5]                                                                                        Net       -        -       2.218     -           17        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     B        In      -         13.606      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     Y        Out     0.627     14.234      -         
ADD_9x9_fast_I12_un1_Y_a0_0                                                                              Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0            OR2       B        In      -         14.555      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0            OR2       Y        Out     0.646     15.202      -         
ADD_9x9_fast_I12_Y_0                                                                                     Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y              OR2       B        In      -         15.523      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y              OR2       Y        Out     0.646     16.170      -         
N148_0                                                                                                   Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y              XOR2      B        In      -         17.353      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y              XOR2      Y        Out     0.937     18.290      -         
mult1_un89_sum[7]                                                                                        Net       -        -       2.037     -           13        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3tt_m1     XNOR2     B        In      -         20.327      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3tt_m1     XNOR2     Y        Out     0.937     21.264      -         
ADD_9x9_fast_I11_Y_m3tt_m1                                                                               Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3_m3       AXO1      A        In      -         21.585      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3_m3       AXO1      Y        Out     0.902     22.487      -         
ADD_9x9_fast_I11_Y_m3_m3                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m4_0        NOR3A     C        In      -         22.809      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m4_0        NOR3A     Y        Out     0.641     23.450      -         
ADD_9x9_fast_I11_Y_m4_0                                                                                  Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_1           MX2A      S        In      -         23.772      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_1           MX2A      Y        Out     0.480     24.251      -         
N146                                                                                                     Net       -        -       1.526     -           7         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I16_Y             XNOR3     C        In      -         25.777      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I16_Y             XNOR3     Y        Out     0.985     26.762      -         
mult1_un110_sum[6]                                                                                       Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I3_G0N            NOR2A     A        In      -         27.946      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I3_G0N            NOR2A     Y        Out     0.627     28.573      -         
N131                                                                                                     Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I11_Y_0           OR2       A        In      -         28.959      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I11_Y_0           OR2       Y        Out     0.507     29.467      -         
ADD_9x9_fast_I11_Y_0                                                                                     Net       -        -       0.386     -           2         
stonyman_0.substate_ns_i_1_m10_0_x2_RNO                                                                  NOR2      B        In      -         29.852      -         
stonyman_0.substate_ns_i_1_m10_0_x2_RNO                                                                  NOR2      Y        Out     0.646     30.499      -         
substate_ns_i_1_m10_0_x2_RNO                                                                             Net       -        -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_x2                                                                      XOR2      A        In      -         30.820      -         
stonyman_0.substate_ns_i_1_m10_0_x2                                                                      XOR2      Y        Out     0.488     31.309      -         
substate_ns_i_1_N_7_i                                                                                    Net       -        -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_a4                                                                      AND2      A        In      -         31.630      -         
stonyman_0.substate_ns_i_1_m10_0_a4                                                                      AND2      Y        Out     0.488     32.119      -         
substate_ns_i_1_m10_0_a4                                                                                 Net       -        -       0.322     -           1         
stonyman_0.substate_RNO[1]                                                                               AO1A      C        In      -         32.440      -         
stonyman_0.substate_RNO[1]                                                                               AO1A      Y        Out     0.655     33.095      -         
substate_RNO[1]                                                                                          Net       -        -       0.322     -           1         
stonyman_0.substate[1]                                                                                   DFN1      D        In      -         33.417      -         
====================================================================================================================================================================
Total path delay (propagation time + setup) of 33.956 is 16.180(47.6%) logic and 17.776(52.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      33.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -21.139

    Number of logic level(s):                21
    Starting point:                          stonyman_0.counterPixelsCaptured[12] / Q
    Ending point:                            stonyman_0.substate[1] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[12]                                                                     DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[12]                                                                                Net       -        -       2.263     -           18        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_a0_1         NOR2A     A        In      -         3.000       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_a0_1         NOR2A     Y        Out     0.627     3.627       -         
ADD_9x9_fast_I11_Y_a0_1                                                                                  Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0            AO1       A        In      -         3.949       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0            AO1       Y        Out     0.464     4.413       -         
mult1_un61_sum_i[8]                                                                                      Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y              XNOR2     B        In      -         5.596       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y              XNOR2     Y        Out     0.937     6.533       -         
mult1_un68_sum[5]                                                                                        Net       -        -       1.669     -           9         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     B        In      -         8.201       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     Y        Out     0.516     8.718       -         
ADD_9x9_fast_I12_un1_Y_a0                                                                                Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_0          AO1A      C        In      -         9.039       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_0          AO1A      Y        Out     0.655     9.694       -         
ADD_9x9_fast_I12_Y_0_0_0                                                                                 Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y              AX1D      B        In      -         10.080      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y              AX1D      Y        Out     0.992     11.072      -         
mult1_un82_sum[5]                                                                                        Net       -        -       2.218     -           17        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     B        In      -         13.290      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     Y        Out     0.627     13.918      -         
ADD_9x9_fast_I12_un1_Y_a0_0                                                                              Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0            OR2       B        In      -         14.239      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0            OR2       Y        Out     0.646     14.886      -         
ADD_9x9_fast_I12_Y_0                                                                                     Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y              OR2       B        In      -         15.207      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y              OR2       Y        Out     0.646     15.854      -         
N148_0                                                                                                   Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y              XOR2      B        In      -         17.037      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y              XOR2      Y        Out     0.937     17.974      -         
mult1_un89_sum[7]                                                                                        Net       -        -       2.037     -           13        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3tt_m1     XNOR2     B        In      -         20.011      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3tt_m1     XNOR2     Y        Out     0.937     20.947      -         
ADD_9x9_fast_I11_Y_m3tt_m1                                                                               Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3_m3       AXO1      A        In      -         21.269      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3_m3       AXO1      Y        Out     0.902     22.171      -         
ADD_9x9_fast_I11_Y_m3_m3                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m4_0        NOR3A     C        In      -         22.492      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m4_0        NOR3A     Y        Out     0.641     23.134      -         
ADD_9x9_fast_I11_Y_m4_0                                                                                  Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_1           MX2A      S        In      -         23.455      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_1           MX2A      Y        Out     0.480     23.935      -         
N146                                                                                                     Net       -        -       1.526     -           7         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I16_Y             XNOR3     C        In      -         25.461      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I16_Y             XNOR3     Y        Out     0.985     26.446      -         
mult1_un110_sum[6]                                                                                       Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I3_G0N            NOR2A     A        In      -         27.630      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I3_G0N            NOR2A     Y        Out     0.627     28.257      -         
N131                                                                                                     Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I11_Y_0           OR2       A        In      -         28.643      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I11_Y_0           OR2       Y        Out     0.507     29.150      -         
ADD_9x9_fast_I11_Y_0                                                                                     Net       -        -       0.386     -           2         
stonyman_0.substate_ns_i_1_m10_0_x2_RNO                                                                  NOR2      B        In      -         29.536      -         
stonyman_0.substate_ns_i_1_m10_0_x2_RNO                                                                  NOR2      Y        Out     0.646     30.183      -         
substate_ns_i_1_m10_0_x2_RNO                                                                             Net       -        -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_x2                                                                      XOR2      A        In      -         30.504      -         
stonyman_0.substate_ns_i_1_m10_0_x2                                                                      XOR2      Y        Out     0.488     30.993      -         
substate_ns_i_1_N_7_i                                                                                    Net       -        -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_a4                                                                      AND2      A        In      -         31.314      -         
stonyman_0.substate_ns_i_1_m10_0_a4                                                                      AND2      Y        Out     0.488     31.802      -         
substate_ns_i_1_m10_0_a4                                                                                 Net       -        -       0.322     -           1         
stonyman_0.substate_RNO[1]                                                                               AO1A      C        In      -         32.124      -         
stonyman_0.substate_RNO[1]                                                                               AO1A      Y        Out     0.655     32.779      -         
substate_RNO[1]                                                                                          Net       -        -       0.322     -           1         
stonyman_0.substate[1]                                                                                   DFN1      D        In      -         33.100      -         
====================================================================================================================================================================
Total path delay (propagation time + setup) of 33.639 is 15.682(46.6%) logic and 17.957(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      33.054
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -21.092

    Number of logic level(s):                21
    Starting point:                          stonyman_0.counterPixelsCaptured[14] / Q
    Ending point:                            stonyman_0.substate[1] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[14]                                                                     DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[14]                                                                                Net       -        -       2.082     -           14        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_a0_0         NOR2B     B        In      -         2.819       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_a0_0         NOR2B     Y        Out     0.627     3.446       -         
ADD_9x9_fast_I11_Y_a0_0                                                                                  Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0            AO1       B        In      -         3.768       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0            AO1       Y        Out     0.598     4.366       -         
mult1_un61_sum_i[8]                                                                                      Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y              XNOR2     B        In      -         5.549       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y              XNOR2     Y        Out     0.937     6.486       -         
mult1_un68_sum[5]                                                                                        Net       -        -       1.669     -           9         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     B        In      -         8.155       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     Y        Out     0.516     8.671       -         
ADD_9x9_fast_I12_un1_Y_a0                                                                                Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_0          AO1A      C        In      -         8.992       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_0          AO1A      Y        Out     0.655     9.647       -         
ADD_9x9_fast_I12_Y_0_0_0                                                                                 Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y              AX1D      B        In      -         10.033      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y              AX1D      Y        Out     0.992     11.025      -         
mult1_un82_sum[5]                                                                                        Net       -        -       2.218     -           17        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     B        In      -         13.243      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     Y        Out     0.627     13.871      -         
ADD_9x9_fast_I12_un1_Y_a0_0                                                                              Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0            OR2       B        In      -         14.192      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0            OR2       Y        Out     0.646     14.839      -         
ADD_9x9_fast_I12_Y_0                                                                                     Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y              OR2       B        In      -         15.160      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y              OR2       Y        Out     0.646     15.807      -         
N148_0                                                                                                   Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y              XOR2      B        In      -         16.990      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y              XOR2      Y        Out     0.937     17.927      -         
mult1_un89_sum[7]                                                                                        Net       -        -       2.037     -           13        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3tt_m1     XNOR2     B        In      -         19.964      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3tt_m1     XNOR2     Y        Out     0.937     20.900      -         
ADD_9x9_fast_I11_Y_m3tt_m1                                                                               Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3_m3       AXO1      A        In      -         21.222      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3_m3       AXO1      Y        Out     0.902     22.124      -         
ADD_9x9_fast_I11_Y_m3_m3                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m4_0        NOR3A     C        In      -         22.445      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m4_0        NOR3A     Y        Out     0.641     23.087      -         
ADD_9x9_fast_I11_Y_m4_0                                                                                  Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_1           MX2A      S        In      -         23.408      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_1           MX2A      Y        Out     0.480     23.888      -         
N146                                                                                                     Net       -        -       1.526     -           7         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I16_Y             XNOR3     C        In      -         25.414      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I16_Y             XNOR3     Y        Out     0.985     26.399      -         
mult1_un110_sum[6]                                                                                       Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I3_G0N            NOR2A     A        In      -         27.583      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I3_G0N            NOR2A     Y        Out     0.627     28.210      -         
N131                                                                                                     Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I11_Y_0           OR2       A        In      -         28.596      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I11_Y_0           OR2       Y        Out     0.507     29.103      -         
ADD_9x9_fast_I11_Y_0                                                                                     Net       -        -       0.386     -           2         
stonyman_0.substate_ns_i_1_m10_0_x2_RNO                                                                  NOR2      B        In      -         29.489      -         
stonyman_0.substate_ns_i_1_m10_0_x2_RNO                                                                  NOR2      Y        Out     0.646     30.136      -         
substate_ns_i_1_m10_0_x2_RNO                                                                             Net       -        -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_x2                                                                      XOR2      A        In      -         30.457      -         
stonyman_0.substate_ns_i_1_m10_0_x2                                                                      XOR2      Y        Out     0.488     30.945      -         
substate_ns_i_1_N_7_i                                                                                    Net       -        -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_a4                                                                      AND2      A        In      -         31.267      -         
stonyman_0.substate_ns_i_1_m10_0_a4                                                                      AND2      Y        Out     0.488     31.755      -         
substate_ns_i_1_m10_0_a4                                                                                 Net       -        -       0.322     -           1         
stonyman_0.substate_RNO[1]                                                                               AO1A      C        In      -         32.077      -         
stonyman_0.substate_RNO[1]                                                                               AO1A      Y        Out     0.655     32.732      -         
substate_RNO[1]                                                                                          Net       -        -       0.322     -           1         
stonyman_0.substate[1]                                                                                   DFN1      D        In      -         33.054      -         
====================================================================================================================================================================
Total path delay (propagation time + setup) of 33.592 is 15.816(47.1%) logic and 17.776(52.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      32.996
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -21.070

    Number of logic level(s):                21
    Starting point:                          stonyman_0.counterPixelsCaptured[13] / Q
    Ending point:                            stonyman_0.substate[1] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                    Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[13]                                                                    DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[13]                                                                               Net       -        -       2.172     -           16        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1           AOI1B     B        In      -         2.909       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1           AOI1B     Y        Out     0.911     3.820       -         
ADD_9x9_fast_I11_Y_0_0                                                                                  Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0           AO1       C        In      -         4.142       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0           AO1       Y        Out     0.655     4.797       -         
mult1_un61_sum_i[8]                                                                                     Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y             XNOR2     B        In      -         5.980       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y             XNOR2     Y        Out     0.937     6.917       -         
mult1_un68_sum[5]                                                                                       Net       -        -       1.669     -           9         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_a0      NOR2B     B        In      -         8.586       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_a0      NOR2B     Y        Out     0.516     9.102       -         
ADD_9x9_fast_I12_un1_Y_a0                                                                               Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_0         AO1A      C        In      -         9.423       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_0         AO1A      Y        Out     0.655     10.078      -         
ADD_9x9_fast_I12_Y_0_0_0                                                                                Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y             AX1D      B        In      -         10.464      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y             AX1D      Y        Out     0.992     11.457      -         
mult1_un82_sum[5]                                                                                       Net       -        -       2.218     -           17        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0      NOR2B     B        In      -         13.674      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0      NOR2B     Y        Out     0.627     14.302      -         
ADD_9x9_fast_I12_un1_Y_a0_0                                                                             Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0           OR2       B        In      -         14.623      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0           OR2       Y        Out     0.646     15.270      -         
ADD_9x9_fast_I12_Y_0                                                                                    Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y             OR2       B        In      -         15.591      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y             OR2       Y        Out     0.646     16.238      -         
N148_0                                                                                                  Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y             XOR2      B        In      -         17.421      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y             XOR2      Y        Out     0.937     18.358      -         
mult1_un89_sum[7]                                                                                       Net       -        -       2.037     -           13        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I15_Y             XOR2      B        In      -         20.395      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I15_Y             XOR2      Y        Out     0.937     21.331      -         
mult1_un96_sum[5]                                                                                       Net       -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_a0_1       NOR3A     C        In      -         22.138      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_a0_1       NOR3A     Y        Out     0.641     22.779      -         
ADD_9x9_fast_I12_Y_a0_1                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_a0         NOR2A     A        In      -         23.101      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_a0         NOR2A     Y        Out     0.627     23.728      -         
ADD_9x9_fast_I12_Y_a0                                                                                   Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1_4        OR3       A        In      -         24.050      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1_4        OR3       Y        Out     0.488     24.538      -         
ADD_9x9_fast_I12_Y_1_4                                                                                  Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1          OR2       A        In      -         24.859      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1          OR2       Y        Out     0.507     25.367      -         
N148                                                                                                    Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I11_Ytt_m2_0     XNOR2     B        In      -         25.753      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I11_Ytt_m2_0     XNOR2     Y        Out     0.937     26.689      -         
ADD_9x9_fast_I11_Ytt_m2_0                                                                               Net       -        -       0.386     -           2         
stonyman_0.counterPixelsCaptured_RNIT5BAGE1[4]                                                          AO16      A        In      -         27.075      -         
stonyman_0.counterPixelsCaptured_RNIT5BAGE1[4]                                                          AO16      Y        Out     1.036     28.111      -         
un1_counterPixelsCaptured_15_i_0_4_N_10                                                                 Net       -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNIV4EJHE1[0]                                                          NOR3A     A        In      -         28.432      -         
stonyman_0.counterPixelsCaptured_RNIV4EJHE1[0]                                                          NOR3A     Y        Out     0.641     29.074      -         
counterPixelsCaptured_RNIV4EJHE1[0]                                                                     Net       -        -       1.184     -           4         
stonyman_0.substate_ns_i_1_m10_0_a4_3                                                                   AND2      A        In      -         30.257      -         
stonyman_0.substate_ns_i_1_m10_0_a4_3                                                                   AND2      Y        Out     0.514     30.772      -         
substate_ns_i_1_m10_0_a4_3                                                                              Net       -        -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_a4                                                                     AND2      B        In      -         31.093      -         
stonyman_0.substate_ns_i_1_m10_0_a4                                                                     AND2      Y        Out     0.627     31.721      -         
substate_ns_i_1_m10_0_a4                                                                                Net       -        -       0.322     -           1         
stonyman_0.substate_RNO[1]                                                                              AO1A      C        In      -         32.042      -         
stonyman_0.substate_RNO[1]                                                                              AO1A      Y        Out     0.633     32.675      -         
substate_RNO[1]                                                                                         Net       -        -       0.322     -           1         
stonyman_0.substate[1]                                                                                  DFN1      D        In      -         32.996      -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 33.570 is 16.423(48.9%) logic and 17.147(51.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                                    Arrival           
Instance                           Reference     Type           Pin              Net                                           Time        Slack 
                                   Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        M2FRESETn        MSS_ADLIB_INST_M2FRESETn                      0.000       -4.135
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[18]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[18]     0.000       2.791 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[19]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[19]     0.000       3.043 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHTRANS[1]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HTRANS[1]     0.000       3.545 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[17]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[17]     0.000       4.112 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[16]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[16]     0.000       4.364 
MSS_CORE2_0.MSS_CCC_0.I_XTLOSC     System        MSS_XTLOSC     CLKOUT           N_CLKA_XTLOSC                                 0.000       6.669 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHLOCK         MSS_CORE2_0_MSS_MASTER_AHB_LITE_HLOCK         0.000       7.078 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        EMCCLK           MSS_ADLIB_INST_EMCCLK                         0.000       12.179
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHSIZE[1]      MSS_CORE2_0_MSS_MASTER_AHB_LITE_HSIZE[1]      0.000       15.292
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                       Required           
Instance                                 Reference     Type     Pin     Net                             Time         Slack 
                                         Clock                                                                             
---------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[15]     System        DFN1     D       counterPixelsCaptured_8[15]     11.961       -4.135
stonyman_0.substate[1]                   System        DFN1     D       substate_RNO[1]                 11.927       -3.351
stonyman_0.counterPixelsCaptured[14]     System        DFN1     D       counterPixelsCaptured_8[14]     11.961       -3.300
stonyman_0.counterPixelsCaptured[13]     System        DFN1     D       counterPixelsCaptured_8[13]     11.961       -3.235
stonyman_0.counterPixelsCaptured[11]     System        DFN1     D       counterPixelsCaptured_8[11]     11.961       -2.815
stonyman_0.counterPixelsCaptured[12]     System        DFN1     D       counterPixelsCaptured_8[12]     11.961       -2.399
stonyman_0.counterPixelsCaptured[10]     System        DFN1     D       counterPixelsCaptured_8[10]     11.961       -1.979
stonyman_0.counterPixelsCaptured[9]      System        DFN1     D       counterPixelsCaptured_8[9]      11.961       -1.914
stonyman_0.counterPixelsCaptured[7]      System        DFN1     D       counterPixelsCaptured_8[7]      11.961       -1.117
stonyman_0.counterPixelsCaptured[8]      System        DFN1     D       counterPixelsCaptured_8[8]      11.961       -1.079
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      16.097
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.135

    Number of logic level(s):                12
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.counterPixelsCaptured[15] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin           Pin               Arrival     No. of    
Name                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                       MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                         Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                          Net         -             -       1.601     -           640       
stonyman_0.substate_RNIM6SL[13]                  NOR2A       A             In      -         2.096       -         
stonyman_0.substate_RNIM6SL[13]                  NOR2A       Y             Out     0.627     2.723       -         
substate_25_sqmuxa_1                             Net         -             -       0.386     -           2         
stonyman_0.substate_RNI8NF61_0[13]               NOR2B       A             In      -         3.109       -         
stonyman_0.substate_RNI8NF61_0[13]               NOR2B       Y             Out     0.514     3.624       -         
substate_25_sqmuxa                               Net         -             -       1.708     -           10        
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        B             In      -         5.332       -         
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        Y             Out     0.627     5.960       -         
DWACT_ADD_CI_0_TMP[0]                            Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         6.345       -         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     6.860       -         
DWACT_ADD_CI_0_g_array_1[0]                      Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         7.666       -         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     8.181       -         
DWACT_ADD_CI_0_g_array_2[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         9.364       -         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     9.879       -         
DWACT_ADD_CI_0_g_array_3[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         11.062      -         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     11.576      -         
DWACT_ADD_CI_0_g_array_10[0]                     Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       A             In      -         12.383      -         
stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       Y             Out     0.514     12.897      -         
DWACT_ADD_CI_0_g_array_11_2[0]                   Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_88     NOR2B       A             In      -         13.283      -         
stonyman_0.un1_counterPixelsCaptured_16.I_88     NOR2B       Y             Out     0.514     13.797      -         
DWACT_ADD_CI_0_g_array_12_6[0]                   Net         -             -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_16.I_66     XOR2        B             In      -         14.119      -         
stonyman_0.un1_counterPixelsCaptured_16.I_66     XOR2        Y             Out     0.937     15.056      -         
I_66                                             Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNO[15]         AOI1B       C             In      -         15.377      -         
stonyman_0.counterPixelsCaptured_RNO[15]         AOI1B       Y             Out     0.398     15.775      -         
counterPixelsCaptured_8[15]                      Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured[15]             DFN1        D             In      -         16.097      -         
===================================================================================================================
Total path delay (propagation time + setup) of 16.635 is 6.903(41.5%) logic and 9.733(58.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      15.278
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.351

    Number of logic level(s):                14
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.substate[1] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin           Pin               Arrival     No. of    
Name                                          Type        Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                    MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                      Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863            CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863            CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                       Net         -             -       1.601     -           640       
stonyman_0.state_RNIPOPJ_0[1]                 NOR2B       B             In      -         2.096       -         
stonyman_0.state_RNIPOPJ_0[1]                 NOR2B       Y             Out     0.627     2.723       -         
N_1048_2                                      Net         -             -       0.386     -           2         
stonyman_0.state_RNIGOOM9[1]                  NOR2A       A             In      -         3.109       -         
stonyman_0.state_RNIGOOM9[1]                  NOR2A       Y             Out     0.627     3.737       -         
substate_tr20_1_0                             Net         -             -       0.322     -           1         
stonyman_0.state_RNIJI1GS[1]                  NOR2A       A             In      -         4.058       -         
stonyman_0.state_RNIJI1GS[1]                  NOR2A       Y             Out     0.627     4.686       -         
N_1015                                        Net         -             -       0.322     -           1         
stonyman_0.substate_RNI6530P1[11]             OR2         B             In      -         5.007       -         
stonyman_0.substate_RNI6530P1[11]             OR2         Y             Out     0.646     5.654       -         
N_1016                                        Net         -             -       1.184     -           4         
stonyman_0.substate_RNI4ISEP1[1]              NOR2        A             In      -         6.837       -         
stonyman_0.substate_RNI4ISEP1[1]              NOR2        Y             Out     0.507     7.345       -         
N_1436                                        Net         -             -       0.806     -           3         
stonyman_0.state_RNIH6BRP1[1]                 NOR2B       B             In      -         8.151       -         
stonyman_0.state_RNIH6BRP1[1]                 NOR2B       Y             Out     0.516     8.667       -         
N_1348                                        Net         -             -       0.322     -           1         
stonyman_0.cachedPOINTER_RNINBMNK3[0]         AO1         C             In      -         8.989       -         
stonyman_0.cachedPOINTER_RNINBMNK3[0]         AO1         Y             Out     0.655     9.644       -         
substate_ns_i_13_5[1]                         Net         -             -       0.322     -           1         
stonyman_0.state_RNI0PKGA7[2]                 OR3         C             In      -         9.965       -         
stonyman_0.state_RNI0PKGA7[2]                 OR3         Y             Out     0.683     10.648      -         
substate_ns_i_13_7[1]                         Net         -             -       0.322     -           1         
stonyman_0.substate_i_RNID94JND[0]            OR2         A             In      -         10.970      -         
stonyman_0.substate_i_RNID94JND[0]            OR2         Y             Out     0.363     11.333      -         
substate_ns_i_13[1]                           Net         -             -       0.386     -           2         
stonyman_0.substate_ns_i_1_m10_0_a4_3_RNO     NOR2A       B             In      -         11.719      -         
stonyman_0.substate_ns_i_1_m10_0_a4_3_RNO     NOR2A       Y             Out     0.386     12.105      -         
substate_ns_i_1_m10_0_a4_2                    Net         -             -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_a4_3         AND2        B             In      -         12.426      -         
stonyman_0.substate_ns_i_1_m10_0_a4_3         AND2        Y             Out     0.627     13.053      -         
substate_ns_i_1_m10_0_a4_3                    Net         -             -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_a4           AND2        B             In      -         13.375      -         
stonyman_0.substate_ns_i_1_m10_0_a4           AND2        Y             Out     0.627     14.002      -         
substate_ns_i_1_m10_0_a4                      Net         -             -       0.322     -           1         
stonyman_0.substate_RNO[1]                    AO1A        C             In      -         14.324      -         
stonyman_0.substate_RNO[1]                    AO1A        Y             Out     0.633     14.956      -         
substate_RNO[1]                               Net         -             -       0.322     -           1         
stonyman_0.substate[1]                        DFN1        D             In      -         15.278      -         
================================================================================================================
Total path delay (propagation time + setup) of 15.851 is 8.274(52.2%) logic and 7.577(47.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      15.261
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.300

    Number of logic level(s):                11
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.counterPixelsCaptured[14] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin           Pin               Arrival     No. of    
Name                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                       MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                         Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                          Net         -             -       1.601     -           640       
stonyman_0.substate_RNIM6SL[13]                  NOR2A       A             In      -         2.096       -         
stonyman_0.substate_RNIM6SL[13]                  NOR2A       Y             Out     0.627     2.723       -         
substate_25_sqmuxa_1                             Net         -             -       0.386     -           2         
stonyman_0.substate_RNI8NF61_0[13]               NOR2B       A             In      -         3.109       -         
stonyman_0.substate_RNI8NF61_0[13]               NOR2B       Y             Out     0.514     3.624       -         
substate_25_sqmuxa                               Net         -             -       1.708     -           10        
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        B             In      -         5.332       -         
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        Y             Out     0.627     5.960       -         
DWACT_ADD_CI_0_TMP[0]                            Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         6.345       -         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     6.860       -         
DWACT_ADD_CI_0_g_array_1[0]                      Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         7.666       -         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     8.181       -         
DWACT_ADD_CI_0_g_array_2[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         9.364       -         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     9.879       -         
DWACT_ADD_CI_0_g_array_3[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         11.062      -         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     11.576      -         
DWACT_ADD_CI_0_g_array_10[0]                     Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       A             In      -         12.383      -         
stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       Y             Out     0.514     12.897      -         
DWACT_ADD_CI_0_g_array_11_2[0]                   Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_65     XOR2        B             In      -         13.283      -         
stonyman_0.un1_counterPixelsCaptured_16.I_65     XOR2        Y             Out     0.937     14.220      -         
I_65                                             Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNO[14]         AOI1B       C             In      -         14.541      -         
stonyman_0.counterPixelsCaptured_RNO[14]         AOI1B       Y             Out     0.398     14.939      -         
counterPixelsCaptured_8[14]                      Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured[14]             DFN1        D             In      -         15.261      -         
===================================================================================================================
Total path delay (propagation time + setup) of 15.800 is 6.388(40.4%) logic and 9.411(59.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      15.197
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.235

    Number of logic level(s):                11
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.counterPixelsCaptured[13] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin           Pin               Arrival     No. of    
Name                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                       MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                         Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                          Net         -             -       1.601     -           640       
stonyman_0.substate_RNIM6SL[13]                  NOR2A       A             In      -         2.096       -         
stonyman_0.substate_RNIM6SL[13]                  NOR2A       Y             Out     0.627     2.723       -         
substate_25_sqmuxa_1                             Net         -             -       0.386     -           2         
stonyman_0.substate_RNI8NF61_0[13]               NOR2B       A             In      -         3.109       -         
stonyman_0.substate_RNI8NF61_0[13]               NOR2B       Y             Out     0.514     3.624       -         
substate_25_sqmuxa                               Net         -             -       1.708     -           10        
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        B             In      -         5.332       -         
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        Y             Out     0.627     5.960       -         
DWACT_ADD_CI_0_TMP[0]                            Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         6.345       -         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     6.860       -         
DWACT_ADD_CI_0_g_array_1[0]                      Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         7.666       -         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     8.181       -         
DWACT_ADD_CI_0_g_array_2[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         9.364       -         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     9.879       -         
DWACT_ADD_CI_0_g_array_3[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         11.062      -         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     11.576      -         
DWACT_ADD_CI_0_g_array_10[0]                     Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_73     NOR2B       A             In      -         12.383      -         
stonyman_0.un1_counterPixelsCaptured_16.I_73     NOR2B       Y             Out     0.514     12.897      -         
DWACT_ADD_CI_0_g_array_12_5[0]                   Net         -             -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_16.I_60     XOR2        B             In      -         13.219      -         
stonyman_0.un1_counterPixelsCaptured_16.I_60     XOR2        Y             Out     0.937     14.156      -         
I_60                                             Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNO[13]         AOI1B       C             In      -         14.477      -         
stonyman_0.counterPixelsCaptured_RNO[13]         AOI1B       Y             Out     0.398     14.875      -         
counterPixelsCaptured_8[13]                      Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured[13]             DFN1        D             In      -         15.197      -         
===================================================================================================================
Total path delay (propagation time + setup) of 15.735 is 6.388(40.6%) logic and 9.347(59.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      14.913
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.986

    Number of logic level(s):                14
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.substate[1] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin           Pin               Arrival     No. of    
Name                                          Type        Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                    MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                      Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863            CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863            CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                       Net         -             -       1.601     -           640       
stonyman_0.state_RNIPOPJ_1[1]                 NOR2A       A             In      -         2.096       -         
stonyman_0.state_RNIPOPJ_1[1]                 NOR2A       Y             Out     0.627     2.723       -         
N_1047_2                                      Net         -             -       0.322     -           1         
stonyman_0.substate_RNINAHS9[11]              NOR2B       A             In      -         3.045       -         
stonyman_0.substate_RNINAHS9[11]              NOR2B       Y             Out     0.514     3.559       -         
substate_tr29_1_1                             Net         -             -       0.386     -           2         
stonyman_0.substate_RNIJI1GS[11]              NOR2B       A             In      -         3.945       -         
stonyman_0.substate_RNIJI1GS[11]              NOR2B       Y             Out     0.514     4.460       -         
N_1014                                        Net         -             -       0.322     -           1         
stonyman_0.substate_RNI6530P1[11]             OR2         A             In      -         4.781       -         
stonyman_0.substate_RNI6530P1[11]             OR2         Y             Out     0.507     5.288       -         
N_1016                                        Net         -             -       1.184     -           4         
stonyman_0.substate_RNI4ISEP1[1]              NOR2        A             In      -         6.472       -         
stonyman_0.substate_RNI4ISEP1[1]              NOR2        Y             Out     0.507     6.979       -         
N_1436                                        Net         -             -       0.806     -           3         
stonyman_0.state_RNIH6BRP1[1]                 NOR2B       B             In      -         7.786       -         
stonyman_0.state_RNIH6BRP1[1]                 NOR2B       Y             Out     0.516     8.302       -         
N_1348                                        Net         -             -       0.322     -           1         
stonyman_0.cachedPOINTER_RNINBMNK3[0]         AO1         C             In      -         8.623       -         
stonyman_0.cachedPOINTER_RNINBMNK3[0]         AO1         Y             Out     0.655     9.279       -         
substate_ns_i_13_5[1]                         Net         -             -       0.322     -           1         
stonyman_0.state_RNI0PKGA7[2]                 OR3         C             In      -         9.600       -         
stonyman_0.state_RNI0PKGA7[2]                 OR3         Y             Out     0.683     10.283      -         
substate_ns_i_13_7[1]                         Net         -             -       0.322     -           1         
stonyman_0.substate_i_RNID94JND[0]            OR2         A             In      -         10.605      -         
stonyman_0.substate_i_RNID94JND[0]            OR2         Y             Out     0.363     10.968      -         
substate_ns_i_13[1]                           Net         -             -       0.386     -           2         
stonyman_0.substate_ns_i_1_m10_0_a4_3_RNO     NOR2A       B             In      -         11.354      -         
stonyman_0.substate_ns_i_1_m10_0_a4_3_RNO     NOR2A       Y             Out     0.386     11.739      -         
substate_ns_i_1_m10_0_a4_2                    Net         -             -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_a4_3         AND2        B             In      -         12.061      -         
stonyman_0.substate_ns_i_1_m10_0_a4_3         AND2        Y             Out     0.627     12.688      -         
substate_ns_i_1_m10_0_a4_3                    Net         -             -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_a4           AND2        B             In      -         13.010      -         
stonyman_0.substate_ns_i_1_m10_0_a4           AND2        Y             Out     0.627     13.637      -         
substate_ns_i_1_m10_0_a4                      Net         -             -       0.322     -           1         
stonyman_0.substate_RNO[1]                    AO1A        C             In      -         13.959      -         
stonyman_0.substate_RNO[1]                    AO1A        Y             Out     0.633     14.591      -         
substate_RNO[1]                               Net         -             -       0.322     -           1         
stonyman_0.substate[1]                        DFN1        D             In      -         14.913      -         
================================================================================================================
Total path delay (propagation time + setup) of 15.486 is 7.909(51.1%) logic and 7.577(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A2F500M3G_FBGA484_Std
Report for cell TOPLEVEL.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    89      1.0       89.0
             AND2A     2      1.0        2.0
              AND3    20      1.0       20.0
               AO1   135      1.0      135.0
              AO16     1      1.0        1.0
              AO18     1      1.0        1.0
              AO1A    42      1.0       42.0
              AO1B    10      1.0       10.0
              AO1C    22      1.0       22.0
              AO1D     9      1.0        9.0
              AOI1    10      1.0       10.0
             AOI1B    33      1.0       33.0
               AX1     6      1.0        6.0
              AX1A     5      1.0        5.0
              AX1B     3      1.0        3.0
              AX1C     1      1.0        1.0
              AX1D     7      1.0        7.0
              AX1E     4      1.0        4.0
              AXO1     1      1.0        1.0
              AXO6     2      1.0        2.0
             AXOI2     1      1.0        1.0
             AXOI5     1      1.0        1.0
             AXOI7     1      1.0        1.0
              BUFF     2      1.0        2.0
            CLKINT     3      0.0        0.0
               GND    31      0.0        0.0
               INV    16      1.0       16.0
           MSS_AHB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2   359      1.0      359.0
              MX2A     6      1.0        6.0
              MX2B    37      1.0       37.0
              MX2C     8      1.0        8.0
             NAND2     4      1.0        4.0
              NOR2    78      1.0       78.0
             NOR2A   202      1.0      202.0
             NOR2B   519      1.0      519.0
              NOR3    28      1.0       28.0
             NOR3A    69      1.0       69.0
             NOR3B    99      1.0       99.0
             NOR3C    96      1.0       96.0
               OA1    49      1.0       49.0
              OA1A    33      1.0       33.0
              OA1B    11      1.0       11.0
              OA1C    19      1.0       19.0
              OAI1     4      1.0        4.0
               OR2   139      1.0      139.0
              OR2A    89      1.0       89.0
              OR2B    49      1.0       49.0
               OR3   129      1.0      129.0
              OR3A    19      1.0       19.0
              OR3B     9      1.0        9.0
              OR3C     3      1.0        3.0
            PLLINT     1      0.0        0.0
               VCC    31      0.0        0.0
               XA1    13      1.0       13.0
              XA1A    38      1.0       38.0
              XA1B    10      1.0       10.0
              XA1C     7      1.0        7.0
             XAI1A     2      1.0        2.0
             XNOR2    86      1.0       86.0
             XNOR3     4      1.0        4.0
               XO1     4      1.0        4.0
              XO1A     1      1.0        1.0
              XOR2   160      1.0      160.0
              XOR3     3      1.0        3.0


              DFN1   344      1.0      344.0
            DFN1C0    68      1.0       68.0
            DFN1E0    32      1.0       32.0
          DFN1E0C0    45      1.0       45.0
            DFN1E1    97      1.0       97.0
          DFN1E1C0   138      1.0      138.0
            DFN1P0     6      1.0        6.0
            RAM4K9     8      0.0        0.0
         RAM512X18     3      0.0        0.0
                   -----          ----------
             TOTAL  3619              3540.0


  IO Cell usage:
              cell count
             BIBUF    16
         BIBUF_MSS     1
             INBUF     2
         INBUF_MSS     6
        MSS_XTLOSC     1
            OUTBUF    59
        OUTBUF_MSS     5
           TRIBUFF     1
                   -----
             TOTAL    91


Core Cells         : 3540 of 11520 (31%)
IO Cells           : 91

  RAM/ROM Usage Summary
Block Rams : 11 of 24 (45%)

Mapper successful!

At Mapper Exit (Time elapsed 0h:00m:15s; Memory used current: 48MB peak: 195MB)

Process took 0h:00m:16s realtime, 0h:00m:15s cputime
# Wed Mar 27 01:32:49 2013

###########################################################]
