// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="chacha_hw,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.811400,HLS_SYN_LAT=1263,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=13849,HLS_SYN_LUT=12515,HLS_VERSION=2019_1}" *)

module chacha_hw (
        ap_clk,
        ap_rst_n,
        input_r_TDATA,
        input_r_TVALID,
        input_r_TREADY,
        input_r_TLAST,
        output_r_TDATA,
        output_r_TVALID,
        output_r_TREADY,
        output_r_TLAST
);

parameter    ap_ST_fsm_state1 = 69'd1;
parameter    ap_ST_fsm_state2 = 69'd2;
parameter    ap_ST_fsm_state3 = 69'd4;
parameter    ap_ST_fsm_state4 = 69'd8;
parameter    ap_ST_fsm_state5 = 69'd16;
parameter    ap_ST_fsm_state6 = 69'd32;
parameter    ap_ST_fsm_state7 = 69'd64;
parameter    ap_ST_fsm_state8 = 69'd128;
parameter    ap_ST_fsm_state9 = 69'd256;
parameter    ap_ST_fsm_state10 = 69'd512;
parameter    ap_ST_fsm_state11 = 69'd1024;
parameter    ap_ST_fsm_state12 = 69'd2048;
parameter    ap_ST_fsm_state13 = 69'd4096;
parameter    ap_ST_fsm_state14 = 69'd8192;
parameter    ap_ST_fsm_state15 = 69'd16384;
parameter    ap_ST_fsm_state16 = 69'd32768;
parameter    ap_ST_fsm_state17 = 69'd65536;
parameter    ap_ST_fsm_state18 = 69'd131072;
parameter    ap_ST_fsm_pp0_stage0 = 69'd262144;
parameter    ap_ST_fsm_state21 = 69'd524288;
parameter    ap_ST_fsm_state22 = 69'd1048576;
parameter    ap_ST_fsm_state23 = 69'd2097152;
parameter    ap_ST_fsm_state24 = 69'd4194304;
parameter    ap_ST_fsm_state25 = 69'd8388608;
parameter    ap_ST_fsm_state26 = 69'd16777216;
parameter    ap_ST_fsm_state27 = 69'd33554432;
parameter    ap_ST_fsm_state28 = 69'd67108864;
parameter    ap_ST_fsm_state29 = 69'd134217728;
parameter    ap_ST_fsm_state30 = 69'd268435456;
parameter    ap_ST_fsm_state31 = 69'd536870912;
parameter    ap_ST_fsm_state32 = 69'd1073741824;
parameter    ap_ST_fsm_state33 = 69'd2147483648;
parameter    ap_ST_fsm_state34 = 69'd4294967296;
parameter    ap_ST_fsm_state35 = 69'd8589934592;
parameter    ap_ST_fsm_state36 = 69'd17179869184;
parameter    ap_ST_fsm_state37 = 69'd34359738368;
parameter    ap_ST_fsm_state38 = 69'd68719476736;
parameter    ap_ST_fsm_state39 = 69'd137438953472;
parameter    ap_ST_fsm_state40 = 69'd274877906944;
parameter    ap_ST_fsm_state41 = 69'd549755813888;
parameter    ap_ST_fsm_state42 = 69'd1099511627776;
parameter    ap_ST_fsm_state43 = 69'd2199023255552;
parameter    ap_ST_fsm_state44 = 69'd4398046511104;
parameter    ap_ST_fsm_state45 = 69'd8796093022208;
parameter    ap_ST_fsm_state46 = 69'd17592186044416;
parameter    ap_ST_fsm_state47 = 69'd35184372088832;
parameter    ap_ST_fsm_state48 = 69'd70368744177664;
parameter    ap_ST_fsm_state49 = 69'd140737488355328;
parameter    ap_ST_fsm_state50 = 69'd281474976710656;
parameter    ap_ST_fsm_state51 = 69'd562949953421312;
parameter    ap_ST_fsm_state52 = 69'd1125899906842624;
parameter    ap_ST_fsm_state53 = 69'd2251799813685248;
parameter    ap_ST_fsm_state54 = 69'd4503599627370496;
parameter    ap_ST_fsm_state55 = 69'd9007199254740992;
parameter    ap_ST_fsm_state56 = 69'd18014398509481984;
parameter    ap_ST_fsm_state57 = 69'd36028797018963968;
parameter    ap_ST_fsm_state58 = 69'd72057594037927936;
parameter    ap_ST_fsm_state59 = 69'd144115188075855872;
parameter    ap_ST_fsm_state60 = 69'd288230376151711744;
parameter    ap_ST_fsm_state61 = 69'd576460752303423488;
parameter    ap_ST_fsm_state62 = 69'd1152921504606846976;
parameter    ap_ST_fsm_state63 = 69'd2305843009213693952;
parameter    ap_ST_fsm_state64 = 69'd4611686018427387904;
parameter    ap_ST_fsm_state65 = 69'd9223372036854775808;
parameter    ap_ST_fsm_state66 = 69'd18446744073709551616;
parameter    ap_ST_fsm_state67 = 69'd36893488147419103232;
parameter    ap_ST_fsm_state68 = 69'd73786976294838206464;
parameter    ap_ST_fsm_state69 = 69'd147573952589676412928;
parameter    ap_ST_fsm_state70 = 69'd295147905179352825856;

input   ap_clk;
input   ap_rst_n;
input  [31:0] input_r_TDATA;
input   input_r_TVALID;
output   input_r_TREADY;
input  [0:0] input_r_TLAST;
output  [31:0] output_r_TDATA;
output   output_r_TVALID;
input   output_r_TREADY;
output  [0:0] output_r_TLAST;

 reg    ap_rst_n_inv;
reg   [31:0] input_V_data_0_data_out;
wire    input_V_data_0_vld_in;
wire    input_V_data_0_vld_out;
wire    input_V_data_0_ack_in;
reg    input_V_data_0_ack_out;
reg   [31:0] input_V_data_0_payload_A;
reg   [31:0] input_V_data_0_payload_B;
reg    input_V_data_0_sel_rd;
reg    input_V_data_0_sel_wr;
wire    input_V_data_0_sel;
wire    input_V_data_0_load_A;
wire    input_V_data_0_load_B;
reg   [1:0] input_V_data_0_state;
wire    input_V_data_0_state_cmp_full;
reg   [0:0] input_V_last_V_0_data_out;
wire    input_V_last_V_0_vld_in;
wire    input_V_last_V_0_vld_out;
wire    input_V_last_V_0_ack_in;
reg    input_V_last_V_0_ack_out;
reg   [0:0] input_V_last_V_0_payload_A;
reg   [0:0] input_V_last_V_0_payload_B;
reg    input_V_last_V_0_sel_rd;
reg    input_V_last_V_0_sel_wr;
wire    input_V_last_V_0_sel;
wire    input_V_last_V_0_load_A;
wire    input_V_last_V_0_load_B;
reg   [1:0] input_V_last_V_0_state;
wire    input_V_last_V_0_state_cmp_full;
reg   [31:0] output_V_data_1_data_out;
reg    output_V_data_1_vld_in;
wire    output_V_data_1_vld_out;
wire    output_V_data_1_ack_in;
wire    output_V_data_1_ack_out;
reg   [31:0] output_V_data_1_payload_A;
reg   [31:0] output_V_data_1_payload_B;
reg    output_V_data_1_sel_rd;
reg    output_V_data_1_sel_wr;
wire    output_V_data_1_sel;
wire    output_V_data_1_load_A;
wire    output_V_data_1_load_B;
reg   [1:0] output_V_data_1_state;
wire    output_V_data_1_state_cmp_full;
reg   [0:0] output_V_last_V_1_data_in;
reg   [0:0] output_V_last_V_1_data_out;
reg    output_V_last_V_1_vld_in;
wire    output_V_last_V_1_vld_out;
wire    output_V_last_V_1_ack_in;
wire    output_V_last_V_1_ack_out;
reg   [0:0] output_V_last_V_1_payload_A;
reg   [0:0] output_V_last_V_1_payload_B;
reg    output_V_last_V_1_sel_rd;
reg    output_V_last_V_1_sel_wr;
wire    output_V_last_V_1_sel;
wire    output_V_last_V_1_load_A;
wire    output_V_last_V_1_load_B;
reg   [1:0] output_V_last_V_1_state;
wire    output_V_last_V_1_state_cmp_full;
reg    input_r_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [68:0] ap_CS_fsm;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln115_fu_3432_p2;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln115_1_fu_3449_p2;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg    output_r_TDATA_blk_n;
wire    ap_CS_fsm_state68;
reg   [0:0] icmp_ln274_reg_6093;
wire    ap_CS_fsm_state70;
reg   [0:0] tmp_7_reg_6060;
reg   [0:0] icmp_ln271_reg_6079;
wire    ap_CS_fsm_state69;
reg   [1:0] i_5_0197_reg_766;
reg   [31:0] reg_3240;
wire    ap_CS_fsm_state23;
wire    grp_quarterround_hw_fu_2988_ap_ready;
wire    grp_quarterround_hw_fu_2988_ap_done;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state56;
reg   [31:0] reg_3246;
reg   [31:0] reg_3252;
reg   [31:0] reg_3258;
reg   [31:0] reg_3264;
reg   [31:0] reg_3270;
reg   [31:0] reg_3276;
reg   [31:0] reg_3282;
reg   [31:0] reg_3288;
reg   [31:0] reg_3294;
reg   [31:0] reg_3300;
reg   [31:0] reg_3306;
reg   [31:0] reg_3312;
reg   [31:0] reg_3318;
reg   [31:0] reg_3324;
reg   [31:0] reg_3330;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state58;
wire   [4:0] add_ln115_fu_3438_p2;
reg    ap_block_state2;
wire   [4:0] add_ln115_1_fu_3455_p2;
reg    ap_block_state3;
reg   [31:0] tmp_data_14_reg_5303;
reg   [31:0] tmp_data_15_reg_5308;
reg   [31:0] tmp_data_16_reg_5313;
reg   [31:0] tmp_data_17_reg_5318;
reg   [31:0] tmp_data_18_reg_5323;
reg   [31:0] tmp_data_19_reg_5328;
reg   [31:0] tmp_data_20_reg_5333;
reg   [31:0] tmp_data_21_reg_5338;
reg   [31:0] tmp_data_11_reg_5343;
reg   [31:0] tmp_data_12_reg_5351;
reg   [31:0] tmp_data_13_reg_5359;
reg   [31:0] tmp_data_22_reg_5367;
wire   [1:0] add_ln146_fu_3472_p2;
reg   [1:0] add_ln146_reg_5373;
wire    ap_CS_fsm_state16;
wire   [0:0] icmp_ln146_2_fu_3478_p2;
reg   [0:0] icmp_ln146_2_reg_5378;
wire   [0:0] icmp_ln146_6_fu_3484_p2;
reg   [0:0] icmp_ln146_6_reg_5390;
wire   [1:0] add_ln146_1_fu_3490_p2;
wire    ap_CS_fsm_state17;
wire   [31:0] select_ln146_18_fu_3658_p3;
wire   [31:0] select_ln146_19_fu_3665_p3;
wire   [31:0] select_ln146_20_fu_3672_p3;
wire   [31:0] select_ln146_21_fu_3679_p3;
wire   [31:0] select_ln146_23_fu_3693_p3;
wire   [31:0] select_ln146_25_fu_3707_p3;
wire   [31:0] select_ln146_27_fu_3721_p3;
wire   [31:0] select_ln146_29_fu_3735_p3;
wire   [0:0] icmp_ln160_fu_3754_p2;
wire    ap_CS_fsm_state18;
wire   [31:0] key_4_2_fu_3786_p3;
wire   [31:0] key_4_3_fu_3794_p3;
wire   [31:0] act_state_matrix_2_12_fu_3844_p3;
wire   [31:0] act_state_matrix_2_13_fu_3852_p3;
wire   [31:0] key_5_2_fu_3882_p3;
wire   [31:0] key_5_3_fu_3890_p3;
wire   [31:0] act_state_matrix_2_14_fu_3934_p3;
wire   [31:0] act_state_matrix_2_15_fu_3942_p3;
wire   [31:0] key_6_2_fu_3972_p3;
wire   [31:0] key_6_3_fu_3980_p3;
wire   [31:0] act_state_matrix_2_16_fu_4024_p3;
wire   [31:0] act_state_matrix_2_17_fu_4032_p3;
wire   [31:0] key_7_2_fu_4062_p3;
wire   [31:0] key_7_3_fu_4070_p3;
wire   [31:0] act_state_matrix_2_18_fu_4114_p3;
wire   [31:0] act_state_matrix_2_19_fu_4122_p3;
wire   [1:0] j_fu_4130_p2;
wire   [31:0] act_state_matrix_3_s_fu_4166_p5;
reg   [31:0] act_state_matrix_3_s_reg_5746;
wire   [31:0] act_state_matrix_3_1_fu_4208_p5;
reg   [31:0] act_state_matrix_3_1_reg_5752;
wire   [31:0] act_state_matrix_3_2_fu_4250_p5;
reg   [31:0] act_state_matrix_3_2_reg_5758;
wire   [1:0] add_ln200_fu_4275_p2;
reg   [1:0] add_ln200_reg_5764;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state19_pp0_stage0_iter0;
wire    ap_block_state20_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln200_fu_4480_p2;
reg   [0:0] icmp_ln200_reg_5769;
reg   [31:0] copy_state_matrix_0_8_reg_5773;
reg    ap_enable_reg_pp0_iter1;
reg   [31:0] copy_state_matrix_0_9_reg_5778;
reg   [31:0] copy_state_matrix_0_10_reg_5783;
reg   [31:0] copy_state_matrix_0_11_reg_5788;
reg   [31:0] copy_state_matrix_0_16_reg_5793;
reg   [31:0] copy_state_matrix_0_17_reg_5799;
reg   [31:0] copy_state_matrix_0_18_reg_5805;
reg   [31:0] copy_state_matrix_0_19_reg_5811;
reg   [31:0] copy_state_matrix_1_8_reg_5817;
reg   [31:0] copy_state_matrix_1_9_reg_5822;
reg   [31:0] copy_state_matrix_1_10_reg_5827;
reg   [31:0] copy_state_matrix_1_11_reg_5832;
reg   [31:0] copy_state_matrix_1_16_reg_5837;
reg   [31:0] copy_state_matrix_1_17_reg_5843;
reg   [31:0] copy_state_matrix_1_18_reg_5849;
reg   [31:0] copy_state_matrix_1_19_reg_5855;
reg   [31:0] copy_state_matrix_2_8_reg_5861;
reg   [31:0] copy_state_matrix_2_9_reg_5866;
reg   [31:0] copy_state_matrix_2_10_reg_5871;
reg   [31:0] copy_state_matrix_2_11_reg_5876;
reg   [31:0] copy_state_matrix_2_16_reg_5881;
reg   [31:0] copy_state_matrix_2_17_reg_5887;
reg   [31:0] copy_state_matrix_2_18_reg_5893;
reg   [31:0] copy_state_matrix_2_19_reg_5899;
reg   [31:0] copy_state_matrix_3_8_reg_5905;
reg   [31:0] copy_state_matrix_3_9_reg_5910;
reg   [31:0] copy_state_matrix_3_10_reg_5915;
reg   [31:0] copy_state_matrix_3_11_reg_5920;
reg   [31:0] copy_state_matrix_3_16_reg_5925;
reg   [31:0] copy_state_matrix_3_17_reg_5931;
reg   [31:0] copy_state_matrix_3_18_reg_5937;
reg   [31:0] copy_state_matrix_3_19_reg_5943;
wire   [0:0] icmp_ln208_fu_4582_p2;
wire    ap_CS_fsm_state22;
wire   [3:0] add_ln208_fu_4588_p2;
reg   [3:0] add_ln208_reg_5953;
wire   [1:0] add_ln222_fu_4628_p2;
wire    ap_CS_fsm_state38;
wire   [31:0] act_state_matrix_3_3_fu_4742_p2;
reg   [31:0] act_state_matrix_3_3_reg_5966;
wire    ap_CS_fsm_state40;
wire    grp_split_hw_fu_3108_ap_ready;
wire    grp_split_hw_fu_3108_ap_done;
wire   [1:0] add_ln200_1_fu_4768_p2;
wire    ap_CS_fsm_state41;
wire   [0:0] icmp_ln208_1_fu_4843_p2;
wire    ap_CS_fsm_state43;
wire   [3:0] add_ln208_1_fu_4849_p2;
reg   [3:0] add_ln208_1_reg_5983;
wire   [1:0] add_ln222_1_fu_4893_p2;
wire    ap_CS_fsm_state59;
wire   [0:0] tmp_3_fu_5024_p3;
reg   [0:0] tmp_3_reg_6003;
wire    ap_CS_fsm_state62;
wire   [1:0] i_fu_5032_p2;
reg   [1:0] i_reg_6007;
wire   [6:0] zext_ln246_2_fu_5046_p1;
reg   [6:0] zext_ln246_2_reg_6012;
wire   [8:0] zext_ln246_fu_5068_p1;
reg   [8:0] zext_ln246_reg_6017;
wire   [0:0] icmp_ln243_fu_5072_p2;
reg   [0:0] icmp_ln243_reg_6022;
wire    ap_CS_fsm_state63;
wire   [4:0] j_2_fu_5078_p2;
reg   [4:0] j_2_reg_6026;
reg   [4:0] p_addr_2_reg_6036;
wire   [0:0] icmp_ln246_fu_5120_p2;
reg   [0:0] icmp_ln246_reg_6041;
reg   [23:0] lshr_ln_reg_6045;
wire    ap_CS_fsm_state64;
wire   [0:0] tmp_7_fu_5166_p3;
wire    ap_CS_fsm_state66;
wire   [1:0] i_1_fu_5174_p2;
reg   [1:0] i_1_reg_6064;
wire   [6:0] zext_ln274_2_fu_5188_p1;
reg   [6:0] zext_ln274_2_reg_6069;
wire   [8:0] zext_ln274_fu_5210_p1;
reg   [8:0] zext_ln274_reg_6074;
wire   [0:0] icmp_ln271_fu_5214_p2;
wire    ap_CS_fsm_state67;
wire   [4:0] j_3_fu_5220_p2;
reg   [4:0] j_3_reg_6083;
wire   [0:0] icmp_ln274_fu_5261_p2;
wire   [31:0] empty_80_q0;
reg    ap_block_state68_io;
wire    ap_block_pp0_stage0_subdone;
reg   [4:0] empty_address0;
reg    empty_ce0;
reg    empty_we0;
wire   [31:0] empty_q0;
reg   [4:0] empty_80_address0;
reg    empty_80_ce0;
reg    empty_80_we0;
reg   [31:0] empty_80_d0;
wire    grp_quarterround_hw_fu_2988_ap_start;
wire    grp_quarterround_hw_fu_2988_ap_idle;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_0_0_r_3;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_0_0_r;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_0_1_r_3;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_0_1_r;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_0_2_r_3;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_0_2_r;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_0_3_r_3;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_0_3_r;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_1_0_r_3;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_1_0_r;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_1_1_r_3;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_1_1_r;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_1_2_r_3;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_1_2_r;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_1_3_r_3;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_1_3_r;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_2_0_r_3;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_2_0_r;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_2_1_r_3;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_2_1_r;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_2_2_r_3;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_2_2_r;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_2_3_r_3;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_2_3_r;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_3_0_r_3;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_3_0_r;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_3_1_r_3;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_3_1_r;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_3_2_r_3;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_3_2_r;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_3_3_r_3;
reg   [31:0] grp_quarterround_hw_fu_2988_state_matrix_3_3_r;
reg   [3:0] grp_quarterround_hw_fu_2988_ind1;
reg   [3:0] grp_quarterround_hw_fu_2988_ind2;
reg   [4:0] grp_quarterround_hw_fu_2988_ind3;
reg   [4:0] grp_quarterround_hw_fu_2988_ind4;
wire   [31:0] grp_quarterround_hw_fu_2988_ap_return_0;
wire   [31:0] grp_quarterround_hw_fu_2988_ap_return_1;
wire   [31:0] grp_quarterround_hw_fu_2988_ap_return_2;
wire   [31:0] grp_quarterround_hw_fu_2988_ap_return_3;
wire   [31:0] grp_quarterround_hw_fu_2988_ap_return_4;
wire   [31:0] grp_quarterround_hw_fu_2988_ap_return_5;
wire   [31:0] grp_quarterround_hw_fu_2988_ap_return_6;
wire   [31:0] grp_quarterround_hw_fu_2988_ap_return_7;
wire   [31:0] grp_quarterround_hw_fu_2988_ap_return_8;
wire   [31:0] grp_quarterround_hw_fu_2988_ap_return_9;
wire   [31:0] grp_quarterround_hw_fu_2988_ap_return_10;
wire   [31:0] grp_quarterround_hw_fu_2988_ap_return_11;
wire   [31:0] grp_quarterround_hw_fu_2988_ap_return_12;
wire   [31:0] grp_quarterround_hw_fu_2988_ap_return_13;
wire   [31:0] grp_quarterround_hw_fu_2988_ap_return_14;
wire   [31:0] grp_quarterround_hw_fu_2988_ap_return_15;
wire    grp_split_hw_fu_3108_ap_start;
wire    grp_split_hw_fu_3108_ap_idle;
reg   [31:0] grp_split_hw_fu_3108_state_matrix_0_0_r;
reg   [31:0] grp_split_hw_fu_3108_state_matrix_0_1_r;
reg   [31:0] grp_split_hw_fu_3108_state_matrix_0_2_r;
reg   [31:0] grp_split_hw_fu_3108_state_matrix_0_3_r;
reg   [31:0] grp_split_hw_fu_3108_state_matrix_1_0_r;
reg   [31:0] grp_split_hw_fu_3108_state_matrix_1_1_r;
reg   [31:0] grp_split_hw_fu_3108_state_matrix_1_2_r;
reg   [31:0] grp_split_hw_fu_3108_state_matrix_1_3_r;
reg   [31:0] grp_split_hw_fu_3108_state_matrix_2_0_r;
reg   [31:0] grp_split_hw_fu_3108_state_matrix_2_1_r;
reg   [31:0] grp_split_hw_fu_3108_state_matrix_2_2_r;
reg   [31:0] grp_split_hw_fu_3108_state_matrix_2_3_r;
reg   [31:0] grp_split_hw_fu_3108_state_matrix_3_0_r;
reg   [31:0] grp_split_hw_fu_3108_state_matrix_3_1_r;
reg   [31:0] grp_split_hw_fu_3108_state_matrix_3_2_r;
reg   [31:0] grp_split_hw_fu_3108_state_matrix_3_3_r;
wire   [4:0] grp_split_hw_fu_3108_key_stream_address0;
wire    grp_split_hw_fu_3108_key_stream_ce0;
wire    grp_split_hw_fu_3108_key_stream_we0;
wire   [31:0] grp_split_hw_fu_3108_key_stream_d0;
reg   [0:0] grp_split_hw_fu_3108_start;
reg   [0:0] grp_split_hw_fu_3108_mode;
reg   [4:0] j_0_0_reg_382;
wire    ap_CS_fsm_state1;
wire   [0:0] grp_fu_3172_p1;
reg   [4:0] j_0_1_reg_393;
reg   [31:0] act_state_matrix_2_s_reg_404;
wire   [0:0] icmp_ln146_fu_3742_p2;
wire   [0:0] icmp_ln146_1_fu_3748_p2;
reg   [31:0] act_state_matrix_2_1_reg_416;
reg   [31:0] act_state_matrix_2_2_reg_428;
reg   [31:0] act_state_matrix_2_3_reg_440;
reg   [31:0] act_state_matrix_1_s_reg_452;
reg   [31:0] act_state_matrix_1_1_reg_464;
reg   [31:0] act_state_matrix_1_2_reg_476;
reg   [31:0] act_state_matrix_1_3_reg_488;
reg   [1:0] phi_ln146_reg_500;
reg   [31:0] act_state_matrix_2_4_reg_512;
reg   [31:0] act_state_matrix_2_5_reg_522;
reg   [31:0] act_state_matrix_2_6_reg_532;
reg   [31:0] act_state_matrix_2_7_reg_542;
reg   [31:0] act_state_matrix_1_4_reg_552;
reg   [31:0] act_state_matrix_1_5_reg_562;
reg   [31:0] act_state_matrix_1_6_reg_572;
reg   [31:0] act_state_matrix_1_7_reg_582;
reg   [1:0] phi_ln146_1_reg_592;
reg   [31:0] act_state_matrix_2_8_reg_603;
reg   [31:0] act_state_matrix_2_9_reg_613;
reg   [31:0] act_state_matrix_2_10_reg_623;
reg   [31:0] act_state_matrix_2_11_reg_633;
reg   [31:0] act_state_matrix_1_8_reg_643;
reg   [31:0] act_state_matrix_1_9_reg_653;
reg   [31:0] act_state_matrix_1_10_reg_663;
reg   [31:0] act_state_matrix_1_11_reg_673;
reg   [31:0] key_7_0_reg_683;
reg   [31:0] key_6_0_reg_692;
reg   [31:0] key_5_0_reg_701;
reg   [31:0] key_4_0_reg_710;
reg   [31:0] key_3_0_reg_719;
reg   [31:0] key_2_0_reg_728;
reg   [31:0] key_1_0_reg_737;
reg   [31:0] key_0_0_reg_746;
reg   [1:0] j_1_reg_755;
reg   [1:0] ap_phi_mux_i_5_0197_phi_fu_770_p4;
wire    ap_block_pp0_stage0;
reg   [31:0] state_matrix_3_3_2_reg_777;
wire    ap_CS_fsm_state21;
reg   [31:0] state_matrix_3_2_2_reg_787;
reg   [31:0] state_matrix_3_1_2_reg_797;
reg   [31:0] state_matrix_3_0_2_reg_807;
reg   [31:0] state_matrix_2_3_2_reg_817;
reg   [31:0] state_matrix_2_2_2_reg_827;
reg   [31:0] state_matrix_2_1_2_reg_837;
reg   [31:0] state_matrix_2_0_2_reg_847;
reg   [31:0] state_matrix_1_3_2_reg_857;
reg   [31:0] state_matrix_1_2_2_reg_867;
reg   [31:0] state_matrix_1_1_2_reg_877;
reg   [31:0] state_matrix_1_0_2_reg_887;
reg   [31:0] state_matrix_0_3_2_reg_897;
reg   [31:0] state_matrix_0_2_2_reg_907;
reg   [31:0] state_matrix_0_1_2_reg_917;
reg   [31:0] state_matrix_0_0_2_reg_927;
reg   [3:0] i_6_0_reg_937;
wire   [1:0] ap_phi_mux_i_7_0132_phi_fu_952_p4;
reg   [1:0] i_7_0132_reg_948;
wire   [0:0] icmp_ln222_fu_4736_p2;
reg   [31:0] state_matrix_0_0_0131_reg_959;
reg   [31:0] ap_phi_mux_state_matrix_0_0_1_phi_fu_1177_p8;
reg   [31:0] state_matrix_0_1_0129_reg_969;
reg   [31:0] ap_phi_mux_state_matrix_0_1_1_phi_fu_1249_p8;
reg   [31:0] state_matrix_0_2_0127_reg_979;
reg   [31:0] ap_phi_mux_state_matrix_0_2_1_phi_fu_1321_p8;
reg   [31:0] state_matrix_0_3_0125_reg_989;
reg   [31:0] ap_phi_mux_state_matrix_0_3_1_phi_fu_1393_p8;
reg   [31:0] state_matrix_1_0_0123_reg_999;
reg   [31:0] ap_phi_mux_state_matrix_1_0_1_phi_fu_1159_p8;
reg   [31:0] state_matrix_1_1_0121_reg_1009;
reg   [31:0] ap_phi_mux_state_matrix_1_1_1_phi_fu_1231_p8;
reg   [31:0] state_matrix_1_2_0119_reg_1019;
reg   [31:0] ap_phi_mux_state_matrix_1_2_1_phi_fu_1303_p8;
reg   [31:0] state_matrix_1_3_0117_reg_1029;
reg   [31:0] ap_phi_mux_state_matrix_1_3_1_phi_fu_1375_p8;
reg   [31:0] state_matrix_2_0_0115_reg_1039;
reg   [31:0] ap_phi_mux_state_matrix_2_0_1_phi_fu_1141_p8;
reg   [31:0] state_matrix_2_1_0113_reg_1049;
reg   [31:0] ap_phi_mux_state_matrix_2_1_1_phi_fu_1213_p8;
reg   [31:0] state_matrix_2_2_0111_reg_1059;
reg   [31:0] ap_phi_mux_state_matrix_2_2_1_phi_fu_1285_p8;
reg   [31:0] state_matrix_2_3_0109_reg_1069;
reg   [31:0] ap_phi_mux_state_matrix_2_3_1_phi_fu_1357_p8;
reg   [31:0] state_matrix_3_0_0107_reg_1079;
reg   [31:0] ap_phi_mux_state_matrix_3_0_1_phi_fu_1123_p8;
reg   [31:0] state_matrix_3_1_0105_reg_1089;
reg   [31:0] ap_phi_mux_state_matrix_3_1_1_phi_fu_1195_p8;
reg   [31:0] state_matrix_3_2_0103_reg_1099;
reg   [31:0] ap_phi_mux_state_matrix_3_2_1_phi_fu_1267_p8;
reg   [31:0] state_matrix_3_3_0101_reg_1109;
reg   [31:0] ap_phi_mux_state_matrix_3_3_1_phi_fu_1339_p8;
wire   [31:0] state_matrix_0_0_24_fu_4618_p2;
reg   [31:0] state_matrix_3_0_1_reg_1119;
reg   [31:0] state_matrix_2_0_1_reg_1137;
reg   [31:0] state_matrix_1_0_1_reg_1155;
reg   [31:0] state_matrix_0_0_1_reg_1173;
wire   [31:0] state_matrix_0_1_24_fu_4658_p2;
reg   [31:0] state_matrix_3_1_1_reg_1191;
reg   [31:0] state_matrix_2_1_1_reg_1209;
reg   [31:0] state_matrix_1_1_1_reg_1227;
reg   [31:0] state_matrix_0_1_1_reg_1245;
wire   [31:0] state_matrix_0_2_24_fu_4692_p2;
reg   [31:0] state_matrix_3_2_1_reg_1263;
reg   [31:0] state_matrix_2_2_1_reg_1281;
reg   [31:0] state_matrix_1_2_1_reg_1299;
reg   [31:0] state_matrix_0_2_1_reg_1317;
wire   [31:0] state_matrix_0_3_24_fu_4726_p2;
reg   [31:0] state_matrix_3_3_1_reg_1335;
reg   [31:0] state_matrix_2_3_1_reg_1353;
reg   [31:0] state_matrix_1_3_1_reg_1371;
reg   [31:0] state_matrix_0_3_1_reg_1389;
wire   [1:0] ap_phi_mux_i_5_199_phi_fu_1411_p4;
reg   [1:0] i_5_199_reg_1407;
wire   [0:0] icmp_ln200_1_fu_4837_p2;
reg   [31:0] copy_state_matrix_3_1198_reg_1418;
reg   [31:0] ap_phi_mux_copy_state_matrix_3_15_phi_fu_2284_p8;
reg   [31:0] copy_state_matrix_3_1096_reg_1427;
reg   [31:0] ap_phi_mux_copy_state_matrix_3_14_phi_fu_2266_p8;
reg   [31:0] copy_state_matrix_3_994_reg_1436;
reg   [31:0] ap_phi_mux_copy_state_matrix_3_13_phi_fu_2248_p8;
reg   [31:0] copy_state_matrix_3_892_reg_1445;
reg   [31:0] ap_phi_mux_copy_state_matrix_3_12_phi_fu_2230_p8;
reg   [31:0] copy_state_matrix_2_1190_reg_1454;
reg   [31:0] ap_phi_mux_copy_state_matrix_2_15_phi_fu_2140_p8;
reg   [31:0] copy_state_matrix_2_1088_reg_1463;
reg   [31:0] ap_phi_mux_copy_state_matrix_2_14_phi_fu_2122_p8;
reg   [31:0] copy_state_matrix_2_986_reg_1472;
reg   [31:0] ap_phi_mux_copy_state_matrix_2_13_phi_fu_2104_p8;
reg   [31:0] copy_state_matrix_0_1184_reg_1481;
reg   [31:0] ap_phi_mux_copy_state_matrix_0_15_phi_fu_1852_p8;
reg   [31:0] copy_state_matrix_0_1082_reg_1490;
reg   [31:0] ap_phi_mux_copy_state_matrix_0_14_phi_fu_1834_p8;
reg   [31:0] copy_state_matrix_0_980_reg_1499;
reg   [31:0] ap_phi_mux_copy_state_matrix_0_13_phi_fu_1816_p8;
reg   [31:0] copy_state_matrix_0_878_reg_1508;
reg   [31:0] ap_phi_mux_copy_state_matrix_0_12_phi_fu_1798_p8;
reg   [31:0] copy_state_matrix_1_1176_reg_1517;
reg   [31:0] ap_phi_mux_copy_state_matrix_1_15_phi_fu_1996_p8;
reg   [31:0] copy_state_matrix_1_1074_reg_1526;
reg   [31:0] ap_phi_mux_copy_state_matrix_1_14_phi_fu_1978_p8;
reg   [31:0] copy_state_matrix_1_972_reg_1535;
reg   [31:0] ap_phi_mux_copy_state_matrix_1_13_phi_fu_1960_p8;
reg   [31:0] copy_state_matrix_1_870_reg_1544;
reg   [31:0] ap_phi_mux_copy_state_matrix_1_12_phi_fu_1942_p8;
reg   [31:0] copy_state_matrix_2_868_reg_1553;
reg   [31:0] ap_phi_mux_copy_state_matrix_2_12_phi_fu_2086_p8;
reg   [31:0] state_matrix_0_0_866_reg_1562;
reg   [31:0] ap_phi_mux_state_matrix_0_0_9_phi_fu_1780_p8;
reg   [31:0] state_matrix_0_1_864_reg_1572;
reg   [31:0] ap_phi_mux_state_matrix_0_1_9_phi_fu_1924_p8;
reg   [31:0] state_matrix_0_2_862_reg_1582;
reg   [31:0] ap_phi_mux_state_matrix_0_2_9_phi_fu_2068_p8;
reg   [31:0] state_matrix_0_3_860_reg_1592;
reg   [31:0] ap_phi_mux_state_matrix_0_3_9_phi_fu_2212_p8;
reg   [31:0] state_matrix_1_0_858_reg_1602;
reg   [31:0] ap_phi_mux_state_matrix_1_0_9_phi_fu_1762_p8;
reg   [31:0] state_matrix_1_1_856_reg_1612;
reg   [31:0] ap_phi_mux_state_matrix_1_1_9_phi_fu_1906_p8;
reg   [31:0] state_matrix_1_2_854_reg_1622;
reg   [31:0] ap_phi_mux_state_matrix_1_2_9_phi_fu_2050_p8;
reg   [31:0] state_matrix_1_3_852_reg_1632;
reg   [31:0] ap_phi_mux_state_matrix_1_3_9_phi_fu_2194_p8;
reg   [31:0] state_matrix_2_0_850_reg_1642;
reg   [31:0] ap_phi_mux_state_matrix_2_0_9_phi_fu_1744_p8;
reg   [31:0] state_matrix_2_1_848_reg_1652;
reg   [31:0] ap_phi_mux_state_matrix_2_1_9_phi_fu_1888_p8;
reg   [31:0] state_matrix_2_2_846_reg_1662;
reg   [31:0] ap_phi_mux_state_matrix_2_2_9_phi_fu_2032_p8;
reg   [31:0] state_matrix_2_3_844_reg_1672;
reg   [31:0] ap_phi_mux_state_matrix_2_3_9_phi_fu_2176_p8;
reg   [31:0] state_matrix_3_0_842_reg_1682;
reg   [31:0] ap_phi_mux_state_matrix_3_0_9_phi_fu_1726_p8;
reg   [31:0] state_matrix_3_1_840_reg_1692;
reg   [31:0] ap_phi_mux_state_matrix_3_1_9_phi_fu_1870_p8;
reg   [31:0] state_matrix_3_2_838_reg_1702;
reg   [31:0] ap_phi_mux_state_matrix_3_2_9_phi_fu_2014_p8;
reg   [31:0] state_matrix_3_3_836_reg_1712;
reg   [31:0] ap_phi_mux_state_matrix_3_3_9_phi_fu_2158_p8;
wire   [31:0] state_matrix_0_0_27_fu_4747_p6;
reg   [31:0] state_matrix_3_0_9_reg_1722;
reg   [31:0] state_matrix_2_0_9_reg_1740;
reg   [31:0] state_matrix_1_0_9_reg_1758;
reg   [31:0] state_matrix_0_0_9_reg_1776;
reg   [31:0] copy_state_matrix_0_12_reg_1794;
reg   [31:0] copy_state_matrix_0_13_reg_1812;
reg   [31:0] copy_state_matrix_0_14_reg_1830;
reg   [31:0] copy_state_matrix_0_15_reg_1848;
wire   [31:0] state_matrix_0_1_27_fu_4774_p6;
reg   [31:0] state_matrix_3_1_9_reg_1866;
reg   [31:0] state_matrix_2_1_9_reg_1884;
reg   [31:0] state_matrix_1_1_9_reg_1902;
reg   [31:0] state_matrix_0_1_9_reg_1920;
reg   [31:0] copy_state_matrix_1_12_reg_1938;
reg   [31:0] copy_state_matrix_1_13_reg_1956;
reg   [31:0] copy_state_matrix_1_14_reg_1974;
reg   [31:0] copy_state_matrix_1_15_reg_1992;
wire   [31:0] state_matrix_0_2_27_fu_4795_p6;
reg   [31:0] state_matrix_3_2_9_reg_2010;
reg   [31:0] state_matrix_2_2_9_reg_2028;
reg   [31:0] state_matrix_1_2_9_reg_2046;
reg   [31:0] state_matrix_0_2_9_reg_2064;
reg   [31:0] copy_state_matrix_2_12_reg_2082;
reg   [31:0] copy_state_matrix_2_13_reg_2100;
reg   [31:0] copy_state_matrix_2_14_reg_2118;
reg   [31:0] copy_state_matrix_2_15_reg_2136;
wire   [31:0] state_matrix_0_3_27_fu_4816_p6;
reg   [31:0] state_matrix_3_3_9_reg_2154;
reg   [31:0] state_matrix_2_3_9_reg_2172;
reg   [31:0] state_matrix_1_3_9_reg_2190;
reg   [31:0] state_matrix_0_3_9_reg_2208;
reg   [31:0] copy_state_matrix_3_12_reg_2226;
reg   [31:0] copy_state_matrix_3_13_reg_2244;
reg   [31:0] copy_state_matrix_3_14_reg_2262;
reg   [31:0] copy_state_matrix_3_15_reg_2280;
reg   [31:0] state_matrix_3_3_7_reg_2298;
wire    ap_CS_fsm_state42;
reg   [31:0] state_matrix_3_2_7_reg_2309;
reg   [31:0] state_matrix_3_1_7_reg_2320;
reg   [31:0] state_matrix_3_0_7_reg_2331;
reg   [31:0] state_matrix_2_3_7_reg_2342;
reg   [31:0] state_matrix_2_2_7_reg_2353;
reg   [31:0] state_matrix_2_1_7_reg_2364;
reg   [31:0] state_matrix_2_0_7_reg_2375;
reg   [31:0] state_matrix_1_3_7_reg_2386;
reg   [31:0] state_matrix_1_2_7_reg_2397;
reg   [31:0] state_matrix_1_1_7_reg_2408;
reg   [31:0] state_matrix_1_0_7_reg_2419;
reg   [31:0] state_matrix_0_3_7_reg_2430;
reg   [31:0] state_matrix_0_2_7_reg_2441;
reg   [31:0] state_matrix_0_1_7_reg_2452;
reg   [31:0] state_matrix_0_0_7_reg_2463;
reg   [3:0] i_6_1_reg_2474;
wire   [1:0] ap_phi_mux_i_7_134_phi_fu_2489_p4;
reg   [1:0] i_7_134_reg_2485;
wire   [0:0] icmp_ln222_1_fu_5013_p2;
reg   [31:0] state_matrix_0_0_590633_reg_2496;
reg   [31:0] ap_phi_mux_state_matrix_0_0_6907_phi_fu_2714_p8;
reg   [31:0] state_matrix_0_1_590831_reg_2506;
reg   [31:0] ap_phi_mux_state_matrix_0_1_6909_phi_fu_2786_p8;
reg   [31:0] state_matrix_0_2_591029_reg_2516;
reg   [31:0] ap_phi_mux_state_matrix_0_2_6911_phi_fu_2858_p8;
reg   [31:0] state_matrix_0_3_591227_reg_2526;
reg   [31:0] ap_phi_mux_state_matrix_0_3_6913_phi_fu_2930_p8;
reg   [31:0] state_matrix_1_0_525_reg_2536;
reg   [31:0] ap_phi_mux_state_matrix_1_0_6_phi_fu_2696_p8;
reg   [31:0] state_matrix_1_1_523_reg_2546;
reg   [31:0] ap_phi_mux_state_matrix_1_1_6_phi_fu_2768_p8;
reg   [31:0] state_matrix_1_2_521_reg_2556;
reg   [31:0] ap_phi_mux_state_matrix_1_2_6_phi_fu_2840_p8;
reg   [31:0] state_matrix_1_3_519_reg_2566;
reg   [31:0] ap_phi_mux_state_matrix_1_3_6_phi_fu_2912_p8;
reg   [31:0] state_matrix_2_0_517_reg_2576;
reg   [31:0] ap_phi_mux_state_matrix_2_0_6_phi_fu_2678_p8;
reg   [31:0] state_matrix_2_1_515_reg_2586;
reg   [31:0] ap_phi_mux_state_matrix_2_1_6_phi_fu_2750_p8;
reg   [31:0] state_matrix_2_2_513_reg_2596;
reg   [31:0] ap_phi_mux_state_matrix_2_2_6_phi_fu_2822_p8;
reg   [31:0] state_matrix_2_3_511_reg_2606;
reg   [31:0] ap_phi_mux_state_matrix_2_3_6_phi_fu_2894_p8;
reg   [31:0] state_matrix_3_0_59_reg_2616;
reg   [31:0] ap_phi_mux_state_matrix_3_0_6_phi_fu_2660_p8;
reg   [31:0] state_matrix_3_1_57_reg_2626;
reg   [31:0] ap_phi_mux_state_matrix_3_1_6_phi_fu_2732_p8;
reg   [31:0] state_matrix_3_2_55_reg_2636;
reg   [31:0] ap_phi_mux_state_matrix_3_2_6_phi_fu_2804_p8;
reg   [31:0] state_matrix_3_3_53_reg_2646;
reg   [31:0] ap_phi_mux_state_matrix_3_3_6_phi_fu_2876_p8;
wire   [31:0] state_matrix_0_0_26_fu_4883_p2;
reg   [31:0] state_matrix_3_0_6_reg_2656;
reg   [31:0] state_matrix_2_0_6_reg_2674;
reg   [31:0] state_matrix_1_0_6_reg_2692;
reg   [31:0] state_matrix_0_0_6907_reg_2710;
wire   [31:0] state_matrix_0_1_26_fu_4927_p2;
reg   [31:0] state_matrix_3_1_6_reg_2728;
reg   [31:0] state_matrix_2_1_6_reg_2746;
reg   [31:0] state_matrix_1_1_6_reg_2764;
reg   [31:0] state_matrix_0_1_6909_reg_2782;
wire   [31:0] state_matrix_0_2_26_fu_4965_p2;
reg   [31:0] state_matrix_3_2_6_reg_2800;
reg   [31:0] state_matrix_2_2_6_reg_2818;
reg   [31:0] state_matrix_1_2_6_reg_2836;
reg   [31:0] state_matrix_0_2_6911_reg_2854;
wire   [31:0] state_matrix_0_3_26_fu_5003_p2;
reg   [31:0] state_matrix_3_3_6_reg_2872;
reg   [31:0] state_matrix_2_3_6_reg_2890;
reg   [31:0] state_matrix_1_3_6_reg_2908;
reg   [31:0] state_matrix_0_3_6913_reg_2926;
reg   [1:0] i_8_reg_2944;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state65;
wire   [0:0] icmp_ln261_fu_5155_p2;
reg   [4:0] j_4_reg_2955;
reg   [1:0] i_9_reg_2966;
reg    ap_block_state70;
reg    ap_predicate_op1115_write_state70;
reg    ap_block_state70_io;
wire   [0:0] icmp_ln286_fu_5275_p2;
reg   [4:0] j_5_reg_2977;
reg    grp_quarterround_hw_fu_2988_ap_start_reg;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state57;
reg    grp_split_hw_fu_3108_ap_start_reg;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state60;
wire   [63:0] zext_ln117_fu_3444_p1;
wire   [63:0] zext_ln117_1_fu_3467_p1;
wire   [63:0] zext_ln244_1_fu_5093_p1;
wire   [63:0] zext_ln272_1_fu_5235_p1;
reg   [31:0] copy_state_matrix_3_fu_180;
wire   [31:0] state_matrix_0_3_25_fu_4427_p6;
reg   [31:0] copy_state_matrix_2_fu_184;
wire   [31:0] state_matrix_0_2_25_fu_4374_p6;
reg   [31:0] copy_state_matrix_1_fu_188;
wire   [31:0] state_matrix_0_1_25_fu_4321_p6;
reg   [31:0] copy_state_matrix_0_fu_192;
wire   [31:0] state_matrix_0_0_25_fu_4262_p6;
reg   [31:0] copy_state_matrix_3_1_fu_196;
reg   [31:0] copy_state_matrix_2_1_fu_200;
reg   [31:0] copy_state_matrix_1_1_fu_204;
reg   [31:0] copy_state_matrix_0_1_fu_208;
reg   [31:0] copy_state_matrix_3_2_fu_212;
reg   [31:0] copy_state_matrix_2_2_fu_216;
reg   [31:0] copy_state_matrix_1_2_fu_220;
reg   [31:0] copy_state_matrix_0_2_fu_224;
reg   [31:0] copy_state_matrix_3_3_fu_228;
reg   [31:0] copy_state_matrix_2_3_fu_232;
reg   [31:0] copy_state_matrix_1_3_fu_236;
reg   [31:0] copy_state_matrix_0_3_fu_240;
reg   [31:0] copy_state_matrix_2_4_fu_244;
reg   [31:0] copy_state_matrix_1_4_fu_248;
reg   [31:0] copy_state_matrix_1_5_fu_252;
reg   [31:0] copy_state_matrix_1_6_fu_256;
reg   [31:0] copy_state_matrix_1_7_fu_260;
reg   [31:0] copy_state_matrix_0_4_fu_264;
reg   [31:0] copy_state_matrix_0_5_fu_268;
reg   [31:0] copy_state_matrix_0_6_fu_272;
reg   [31:0] copy_state_matrix_0_7_fu_276;
reg   [31:0] copy_state_matrix_2_5_fu_280;
reg   [31:0] copy_state_matrix_2_6_fu_284;
reg   [31:0] copy_state_matrix_2_7_fu_288;
reg   [31:0] copy_state_matrix_3_4_fu_292;
reg   [31:0] copy_state_matrix_3_5_fu_296;
reg   [31:0] copy_state_matrix_3_6_fu_300;
reg   [31:0] copy_state_matrix_3_7_fu_304;
reg   [1:0] flag_2_fu_308;
reg   [1:0] flag_4_fu_312;
wire   [31:0] xor_ln244_fu_5126_p2;
wire   [31:0] zext_ln254_fu_5148_p1;
wire   [4:0] xor_ln117_fu_3461_p2;
wire   [0:0] icmp_ln146_3_fu_3496_p2;
wire   [0:0] icmp_ln146_4_fu_3510_p2;
wire   [31:0] select_ln146_fu_3502_p3;
wire   [0:0] icmp_ln146_5_fu_3524_p2;
wire   [31:0] select_ln146_1_fu_3516_p3;
wire   [31:0] select_ln146_3_fu_3538_p3;
wire   [31:0] select_ln146_4_fu_3546_p3;
wire   [31:0] select_ln146_6_fu_3562_p3;
wire   [31:0] select_ln146_9_fu_3586_p3;
wire   [31:0] select_ln146_10_fu_3594_p3;
wire   [31:0] select_ln146_12_fu_3610_p3;
wire   [31:0] select_ln146_13_fu_3618_p3;
wire   [31:0] select_ln146_15_fu_3634_p3;
wire   [31:0] select_ln146_2_fu_3530_p3;
wire   [31:0] select_ln146_5_fu_3554_p3;
wire   [31:0] select_ln146_7_fu_3570_p3;
wire   [31:0] select_ln146_8_fu_3578_p3;
wire   [31:0] select_ln146_11_fu_3602_p3;
wire   [31:0] select_ln146_22_fu_3686_p3;
wire   [31:0] select_ln146_14_fu_3626_p3;
wire   [31:0] select_ln146_24_fu_3700_p3;
wire   [31:0] select_ln146_16_fu_3642_p3;
wire   [31:0] select_ln146_26_fu_3714_p3;
wire   [31:0] select_ln146_17_fu_3650_p3;
wire   [31:0] select_ln146_28_fu_3728_p3;
wire   [0:0] trunc_ln163_fu_3760_p1;
wire   [31:0] select_ln163_fu_3764_p3;
wire   [7:0] key_0_2_fu_3772_p4;
wire   [31:0] key_0_fu_3782_p1;
wire   [7:0] empty_104_fu_3802_p1;
wire   [7:0] p_1_fu_3806_p4;
wire   [7:0] p_2_fu_3816_p4;
wire   [0:0] icmp_ln175_fu_3838_p2;
wire   [31:0] act_state_matrix_1_12_fu_3826_p5;
wire   [31:0] select_ln163_1_fu_3860_p3;
wire   [7:0] key_1_2_fu_3868_p4;
wire   [31:0] key_1_fu_3878_p1;
wire   [7:0] empty_105_fu_3898_p1;
wire   [7:0] p_1_1_fu_3902_p4;
wire   [7:0] p_2_1_fu_3912_p4;
wire   [31:0] act_state_matrix_1_13_fu_3922_p5;
wire   [31:0] select_ln163_2_fu_3950_p3;
wire   [7:0] key_2_2_fu_3958_p4;
wire   [31:0] key_2_fu_3968_p1;
wire   [7:0] empty_106_fu_3988_p1;
wire   [7:0] p_1_2_fu_3992_p4;
wire   [7:0] p_2_2_fu_4002_p4;
wire   [31:0] act_state_matrix_1_14_fu_4012_p5;
wire   [31:0] select_ln163_3_fu_4040_p3;
wire   [7:0] key_3_2_fu_4048_p4;
wire   [31:0] key_3_fu_4058_p1;
wire   [7:0] empty_107_fu_4078_p1;
wire   [7:0] p_1_3_fu_4082_p4;
wire   [7:0] p_2_3_fu_4092_p4;
wire   [31:0] act_state_matrix_1_15_fu_4102_p5;
wire   [7:0] empty_108_fu_4136_p1;
wire   [7:0] p_5_fu_4148_p4;
wire   [7:0] p_6_fu_4157_p4;
wire   [7:0] p_4_fu_4139_p4;
wire   [7:0] empty_109_fu_4178_p1;
wire   [7:0] p_5_1_fu_4190_p4;
wire   [7:0] p_6_1_fu_4199_p4;
wire   [7:0] p_4_1_fu_4181_p4;
wire   [7:0] empty_110_fu_4220_p1;
wire   [7:0] p_5_2_fu_4232_p4;
wire   [7:0] p_6_2_fu_4241_p4;
wire   [7:0] p_4_2_fu_4223_p4;
wire   [31:0] tmp_11_fu_4594_p6;
wire   [31:0] tmp_12_fu_4604_p6;
wire   [31:0] tmp_14_fu_4644_p6;
wire   [31:0] tmp_13_fu_4634_p6;
wire   [31:0] tmp_16_fu_4678_p6;
wire   [31:0] tmp_15_fu_4668_p6;
wire   [31:0] tmp_20_fu_4712_p6;
wire   [31:0] tmp_19_fu_4702_p6;
wire   [31:0] tmp_17_fu_4855_p6;
wire   [31:0] tmp_18_fu_4869_p6;
wire   [31:0] tmp_22_fu_4913_p6;
wire   [31:0] tmp_21_fu_4899_p6;
wire   [31:0] tmp_24_fu_4951_p6;
wire   [31:0] tmp_23_fu_4937_p6;
wire   [31:0] tmp_26_fu_4989_p6;
wire   [31:0] tmp_25_fu_4975_p6;
wire   [5:0] tmp_27_fu_5038_p3;
wire   [0:0] trunc_ln246_fu_5050_p1;
wire   [7:0] shl_ln_fu_5054_p3;
wire   [7:0] or_ln246_fu_5062_p2;
wire   [6:0] zext_ln244_fu_5084_p1;
wire   [6:0] add_ln244_fu_5088_p2;
wire   [3:0] trunc_ln246_1_fu_5099_p1;
wire   [6:0] shl_ln246_1_fu_5103_p3;
wire   [8:0] zext_ln246_1_fu_5111_p1;
wire   [8:0] add_ln246_fu_5115_p2;
wire   [5:0] tmp_28_fu_5180_p3;
wire   [0:0] trunc_ln274_fu_5192_p1;
wire   [7:0] shl_ln1_fu_5196_p3;
wire   [7:0] or_ln274_fu_5204_p2;
wire   [6:0] zext_ln272_fu_5226_p1;
wire   [6:0] add_ln272_fu_5230_p2;
wire   [3:0] trunc_ln274_1_fu_5240_p1;
wire   [6:0] shl_ln274_1_fu_5244_p3;
wire   [8:0] zext_ln274_1_fu_5252_p1;
wire   [8:0] add_ln274_fu_5256_p2;
reg   [68:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 input_V_data_0_sel_rd = 1'b0;
#0 input_V_data_0_sel_wr = 1'b0;
#0 input_V_data_0_state = 2'd0;
#0 input_V_last_V_0_sel_rd = 1'b0;
#0 input_V_last_V_0_sel_wr = 1'b0;
#0 input_V_last_V_0_state = 2'd0;
#0 output_V_data_1_sel_rd = 1'b0;
#0 output_V_data_1_sel_wr = 1'b0;
#0 output_V_data_1_state = 2'd0;
#0 output_V_last_V_1_sel_rd = 1'b0;
#0 output_V_last_V_1_sel_wr = 1'b0;
#0 output_V_last_V_1_state = 2'd0;
#0 ap_CS_fsm = 69'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_quarterround_hw_fu_2988_ap_start_reg = 1'b0;
#0 grp_split_hw_fu_3108_ap_start_reg = 1'b0;
end

chacha_hw_empty #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
empty_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(empty_address0),
    .ce0(empty_ce0),
    .we0(empty_we0),
    .d0(input_V_data_0_data_out),
    .q0(empty_q0)
);

chacha_hw_empty #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
empty_80_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(empty_80_address0),
    .ce0(empty_80_ce0),
    .we0(empty_80_we0),
    .d0(empty_80_d0),
    .q0(empty_80_q0)
);

quarterround_hw grp_quarterround_hw_fu_2988(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_quarterround_hw_fu_2988_ap_start),
    .ap_done(grp_quarterround_hw_fu_2988_ap_done),
    .ap_idle(grp_quarterround_hw_fu_2988_ap_idle),
    .ap_ready(grp_quarterround_hw_fu_2988_ap_ready),
    .state_matrix_0_0_r_3(grp_quarterround_hw_fu_2988_state_matrix_0_0_r_3),
    .state_matrix_0_0_r(grp_quarterround_hw_fu_2988_state_matrix_0_0_r),
    .state_matrix_0_1_r_3(grp_quarterround_hw_fu_2988_state_matrix_0_1_r_3),
    .state_matrix_0_1_r(grp_quarterround_hw_fu_2988_state_matrix_0_1_r),
    .state_matrix_0_2_r_3(grp_quarterround_hw_fu_2988_state_matrix_0_2_r_3),
    .state_matrix_0_2_r(grp_quarterround_hw_fu_2988_state_matrix_0_2_r),
    .state_matrix_0_3_r_3(grp_quarterround_hw_fu_2988_state_matrix_0_3_r_3),
    .state_matrix_0_3_r(grp_quarterround_hw_fu_2988_state_matrix_0_3_r),
    .state_matrix_1_0_r_3(grp_quarterround_hw_fu_2988_state_matrix_1_0_r_3),
    .state_matrix_1_0_r(grp_quarterround_hw_fu_2988_state_matrix_1_0_r),
    .state_matrix_1_1_r_3(grp_quarterround_hw_fu_2988_state_matrix_1_1_r_3),
    .state_matrix_1_1_r(grp_quarterround_hw_fu_2988_state_matrix_1_1_r),
    .state_matrix_1_2_r_3(grp_quarterround_hw_fu_2988_state_matrix_1_2_r_3),
    .state_matrix_1_2_r(grp_quarterround_hw_fu_2988_state_matrix_1_2_r),
    .state_matrix_1_3_r_3(grp_quarterround_hw_fu_2988_state_matrix_1_3_r_3),
    .state_matrix_1_3_r(grp_quarterround_hw_fu_2988_state_matrix_1_3_r),
    .state_matrix_2_0_r_3(grp_quarterround_hw_fu_2988_state_matrix_2_0_r_3),
    .state_matrix_2_0_r(grp_quarterround_hw_fu_2988_state_matrix_2_0_r),
    .state_matrix_2_1_r_3(grp_quarterround_hw_fu_2988_state_matrix_2_1_r_3),
    .state_matrix_2_1_r(grp_quarterround_hw_fu_2988_state_matrix_2_1_r),
    .state_matrix_2_2_r_3(grp_quarterround_hw_fu_2988_state_matrix_2_2_r_3),
    .state_matrix_2_2_r(grp_quarterround_hw_fu_2988_state_matrix_2_2_r),
    .state_matrix_2_3_r_3(grp_quarterround_hw_fu_2988_state_matrix_2_3_r_3),
    .state_matrix_2_3_r(grp_quarterround_hw_fu_2988_state_matrix_2_3_r),
    .state_matrix_3_0_r_3(grp_quarterround_hw_fu_2988_state_matrix_3_0_r_3),
    .state_matrix_3_0_r(grp_quarterround_hw_fu_2988_state_matrix_3_0_r),
    .state_matrix_3_1_r_3(grp_quarterround_hw_fu_2988_state_matrix_3_1_r_3),
    .state_matrix_3_1_r(grp_quarterround_hw_fu_2988_state_matrix_3_1_r),
    .state_matrix_3_2_r_3(grp_quarterround_hw_fu_2988_state_matrix_3_2_r_3),
    .state_matrix_3_2_r(grp_quarterround_hw_fu_2988_state_matrix_3_2_r),
    .state_matrix_3_3_r_3(grp_quarterround_hw_fu_2988_state_matrix_3_3_r_3),
    .state_matrix_3_3_r(grp_quarterround_hw_fu_2988_state_matrix_3_3_r),
    .ind1(grp_quarterround_hw_fu_2988_ind1),
    .ind2(grp_quarterround_hw_fu_2988_ind2),
    .ind3(grp_quarterround_hw_fu_2988_ind3),
    .ind4(grp_quarterround_hw_fu_2988_ind4),
    .ap_return_0(grp_quarterround_hw_fu_2988_ap_return_0),
    .ap_return_1(grp_quarterround_hw_fu_2988_ap_return_1),
    .ap_return_2(grp_quarterround_hw_fu_2988_ap_return_2),
    .ap_return_3(grp_quarterround_hw_fu_2988_ap_return_3),
    .ap_return_4(grp_quarterround_hw_fu_2988_ap_return_4),
    .ap_return_5(grp_quarterround_hw_fu_2988_ap_return_5),
    .ap_return_6(grp_quarterround_hw_fu_2988_ap_return_6),
    .ap_return_7(grp_quarterround_hw_fu_2988_ap_return_7),
    .ap_return_8(grp_quarterround_hw_fu_2988_ap_return_8),
    .ap_return_9(grp_quarterround_hw_fu_2988_ap_return_9),
    .ap_return_10(grp_quarterround_hw_fu_2988_ap_return_10),
    .ap_return_11(grp_quarterround_hw_fu_2988_ap_return_11),
    .ap_return_12(grp_quarterround_hw_fu_2988_ap_return_12),
    .ap_return_13(grp_quarterround_hw_fu_2988_ap_return_13),
    .ap_return_14(grp_quarterround_hw_fu_2988_ap_return_14),
    .ap_return_15(grp_quarterround_hw_fu_2988_ap_return_15)
);

split_hw grp_split_hw_fu_3108(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_split_hw_fu_3108_ap_start),
    .ap_done(grp_split_hw_fu_3108_ap_done),
    .ap_idle(grp_split_hw_fu_3108_ap_idle),
    .ap_ready(grp_split_hw_fu_3108_ap_ready),
    .state_matrix_0_0_r(grp_split_hw_fu_3108_state_matrix_0_0_r),
    .state_matrix_0_1_r(grp_split_hw_fu_3108_state_matrix_0_1_r),
    .state_matrix_0_2_r(grp_split_hw_fu_3108_state_matrix_0_2_r),
    .state_matrix_0_3_r(grp_split_hw_fu_3108_state_matrix_0_3_r),
    .state_matrix_1_0_r(grp_split_hw_fu_3108_state_matrix_1_0_r),
    .state_matrix_1_1_r(grp_split_hw_fu_3108_state_matrix_1_1_r),
    .state_matrix_1_2_r(grp_split_hw_fu_3108_state_matrix_1_2_r),
    .state_matrix_1_3_r(grp_split_hw_fu_3108_state_matrix_1_3_r),
    .state_matrix_2_0_r(grp_split_hw_fu_3108_state_matrix_2_0_r),
    .state_matrix_2_1_r(grp_split_hw_fu_3108_state_matrix_2_1_r),
    .state_matrix_2_2_r(grp_split_hw_fu_3108_state_matrix_2_2_r),
    .state_matrix_2_3_r(grp_split_hw_fu_3108_state_matrix_2_3_r),
    .state_matrix_3_0_r(grp_split_hw_fu_3108_state_matrix_3_0_r),
    .state_matrix_3_1_r(grp_split_hw_fu_3108_state_matrix_3_1_r),
    .state_matrix_3_2_r(grp_split_hw_fu_3108_state_matrix_3_2_r),
    .state_matrix_3_3_r(grp_split_hw_fu_3108_state_matrix_3_3_r),
    .key_stream_address0(grp_split_hw_fu_3108_key_stream_address0),
    .key_stream_ce0(grp_split_hw_fu_3108_key_stream_ce0),
    .key_stream_we0(grp_split_hw_fu_3108_key_stream_we0),
    .key_stream_d0(grp_split_hw_fu_3108_key_stream_d0),
    .start(grp_split_hw_fu_3108_start),
    .mode(grp_split_hw_fu_3108_mode)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U109(
    .din0(32'd1634760805),
    .din1(act_state_matrix_1_11_reg_673),
    .din2(act_state_matrix_2_11_reg_633),
    .din3(tmp_data_22_reg_5367),
    .din4(ap_phi_mux_i_5_0197_phi_fu_770_p4),
    .dout(state_matrix_0_0_25_fu_4262_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U110(
    .din0(32'd857760878),
    .din1(act_state_matrix_1_10_reg_663),
    .din2(act_state_matrix_2_10_reg_623),
    .din3(act_state_matrix_3_s_reg_5746),
    .din4(ap_phi_mux_i_5_0197_phi_fu_770_p4),
    .dout(state_matrix_0_1_25_fu_4321_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U111(
    .din0(32'd2036477234),
    .din1(act_state_matrix_1_9_reg_653),
    .din2(act_state_matrix_2_9_reg_613),
    .din3(act_state_matrix_3_1_reg_5752),
    .din4(ap_phi_mux_i_5_0197_phi_fu_770_p4),
    .dout(state_matrix_0_2_25_fu_4374_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U112(
    .din0(32'd1797285236),
    .din1(act_state_matrix_1_8_reg_643),
    .din2(act_state_matrix_2_8_reg_603),
    .din3(act_state_matrix_3_2_reg_5758),
    .din4(ap_phi_mux_i_5_0197_phi_fu_770_p4),
    .dout(state_matrix_0_3_25_fu_4427_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U113(
    .din0(copy_state_matrix_0_19_reg_5811),
    .din1(copy_state_matrix_0_18_reg_5805),
    .din2(copy_state_matrix_0_17_reg_5799),
    .din3(copy_state_matrix_0_16_reg_5793),
    .din4(i_7_0132_reg_948),
    .dout(tmp_11_fu_4594_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U114(
    .din0(state_matrix_0_0_0131_reg_959),
    .din1(state_matrix_1_0_0123_reg_999),
    .din2(state_matrix_2_0_0115_reg_1039),
    .din3(state_matrix_3_0_0107_reg_1079),
    .din4(i_7_0132_reg_948),
    .dout(tmp_12_fu_4604_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U115(
    .din0(copy_state_matrix_1_19_reg_5855),
    .din1(copy_state_matrix_1_18_reg_5849),
    .din2(copy_state_matrix_1_17_reg_5843),
    .din3(copy_state_matrix_1_16_reg_5837),
    .din4(i_7_0132_reg_948),
    .dout(tmp_13_fu_4634_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U116(
    .din0(state_matrix_0_1_0129_reg_969),
    .din1(state_matrix_1_1_0121_reg_1009),
    .din2(state_matrix_2_1_0113_reg_1049),
    .din3(state_matrix_3_1_0105_reg_1089),
    .din4(i_7_0132_reg_948),
    .dout(tmp_14_fu_4644_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U117(
    .din0(copy_state_matrix_2_16_reg_5881),
    .din1(copy_state_matrix_2_17_reg_5887),
    .din2(copy_state_matrix_2_18_reg_5893),
    .din3(copy_state_matrix_2_19_reg_5899),
    .din4(i_7_0132_reg_948),
    .dout(tmp_15_fu_4668_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U118(
    .din0(state_matrix_0_2_0127_reg_979),
    .din1(state_matrix_1_2_0119_reg_1019),
    .din2(state_matrix_2_2_0111_reg_1059),
    .din3(state_matrix_3_2_0103_reg_1099),
    .din4(i_7_0132_reg_948),
    .dout(tmp_16_fu_4678_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U119(
    .din0(copy_state_matrix_3_16_reg_5925),
    .din1(copy_state_matrix_3_17_reg_5931),
    .din2(copy_state_matrix_3_18_reg_5937),
    .din3(copy_state_matrix_3_19_reg_5943),
    .din4(i_7_0132_reg_948),
    .dout(tmp_19_fu_4702_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U120(
    .din0(state_matrix_0_3_0125_reg_989),
    .din1(state_matrix_1_3_0117_reg_1029),
    .din2(state_matrix_2_3_0109_reg_1069),
    .din3(state_matrix_3_3_0101_reg_1109),
    .din4(i_7_0132_reg_948),
    .dout(tmp_20_fu_4712_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U121(
    .din0(32'd1634760805),
    .din1(act_state_matrix_1_11_reg_673),
    .din2(act_state_matrix_2_11_reg_633),
    .din3(act_state_matrix_3_3_reg_5966),
    .din4(i_5_199_reg_1407),
    .dout(state_matrix_0_0_27_fu_4747_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U122(
    .din0(32'd857760878),
    .din1(act_state_matrix_1_10_reg_663),
    .din2(act_state_matrix_2_10_reg_623),
    .din3(act_state_matrix_3_s_reg_5746),
    .din4(i_5_199_reg_1407),
    .dout(state_matrix_0_1_27_fu_4774_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U123(
    .din0(32'd2036477234),
    .din1(act_state_matrix_1_9_reg_653),
    .din2(act_state_matrix_2_9_reg_613),
    .din3(act_state_matrix_3_1_reg_5752),
    .din4(i_5_199_reg_1407),
    .dout(state_matrix_0_2_27_fu_4795_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U124(
    .din0(32'd1797285236),
    .din1(act_state_matrix_1_8_reg_643),
    .din2(act_state_matrix_2_8_reg_603),
    .din3(act_state_matrix_3_2_reg_5758),
    .din4(i_5_199_reg_1407),
    .dout(state_matrix_0_3_27_fu_4816_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U125(
    .din0(copy_state_matrix_0_15_reg_1848),
    .din1(copy_state_matrix_0_14_reg_1830),
    .din2(copy_state_matrix_0_13_reg_1812),
    .din3(copy_state_matrix_0_12_reg_1794),
    .din4(i_7_134_reg_2485),
    .dout(tmp_17_fu_4855_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U126(
    .din0(state_matrix_0_0_590633_reg_2496),
    .din1(state_matrix_1_0_525_reg_2536),
    .din2(state_matrix_2_0_517_reg_2576),
    .din3(state_matrix_3_0_59_reg_2616),
    .din4(i_7_134_reg_2485),
    .dout(tmp_18_fu_4869_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U127(
    .din0(copy_state_matrix_1_15_reg_1992),
    .din1(copy_state_matrix_1_14_reg_1974),
    .din2(copy_state_matrix_1_13_reg_1956),
    .din3(copy_state_matrix_1_12_reg_1938),
    .din4(i_7_134_reg_2485),
    .dout(tmp_21_fu_4899_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U128(
    .din0(state_matrix_0_1_590831_reg_2506),
    .din1(state_matrix_1_1_523_reg_2546),
    .din2(state_matrix_2_1_515_reg_2586),
    .din3(state_matrix_3_1_57_reg_2626),
    .din4(i_7_134_reg_2485),
    .dout(tmp_22_fu_4913_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U129(
    .din0(copy_state_matrix_2_12_reg_2082),
    .din1(copy_state_matrix_2_13_reg_2100),
    .din2(copy_state_matrix_2_14_reg_2118),
    .din3(copy_state_matrix_2_15_reg_2136),
    .din4(i_7_134_reg_2485),
    .dout(tmp_23_fu_4937_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U130(
    .din0(state_matrix_0_2_591029_reg_2516),
    .din1(state_matrix_1_2_521_reg_2556),
    .din2(state_matrix_2_2_513_reg_2596),
    .din3(state_matrix_3_2_55_reg_2636),
    .din4(i_7_134_reg_2485),
    .dout(tmp_24_fu_4951_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U131(
    .din0(copy_state_matrix_3_12_reg_2226),
    .din1(copy_state_matrix_3_13_reg_2244),
    .din2(copy_state_matrix_3_14_reg_2262),
    .din3(copy_state_matrix_3_15_reg_2280),
    .din4(i_7_134_reg_2485),
    .dout(tmp_25_fu_4975_p6)
);

chacha_hw_mux_42_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
chacha_hw_mux_42_cud_U132(
    .din0(state_matrix_0_3_591227_reg_2526),
    .din1(state_matrix_1_3_519_reg_2566),
    .din2(state_matrix_2_3_511_reg_2606),
    .din3(state_matrix_3_3_53_reg_2646),
    .din4(i_7_134_reg_2485),
    .dout(tmp_26_fu_4989_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln200_fu_4480_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln160_fu_3754_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln160_fu_3754_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_quarterround_hw_fu_2988_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | ((icmp_ln208_1_fu_4843_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43)) | ((icmp_ln208_fu_4582_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22)))) begin
            grp_quarterround_hw_fu_2988_ap_start_reg <= 1'b1;
        end else if ((grp_quarterround_hw_fu_2988_ap_ready == 1'b1)) begin
            grp_quarterround_hw_fu_2988_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_split_hw_fu_3108_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state39))) begin
            grp_split_hw_fu_3108_ap_start_reg <= 1'b1;
        end else if ((grp_split_hw_fu_3108_ap_ready == 1'b1)) begin
            grp_split_hw_fu_3108_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_V_data_0_sel_rd <= 1'b0;
    end else begin
        if (((input_V_data_0_ack_out == 1'b1) & (input_V_data_0_vld_out == 1'b1))) begin
            input_V_data_0_sel_rd <= ~input_V_data_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_V_data_0_sel_wr <= 1'b0;
    end else begin
        if (((input_V_data_0_ack_in == 1'b1) & (input_V_data_0_vld_in == 1'b1))) begin
            input_V_data_0_sel_wr <= ~input_V_data_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_V_data_0_state <= 2'd0;
    end else begin
        if ((((input_V_data_0_state == 2'd2) & (input_V_data_0_vld_in == 1'b0)) | ((input_V_data_0_state == 2'd3) & (input_V_data_0_vld_in == 1'b0) & (input_V_data_0_ack_out == 1'b1)))) begin
            input_V_data_0_state <= 2'd2;
        end else if ((((input_V_data_0_state == 2'd1) & (input_V_data_0_ack_out == 1'b0)) | ((input_V_data_0_state == 2'd3) & (input_V_data_0_ack_out == 1'b0) & (input_V_data_0_vld_in == 1'b1)))) begin
            input_V_data_0_state <= 2'd1;
        end else if (((~((input_V_data_0_vld_in == 1'b0) & (input_V_data_0_ack_out == 1'b1)) & ~((input_V_data_0_ack_out == 1'b0) & (input_V_data_0_vld_in == 1'b1)) & (input_V_data_0_state == 2'd3)) | ((input_V_data_0_state == 2'd1) & (input_V_data_0_ack_out == 1'b1)) | ((input_V_data_0_state == 2'd2) & (input_V_data_0_vld_in == 1'b1)))) begin
            input_V_data_0_state <= 2'd3;
        end else begin
            input_V_data_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_V_last_V_0_sel_rd <= 1'b0;
    end else begin
        if (((input_V_last_V_0_ack_out == 1'b1) & (input_V_last_V_0_vld_out == 1'b1))) begin
            input_V_last_V_0_sel_rd <= ~input_V_last_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_V_last_V_0_sel_wr <= 1'b0;
    end else begin
        if (((input_V_last_V_0_ack_in == 1'b1) & (input_V_last_V_0_vld_in == 1'b1))) begin
            input_V_last_V_0_sel_wr <= ~input_V_last_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_V_last_V_0_state <= 2'd0;
    end else begin
        if ((((input_V_last_V_0_vld_in == 1'b0) & (input_V_last_V_0_state == 2'd2)) | ((input_V_last_V_0_vld_in == 1'b0) & (input_V_last_V_0_ack_out == 1'b1) & (input_V_last_V_0_state == 2'd3)))) begin
            input_V_last_V_0_state <= 2'd2;
        end else if ((((input_V_last_V_0_ack_out == 1'b0) & (input_V_last_V_0_state == 2'd1)) | ((input_V_last_V_0_ack_out == 1'b0) & (input_V_last_V_0_vld_in == 1'b1) & (input_V_last_V_0_state == 2'd3)))) begin
            input_V_last_V_0_state <= 2'd1;
        end else if (((~((input_V_last_V_0_vld_in == 1'b0) & (input_V_last_V_0_ack_out == 1'b1)) & ~((input_V_last_V_0_ack_out == 1'b0) & (input_V_last_V_0_vld_in == 1'b1)) & (input_V_last_V_0_state == 2'd3)) | ((input_V_last_V_0_ack_out == 1'b1) & (input_V_last_V_0_state == 2'd1)) | ((input_V_last_V_0_vld_in == 1'b1) & (input_V_last_V_0_state == 2'd2)))) begin
            input_V_last_V_0_state <= 2'd3;
        end else begin
            input_V_last_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_V_data_1_sel_rd <= 1'b0;
    end else begin
        if (((output_V_data_1_ack_out == 1'b1) & (output_V_data_1_vld_out == 1'b1))) begin
            output_V_data_1_sel_rd <= ~output_V_data_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_V_data_1_sel_wr <= 1'b0;
    end else begin
        if (((output_V_data_1_ack_in == 1'b1) & (output_V_data_1_vld_in == 1'b1))) begin
            output_V_data_1_sel_wr <= ~output_V_data_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_V_data_1_state <= 2'd0;
    end else begin
        if ((((output_V_data_1_vld_in == 1'b0) & (output_V_data_1_state == 2'd2)) | ((output_V_data_1_vld_in == 1'b0) & (output_V_data_1_ack_out == 1'b1) & (output_V_data_1_state == 2'd3)))) begin
            output_V_data_1_state <= 2'd2;
        end else if ((((output_r_TREADY == 1'b0) & (output_V_data_1_state == 2'd1)) | ((output_r_TREADY == 1'b0) & (output_V_data_1_vld_in == 1'b1) & (output_V_data_1_state == 2'd3)))) begin
            output_V_data_1_state <= 2'd1;
        end else if (((~((output_V_data_1_vld_in == 1'b0) & (output_V_data_1_ack_out == 1'b1)) & ~((output_r_TREADY == 1'b0) & (output_V_data_1_vld_in == 1'b1)) & (output_V_data_1_state == 2'd3)) | ((output_V_data_1_ack_out == 1'b1) & (output_V_data_1_state == 2'd1)) | ((output_V_data_1_vld_in == 1'b1) & (output_V_data_1_state == 2'd2)))) begin
            output_V_data_1_state <= 2'd3;
        end else begin
            output_V_data_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((output_V_last_V_1_ack_out == 1'b1) & (output_V_last_V_1_vld_out == 1'b1))) begin
            output_V_last_V_1_sel_rd <= ~output_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((output_V_last_V_1_ack_in == 1'b1) & (output_V_last_V_1_vld_in == 1'b1))) begin
            output_V_last_V_1_sel_wr <= ~output_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((output_V_last_V_1_vld_in == 1'b0) & (output_V_last_V_1_state == 2'd2)) | ((output_V_last_V_1_vld_in == 1'b0) & (output_V_last_V_1_ack_out == 1'b1) & (output_V_last_V_1_state == 2'd3)))) begin
            output_V_last_V_1_state <= 2'd2;
        end else if ((((output_r_TREADY == 1'b0) & (output_V_last_V_1_state == 2'd1)) | ((output_r_TREADY == 1'b0) & (output_V_last_V_1_vld_in == 1'b1) & (output_V_last_V_1_state == 2'd3)))) begin
            output_V_last_V_1_state <= 2'd1;
        end else if (((~((output_V_last_V_1_vld_in == 1'b0) & (output_V_last_V_1_ack_out == 1'b1)) & ~((output_r_TREADY == 1'b0) & (output_V_last_V_1_vld_in == 1'b1)) & (output_V_last_V_1_state == 2'd3)) | ((output_V_last_V_1_ack_out == 1'b1) & (output_V_last_V_1_state == 2'd1)) | ((output_V_last_V_1_vld_in == 1'b1) & (output_V_last_V_1_state == 2'd2)))) begin
            output_V_last_V_1_state <= 2'd3;
        end else begin
            output_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln146_1_fu_3748_p2 == 1'd1) & (icmp_ln146_fu_3742_p2 == 1'd1))) begin
        act_state_matrix_1_10_reg_663 <= select_ln146_27_fu_3721_p3;
    end else if (((icmp_ln160_fu_3754_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        act_state_matrix_1_10_reg_663 <= act_state_matrix_2_15_fu_3942_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln146_1_fu_3748_p2 == 1'd1) & (icmp_ln146_fu_3742_p2 == 1'd1))) begin
        act_state_matrix_1_11_reg_673 <= select_ln146_29_fu_3735_p3;
    end else if (((icmp_ln160_fu_3754_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        act_state_matrix_1_11_reg_673 <= act_state_matrix_2_13_fu_3852_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln146_fu_3742_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        act_state_matrix_1_4_reg_552 <= select_ln146_23_fu_3693_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        act_state_matrix_1_4_reg_552 <= act_state_matrix_1_s_reg_452;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln146_fu_3742_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        act_state_matrix_1_5_reg_562 <= select_ln146_25_fu_3707_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        act_state_matrix_1_5_reg_562 <= act_state_matrix_1_1_reg_464;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln146_fu_3742_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        act_state_matrix_1_6_reg_572 <= select_ln146_27_fu_3721_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        act_state_matrix_1_6_reg_572 <= act_state_matrix_1_2_reg_476;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln146_fu_3742_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        act_state_matrix_1_7_reg_582 <= select_ln146_29_fu_3735_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        act_state_matrix_1_7_reg_582 <= act_state_matrix_1_3_reg_488;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln146_1_fu_3748_p2 == 1'd1) & (icmp_ln146_fu_3742_p2 == 1'd1))) begin
        act_state_matrix_1_8_reg_643 <= select_ln146_23_fu_3693_p3;
    end else if (((icmp_ln160_fu_3754_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        act_state_matrix_1_8_reg_643 <= act_state_matrix_2_19_fu_4122_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln146_1_fu_3748_p2 == 1'd1) & (icmp_ln146_fu_3742_p2 == 1'd1))) begin
        act_state_matrix_1_9_reg_653 <= select_ln146_25_fu_3707_p3;
    end else if (((icmp_ln160_fu_3754_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        act_state_matrix_1_9_reg_653 <= act_state_matrix_2_17_fu_4032_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln146_1_fu_3748_p2 == 1'd1) & (icmp_ln146_fu_3742_p2 == 1'd1))) begin
        act_state_matrix_2_10_reg_623 <= select_ln146_20_fu_3672_p3;
    end else if (((icmp_ln160_fu_3754_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        act_state_matrix_2_10_reg_623 <= act_state_matrix_2_14_fu_3934_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln146_1_fu_3748_p2 == 1'd1) & (icmp_ln146_fu_3742_p2 == 1'd1))) begin
        act_state_matrix_2_11_reg_633 <= select_ln146_21_fu_3679_p3;
    end else if (((icmp_ln160_fu_3754_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        act_state_matrix_2_11_reg_633 <= act_state_matrix_2_12_fu_3844_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln146_fu_3742_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        act_state_matrix_2_4_reg_512 <= select_ln146_18_fu_3658_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        act_state_matrix_2_4_reg_512 <= act_state_matrix_2_s_reg_404;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln146_fu_3742_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        act_state_matrix_2_5_reg_522 <= select_ln146_19_fu_3665_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        act_state_matrix_2_5_reg_522 <= act_state_matrix_2_1_reg_416;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln146_fu_3742_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        act_state_matrix_2_6_reg_532 <= select_ln146_20_fu_3672_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        act_state_matrix_2_6_reg_532 <= act_state_matrix_2_2_reg_428;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln146_fu_3742_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        act_state_matrix_2_7_reg_542 <= select_ln146_21_fu_3679_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        act_state_matrix_2_7_reg_542 <= act_state_matrix_2_3_reg_440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln146_1_fu_3748_p2 == 1'd1) & (icmp_ln146_fu_3742_p2 == 1'd1))) begin
        act_state_matrix_2_8_reg_603 <= select_ln146_18_fu_3658_p3;
    end else if (((icmp_ln160_fu_3754_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        act_state_matrix_2_8_reg_603 <= act_state_matrix_2_18_fu_4114_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln146_1_fu_3748_p2 == 1'd1) & (icmp_ln146_fu_3742_p2 == 1'd1))) begin
        act_state_matrix_2_9_reg_613 <= select_ln146_19_fu_3665_p3;
    end else if (((icmp_ln160_fu_3754_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        act_state_matrix_2_9_reg_613 <= act_state_matrix_2_16_fu_4024_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        copy_state_matrix_0_1082_reg_1490 <= ap_phi_mux_copy_state_matrix_0_14_phi_fu_1834_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        copy_state_matrix_0_1082_reg_1490 <= copy_state_matrix_0_18_reg_5805;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        copy_state_matrix_0_1184_reg_1481 <= ap_phi_mux_copy_state_matrix_0_15_phi_fu_1852_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        copy_state_matrix_0_1184_reg_1481 <= copy_state_matrix_0_19_reg_5811;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)))) begin
        copy_state_matrix_0_12_reg_1794 <= copy_state_matrix_0_878_reg_1508;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3))) begin
        copy_state_matrix_0_12_reg_1794 <= state_matrix_0_0_27_fu_4747_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2))) begin
        copy_state_matrix_0_13_reg_1812 <= state_matrix_0_0_27_fu_4747_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        copy_state_matrix_0_13_reg_1812 <= copy_state_matrix_0_980_reg_1499;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1))) begin
        copy_state_matrix_0_14_reg_1830 <= state_matrix_0_0_27_fu_4747_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        copy_state_matrix_0_14_reg_1830 <= copy_state_matrix_0_1082_reg_1490;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0))) begin
        copy_state_matrix_0_15_reg_1848 <= state_matrix_0_0_27_fu_4747_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        copy_state_matrix_0_15_reg_1848 <= copy_state_matrix_0_1184_reg_1481;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        copy_state_matrix_0_878_reg_1508 <= ap_phi_mux_copy_state_matrix_0_12_phi_fu_1798_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        copy_state_matrix_0_878_reg_1508 <= copy_state_matrix_0_16_reg_5793;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        copy_state_matrix_0_980_reg_1499 <= ap_phi_mux_copy_state_matrix_0_13_phi_fu_1816_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        copy_state_matrix_0_980_reg_1499 <= copy_state_matrix_0_17_reg_5799;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        copy_state_matrix_1_1074_reg_1526 <= ap_phi_mux_copy_state_matrix_1_14_phi_fu_1978_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        copy_state_matrix_1_1074_reg_1526 <= copy_state_matrix_1_18_reg_5849;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        copy_state_matrix_1_1176_reg_1517 <= ap_phi_mux_copy_state_matrix_1_15_phi_fu_1996_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        copy_state_matrix_1_1176_reg_1517 <= copy_state_matrix_1_19_reg_5855;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)))) begin
        copy_state_matrix_1_12_reg_1938 <= copy_state_matrix_1_870_reg_1544;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3))) begin
        copy_state_matrix_1_12_reg_1938 <= state_matrix_0_1_27_fu_4774_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2))) begin
        copy_state_matrix_1_13_reg_1956 <= state_matrix_0_1_27_fu_4774_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        copy_state_matrix_1_13_reg_1956 <= copy_state_matrix_1_972_reg_1535;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1))) begin
        copy_state_matrix_1_14_reg_1974 <= state_matrix_0_1_27_fu_4774_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        copy_state_matrix_1_14_reg_1974 <= copy_state_matrix_1_1074_reg_1526;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0))) begin
        copy_state_matrix_1_15_reg_1992 <= state_matrix_0_1_27_fu_4774_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        copy_state_matrix_1_15_reg_1992 <= copy_state_matrix_1_1176_reg_1517;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        copy_state_matrix_1_870_reg_1544 <= ap_phi_mux_copy_state_matrix_1_12_phi_fu_1942_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        copy_state_matrix_1_870_reg_1544 <= copy_state_matrix_1_16_reg_5837;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        copy_state_matrix_1_972_reg_1535 <= ap_phi_mux_copy_state_matrix_1_13_phi_fu_1960_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        copy_state_matrix_1_972_reg_1535 <= copy_state_matrix_1_17_reg_5843;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        copy_state_matrix_2_1088_reg_1463 <= ap_phi_mux_copy_state_matrix_2_14_phi_fu_2122_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        copy_state_matrix_2_1088_reg_1463 <= copy_state_matrix_2_18_reg_5893;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        copy_state_matrix_2_1190_reg_1454 <= ap_phi_mux_copy_state_matrix_2_15_phi_fu_2140_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        copy_state_matrix_2_1190_reg_1454 <= copy_state_matrix_2_19_reg_5899;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0))) begin
        copy_state_matrix_2_12_reg_2082 <= state_matrix_0_2_27_fu_4795_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        copy_state_matrix_2_12_reg_2082 <= copy_state_matrix_2_868_reg_1553;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1))) begin
        copy_state_matrix_2_13_reg_2100 <= state_matrix_0_2_27_fu_4795_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        copy_state_matrix_2_13_reg_2100 <= copy_state_matrix_2_986_reg_1472;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2))) begin
        copy_state_matrix_2_14_reg_2118 <= state_matrix_0_2_27_fu_4795_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        copy_state_matrix_2_14_reg_2118 <= copy_state_matrix_2_1088_reg_1463;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)))) begin
        copy_state_matrix_2_15_reg_2136 <= copy_state_matrix_2_1190_reg_1454;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3))) begin
        copy_state_matrix_2_15_reg_2136 <= state_matrix_0_2_27_fu_4795_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        copy_state_matrix_2_868_reg_1553 <= ap_phi_mux_copy_state_matrix_2_12_phi_fu_2086_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        copy_state_matrix_2_868_reg_1553 <= copy_state_matrix_2_16_reg_5881;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        copy_state_matrix_2_986_reg_1472 <= ap_phi_mux_copy_state_matrix_2_13_phi_fu_2104_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        copy_state_matrix_2_986_reg_1472 <= copy_state_matrix_2_17_reg_5887;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        copy_state_matrix_3_1096_reg_1427 <= ap_phi_mux_copy_state_matrix_3_14_phi_fu_2266_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        copy_state_matrix_3_1096_reg_1427 <= copy_state_matrix_3_18_reg_5937;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        copy_state_matrix_3_1198_reg_1418 <= ap_phi_mux_copy_state_matrix_3_15_phi_fu_2284_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        copy_state_matrix_3_1198_reg_1418 <= copy_state_matrix_3_19_reg_5943;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0))) begin
        copy_state_matrix_3_12_reg_2226 <= state_matrix_0_3_27_fu_4816_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        copy_state_matrix_3_12_reg_2226 <= copy_state_matrix_3_892_reg_1445;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1))) begin
        copy_state_matrix_3_13_reg_2244 <= state_matrix_0_3_27_fu_4816_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        copy_state_matrix_3_13_reg_2244 <= copy_state_matrix_3_994_reg_1436;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2))) begin
        copy_state_matrix_3_14_reg_2262 <= state_matrix_0_3_27_fu_4816_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        copy_state_matrix_3_14_reg_2262 <= copy_state_matrix_3_1096_reg_1427;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)))) begin
        copy_state_matrix_3_15_reg_2280 <= copy_state_matrix_3_1198_reg_1418;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3))) begin
        copy_state_matrix_3_15_reg_2280 <= state_matrix_0_3_27_fu_4816_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        copy_state_matrix_3_892_reg_1445 <= ap_phi_mux_copy_state_matrix_3_12_phi_fu_2230_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        copy_state_matrix_3_892_reg_1445 <= copy_state_matrix_3_16_reg_5925;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        copy_state_matrix_3_994_reg_1436 <= ap_phi_mux_copy_state_matrix_3_13_phi_fu_2248_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        copy_state_matrix_3_994_reg_1436 <= copy_state_matrix_3_17_reg_5931;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state64) & (icmp_ln246_reg_6041 == 1'd1))) begin
                flag_2_fu_308[0] <= 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
                flag_2_fu_308[0] <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state68_io) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln274_reg_6093 == 1'd1))) begin
                flag_4_fu_312[0] <= 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state65) & ((tmp_3_reg_6003 == 1'd1) | (icmp_ln261_fu_5155_p2 == 1'd1)))) begin
                flag_4_fu_312[0] <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_reg_5769 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_5_0197_reg_766 <= add_ln200_reg_5764;
    end else if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln160_fu_3754_p2 == 1'd1))) begin
        i_5_0197_reg_766 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        i_5_199_reg_1407 <= add_ln200_1_fu_4768_p2;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        i_5_199_reg_1407 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        i_6_0_reg_937 <= 4'd0;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        i_6_0_reg_937 <= add_ln208_reg_5953;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        i_6_1_reg_2474 <= 4'd0;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        i_6_1_reg_2474 <= add_ln208_1_reg_5983;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_fu_4736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        i_7_0132_reg_948 <= add_ln222_fu_4628_p2;
    end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln208_fu_4582_p2 == 1'd1))) begin
        i_7_0132_reg_948 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_1_fu_5013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        i_7_134_reg_2485 <= add_ln222_1_fu_4893_p2;
    end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln208_1_fu_4843_p2 == 1'd1))) begin
        i_7_134_reg_2485 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_reg_6003 == 1'd0) & (icmp_ln261_fu_5155_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state65))) begin
        i_8_reg_2944 <= i_reg_6007;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state61))) begin
        i_8_reg_2944 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state70_io) | (output_V_last_V_1_state == 2'd1) | (output_V_data_1_state == 2'd1) | ((output_r_TREADY == 1'b0) & (output_V_last_V_1_state == 2'd3)) | ((output_r_TREADY == 1'b0) & (output_V_data_1_state == 2'd3))) & (tmp_7_reg_6060 == 1'd0) & (icmp_ln286_fu_5275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state70))) begin
        i_9_reg_2966 <= i_1_reg_6064;
    end else if (((1'b1 == ap_CS_fsm_state65) & ((tmp_3_reg_6003 == 1'd1) | (icmp_ln261_fu_5155_p2 == 1'd1)))) begin
        i_9_reg_2966 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln115_fu_3432_p2 == 1'd0) & (input_V_data_0_vld_out == 1'b0)) & (icmp_ln115_fu_3432_p2 == 1'd0) & (grp_fu_3172_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_0_0_reg_382 <= add_ln115_fu_3438_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        j_0_0_reg_382 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln115_1_fu_3449_p2 == 1'd0) & (input_V_data_0_vld_out == 1'b0)) & (icmp_ln115_1_fu_3449_p2 == 1'd0) & (grp_fu_3172_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        j_0_1_reg_393 <= add_ln115_1_fu_3455_p2;
    end else if ((~((icmp_ln115_fu_3432_p2 == 1'd0) & (input_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln115_fu_3432_p2 == 1'd1))) begin
        j_0_1_reg_393 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln146_1_fu_3748_p2 == 1'd1) & (icmp_ln146_fu_3742_p2 == 1'd1))) begin
        j_1_reg_755 <= 2'd1;
    end else if (((icmp_ln160_fu_3754_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        j_1_reg_755 <= j_fu_4130_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln246_reg_6041 == 1'd0) & (1'b1 == ap_CS_fsm_state64))) begin
        j_4_reg_2955 <= j_2_reg_6026;
    end else if (((tmp_3_fu_5024_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state62))) begin
        j_4_reg_2955 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_fu_5166_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state66))) begin
        j_5_reg_2977 <= 5'd0;
    end else if (((output_V_data_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state69))) begin
        j_5_reg_2977 <= j_3_reg_6083;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln146_1_fu_3748_p2 == 1'd1) & (icmp_ln146_fu_3742_p2 == 1'd1))) begin
        key_0_0_reg_746 <= tmp_data_14_reg_5303;
    end else if (((icmp_ln160_fu_3754_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        key_0_0_reg_746 <= key_4_3_fu_3794_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln146_1_fu_3748_p2 == 1'd1) & (icmp_ln146_fu_3742_p2 == 1'd1))) begin
        key_1_0_reg_737 <= tmp_data_15_reg_5308;
    end else if (((icmp_ln160_fu_3754_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        key_1_0_reg_737 <= key_5_3_fu_3890_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln146_1_fu_3748_p2 == 1'd1) & (icmp_ln146_fu_3742_p2 == 1'd1))) begin
        key_2_0_reg_728 <= tmp_data_16_reg_5313;
    end else if (((icmp_ln160_fu_3754_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        key_2_0_reg_728 <= key_6_3_fu_3980_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln146_1_fu_3748_p2 == 1'd1) & (icmp_ln146_fu_3742_p2 == 1'd1))) begin
        key_3_0_reg_719 <= tmp_data_17_reg_5318;
    end else if (((icmp_ln160_fu_3754_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        key_3_0_reg_719 <= key_7_3_fu_4070_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln146_1_fu_3748_p2 == 1'd1) & (icmp_ln146_fu_3742_p2 == 1'd1))) begin
        key_4_0_reg_710 <= tmp_data_18_reg_5323;
    end else if (((icmp_ln160_fu_3754_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        key_4_0_reg_710 <= key_4_2_fu_3786_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln146_1_fu_3748_p2 == 1'd1) & (icmp_ln146_fu_3742_p2 == 1'd1))) begin
        key_5_0_reg_701 <= tmp_data_19_reg_5328;
    end else if (((icmp_ln160_fu_3754_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        key_5_0_reg_701 <= key_5_2_fu_3882_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln146_1_fu_3748_p2 == 1'd1) & (icmp_ln146_fu_3742_p2 == 1'd1))) begin
        key_6_0_reg_692 <= tmp_data_20_reg_5333;
    end else if (((icmp_ln160_fu_3754_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        key_6_0_reg_692 <= key_6_2_fu_3972_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln146_1_fu_3748_p2 == 1'd1) & (icmp_ln146_fu_3742_p2 == 1'd1))) begin
        key_7_0_reg_683 <= tmp_data_21_reg_5338;
    end else if (((icmp_ln160_fu_3754_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        key_7_0_reg_683 <= key_7_2_fu_4062_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln146_fu_3742_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        phi_ln146_1_reg_592 <= add_ln146_1_fu_3490_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        phi_ln146_1_reg_592 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln146_1_fu_3748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17) & (icmp_ln146_fu_3742_p2 == 1'd1))) begin
        phi_ln146_reg_500 <= add_ln146_reg_5373;
    end else if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        phi_ln146_reg_500 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_fu_4736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        state_matrix_0_0_0131_reg_959 <= ap_phi_mux_state_matrix_0_0_1_phi_fu_1177_p8;
    end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln208_fu_4582_p2 == 1'd1))) begin
        state_matrix_0_0_0131_reg_959 <= state_matrix_0_0_2_reg_927;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0))) begin
        state_matrix_0_0_1_reg_1173 <= state_matrix_0_0_24_fu_4618_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        state_matrix_0_0_1_reg_1173 <= state_matrix_0_0_0131_reg_959;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        state_matrix_0_0_2_reg_927 <= copy_state_matrix_0_11_reg_5788;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        state_matrix_0_0_2_reg_927 <= grp_quarterround_hw_fu_2988_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_1_fu_5013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        state_matrix_0_0_590633_reg_2496 <= ap_phi_mux_state_matrix_0_0_6907_phi_fu_2714_p8;
    end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln208_1_fu_4843_p2 == 1'd1))) begin
        state_matrix_0_0_590633_reg_2496 <= state_matrix_0_0_7_reg_2463;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0))) begin
        state_matrix_0_0_6907_reg_2710 <= state_matrix_0_0_26_fu_4883_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        state_matrix_0_0_6907_reg_2710 <= state_matrix_0_0_590633_reg_2496;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        state_matrix_0_0_7_reg_2463 <= state_matrix_0_0_9_reg_1776;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        state_matrix_0_0_7_reg_2463 <= grp_quarterround_hw_fu_2988_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        state_matrix_0_0_866_reg_1562 <= ap_phi_mux_state_matrix_0_0_9_phi_fu_1780_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        state_matrix_0_0_866_reg_1562 <= state_matrix_0_0_1_reg_1173;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0))) begin
        state_matrix_0_0_9_reg_1776 <= state_matrix_0_0_27_fu_4747_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        state_matrix_0_0_9_reg_1776 <= state_matrix_0_0_866_reg_1562;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_fu_4736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        state_matrix_0_1_0129_reg_969 <= ap_phi_mux_state_matrix_0_1_1_phi_fu_1249_p8;
    end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln208_fu_4582_p2 == 1'd1))) begin
        state_matrix_0_1_0129_reg_969 <= state_matrix_0_1_2_reg_917;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0))) begin
        state_matrix_0_1_1_reg_1245 <= state_matrix_0_1_24_fu_4658_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        state_matrix_0_1_1_reg_1245 <= state_matrix_0_1_0129_reg_969;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        state_matrix_0_1_2_reg_917 <= copy_state_matrix_1_11_reg_5832;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        state_matrix_0_1_2_reg_917 <= grp_quarterround_hw_fu_2988_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_1_fu_5013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        state_matrix_0_1_590831_reg_2506 <= ap_phi_mux_state_matrix_0_1_6909_phi_fu_2786_p8;
    end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln208_1_fu_4843_p2 == 1'd1))) begin
        state_matrix_0_1_590831_reg_2506 <= state_matrix_0_1_7_reg_2452;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0))) begin
        state_matrix_0_1_6909_reg_2782 <= state_matrix_0_1_26_fu_4927_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        state_matrix_0_1_6909_reg_2782 <= state_matrix_0_1_590831_reg_2506;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        state_matrix_0_1_7_reg_2452 <= state_matrix_0_1_9_reg_1920;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        state_matrix_0_1_7_reg_2452 <= grp_quarterround_hw_fu_2988_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        state_matrix_0_1_864_reg_1572 <= ap_phi_mux_state_matrix_0_1_9_phi_fu_1924_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        state_matrix_0_1_864_reg_1572 <= state_matrix_0_1_1_reg_1245;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0))) begin
        state_matrix_0_1_9_reg_1920 <= state_matrix_0_1_27_fu_4774_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        state_matrix_0_1_9_reg_1920 <= state_matrix_0_1_864_reg_1572;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_fu_4736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        state_matrix_0_2_0127_reg_979 <= ap_phi_mux_state_matrix_0_2_1_phi_fu_1321_p8;
    end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln208_fu_4582_p2 == 1'd1))) begin
        state_matrix_0_2_0127_reg_979 <= state_matrix_0_2_2_reg_907;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0))) begin
        state_matrix_0_2_1_reg_1317 <= state_matrix_0_2_24_fu_4692_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        state_matrix_0_2_1_reg_1317 <= state_matrix_0_2_0127_reg_979;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        state_matrix_0_2_2_reg_907 <= copy_state_matrix_2_11_reg_5876;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        state_matrix_0_2_2_reg_907 <= grp_quarterround_hw_fu_2988_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_1_fu_5013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        state_matrix_0_2_591029_reg_2516 <= ap_phi_mux_state_matrix_0_2_6911_phi_fu_2858_p8;
    end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln208_1_fu_4843_p2 == 1'd1))) begin
        state_matrix_0_2_591029_reg_2516 <= state_matrix_0_2_7_reg_2441;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0))) begin
        state_matrix_0_2_6911_reg_2854 <= state_matrix_0_2_26_fu_4965_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        state_matrix_0_2_6911_reg_2854 <= state_matrix_0_2_591029_reg_2516;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        state_matrix_0_2_7_reg_2441 <= state_matrix_0_2_9_reg_2064;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        state_matrix_0_2_7_reg_2441 <= grp_quarterround_hw_fu_2988_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        state_matrix_0_2_862_reg_1582 <= ap_phi_mux_state_matrix_0_2_9_phi_fu_2068_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        state_matrix_0_2_862_reg_1582 <= state_matrix_0_2_1_reg_1317;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0))) begin
        state_matrix_0_2_9_reg_2064 <= state_matrix_0_2_27_fu_4795_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        state_matrix_0_2_9_reg_2064 <= state_matrix_0_2_862_reg_1582;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_fu_4736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        state_matrix_0_3_0125_reg_989 <= ap_phi_mux_state_matrix_0_3_1_phi_fu_1393_p8;
    end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln208_fu_4582_p2 == 1'd1))) begin
        state_matrix_0_3_0125_reg_989 <= state_matrix_0_3_2_reg_897;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0))) begin
        state_matrix_0_3_1_reg_1389 <= state_matrix_0_3_24_fu_4726_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        state_matrix_0_3_1_reg_1389 <= state_matrix_0_3_0125_reg_989;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        state_matrix_0_3_2_reg_897 <= copy_state_matrix_3_11_reg_5920;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        state_matrix_0_3_2_reg_897 <= grp_quarterround_hw_fu_2988_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_1_fu_5013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        state_matrix_0_3_591227_reg_2526 <= ap_phi_mux_state_matrix_0_3_6913_phi_fu_2930_p8;
    end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln208_1_fu_4843_p2 == 1'd1))) begin
        state_matrix_0_3_591227_reg_2526 <= state_matrix_0_3_7_reg_2430;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0))) begin
        state_matrix_0_3_6913_reg_2926 <= state_matrix_0_3_26_fu_5003_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        state_matrix_0_3_6913_reg_2926 <= state_matrix_0_3_591227_reg_2526;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        state_matrix_0_3_7_reg_2430 <= state_matrix_0_3_9_reg_2208;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        state_matrix_0_3_7_reg_2430 <= grp_quarterround_hw_fu_2988_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        state_matrix_0_3_860_reg_1592 <= ap_phi_mux_state_matrix_0_3_9_phi_fu_2212_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        state_matrix_0_3_860_reg_1592 <= state_matrix_0_3_1_reg_1389;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0))) begin
        state_matrix_0_3_9_reg_2208 <= state_matrix_0_3_27_fu_4816_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        state_matrix_0_3_9_reg_2208 <= state_matrix_0_3_860_reg_1592;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_fu_4736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        state_matrix_1_0_0123_reg_999 <= ap_phi_mux_state_matrix_1_0_1_phi_fu_1159_p8;
    end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln208_fu_4582_p2 == 1'd1))) begin
        state_matrix_1_0_0123_reg_999 <= state_matrix_1_0_2_reg_887;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1))) begin
        state_matrix_1_0_1_reg_1155 <= state_matrix_0_0_24_fu_4618_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        state_matrix_1_0_1_reg_1155 <= state_matrix_1_0_0123_reg_999;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        state_matrix_1_0_2_reg_887 <= copy_state_matrix_0_10_reg_5783;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        state_matrix_1_0_2_reg_887 <= grp_quarterround_hw_fu_2988_ap_return_4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_1_fu_5013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        state_matrix_1_0_525_reg_2536 <= ap_phi_mux_state_matrix_1_0_6_phi_fu_2696_p8;
    end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln208_1_fu_4843_p2 == 1'd1))) begin
        state_matrix_1_0_525_reg_2536 <= state_matrix_1_0_7_reg_2419;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1))) begin
        state_matrix_1_0_6_reg_2692 <= state_matrix_0_0_26_fu_4883_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        state_matrix_1_0_6_reg_2692 <= state_matrix_1_0_525_reg_2536;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        state_matrix_1_0_7_reg_2419 <= state_matrix_1_0_9_reg_1758;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        state_matrix_1_0_7_reg_2419 <= grp_quarterround_hw_fu_2988_ap_return_4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        state_matrix_1_0_858_reg_1602 <= ap_phi_mux_state_matrix_1_0_9_phi_fu_1762_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        state_matrix_1_0_858_reg_1602 <= state_matrix_1_0_1_reg_1155;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1))) begin
        state_matrix_1_0_9_reg_1758 <= state_matrix_0_0_27_fu_4747_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        state_matrix_1_0_9_reg_1758 <= state_matrix_1_0_858_reg_1602;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_fu_4736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        state_matrix_1_1_0121_reg_1009 <= ap_phi_mux_state_matrix_1_1_1_phi_fu_1231_p8;
    end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln208_fu_4582_p2 == 1'd1))) begin
        state_matrix_1_1_0121_reg_1009 <= state_matrix_1_1_2_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1))) begin
        state_matrix_1_1_1_reg_1227 <= state_matrix_0_1_24_fu_4658_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        state_matrix_1_1_1_reg_1227 <= state_matrix_1_1_0121_reg_1009;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        state_matrix_1_1_2_reg_877 <= copy_state_matrix_1_10_reg_5827;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        state_matrix_1_1_2_reg_877 <= grp_quarterround_hw_fu_2988_ap_return_5;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_1_fu_5013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        state_matrix_1_1_523_reg_2546 <= ap_phi_mux_state_matrix_1_1_6_phi_fu_2768_p8;
    end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln208_1_fu_4843_p2 == 1'd1))) begin
        state_matrix_1_1_523_reg_2546 <= state_matrix_1_1_7_reg_2408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1))) begin
        state_matrix_1_1_6_reg_2764 <= state_matrix_0_1_26_fu_4927_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        state_matrix_1_1_6_reg_2764 <= state_matrix_1_1_523_reg_2546;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        state_matrix_1_1_7_reg_2408 <= state_matrix_1_1_9_reg_1902;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        state_matrix_1_1_7_reg_2408 <= grp_quarterround_hw_fu_2988_ap_return_5;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        state_matrix_1_1_856_reg_1612 <= ap_phi_mux_state_matrix_1_1_9_phi_fu_1906_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        state_matrix_1_1_856_reg_1612 <= state_matrix_1_1_1_reg_1227;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1))) begin
        state_matrix_1_1_9_reg_1902 <= state_matrix_0_1_27_fu_4774_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        state_matrix_1_1_9_reg_1902 <= state_matrix_1_1_856_reg_1612;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_fu_4736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        state_matrix_1_2_0119_reg_1019 <= ap_phi_mux_state_matrix_1_2_1_phi_fu_1303_p8;
    end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln208_fu_4582_p2 == 1'd1))) begin
        state_matrix_1_2_0119_reg_1019 <= state_matrix_1_2_2_reg_867;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1))) begin
        state_matrix_1_2_1_reg_1299 <= state_matrix_0_2_24_fu_4692_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        state_matrix_1_2_1_reg_1299 <= state_matrix_1_2_0119_reg_1019;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        state_matrix_1_2_2_reg_867 <= copy_state_matrix_2_10_reg_5871;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        state_matrix_1_2_2_reg_867 <= grp_quarterround_hw_fu_2988_ap_return_6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_1_fu_5013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        state_matrix_1_2_521_reg_2556 <= ap_phi_mux_state_matrix_1_2_6_phi_fu_2840_p8;
    end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln208_1_fu_4843_p2 == 1'd1))) begin
        state_matrix_1_2_521_reg_2556 <= state_matrix_1_2_7_reg_2397;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1))) begin
        state_matrix_1_2_6_reg_2836 <= state_matrix_0_2_26_fu_4965_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        state_matrix_1_2_6_reg_2836 <= state_matrix_1_2_521_reg_2556;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        state_matrix_1_2_7_reg_2397 <= state_matrix_1_2_9_reg_2046;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        state_matrix_1_2_7_reg_2397 <= grp_quarterround_hw_fu_2988_ap_return_6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        state_matrix_1_2_854_reg_1622 <= ap_phi_mux_state_matrix_1_2_9_phi_fu_2050_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        state_matrix_1_2_854_reg_1622 <= state_matrix_1_2_1_reg_1299;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1))) begin
        state_matrix_1_2_9_reg_2046 <= state_matrix_0_2_27_fu_4795_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        state_matrix_1_2_9_reg_2046 <= state_matrix_1_2_854_reg_1622;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_fu_4736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        state_matrix_1_3_0117_reg_1029 <= ap_phi_mux_state_matrix_1_3_1_phi_fu_1375_p8;
    end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln208_fu_4582_p2 == 1'd1))) begin
        state_matrix_1_3_0117_reg_1029 <= state_matrix_1_3_2_reg_857;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1))) begin
        state_matrix_1_3_1_reg_1371 <= state_matrix_0_3_24_fu_4726_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        state_matrix_1_3_1_reg_1371 <= state_matrix_1_3_0117_reg_1029;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        state_matrix_1_3_2_reg_857 <= copy_state_matrix_3_10_reg_5915;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        state_matrix_1_3_2_reg_857 <= grp_quarterround_hw_fu_2988_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_1_fu_5013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        state_matrix_1_3_519_reg_2566 <= ap_phi_mux_state_matrix_1_3_6_phi_fu_2912_p8;
    end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln208_1_fu_4843_p2 == 1'd1))) begin
        state_matrix_1_3_519_reg_2566 <= state_matrix_1_3_7_reg_2386;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1))) begin
        state_matrix_1_3_6_reg_2908 <= state_matrix_0_3_26_fu_5003_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        state_matrix_1_3_6_reg_2908 <= state_matrix_1_3_519_reg_2566;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        state_matrix_1_3_7_reg_2386 <= state_matrix_1_3_9_reg_2190;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        state_matrix_1_3_7_reg_2386 <= grp_quarterround_hw_fu_2988_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        state_matrix_1_3_852_reg_1632 <= ap_phi_mux_state_matrix_1_3_9_phi_fu_2194_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        state_matrix_1_3_852_reg_1632 <= state_matrix_1_3_1_reg_1371;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1))) begin
        state_matrix_1_3_9_reg_2190 <= state_matrix_0_3_27_fu_4816_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        state_matrix_1_3_9_reg_2190 <= state_matrix_1_3_852_reg_1632;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_fu_4736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        state_matrix_2_0_0115_reg_1039 <= ap_phi_mux_state_matrix_2_0_1_phi_fu_1141_p8;
    end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln208_fu_4582_p2 == 1'd1))) begin
        state_matrix_2_0_0115_reg_1039 <= state_matrix_2_0_2_reg_847;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2))) begin
        state_matrix_2_0_1_reg_1137 <= state_matrix_0_0_24_fu_4618_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        state_matrix_2_0_1_reg_1137 <= state_matrix_2_0_0115_reg_1039;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        state_matrix_2_0_2_reg_847 <= copy_state_matrix_0_9_reg_5778;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        state_matrix_2_0_2_reg_847 <= grp_quarterround_hw_fu_2988_ap_return_8;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_1_fu_5013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        state_matrix_2_0_517_reg_2576 <= ap_phi_mux_state_matrix_2_0_6_phi_fu_2678_p8;
    end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln208_1_fu_4843_p2 == 1'd1))) begin
        state_matrix_2_0_517_reg_2576 <= state_matrix_2_0_7_reg_2375;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2))) begin
        state_matrix_2_0_6_reg_2674 <= state_matrix_0_0_26_fu_4883_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        state_matrix_2_0_6_reg_2674 <= state_matrix_2_0_517_reg_2576;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        state_matrix_2_0_7_reg_2375 <= state_matrix_2_0_9_reg_1740;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        state_matrix_2_0_7_reg_2375 <= grp_quarterround_hw_fu_2988_ap_return_8;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        state_matrix_2_0_850_reg_1642 <= ap_phi_mux_state_matrix_2_0_9_phi_fu_1744_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        state_matrix_2_0_850_reg_1642 <= state_matrix_2_0_1_reg_1137;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2))) begin
        state_matrix_2_0_9_reg_1740 <= state_matrix_0_0_27_fu_4747_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        state_matrix_2_0_9_reg_1740 <= state_matrix_2_0_850_reg_1642;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_fu_4736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        state_matrix_2_1_0113_reg_1049 <= ap_phi_mux_state_matrix_2_1_1_phi_fu_1213_p8;
    end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln208_fu_4582_p2 == 1'd1))) begin
        state_matrix_2_1_0113_reg_1049 <= state_matrix_2_1_2_reg_837;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2))) begin
        state_matrix_2_1_1_reg_1209 <= state_matrix_0_1_24_fu_4658_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        state_matrix_2_1_1_reg_1209 <= state_matrix_2_1_0113_reg_1049;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        state_matrix_2_1_2_reg_837 <= copy_state_matrix_1_9_reg_5822;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        state_matrix_2_1_2_reg_837 <= grp_quarterround_hw_fu_2988_ap_return_9;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_1_fu_5013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        state_matrix_2_1_515_reg_2586 <= ap_phi_mux_state_matrix_2_1_6_phi_fu_2750_p8;
    end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln208_1_fu_4843_p2 == 1'd1))) begin
        state_matrix_2_1_515_reg_2586 <= state_matrix_2_1_7_reg_2364;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2))) begin
        state_matrix_2_1_6_reg_2746 <= state_matrix_0_1_26_fu_4927_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        state_matrix_2_1_6_reg_2746 <= state_matrix_2_1_515_reg_2586;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        state_matrix_2_1_7_reg_2364 <= state_matrix_2_1_9_reg_1884;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        state_matrix_2_1_7_reg_2364 <= grp_quarterround_hw_fu_2988_ap_return_9;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        state_matrix_2_1_848_reg_1652 <= ap_phi_mux_state_matrix_2_1_9_phi_fu_1888_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        state_matrix_2_1_848_reg_1652 <= state_matrix_2_1_1_reg_1209;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2))) begin
        state_matrix_2_1_9_reg_1884 <= state_matrix_0_1_27_fu_4774_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        state_matrix_2_1_9_reg_1884 <= state_matrix_2_1_848_reg_1652;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_fu_4736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        state_matrix_2_2_0111_reg_1059 <= ap_phi_mux_state_matrix_2_2_1_phi_fu_1285_p8;
    end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln208_fu_4582_p2 == 1'd1))) begin
        state_matrix_2_2_0111_reg_1059 <= state_matrix_2_2_2_reg_827;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2))) begin
        state_matrix_2_2_1_reg_1281 <= state_matrix_0_2_24_fu_4692_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        state_matrix_2_2_1_reg_1281 <= state_matrix_2_2_0111_reg_1059;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        state_matrix_2_2_2_reg_827 <= copy_state_matrix_2_9_reg_5866;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        state_matrix_2_2_2_reg_827 <= grp_quarterround_hw_fu_2988_ap_return_10;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_1_fu_5013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        state_matrix_2_2_513_reg_2596 <= ap_phi_mux_state_matrix_2_2_6_phi_fu_2822_p8;
    end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln208_1_fu_4843_p2 == 1'd1))) begin
        state_matrix_2_2_513_reg_2596 <= state_matrix_2_2_7_reg_2353;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2))) begin
        state_matrix_2_2_6_reg_2818 <= state_matrix_0_2_26_fu_4965_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        state_matrix_2_2_6_reg_2818 <= state_matrix_2_2_513_reg_2596;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        state_matrix_2_2_7_reg_2353 <= state_matrix_2_2_9_reg_2028;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        state_matrix_2_2_7_reg_2353 <= grp_quarterround_hw_fu_2988_ap_return_10;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        state_matrix_2_2_846_reg_1662 <= ap_phi_mux_state_matrix_2_2_9_phi_fu_2032_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        state_matrix_2_2_846_reg_1662 <= state_matrix_2_2_1_reg_1281;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2))) begin
        state_matrix_2_2_9_reg_2028 <= state_matrix_0_2_27_fu_4795_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        state_matrix_2_2_9_reg_2028 <= state_matrix_2_2_846_reg_1662;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_fu_4736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        state_matrix_2_3_0109_reg_1069 <= ap_phi_mux_state_matrix_2_3_1_phi_fu_1357_p8;
    end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln208_fu_4582_p2 == 1'd1))) begin
        state_matrix_2_3_0109_reg_1069 <= state_matrix_2_3_2_reg_817;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2))) begin
        state_matrix_2_3_1_reg_1353 <= state_matrix_0_3_24_fu_4726_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        state_matrix_2_3_1_reg_1353 <= state_matrix_2_3_0109_reg_1069;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        state_matrix_2_3_2_reg_817 <= copy_state_matrix_3_9_reg_5910;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        state_matrix_2_3_2_reg_817 <= grp_quarterround_hw_fu_2988_ap_return_11;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_1_fu_5013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        state_matrix_2_3_511_reg_2606 <= ap_phi_mux_state_matrix_2_3_6_phi_fu_2894_p8;
    end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln208_1_fu_4843_p2 == 1'd1))) begin
        state_matrix_2_3_511_reg_2606 <= state_matrix_2_3_7_reg_2342;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2))) begin
        state_matrix_2_3_6_reg_2890 <= state_matrix_0_3_26_fu_5003_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        state_matrix_2_3_6_reg_2890 <= state_matrix_2_3_511_reg_2606;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        state_matrix_2_3_7_reg_2342 <= state_matrix_2_3_9_reg_2172;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        state_matrix_2_3_7_reg_2342 <= grp_quarterround_hw_fu_2988_ap_return_11;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        state_matrix_2_3_844_reg_1672 <= ap_phi_mux_state_matrix_2_3_9_phi_fu_2176_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        state_matrix_2_3_844_reg_1672 <= state_matrix_2_3_1_reg_1353;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2))) begin
        state_matrix_2_3_9_reg_2172 <= state_matrix_0_3_27_fu_4816_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        state_matrix_2_3_9_reg_2172 <= state_matrix_2_3_844_reg_1672;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_fu_4736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        state_matrix_3_0_0107_reg_1079 <= ap_phi_mux_state_matrix_3_0_1_phi_fu_1123_p8;
    end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln208_fu_4582_p2 == 1'd1))) begin
        state_matrix_3_0_0107_reg_1079 <= state_matrix_3_0_2_reg_807;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)))) begin
        state_matrix_3_0_1_reg_1119 <= state_matrix_3_0_0107_reg_1079;
    end else if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3))) begin
        state_matrix_3_0_1_reg_1119 <= state_matrix_0_0_24_fu_4618_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        state_matrix_3_0_2_reg_807 <= copy_state_matrix_0_8_reg_5773;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        state_matrix_3_0_2_reg_807 <= grp_quarterround_hw_fu_2988_ap_return_12;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_1_fu_5013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        state_matrix_3_0_59_reg_2616 <= ap_phi_mux_state_matrix_3_0_6_phi_fu_2660_p8;
    end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln208_1_fu_4843_p2 == 1'd1))) begin
        state_matrix_3_0_59_reg_2616 <= state_matrix_3_0_7_reg_2331;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)))) begin
        state_matrix_3_0_6_reg_2656 <= state_matrix_3_0_59_reg_2616;
    end else if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3))) begin
        state_matrix_3_0_6_reg_2656 <= state_matrix_0_0_26_fu_4883_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        state_matrix_3_0_7_reg_2331 <= state_matrix_3_0_9_reg_1722;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        state_matrix_3_0_7_reg_2331 <= grp_quarterround_hw_fu_2988_ap_return_12;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        state_matrix_3_0_842_reg_1682 <= ap_phi_mux_state_matrix_3_0_9_phi_fu_1726_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        state_matrix_3_0_842_reg_1682 <= state_matrix_3_0_1_reg_1119;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)))) begin
        state_matrix_3_0_9_reg_1722 <= state_matrix_3_0_842_reg_1682;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3))) begin
        state_matrix_3_0_9_reg_1722 <= state_matrix_0_0_27_fu_4747_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_fu_4736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        state_matrix_3_1_0105_reg_1089 <= ap_phi_mux_state_matrix_3_1_1_phi_fu_1195_p8;
    end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln208_fu_4582_p2 == 1'd1))) begin
        state_matrix_3_1_0105_reg_1089 <= state_matrix_3_1_2_reg_797;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)))) begin
        state_matrix_3_1_1_reg_1191 <= state_matrix_3_1_0105_reg_1089;
    end else if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3))) begin
        state_matrix_3_1_1_reg_1191 <= state_matrix_0_1_24_fu_4658_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        state_matrix_3_1_2_reg_797 <= copy_state_matrix_1_8_reg_5817;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        state_matrix_3_1_2_reg_797 <= grp_quarterround_hw_fu_2988_ap_return_13;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_1_fu_5013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        state_matrix_3_1_57_reg_2626 <= ap_phi_mux_state_matrix_3_1_6_phi_fu_2732_p8;
    end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln208_1_fu_4843_p2 == 1'd1))) begin
        state_matrix_3_1_57_reg_2626 <= state_matrix_3_1_7_reg_2320;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)))) begin
        state_matrix_3_1_6_reg_2728 <= state_matrix_3_1_57_reg_2626;
    end else if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3))) begin
        state_matrix_3_1_6_reg_2728 <= state_matrix_0_1_26_fu_4927_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        state_matrix_3_1_7_reg_2320 <= state_matrix_3_1_9_reg_1866;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        state_matrix_3_1_7_reg_2320 <= grp_quarterround_hw_fu_2988_ap_return_13;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        state_matrix_3_1_840_reg_1692 <= ap_phi_mux_state_matrix_3_1_9_phi_fu_1870_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        state_matrix_3_1_840_reg_1692 <= state_matrix_3_1_1_reg_1191;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)))) begin
        state_matrix_3_1_9_reg_1866 <= state_matrix_3_1_840_reg_1692;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3))) begin
        state_matrix_3_1_9_reg_1866 <= state_matrix_0_1_27_fu_4774_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_fu_4736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        state_matrix_3_2_0103_reg_1099 <= ap_phi_mux_state_matrix_3_2_1_phi_fu_1267_p8;
    end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln208_fu_4582_p2 == 1'd1))) begin
        state_matrix_3_2_0103_reg_1099 <= state_matrix_3_2_2_reg_787;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)))) begin
        state_matrix_3_2_1_reg_1263 <= state_matrix_3_2_0103_reg_1099;
    end else if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3))) begin
        state_matrix_3_2_1_reg_1263 <= state_matrix_0_2_24_fu_4692_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        state_matrix_3_2_2_reg_787 <= copy_state_matrix_2_8_reg_5861;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        state_matrix_3_2_2_reg_787 <= grp_quarterround_hw_fu_2988_ap_return_14;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_1_fu_5013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        state_matrix_3_2_55_reg_2636 <= ap_phi_mux_state_matrix_3_2_6_phi_fu_2804_p8;
    end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln208_1_fu_4843_p2 == 1'd1))) begin
        state_matrix_3_2_55_reg_2636 <= state_matrix_3_2_7_reg_2309;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)))) begin
        state_matrix_3_2_6_reg_2800 <= state_matrix_3_2_55_reg_2636;
    end else if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3))) begin
        state_matrix_3_2_6_reg_2800 <= state_matrix_0_2_26_fu_4965_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        state_matrix_3_2_7_reg_2309 <= state_matrix_3_2_9_reg_2010;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        state_matrix_3_2_7_reg_2309 <= grp_quarterround_hw_fu_2988_ap_return_14;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        state_matrix_3_2_838_reg_1702 <= ap_phi_mux_state_matrix_3_2_9_phi_fu_2014_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        state_matrix_3_2_838_reg_1702 <= state_matrix_3_2_1_reg_1263;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)))) begin
        state_matrix_3_2_9_reg_2010 <= state_matrix_3_2_838_reg_1702;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3))) begin
        state_matrix_3_2_9_reg_2010 <= state_matrix_0_2_27_fu_4795_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_fu_4736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        state_matrix_3_3_0101_reg_1109 <= ap_phi_mux_state_matrix_3_3_1_phi_fu_1339_p8;
    end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln208_fu_4582_p2 == 1'd1))) begin
        state_matrix_3_3_0101_reg_1109 <= state_matrix_3_3_2_reg_777;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)))) begin
        state_matrix_3_3_1_reg_1335 <= state_matrix_3_3_0101_reg_1109;
    end else if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3))) begin
        state_matrix_3_3_1_reg_1335 <= state_matrix_0_3_24_fu_4726_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        state_matrix_3_3_2_reg_777 <= copy_state_matrix_3_8_reg_5905;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        state_matrix_3_3_2_reg_777 <= grp_quarterround_hw_fu_2988_ap_return_15;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_1_fu_5013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        state_matrix_3_3_53_reg_2646 <= ap_phi_mux_state_matrix_3_3_6_phi_fu_2876_p8;
    end else if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln208_1_fu_4843_p2 == 1'd1))) begin
        state_matrix_3_3_53_reg_2646 <= state_matrix_3_3_7_reg_2298;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)))) begin
        state_matrix_3_3_6_reg_2872 <= state_matrix_3_3_53_reg_2646;
    end else if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3))) begin
        state_matrix_3_3_6_reg_2872 <= state_matrix_0_3_26_fu_5003_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        state_matrix_3_3_7_reg_2298 <= state_matrix_3_3_9_reg_2154;
    end else if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        state_matrix_3_3_7_reg_2298 <= grp_quarterround_hw_fu_2988_ap_return_15;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        state_matrix_3_3_836_reg_1712 <= ap_phi_mux_state_matrix_3_3_9_phi_fu_2158_p8;
    end else if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        state_matrix_3_3_836_reg_1712 <= state_matrix_3_3_1_reg_1335;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)))) begin
        state_matrix_3_3_9_reg_2154 <= state_matrix_3_3_836_reg_1712;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3))) begin
        state_matrix_3_3_9_reg_2154 <= state_matrix_0_3_27_fu_4816_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln146_1_fu_3748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17) & (icmp_ln146_fu_3742_p2 == 1'd1))) begin
        act_state_matrix_1_1_reg_464 <= select_ln146_25_fu_3707_p3;
        act_state_matrix_1_2_reg_476 <= select_ln146_27_fu_3721_p3;
        act_state_matrix_1_3_reg_488 <= select_ln146_29_fu_3735_p3;
        act_state_matrix_1_s_reg_452 <= select_ln146_23_fu_3693_p3;
        act_state_matrix_2_1_reg_416 <= select_ln146_19_fu_3665_p3;
        act_state_matrix_2_2_reg_428 <= select_ln146_20_fu_3672_p3;
        act_state_matrix_2_3_reg_440 <= select_ln146_21_fu_3679_p3;
        act_state_matrix_2_s_reg_404 <= select_ln146_18_fu_3658_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln160_fu_3754_p2 == 1'd1))) begin
        act_state_matrix_3_1_reg_5752 <= act_state_matrix_3_1_fu_4208_p5;
        act_state_matrix_3_2_reg_5758 <= act_state_matrix_3_2_fu_4250_p5;
        act_state_matrix_3_s_reg_5746 <= act_state_matrix_3_s_fu_4166_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        act_state_matrix_3_3_reg_5966 <= act_state_matrix_3_3_fu_4742_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln146_reg_5373 <= add_ln146_fu_3472_p2;
        icmp_ln146_2_reg_5378 <= icmp_ln146_2_fu_3478_p2;
        icmp_ln146_6_reg_5390 <= icmp_ln146_6_fu_3484_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln200_reg_5764 <= add_ln200_fu_4275_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        add_ln208_1_reg_5983 <= add_ln208_1_fu_4849_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln208_reg_5953 <= add_ln208_fu_4588_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        copy_state_matrix_0_10_reg_5783 <= copy_state_matrix_0_2_fu_224;
        copy_state_matrix_0_11_reg_5788 <= copy_state_matrix_0_3_fu_240;
        copy_state_matrix_0_16_reg_5793 <= copy_state_matrix_0_4_fu_264;
        copy_state_matrix_0_17_reg_5799 <= copy_state_matrix_0_5_fu_268;
        copy_state_matrix_0_18_reg_5805 <= copy_state_matrix_0_6_fu_272;
        copy_state_matrix_0_19_reg_5811 <= copy_state_matrix_0_7_fu_276;
        copy_state_matrix_0_8_reg_5773 <= copy_state_matrix_0_fu_192;
        copy_state_matrix_0_9_reg_5778 <= copy_state_matrix_0_1_fu_208;
        copy_state_matrix_1_10_reg_5827 <= copy_state_matrix_1_2_fu_220;
        copy_state_matrix_1_11_reg_5832 <= copy_state_matrix_1_3_fu_236;
        copy_state_matrix_1_16_reg_5837 <= copy_state_matrix_1_4_fu_248;
        copy_state_matrix_1_17_reg_5843 <= copy_state_matrix_1_5_fu_252;
        copy_state_matrix_1_18_reg_5849 <= copy_state_matrix_1_6_fu_256;
        copy_state_matrix_1_19_reg_5855 <= copy_state_matrix_1_7_fu_260;
        copy_state_matrix_1_8_reg_5817 <= copy_state_matrix_1_fu_188;
        copy_state_matrix_1_9_reg_5822 <= copy_state_matrix_1_1_fu_204;
        copy_state_matrix_2_10_reg_5871 <= copy_state_matrix_2_2_fu_216;
        copy_state_matrix_2_11_reg_5876 <= copy_state_matrix_2_3_fu_232;
        copy_state_matrix_2_16_reg_5881 <= copy_state_matrix_2_4_fu_244;
        copy_state_matrix_2_17_reg_5887 <= copy_state_matrix_2_5_fu_280;
        copy_state_matrix_2_18_reg_5893 <= copy_state_matrix_2_6_fu_284;
        copy_state_matrix_2_19_reg_5899 <= copy_state_matrix_2_7_fu_288;
        copy_state_matrix_2_8_reg_5861 <= copy_state_matrix_2_fu_184;
        copy_state_matrix_2_9_reg_5866 <= copy_state_matrix_2_1_fu_200;
        copy_state_matrix_3_10_reg_5915 <= copy_state_matrix_3_2_fu_212;
        copy_state_matrix_3_11_reg_5920 <= copy_state_matrix_3_3_fu_228;
        copy_state_matrix_3_16_reg_5925 <= copy_state_matrix_3_4_fu_292;
        copy_state_matrix_3_17_reg_5931 <= copy_state_matrix_3_5_fu_296;
        copy_state_matrix_3_18_reg_5937 <= copy_state_matrix_3_6_fu_300;
        copy_state_matrix_3_19_reg_5943 <= copy_state_matrix_3_7_fu_304;
        copy_state_matrix_3_8_reg_5905 <= copy_state_matrix_3_fu_180;
        copy_state_matrix_3_9_reg_5910 <= copy_state_matrix_3_1_fu_196;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_i_5_0197_phi_fu_770_p4 == 2'd2))) begin
        copy_state_matrix_0_1_fu_208 <= state_matrix_0_0_25_fu_4262_p6;
        copy_state_matrix_0_5_fu_268 <= state_matrix_0_0_25_fu_4262_p6;
        copy_state_matrix_1_1_fu_204 <= state_matrix_0_1_25_fu_4321_p6;
        copy_state_matrix_1_5_fu_252 <= state_matrix_0_1_25_fu_4321_p6;
        copy_state_matrix_2_1_fu_200 <= state_matrix_0_2_25_fu_4374_p6;
        copy_state_matrix_2_6_fu_284 <= state_matrix_0_2_25_fu_4374_p6;
        copy_state_matrix_3_1_fu_196 <= state_matrix_0_3_25_fu_4427_p6;
        copy_state_matrix_3_6_fu_300 <= state_matrix_0_3_25_fu_4427_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_i_5_0197_phi_fu_770_p4 == 2'd1))) begin
        copy_state_matrix_0_2_fu_224 <= state_matrix_0_0_25_fu_4262_p6;
        copy_state_matrix_0_6_fu_272 <= state_matrix_0_0_25_fu_4262_p6;
        copy_state_matrix_1_2_fu_220 <= state_matrix_0_1_25_fu_4321_p6;
        copy_state_matrix_1_6_fu_256 <= state_matrix_0_1_25_fu_4321_p6;
        copy_state_matrix_2_2_fu_216 <= state_matrix_0_2_25_fu_4374_p6;
        copy_state_matrix_2_5_fu_280 <= state_matrix_0_2_25_fu_4374_p6;
        copy_state_matrix_3_2_fu_212 <= state_matrix_0_3_25_fu_4427_p6;
        copy_state_matrix_3_5_fu_296 <= state_matrix_0_3_25_fu_4427_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_i_5_0197_phi_fu_770_p4 == 2'd0))) begin
        copy_state_matrix_0_3_fu_240 <= state_matrix_0_0_25_fu_4262_p6;
        copy_state_matrix_0_7_fu_276 <= state_matrix_0_0_25_fu_4262_p6;
        copy_state_matrix_1_3_fu_236 <= state_matrix_0_1_25_fu_4321_p6;
        copy_state_matrix_1_7_fu_260 <= state_matrix_0_1_25_fu_4321_p6;
        copy_state_matrix_2_3_fu_232 <= state_matrix_0_2_25_fu_4374_p6;
        copy_state_matrix_2_4_fu_244 <= state_matrix_0_2_25_fu_4374_p6;
        copy_state_matrix_3_3_fu_228 <= state_matrix_0_3_25_fu_4427_p6;
        copy_state_matrix_3_4_fu_292 <= state_matrix_0_3_25_fu_4427_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_i_5_0197_phi_fu_770_p4 == 2'd3))) begin
        copy_state_matrix_0_4_fu_264 <= state_matrix_0_0_25_fu_4262_p6;
        copy_state_matrix_0_fu_192 <= state_matrix_0_0_25_fu_4262_p6;
        copy_state_matrix_1_4_fu_248 <= state_matrix_0_1_25_fu_4321_p6;
        copy_state_matrix_1_fu_188 <= state_matrix_0_1_25_fu_4321_p6;
        copy_state_matrix_2_7_fu_288 <= state_matrix_0_2_25_fu_4374_p6;
        copy_state_matrix_2_fu_184 <= state_matrix_0_2_25_fu_4374_p6;
        copy_state_matrix_3_7_fu_304 <= state_matrix_0_3_25_fu_4427_p6;
        copy_state_matrix_3_fu_180 <= state_matrix_0_3_25_fu_4427_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        i_1_reg_6064 <= i_1_fu_5174_p2;
        tmp_7_reg_6060 <= i_9_reg_2966[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        i_reg_6007 <= i_fu_5032_p2;
        tmp_3_reg_6003 <= i_8_reg_2944[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln200_reg_5769 <= icmp_ln200_fu_4480_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        icmp_ln243_reg_6022 <= icmp_ln243_fu_5072_p2;
        j_2_reg_6026 <= j_2_fu_5078_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln243_fu_5072_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state63))) begin
        icmp_ln246_reg_6041 <= icmp_ln246_fu_5120_p2;
        p_addr_2_reg_6036 <= zext_ln244_1_fu_5093_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        icmp_ln271_reg_6079 <= icmp_ln271_fu_5214_p2;
        j_3_reg_6083 <= j_3_fu_5220_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln271_fu_5214_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state67))) begin
        icmp_ln274_reg_6093 <= icmp_ln274_fu_5261_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((input_V_data_0_load_A == 1'b1)) begin
        input_V_data_0_payload_A <= input_r_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((input_V_data_0_load_B == 1'b1)) begin
        input_V_data_0_payload_B <= input_r_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((input_V_last_V_0_load_A == 1'b1)) begin
        input_V_last_V_0_payload_A <= input_r_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((input_V_last_V_0_load_B == 1'b1)) begin
        input_V_last_V_0_payload_B <= input_r_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state64) & (icmp_ln246_reg_6041 == 1'd1))) begin
        lshr_ln_reg_6045 <= {{xor_ln244_fu_5126_p2[31:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((output_V_data_1_load_A == 1'b1)) begin
        output_V_data_1_payload_A <= empty_80_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((output_V_data_1_load_B == 1'b1)) begin
        output_V_data_1_payload_B <= empty_80_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((output_V_last_V_1_load_A == 1'b1)) begin
        output_V_last_V_1_payload_A <= output_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((output_V_last_V_1_load_B == 1'b1)) begin
        output_V_last_V_1_payload_B <= output_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state56)) | ((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state54)) | ((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state52)) | ((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state50)) | ((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state48)) | ((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state46)) | ((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state44)) | ((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state35)) | ((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state33)) | ((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state31)) | ((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29)) | ((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27)) | ((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | ((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23)))) begin
        reg_3240 <= grp_quarterround_hw_fu_2988_ap_return_0;
        reg_3246 <= grp_quarterround_hw_fu_2988_ap_return_1;
        reg_3252 <= grp_quarterround_hw_fu_2988_ap_return_2;
        reg_3258 <= grp_quarterround_hw_fu_2988_ap_return_3;
        reg_3264 <= grp_quarterround_hw_fu_2988_ap_return_4;
        reg_3270 <= grp_quarterround_hw_fu_2988_ap_return_5;
        reg_3276 <= grp_quarterround_hw_fu_2988_ap_return_6;
        reg_3282 <= grp_quarterround_hw_fu_2988_ap_return_7;
        reg_3288 <= grp_quarterround_hw_fu_2988_ap_return_8;
        reg_3294 <= grp_quarterround_hw_fu_2988_ap_return_9;
        reg_3300 <= grp_quarterround_hw_fu_2988_ap_return_10;
        reg_3306 <= grp_quarterround_hw_fu_2988_ap_return_11;
        reg_3312 <= grp_quarterround_hw_fu_2988_ap_return_12;
        reg_3318 <= grp_quarterround_hw_fu_2988_ap_return_13;
        reg_3324 <= grp_quarterround_hw_fu_2988_ap_return_14;
        reg_3330 <= grp_quarterround_hw_fu_2988_ap_return_15;
    end
end

always @ (posedge ap_clk) begin
    if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_data_11_reg_5343 <= input_V_data_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        tmp_data_12_reg_5351 <= input_V_data_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        tmp_data_13_reg_5359 <= input_V_data_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_data_14_reg_5303 <= input_V_data_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        tmp_data_15_reg_5308 <= input_V_data_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_data_16_reg_5313 <= input_V_data_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        tmp_data_17_reg_5318 <= input_V_data_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        tmp_data_18_reg_5323 <= input_V_data_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        tmp_data_19_reg_5328 <= input_V_data_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_20_reg_5333 <= input_V_data_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        tmp_data_21_reg_5338 <= input_V_data_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        tmp_data_22_reg_5367 <= input_V_data_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_fu_5024_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state62))) begin
        zext_ln246_2_reg_6012[5 : 4] <= zext_ln246_2_fu_5046_p1[5 : 4];
        zext_ln246_reg_6017[7] <= zext_ln246_fu_5068_p1[7];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_fu_5166_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state66))) begin
        zext_ln274_2_reg_6069[5 : 4] <= zext_ln274_2_fu_5188_p1[5 : 4];
        zext_ln274_reg_6074[7] <= zext_ln274_fu_5210_p1[7];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)))) begin
        ap_phi_mux_copy_state_matrix_0_12_phi_fu_1798_p8 = copy_state_matrix_0_878_reg_1508;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3))) begin
        ap_phi_mux_copy_state_matrix_0_12_phi_fu_1798_p8 = state_matrix_0_0_27_fu_4747_p6;
    end else begin
        ap_phi_mux_copy_state_matrix_0_12_phi_fu_1798_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2))) begin
        ap_phi_mux_copy_state_matrix_0_13_phi_fu_1816_p8 = state_matrix_0_0_27_fu_4747_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_copy_state_matrix_0_13_phi_fu_1816_p8 = copy_state_matrix_0_980_reg_1499;
    end else begin
        ap_phi_mux_copy_state_matrix_0_13_phi_fu_1816_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1))) begin
        ap_phi_mux_copy_state_matrix_0_14_phi_fu_1834_p8 = state_matrix_0_0_27_fu_4747_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_copy_state_matrix_0_14_phi_fu_1834_p8 = copy_state_matrix_0_1082_reg_1490;
    end else begin
        ap_phi_mux_copy_state_matrix_0_14_phi_fu_1834_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0))) begin
        ap_phi_mux_copy_state_matrix_0_15_phi_fu_1852_p8 = state_matrix_0_0_27_fu_4747_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_copy_state_matrix_0_15_phi_fu_1852_p8 = copy_state_matrix_0_1184_reg_1481;
    end else begin
        ap_phi_mux_copy_state_matrix_0_15_phi_fu_1852_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)))) begin
        ap_phi_mux_copy_state_matrix_1_12_phi_fu_1942_p8 = copy_state_matrix_1_870_reg_1544;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3))) begin
        ap_phi_mux_copy_state_matrix_1_12_phi_fu_1942_p8 = state_matrix_0_1_27_fu_4774_p6;
    end else begin
        ap_phi_mux_copy_state_matrix_1_12_phi_fu_1942_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2))) begin
        ap_phi_mux_copy_state_matrix_1_13_phi_fu_1960_p8 = state_matrix_0_1_27_fu_4774_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_copy_state_matrix_1_13_phi_fu_1960_p8 = copy_state_matrix_1_972_reg_1535;
    end else begin
        ap_phi_mux_copy_state_matrix_1_13_phi_fu_1960_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1))) begin
        ap_phi_mux_copy_state_matrix_1_14_phi_fu_1978_p8 = state_matrix_0_1_27_fu_4774_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_copy_state_matrix_1_14_phi_fu_1978_p8 = copy_state_matrix_1_1074_reg_1526;
    end else begin
        ap_phi_mux_copy_state_matrix_1_14_phi_fu_1978_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0))) begin
        ap_phi_mux_copy_state_matrix_1_15_phi_fu_1996_p8 = state_matrix_0_1_27_fu_4774_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_copy_state_matrix_1_15_phi_fu_1996_p8 = copy_state_matrix_1_1176_reg_1517;
    end else begin
        ap_phi_mux_copy_state_matrix_1_15_phi_fu_1996_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0))) begin
        ap_phi_mux_copy_state_matrix_2_12_phi_fu_2086_p8 = state_matrix_0_2_27_fu_4795_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_copy_state_matrix_2_12_phi_fu_2086_p8 = copy_state_matrix_2_868_reg_1553;
    end else begin
        ap_phi_mux_copy_state_matrix_2_12_phi_fu_2086_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1))) begin
        ap_phi_mux_copy_state_matrix_2_13_phi_fu_2104_p8 = state_matrix_0_2_27_fu_4795_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_copy_state_matrix_2_13_phi_fu_2104_p8 = copy_state_matrix_2_986_reg_1472;
    end else begin
        ap_phi_mux_copy_state_matrix_2_13_phi_fu_2104_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2))) begin
        ap_phi_mux_copy_state_matrix_2_14_phi_fu_2122_p8 = state_matrix_0_2_27_fu_4795_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_copy_state_matrix_2_14_phi_fu_2122_p8 = copy_state_matrix_2_1088_reg_1463;
    end else begin
        ap_phi_mux_copy_state_matrix_2_14_phi_fu_2122_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)))) begin
        ap_phi_mux_copy_state_matrix_2_15_phi_fu_2140_p8 = copy_state_matrix_2_1190_reg_1454;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3))) begin
        ap_phi_mux_copy_state_matrix_2_15_phi_fu_2140_p8 = state_matrix_0_2_27_fu_4795_p6;
    end else begin
        ap_phi_mux_copy_state_matrix_2_15_phi_fu_2140_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0))) begin
        ap_phi_mux_copy_state_matrix_3_12_phi_fu_2230_p8 = state_matrix_0_3_27_fu_4816_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_copy_state_matrix_3_12_phi_fu_2230_p8 = copy_state_matrix_3_892_reg_1445;
    end else begin
        ap_phi_mux_copy_state_matrix_3_12_phi_fu_2230_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1))) begin
        ap_phi_mux_copy_state_matrix_3_13_phi_fu_2248_p8 = state_matrix_0_3_27_fu_4816_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_copy_state_matrix_3_13_phi_fu_2248_p8 = copy_state_matrix_3_994_reg_1436;
    end else begin
        ap_phi_mux_copy_state_matrix_3_13_phi_fu_2248_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2))) begin
        ap_phi_mux_copy_state_matrix_3_14_phi_fu_2266_p8 = state_matrix_0_3_27_fu_4816_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_copy_state_matrix_3_14_phi_fu_2266_p8 = copy_state_matrix_3_1096_reg_1427;
    end else begin
        ap_phi_mux_copy_state_matrix_3_14_phi_fu_2266_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)))) begin
        ap_phi_mux_copy_state_matrix_3_15_phi_fu_2284_p8 = copy_state_matrix_3_1198_reg_1418;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3))) begin
        ap_phi_mux_copy_state_matrix_3_15_phi_fu_2284_p8 = state_matrix_0_3_27_fu_4816_p6;
    end else begin
        ap_phi_mux_copy_state_matrix_3_15_phi_fu_2284_p8 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln200_reg_5769 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_i_5_0197_phi_fu_770_p4 = add_ln200_reg_5764;
    end else begin
        ap_phi_mux_i_5_0197_phi_fu_770_p4 = i_5_0197_reg_766;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0))) begin
        ap_phi_mux_state_matrix_0_0_1_phi_fu_1177_p8 = state_matrix_0_0_24_fu_4618_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_0_0_1_phi_fu_1177_p8 = state_matrix_0_0_0131_reg_959;
    end else begin
        ap_phi_mux_state_matrix_0_0_1_phi_fu_1177_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0))) begin
        ap_phi_mux_state_matrix_0_0_6907_phi_fu_2714_p8 = state_matrix_0_0_26_fu_4883_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_0_0_6907_phi_fu_2714_p8 = state_matrix_0_0_590633_reg_2496;
    end else begin
        ap_phi_mux_state_matrix_0_0_6907_phi_fu_2714_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0))) begin
        ap_phi_mux_state_matrix_0_0_9_phi_fu_1780_p8 = state_matrix_0_0_27_fu_4747_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_0_0_9_phi_fu_1780_p8 = state_matrix_0_0_866_reg_1562;
    end else begin
        ap_phi_mux_state_matrix_0_0_9_phi_fu_1780_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0))) begin
        ap_phi_mux_state_matrix_0_1_1_phi_fu_1249_p8 = state_matrix_0_1_24_fu_4658_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_0_1_1_phi_fu_1249_p8 = state_matrix_0_1_0129_reg_969;
    end else begin
        ap_phi_mux_state_matrix_0_1_1_phi_fu_1249_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0))) begin
        ap_phi_mux_state_matrix_0_1_6909_phi_fu_2786_p8 = state_matrix_0_1_26_fu_4927_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_0_1_6909_phi_fu_2786_p8 = state_matrix_0_1_590831_reg_2506;
    end else begin
        ap_phi_mux_state_matrix_0_1_6909_phi_fu_2786_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0))) begin
        ap_phi_mux_state_matrix_0_1_9_phi_fu_1924_p8 = state_matrix_0_1_27_fu_4774_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_0_1_9_phi_fu_1924_p8 = state_matrix_0_1_864_reg_1572;
    end else begin
        ap_phi_mux_state_matrix_0_1_9_phi_fu_1924_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0))) begin
        ap_phi_mux_state_matrix_0_2_1_phi_fu_1321_p8 = state_matrix_0_2_24_fu_4692_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_0_2_1_phi_fu_1321_p8 = state_matrix_0_2_0127_reg_979;
    end else begin
        ap_phi_mux_state_matrix_0_2_1_phi_fu_1321_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0))) begin
        ap_phi_mux_state_matrix_0_2_6911_phi_fu_2858_p8 = state_matrix_0_2_26_fu_4965_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_0_2_6911_phi_fu_2858_p8 = state_matrix_0_2_591029_reg_2516;
    end else begin
        ap_phi_mux_state_matrix_0_2_6911_phi_fu_2858_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0))) begin
        ap_phi_mux_state_matrix_0_2_9_phi_fu_2068_p8 = state_matrix_0_2_27_fu_4795_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_0_2_9_phi_fu_2068_p8 = state_matrix_0_2_862_reg_1582;
    end else begin
        ap_phi_mux_state_matrix_0_2_9_phi_fu_2068_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0))) begin
        ap_phi_mux_state_matrix_0_3_1_phi_fu_1393_p8 = state_matrix_0_3_24_fu_4726_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_0_3_1_phi_fu_1393_p8 = state_matrix_0_3_0125_reg_989;
    end else begin
        ap_phi_mux_state_matrix_0_3_1_phi_fu_1393_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0))) begin
        ap_phi_mux_state_matrix_0_3_6913_phi_fu_2930_p8 = state_matrix_0_3_26_fu_5003_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_0_3_6913_phi_fu_2930_p8 = state_matrix_0_3_591227_reg_2526;
    end else begin
        ap_phi_mux_state_matrix_0_3_6913_phi_fu_2930_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0))) begin
        ap_phi_mux_state_matrix_0_3_9_phi_fu_2212_p8 = state_matrix_0_3_27_fu_4816_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_0_3_9_phi_fu_2212_p8 = state_matrix_0_3_860_reg_1592;
    end else begin
        ap_phi_mux_state_matrix_0_3_9_phi_fu_2212_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1))) begin
        ap_phi_mux_state_matrix_1_0_1_phi_fu_1159_p8 = state_matrix_0_0_24_fu_4618_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_1_0_1_phi_fu_1159_p8 = state_matrix_1_0_0123_reg_999;
    end else begin
        ap_phi_mux_state_matrix_1_0_1_phi_fu_1159_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1))) begin
        ap_phi_mux_state_matrix_1_0_6_phi_fu_2696_p8 = state_matrix_0_0_26_fu_4883_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_1_0_6_phi_fu_2696_p8 = state_matrix_1_0_525_reg_2536;
    end else begin
        ap_phi_mux_state_matrix_1_0_6_phi_fu_2696_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1))) begin
        ap_phi_mux_state_matrix_1_0_9_phi_fu_1762_p8 = state_matrix_0_0_27_fu_4747_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_1_0_9_phi_fu_1762_p8 = state_matrix_1_0_858_reg_1602;
    end else begin
        ap_phi_mux_state_matrix_1_0_9_phi_fu_1762_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1))) begin
        ap_phi_mux_state_matrix_1_1_1_phi_fu_1231_p8 = state_matrix_0_1_24_fu_4658_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_1_1_1_phi_fu_1231_p8 = state_matrix_1_1_0121_reg_1009;
    end else begin
        ap_phi_mux_state_matrix_1_1_1_phi_fu_1231_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1))) begin
        ap_phi_mux_state_matrix_1_1_6_phi_fu_2768_p8 = state_matrix_0_1_26_fu_4927_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_1_1_6_phi_fu_2768_p8 = state_matrix_1_1_523_reg_2546;
    end else begin
        ap_phi_mux_state_matrix_1_1_6_phi_fu_2768_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1))) begin
        ap_phi_mux_state_matrix_1_1_9_phi_fu_1906_p8 = state_matrix_0_1_27_fu_4774_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_1_1_9_phi_fu_1906_p8 = state_matrix_1_1_856_reg_1612;
    end else begin
        ap_phi_mux_state_matrix_1_1_9_phi_fu_1906_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1))) begin
        ap_phi_mux_state_matrix_1_2_1_phi_fu_1303_p8 = state_matrix_0_2_24_fu_4692_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_1_2_1_phi_fu_1303_p8 = state_matrix_1_2_0119_reg_1019;
    end else begin
        ap_phi_mux_state_matrix_1_2_1_phi_fu_1303_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1))) begin
        ap_phi_mux_state_matrix_1_2_6_phi_fu_2840_p8 = state_matrix_0_2_26_fu_4965_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_1_2_6_phi_fu_2840_p8 = state_matrix_1_2_521_reg_2556;
    end else begin
        ap_phi_mux_state_matrix_1_2_6_phi_fu_2840_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1))) begin
        ap_phi_mux_state_matrix_1_2_9_phi_fu_2050_p8 = state_matrix_0_2_27_fu_4795_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_1_2_9_phi_fu_2050_p8 = state_matrix_1_2_854_reg_1622;
    end else begin
        ap_phi_mux_state_matrix_1_2_9_phi_fu_2050_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1))) begin
        ap_phi_mux_state_matrix_1_3_1_phi_fu_1375_p8 = state_matrix_0_3_24_fu_4726_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_1_3_1_phi_fu_1375_p8 = state_matrix_1_3_0117_reg_1029;
    end else begin
        ap_phi_mux_state_matrix_1_3_1_phi_fu_1375_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1))) begin
        ap_phi_mux_state_matrix_1_3_6_phi_fu_2912_p8 = state_matrix_0_3_26_fu_5003_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_1_3_6_phi_fu_2912_p8 = state_matrix_1_3_519_reg_2566;
    end else begin
        ap_phi_mux_state_matrix_1_3_6_phi_fu_2912_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1))) begin
        ap_phi_mux_state_matrix_1_3_9_phi_fu_2194_p8 = state_matrix_0_3_27_fu_4816_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_1_3_9_phi_fu_2194_p8 = state_matrix_1_3_852_reg_1632;
    end else begin
        ap_phi_mux_state_matrix_1_3_9_phi_fu_2194_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2))) begin
        ap_phi_mux_state_matrix_2_0_1_phi_fu_1141_p8 = state_matrix_0_0_24_fu_4618_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_2_0_1_phi_fu_1141_p8 = state_matrix_2_0_0115_reg_1039;
    end else begin
        ap_phi_mux_state_matrix_2_0_1_phi_fu_1141_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2))) begin
        ap_phi_mux_state_matrix_2_0_6_phi_fu_2678_p8 = state_matrix_0_0_26_fu_4883_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_2_0_6_phi_fu_2678_p8 = state_matrix_2_0_517_reg_2576;
    end else begin
        ap_phi_mux_state_matrix_2_0_6_phi_fu_2678_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2))) begin
        ap_phi_mux_state_matrix_2_0_9_phi_fu_1744_p8 = state_matrix_0_0_27_fu_4747_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_2_0_9_phi_fu_1744_p8 = state_matrix_2_0_850_reg_1642;
    end else begin
        ap_phi_mux_state_matrix_2_0_9_phi_fu_1744_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2))) begin
        ap_phi_mux_state_matrix_2_1_1_phi_fu_1213_p8 = state_matrix_0_1_24_fu_4658_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_2_1_1_phi_fu_1213_p8 = state_matrix_2_1_0113_reg_1049;
    end else begin
        ap_phi_mux_state_matrix_2_1_1_phi_fu_1213_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2))) begin
        ap_phi_mux_state_matrix_2_1_6_phi_fu_2750_p8 = state_matrix_0_1_26_fu_4927_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_2_1_6_phi_fu_2750_p8 = state_matrix_2_1_515_reg_2586;
    end else begin
        ap_phi_mux_state_matrix_2_1_6_phi_fu_2750_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2))) begin
        ap_phi_mux_state_matrix_2_1_9_phi_fu_1888_p8 = state_matrix_0_1_27_fu_4774_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_2_1_9_phi_fu_1888_p8 = state_matrix_2_1_848_reg_1652;
    end else begin
        ap_phi_mux_state_matrix_2_1_9_phi_fu_1888_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2))) begin
        ap_phi_mux_state_matrix_2_2_1_phi_fu_1285_p8 = state_matrix_0_2_24_fu_4692_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_2_2_1_phi_fu_1285_p8 = state_matrix_2_2_0111_reg_1059;
    end else begin
        ap_phi_mux_state_matrix_2_2_1_phi_fu_1285_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2))) begin
        ap_phi_mux_state_matrix_2_2_6_phi_fu_2822_p8 = state_matrix_0_2_26_fu_4965_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_2_2_6_phi_fu_2822_p8 = state_matrix_2_2_513_reg_2596;
    end else begin
        ap_phi_mux_state_matrix_2_2_6_phi_fu_2822_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2))) begin
        ap_phi_mux_state_matrix_2_2_9_phi_fu_2032_p8 = state_matrix_0_2_27_fu_4795_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_2_2_9_phi_fu_2032_p8 = state_matrix_2_2_846_reg_1662;
    end else begin
        ap_phi_mux_state_matrix_2_2_9_phi_fu_2032_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2))) begin
        ap_phi_mux_state_matrix_2_3_1_phi_fu_1357_p8 = state_matrix_0_3_24_fu_4726_p2;
    end else if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_2_3_1_phi_fu_1357_p8 = state_matrix_2_3_0109_reg_1069;
    end else begin
        ap_phi_mux_state_matrix_2_3_1_phi_fu_1357_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2))) begin
        ap_phi_mux_state_matrix_2_3_6_phi_fu_2894_p8 = state_matrix_0_3_26_fu_5003_p2;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_2_3_6_phi_fu_2894_p8 = state_matrix_2_3_511_reg_2606;
    end else begin
        ap_phi_mux_state_matrix_2_3_6_phi_fu_2894_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2))) begin
        ap_phi_mux_state_matrix_2_3_9_phi_fu_2176_p8 = state_matrix_0_3_27_fu_4816_p6;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3)))) begin
        ap_phi_mux_state_matrix_2_3_9_phi_fu_2176_p8 = state_matrix_2_3_844_reg_1672;
    end else begin
        ap_phi_mux_state_matrix_2_3_9_phi_fu_2176_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)))) begin
        ap_phi_mux_state_matrix_3_0_1_phi_fu_1123_p8 = state_matrix_3_0_0107_reg_1079;
    end else if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3))) begin
        ap_phi_mux_state_matrix_3_0_1_phi_fu_1123_p8 = state_matrix_0_0_24_fu_4618_p2;
    end else begin
        ap_phi_mux_state_matrix_3_0_1_phi_fu_1123_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)))) begin
        ap_phi_mux_state_matrix_3_0_6_phi_fu_2660_p8 = state_matrix_3_0_59_reg_2616;
    end else if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3))) begin
        ap_phi_mux_state_matrix_3_0_6_phi_fu_2660_p8 = state_matrix_0_0_26_fu_4883_p2;
    end else begin
        ap_phi_mux_state_matrix_3_0_6_phi_fu_2660_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)))) begin
        ap_phi_mux_state_matrix_3_0_9_phi_fu_1726_p8 = state_matrix_3_0_842_reg_1682;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3))) begin
        ap_phi_mux_state_matrix_3_0_9_phi_fu_1726_p8 = state_matrix_0_0_27_fu_4747_p6;
    end else begin
        ap_phi_mux_state_matrix_3_0_9_phi_fu_1726_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)))) begin
        ap_phi_mux_state_matrix_3_1_1_phi_fu_1195_p8 = state_matrix_3_1_0105_reg_1089;
    end else if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3))) begin
        ap_phi_mux_state_matrix_3_1_1_phi_fu_1195_p8 = state_matrix_0_1_24_fu_4658_p2;
    end else begin
        ap_phi_mux_state_matrix_3_1_1_phi_fu_1195_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)))) begin
        ap_phi_mux_state_matrix_3_1_6_phi_fu_2732_p8 = state_matrix_3_1_57_reg_2626;
    end else if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3))) begin
        ap_phi_mux_state_matrix_3_1_6_phi_fu_2732_p8 = state_matrix_0_1_26_fu_4927_p2;
    end else begin
        ap_phi_mux_state_matrix_3_1_6_phi_fu_2732_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)))) begin
        ap_phi_mux_state_matrix_3_1_9_phi_fu_1870_p8 = state_matrix_3_1_840_reg_1692;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3))) begin
        ap_phi_mux_state_matrix_3_1_9_phi_fu_1870_p8 = state_matrix_0_1_27_fu_4774_p6;
    end else begin
        ap_phi_mux_state_matrix_3_1_9_phi_fu_1870_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)))) begin
        ap_phi_mux_state_matrix_3_2_1_phi_fu_1267_p8 = state_matrix_3_2_0103_reg_1099;
    end else if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3))) begin
        ap_phi_mux_state_matrix_3_2_1_phi_fu_1267_p8 = state_matrix_0_2_24_fu_4692_p2;
    end else begin
        ap_phi_mux_state_matrix_3_2_1_phi_fu_1267_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)))) begin
        ap_phi_mux_state_matrix_3_2_6_phi_fu_2804_p8 = state_matrix_3_2_55_reg_2636;
    end else if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3))) begin
        ap_phi_mux_state_matrix_3_2_6_phi_fu_2804_p8 = state_matrix_0_2_26_fu_4965_p2;
    end else begin
        ap_phi_mux_state_matrix_3_2_6_phi_fu_2804_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)))) begin
        ap_phi_mux_state_matrix_3_2_9_phi_fu_2014_p8 = state_matrix_3_2_838_reg_1702;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3))) begin
        ap_phi_mux_state_matrix_3_2_9_phi_fu_2014_p8 = state_matrix_0_2_27_fu_4795_p6;
    end else begin
        ap_phi_mux_state_matrix_3_2_9_phi_fu_2014_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd2)))) begin
        ap_phi_mux_state_matrix_3_3_1_phi_fu_1339_p8 = state_matrix_3_3_0101_reg_1109;
    end else if (((1'b1 == ap_CS_fsm_state38) & (ap_phi_mux_i_7_0132_phi_fu_952_p4 == 2'd3))) begin
        ap_phi_mux_state_matrix_3_3_1_phi_fu_1339_p8 = state_matrix_0_3_24_fu_4726_p2;
    end else begin
        ap_phi_mux_state_matrix_3_3_1_phi_fu_1339_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd2)))) begin
        ap_phi_mux_state_matrix_3_3_6_phi_fu_2876_p8 = state_matrix_3_3_53_reg_2646;
    end else if (((1'b1 == ap_CS_fsm_state59) & (ap_phi_mux_i_7_134_phi_fu_2489_p4 == 2'd3))) begin
        ap_phi_mux_state_matrix_3_3_6_phi_fu_2876_p8 = state_matrix_0_3_26_fu_5003_p2;
    end else begin
        ap_phi_mux_state_matrix_3_3_6_phi_fu_2876_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd0)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd2)))) begin
        ap_phi_mux_state_matrix_3_3_9_phi_fu_2158_p8 = state_matrix_3_3_836_reg_1712;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_phi_mux_i_5_199_phi_fu_1411_p4 == 2'd3))) begin
        ap_phi_mux_state_matrix_3_3_9_phi_fu_2158_p8 = state_matrix_0_3_27_fu_4816_p6;
    end else begin
        ap_phi_mux_state_matrix_3_3_9_phi_fu_2158_p8 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        empty_80_address0 = zext_ln272_1_fu_5235_p1;
    end else if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state65))) begin
        empty_80_address0 = p_addr_2_reg_6036;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        empty_80_address0 = zext_ln244_1_fu_5093_p1;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state61))) begin
        empty_80_address0 = grp_split_hw_fu_3108_key_stream_address0;
    end else begin
        empty_80_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state65))) begin
        empty_80_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state61))) begin
        empty_80_ce0 = grp_split_hw_fu_3108_key_stream_ce0;
    end else begin
        empty_80_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        empty_80_d0 = zext_ln254_fu_5148_p1;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        empty_80_d0 = xor_ln244_fu_5126_p2;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state61))) begin
        empty_80_d0 = grp_split_hw_fu_3108_key_stream_d0;
    end else begin
        empty_80_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | ((icmp_ln243_reg_6022 == 1'd0) & (tmp_3_reg_6003 == 1'd0) & (1'b1 == ap_CS_fsm_state65)))) begin
        empty_80_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state61))) begin
        empty_80_we0 = grp_split_hw_fu_3108_key_stream_we0;
    end else begin
        empty_80_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        empty_address0 = zext_ln244_1_fu_5093_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        empty_address0 = zext_ln117_1_fu_3467_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        empty_address0 = zext_ln117_fu_3444_p1;
    end else begin
        empty_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state63) | (~((icmp_ln115_1_fu_3449_p2 == 1'd0) & (input_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln115_fu_3432_p2 == 1'd0) & (input_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        empty_ce0 = 1'b1;
    end else begin
        empty_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln115_1_fu_3449_p2 == 1'd0) & (input_V_data_0_vld_out == 1'b0)) & (icmp_ln115_1_fu_3449_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln115_fu_3432_p2 == 1'd0) & (input_V_data_0_vld_out == 1'b0)) & (icmp_ln115_fu_3432_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        empty_we0 = 1'b1;
    end else begin
        empty_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state29))) begin
        grp_quarterround_hw_fu_2988_ind1 = 4'd3;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_quarterround_hw_fu_2988_ind1 = 4'd2;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_ind1 = 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state23))) begin
        grp_quarterround_hw_fu_2988_ind1 = 4'd0;
    end else begin
        grp_quarterround_hw_fu_2988_ind1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state29))) begin
        grp_quarterround_hw_fu_2988_ind2 = 4'd7;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_quarterround_hw_fu_2988_ind2 = 4'd6;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_ind2 = 4'd5;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state23))) begin
        grp_quarterround_hw_fu_2988_ind2 = 4'd4;
    end else begin
        grp_quarterround_hw_fu_2988_ind2 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state29))) begin
        grp_quarterround_hw_fu_2988_ind3 = 5'd11;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_quarterround_hw_fu_2988_ind3 = 5'd10;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_ind3 = 5'd9;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state23))) begin
        grp_quarterround_hw_fu_2988_ind3 = 5'd8;
    end else begin
        grp_quarterround_hw_fu_2988_ind3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29))) begin
        grp_quarterround_hw_fu_2988_ind4 = 5'd15;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_quarterround_hw_fu_2988_ind4 = 5'd14;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_ind4 = 5'd13;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state23))) begin
        grp_quarterround_hw_fu_2988_ind4 = 5'd12;
    end else begin
        grp_quarterround_hw_fu_2988_ind4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_0_r = state_matrix_0_0_7_reg_2463;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_0_r = reg_3240;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_0_r = state_matrix_0_0_2_reg_927;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_0_0_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_0_r_3 = state_matrix_0_0_7_reg_2463;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_0_r_3 = reg_3240;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_0_r_3 = state_matrix_0_0_2_reg_927;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_0_0_r_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_1_r = state_matrix_0_1_7_reg_2452;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_1_r = reg_3246;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_1_r = state_matrix_0_1_2_reg_917;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_0_1_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_1_r_3 = state_matrix_0_1_7_reg_2452;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_1_r_3 = reg_3246;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_1_r_3 = state_matrix_0_1_2_reg_917;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_0_1_r_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_2_r = state_matrix_0_2_7_reg_2441;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_2_r = reg_3252;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_2_r = state_matrix_0_2_2_reg_907;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_0_2_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_2_r_3 = state_matrix_0_2_7_reg_2441;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_2_r_3 = reg_3252;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_2_r_3 = state_matrix_0_2_2_reg_907;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_0_2_r_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_3_r = state_matrix_0_3_7_reg_2430;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_3_r = reg_3258;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_3_r = state_matrix_0_3_2_reg_897;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_0_3_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_3_r_3 = state_matrix_0_3_7_reg_2430;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_3_r_3 = reg_3258;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_0_3_r_3 = state_matrix_0_3_2_reg_897;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_0_3_r_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_0_r = state_matrix_1_0_7_reg_2419;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_0_r = reg_3264;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_0_r = state_matrix_1_0_2_reg_887;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_1_0_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_0_r_3 = state_matrix_1_0_7_reg_2419;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_0_r_3 = reg_3264;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_0_r_3 = state_matrix_1_0_2_reg_887;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_1_0_r_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_1_r = state_matrix_1_1_7_reg_2408;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_1_r = reg_3270;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_1_r = state_matrix_1_1_2_reg_877;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_1_1_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_1_r_3 = state_matrix_1_1_7_reg_2408;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_1_r_3 = reg_3270;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_1_r_3 = state_matrix_1_1_2_reg_877;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_1_1_r_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_2_r = state_matrix_1_2_7_reg_2397;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_2_r = reg_3276;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_2_r = state_matrix_1_2_2_reg_867;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_1_2_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_2_r_3 = state_matrix_1_2_7_reg_2397;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_2_r_3 = reg_3276;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_2_r_3 = state_matrix_1_2_2_reg_867;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_1_2_r_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_3_r = state_matrix_1_3_7_reg_2386;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_3_r = reg_3282;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_3_r = state_matrix_1_3_2_reg_857;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_1_3_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_3_r_3 = state_matrix_1_3_7_reg_2386;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_3_r_3 = reg_3282;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_1_3_r_3 = state_matrix_1_3_2_reg_857;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_1_3_r_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_0_r = state_matrix_2_0_7_reg_2375;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_0_r = reg_3288;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_0_r = state_matrix_2_0_2_reg_847;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_2_0_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_0_r_3 = state_matrix_2_0_7_reg_2375;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_0_r_3 = reg_3288;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_0_r_3 = state_matrix_2_0_2_reg_847;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_2_0_r_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_1_r = state_matrix_2_1_7_reg_2364;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_1_r = reg_3294;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_1_r = state_matrix_2_1_2_reg_837;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_2_1_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_1_r_3 = state_matrix_2_1_7_reg_2364;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_1_r_3 = reg_3294;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_1_r_3 = state_matrix_2_1_2_reg_837;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_2_1_r_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_2_r = state_matrix_2_2_7_reg_2353;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_2_r = reg_3300;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_2_r = state_matrix_2_2_2_reg_827;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_2_2_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_2_r_3 = state_matrix_2_2_7_reg_2353;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_2_r_3 = reg_3300;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_2_r_3 = state_matrix_2_2_2_reg_827;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_2_2_r_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_3_r = state_matrix_2_3_7_reg_2342;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_3_r = reg_3306;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_3_r = state_matrix_2_3_2_reg_817;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_2_3_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_3_r_3 = state_matrix_2_3_7_reg_2342;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_3_r_3 = reg_3306;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_2_3_r_3 = state_matrix_2_3_2_reg_817;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_2_3_r_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_0_r = state_matrix_3_0_7_reg_2331;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_0_r = reg_3312;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_0_r = state_matrix_3_0_2_reg_807;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_3_0_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_0_r_3 = state_matrix_3_0_7_reg_2331;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_0_r_3 = reg_3312;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_0_r_3 = state_matrix_3_0_2_reg_807;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_3_0_r_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_1_r = state_matrix_3_1_7_reg_2320;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_1_r = reg_3318;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_1_r = state_matrix_3_1_2_reg_797;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_3_1_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_1_r_3 = state_matrix_3_1_7_reg_2320;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_1_r_3 = reg_3318;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_1_r_3 = state_matrix_3_1_2_reg_797;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_3_1_r_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_2_r = state_matrix_3_2_7_reg_2309;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_2_r = reg_3324;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_2_r = state_matrix_3_2_2_reg_787;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_3_2_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_2_r_3 = state_matrix_3_2_7_reg_2309;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_2_r_3 = reg_3324;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_2_r_3 = state_matrix_3_2_2_reg_787;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_3_2_r_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_3_r = state_matrix_3_3_7_reg_2298;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_3_r = reg_3330;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_3_r = state_matrix_3_3_2_reg_777;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_3_3_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_3_r_3 = state_matrix_3_3_7_reg_2298;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_3_r_3 = reg_3330;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_quarterround_hw_fu_2988_state_matrix_3_3_r_3 = state_matrix_3_3_2_reg_777;
    end else begin
        grp_quarterround_hw_fu_2988_state_matrix_3_3_r_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_split_hw_fu_3108_mode = 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_split_hw_fu_3108_mode = 1'd0;
    end else begin
        grp_split_hw_fu_3108_mode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_split_hw_fu_3108_start = 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_split_hw_fu_3108_start = 1'd0;
    end else begin
        grp_split_hw_fu_3108_start = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_split_hw_fu_3108_state_matrix_0_0_r = state_matrix_0_0_6907_reg_2710;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_split_hw_fu_3108_state_matrix_0_0_r = state_matrix_0_0_1_reg_1173;
    end else begin
        grp_split_hw_fu_3108_state_matrix_0_0_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_split_hw_fu_3108_state_matrix_0_1_r = state_matrix_0_1_6909_reg_2782;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_split_hw_fu_3108_state_matrix_0_1_r = state_matrix_0_1_1_reg_1245;
    end else begin
        grp_split_hw_fu_3108_state_matrix_0_1_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_split_hw_fu_3108_state_matrix_0_2_r = state_matrix_0_2_6911_reg_2854;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_split_hw_fu_3108_state_matrix_0_2_r = state_matrix_0_2_1_reg_1317;
    end else begin
        grp_split_hw_fu_3108_state_matrix_0_2_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_split_hw_fu_3108_state_matrix_0_3_r = state_matrix_0_3_6913_reg_2926;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_split_hw_fu_3108_state_matrix_0_3_r = state_matrix_0_3_1_reg_1389;
    end else begin
        grp_split_hw_fu_3108_state_matrix_0_3_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_split_hw_fu_3108_state_matrix_1_0_r = state_matrix_1_0_6_reg_2692;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_split_hw_fu_3108_state_matrix_1_0_r = state_matrix_1_0_1_reg_1155;
    end else begin
        grp_split_hw_fu_3108_state_matrix_1_0_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_split_hw_fu_3108_state_matrix_1_1_r = state_matrix_1_1_6_reg_2764;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_split_hw_fu_3108_state_matrix_1_1_r = state_matrix_1_1_1_reg_1227;
    end else begin
        grp_split_hw_fu_3108_state_matrix_1_1_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_split_hw_fu_3108_state_matrix_1_2_r = state_matrix_1_2_6_reg_2836;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_split_hw_fu_3108_state_matrix_1_2_r = state_matrix_1_2_1_reg_1299;
    end else begin
        grp_split_hw_fu_3108_state_matrix_1_2_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_split_hw_fu_3108_state_matrix_1_3_r = state_matrix_1_3_6_reg_2908;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_split_hw_fu_3108_state_matrix_1_3_r = state_matrix_1_3_1_reg_1371;
    end else begin
        grp_split_hw_fu_3108_state_matrix_1_3_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_split_hw_fu_3108_state_matrix_2_0_r = state_matrix_2_0_6_reg_2674;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_split_hw_fu_3108_state_matrix_2_0_r = state_matrix_2_0_1_reg_1137;
    end else begin
        grp_split_hw_fu_3108_state_matrix_2_0_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_split_hw_fu_3108_state_matrix_2_1_r = state_matrix_2_1_6_reg_2746;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_split_hw_fu_3108_state_matrix_2_1_r = state_matrix_2_1_1_reg_1209;
    end else begin
        grp_split_hw_fu_3108_state_matrix_2_1_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_split_hw_fu_3108_state_matrix_2_2_r = state_matrix_2_2_6_reg_2818;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_split_hw_fu_3108_state_matrix_2_2_r = state_matrix_2_2_1_reg_1281;
    end else begin
        grp_split_hw_fu_3108_state_matrix_2_2_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_split_hw_fu_3108_state_matrix_2_3_r = state_matrix_2_3_6_reg_2890;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_split_hw_fu_3108_state_matrix_2_3_r = state_matrix_2_3_1_reg_1353;
    end else begin
        grp_split_hw_fu_3108_state_matrix_2_3_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_split_hw_fu_3108_state_matrix_3_0_r = state_matrix_3_0_6_reg_2656;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_split_hw_fu_3108_state_matrix_3_0_r = state_matrix_3_0_1_reg_1119;
    end else begin
        grp_split_hw_fu_3108_state_matrix_3_0_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_split_hw_fu_3108_state_matrix_3_1_r = state_matrix_3_1_6_reg_2728;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_split_hw_fu_3108_state_matrix_3_1_r = state_matrix_3_1_1_reg_1191;
    end else begin
        grp_split_hw_fu_3108_state_matrix_3_1_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_split_hw_fu_3108_state_matrix_3_2_r = state_matrix_3_2_6_reg_2800;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_split_hw_fu_3108_state_matrix_3_2_r = state_matrix_3_2_1_reg_1263;
    end else begin
        grp_split_hw_fu_3108_state_matrix_3_2_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_split_hw_fu_3108_state_matrix_3_3_r = state_matrix_3_3_6_reg_2872;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_split_hw_fu_3108_state_matrix_3_3_r = state_matrix_3_3_1_reg_1335;
    end else begin
        grp_split_hw_fu_3108_state_matrix_3_3_r = 'bx;
    end
end

always @ (*) begin
    if ((((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | (~((icmp_ln115_1_fu_3449_p2 == 1'd0) & (input_V_data_0_vld_out == 1'b0)) & (icmp_ln115_1_fu_3449_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln115_fu_3432_p2 == 1'd0) & (input_V_data_0_vld_out == 1'b0)) & (icmp_ln115_fu_3432_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        input_V_data_0_ack_out = 1'b1;
    end else begin
        input_V_data_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((input_V_data_0_sel == 1'b1)) begin
        input_V_data_0_data_out = input_V_data_0_payload_B;
    end else begin
        input_V_data_0_data_out = input_V_data_0_payload_A;
    end
end

always @ (*) begin
    if ((((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | (~((icmp_ln115_1_fu_3449_p2 == 1'd0) & (input_V_data_0_vld_out == 1'b0)) & (icmp_ln115_1_fu_3449_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln115_fu_3432_p2 == 1'd0) & (input_V_data_0_vld_out == 1'b0)) & (icmp_ln115_fu_3432_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        input_V_last_V_0_ack_out = 1'b1;
    end else begin
        input_V_last_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((input_V_last_V_0_sel == 1'b1)) begin
        input_V_last_V_0_data_out = input_V_last_V_0_payload_B;
    end else begin
        input_V_last_V_0_data_out = input_V_last_V_0_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((icmp_ln115_1_fu_3449_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln115_fu_3432_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        input_r_TDATA_blk_n = input_V_data_0_state[1'd0];
    end else begin
        input_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((output_V_data_1_sel == 1'b1)) begin
        output_V_data_1_data_out = output_V_data_1_payload_B;
    end else begin
        output_V_data_1_data_out = output_V_data_1_payload_A;
    end
end

always @ (*) begin
    if ((((icmp_ln274_reg_6093 == 1'd0) & (1'b0 == ap_block_state68_io) & (1'b1 == ap_CS_fsm_state68)) | ((1'b0 == ap_block_state68_io) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln274_reg_6093 == 1'd1)))) begin
        output_V_data_1_vld_in = 1'b1;
    end else begin
        output_V_data_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        if ((icmp_ln274_reg_6093 == 1'd1)) begin
            output_V_last_V_1_data_in = 1'd1;
        end else if ((icmp_ln274_reg_6093 == 1'd0)) begin
            output_V_last_V_1_data_in = 1'd0;
        end else begin
            output_V_last_V_1_data_in = 'bx;
        end
    end else begin
        output_V_last_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((output_V_last_V_1_sel == 1'b1)) begin
        output_V_last_V_1_data_out = output_V_last_V_1_payload_B;
    end else begin
        output_V_last_V_1_data_out = output_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((icmp_ln274_reg_6093 == 1'd0) & (1'b0 == ap_block_state68_io) & (1'b1 == ap_CS_fsm_state68)) | ((1'b0 == ap_block_state68_io) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln274_reg_6093 == 1'd1)))) begin
        output_V_last_V_1_vld_in = 1'b1;
    end else begin
        output_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | ((icmp_ln271_reg_6079 == 1'd0) & (tmp_7_reg_6060 == 1'd0) & (1'b1 == ap_CS_fsm_state70)) | ((icmp_ln274_reg_6093 == 1'd0) & (1'b1 == ap_CS_fsm_state68)) | ((1'b1 == ap_CS_fsm_state68) & (icmp_ln274_reg_6093 == 1'd1)))) begin
        output_r_TDATA_blk_n = output_V_data_1_state[1'd1];
    end else begin
        output_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if ((~((icmp_ln115_fu_3432_p2 == 1'd0) & (input_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln115_fu_3432_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((icmp_ln115_fu_3432_p2 == 1'd0) & (input_V_data_0_vld_out == 1'b0)) & (icmp_ln115_fu_3432_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (grp_fu_3172_p1 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if ((~((icmp_ln115_fu_3432_p2 == 1'd0) & (input_V_data_0_vld_out == 1'b0)) & (icmp_ln115_fu_3432_p2 == 1'd0) & (grp_fu_3172_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((icmp_ln115_1_fu_3449_p2 == 1'd0) & (input_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state3) & ((icmp_ln115_1_fu_3449_p2 == 1'd1) | (grp_fu_3172_p1 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if ((~((icmp_ln115_1_fu_3449_p2 == 1'd0) & (input_V_data_0_vld_out == 1'b0)) & (icmp_ln115_1_fu_3449_p2 == 1'd0) & (grp_fu_3172_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((input_V_data_0_vld_out == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln146_1_fu_3748_p2 == 1'd1) & (icmp_ln146_fu_3742_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else if (((icmp_ln146_1_fu_3748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17) & (icmp_ln146_fu_3742_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln160_fu_3754_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln208_fu_4582_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((icmp_ln222_fu_4736_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((icmp_ln200_1_fu_4837_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            if (((1'b1 == ap_CS_fsm_state43) & (icmp_ln208_1_fu_4843_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state44 : begin
            if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state54))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            if (((grp_quarterround_hw_fu_2988_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            if (((icmp_ln222_1_fu_5013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            if (((grp_split_hw_fu_3108_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state61))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state62 : begin
            if (((tmp_3_fu_5024_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state62))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end
        end
        ap_ST_fsm_state63 : begin
            if (((1'b1 == ap_CS_fsm_state63) & (icmp_ln243_fu_5072_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state64 : begin
            if (((1'b1 == ap_CS_fsm_state64) & (icmp_ln246_reg_6041 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state65 : begin
            if (((1'b1 == ap_CS_fsm_state65) & ((tmp_3_reg_6003 == 1'd1) | (icmp_ln261_fu_5155_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end
        end
        ap_ST_fsm_state66 : begin
            if (((tmp_7_fu_5166_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state66))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state67 : begin
            if (((1'b1 == ap_CS_fsm_state67) & (icmp_ln271_fu_5214_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state68 : begin
            if (((1'b0 == ap_block_state68_io) & (1'b1 == ap_CS_fsm_state68) & (icmp_ln274_reg_6093 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else if (((icmp_ln274_reg_6093 == 1'd0) & (1'b0 == ap_block_state68_io) & (1'b1 == ap_CS_fsm_state68))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state69 : begin
            if (((output_V_data_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state69))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state70 : begin
            if ((~((1'b1 == ap_block_state70_io) | (output_V_last_V_1_state == 2'd1) | (output_V_data_1_state == 2'd1) | ((output_r_TREADY == 1'b0) & (output_V_last_V_1_state == 2'd3)) | ((output_r_TREADY == 1'b0) & (output_V_data_1_state == 2'd3))) & (1'b1 == ap_CS_fsm_state70) & ((tmp_7_reg_6060 == 1'd1) | (icmp_ln286_fu_5275_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((1'b1 == ap_block_state70_io) | (output_V_last_V_1_state == 2'd1) | (output_V_data_1_state == 2'd1) | ((output_r_TREADY == 1'b0) & (output_V_last_V_1_state == 2'd3)) | ((output_r_TREADY == 1'b0) & (output_V_data_1_state == 2'd3))) & (tmp_7_reg_6060 == 1'd0) & (icmp_ln286_fu_5275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state70))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign act_state_matrix_1_12_fu_3826_p5 = {{{{empty_104_fu_3802_p1}, {p_1_fu_3806_p4}}, {p_2_fu_3816_p4}}, {key_0_2_fu_3772_p4}};

assign act_state_matrix_1_13_fu_3922_p5 = {{{{empty_105_fu_3898_p1}, {p_1_1_fu_3902_p4}}, {p_2_1_fu_3912_p4}}, {key_1_2_fu_3868_p4}};

assign act_state_matrix_1_14_fu_4012_p5 = {{{{empty_106_fu_3988_p1}, {p_1_2_fu_3992_p4}}, {p_2_2_fu_4002_p4}}, {key_2_2_fu_3958_p4}};

assign act_state_matrix_1_15_fu_4102_p5 = {{{{empty_107_fu_4078_p1}, {p_1_3_fu_4082_p4}}, {p_2_3_fu_4092_p4}}, {key_3_2_fu_4048_p4}};

assign act_state_matrix_2_12_fu_3844_p3 = ((icmp_ln175_fu_3838_p2[0:0] === 1'b1) ? act_state_matrix_2_11_reg_633 : act_state_matrix_1_12_fu_3826_p5);

assign act_state_matrix_2_13_fu_3852_p3 = ((icmp_ln175_fu_3838_p2[0:0] === 1'b1) ? act_state_matrix_1_12_fu_3826_p5 : act_state_matrix_1_11_reg_673);

assign act_state_matrix_2_14_fu_3934_p3 = ((icmp_ln175_fu_3838_p2[0:0] === 1'b1) ? act_state_matrix_2_10_reg_623 : act_state_matrix_1_13_fu_3922_p5);

assign act_state_matrix_2_15_fu_3942_p3 = ((icmp_ln175_fu_3838_p2[0:0] === 1'b1) ? act_state_matrix_1_13_fu_3922_p5 : act_state_matrix_1_10_reg_663);

assign act_state_matrix_2_16_fu_4024_p3 = ((icmp_ln175_fu_3838_p2[0:0] === 1'b1) ? act_state_matrix_2_9_reg_613 : act_state_matrix_1_14_fu_4012_p5);

assign act_state_matrix_2_17_fu_4032_p3 = ((icmp_ln175_fu_3838_p2[0:0] === 1'b1) ? act_state_matrix_1_14_fu_4012_p5 : act_state_matrix_1_9_reg_653);

assign act_state_matrix_2_18_fu_4114_p3 = ((icmp_ln175_fu_3838_p2[0:0] === 1'b1) ? act_state_matrix_2_8_reg_603 : act_state_matrix_1_15_fu_4102_p5);

assign act_state_matrix_2_19_fu_4122_p3 = ((icmp_ln175_fu_3838_p2[0:0] === 1'b1) ? act_state_matrix_1_15_fu_4102_p5 : act_state_matrix_1_8_reg_643);

assign act_state_matrix_3_1_fu_4208_p5 = {{{{empty_109_fu_4178_p1}, {p_5_1_fu_4190_p4}}, {p_6_1_fu_4199_p4}}, {p_4_1_fu_4181_p4}};

assign act_state_matrix_3_2_fu_4250_p5 = {{{{empty_110_fu_4220_p1}, {p_5_2_fu_4232_p4}}, {p_6_2_fu_4241_p4}}, {p_4_2_fu_4223_p4}};

assign act_state_matrix_3_3_fu_4742_p2 = (tmp_data_22_reg_5367 + 32'd1);

assign act_state_matrix_3_s_fu_4166_p5 = {{{{empty_108_fu_4136_p1}, {p_5_fu_4148_p4}}, {p_6_fu_4157_p4}}, {p_4_fu_4139_p4}};

assign add_ln115_1_fu_3455_p2 = (j_0_1_reg_393 + 5'd1);

assign add_ln115_fu_3438_p2 = (j_0_0_reg_382 + 5'd1);

assign add_ln146_1_fu_3490_p2 = (phi_ln146_1_reg_592 + 2'd1);

assign add_ln146_fu_3472_p2 = (phi_ln146_reg_500 + 2'd1);

assign add_ln200_1_fu_4768_p2 = (i_5_199_reg_1407 + 2'd1);

assign add_ln200_fu_4275_p2 = (ap_phi_mux_i_5_0197_phi_fu_770_p4 + 2'd1);

assign add_ln208_1_fu_4849_p2 = (i_6_1_reg_2474 + 4'd1);

assign add_ln208_fu_4588_p2 = (i_6_0_reg_937 + 4'd1);

assign add_ln222_1_fu_4893_p2 = (i_7_134_reg_2485 + 2'd1);

assign add_ln222_fu_4628_p2 = (i_7_0132_reg_948 + 2'd1);

assign add_ln244_fu_5088_p2 = (zext_ln244_fu_5084_p1 + zext_ln246_2_reg_6012);

assign add_ln246_fu_5115_p2 = (zext_ln246_1_fu_5111_p1 + zext_ln246_reg_6017);

assign add_ln272_fu_5230_p2 = (zext_ln272_fu_5226_p1 + zext_ln274_2_reg_6069);

assign add_ln274_fu_5256_p2 = (zext_ln274_1_fu_5252_p1 + zext_ln274_reg_6074);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((icmp_ln115_fu_3432_p2 == 1'd0) & (input_V_data_0_vld_out == 1'b0));
end

assign ap_block_state20_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3 = ((icmp_ln115_1_fu_3449_p2 == 1'd0) & (input_V_data_0_vld_out == 1'b0));
end

always @ (*) begin
    ap_block_state68_io = (((icmp_ln274_reg_6093 == 1'd0) & (output_V_data_1_ack_in == 1'b0)) | ((output_V_data_1_ack_in == 1'b0) & (icmp_ln274_reg_6093 == 1'd1)));
end

always @ (*) begin
    ap_block_state70 = ((output_V_last_V_1_state == 2'd1) | (output_V_data_1_state == 2'd1) | ((output_r_TREADY == 1'b0) & (output_V_last_V_1_state == 2'd3)) | ((output_r_TREADY == 1'b0) & (output_V_data_1_state == 2'd3)));
end

always @ (*) begin
    ap_block_state70_io = ((ap_predicate_op1115_write_state70 == 1'b1) & (output_V_data_1_ack_in == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_i_5_199_phi_fu_1411_p4 = i_5_199_reg_1407;

assign ap_phi_mux_i_7_0132_phi_fu_952_p4 = i_7_0132_reg_948;

assign ap_phi_mux_i_7_134_phi_fu_2489_p4 = i_7_134_reg_2485;

always @ (*) begin
    ap_predicate_op1115_write_state70 = ((icmp_ln271_reg_6079 == 1'd0) & (tmp_7_reg_6060 == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_104_fu_3802_p1 = select_ln163_fu_3764_p3[7:0];

assign empty_105_fu_3898_p1 = select_ln163_1_fu_3860_p3[7:0];

assign empty_106_fu_3988_p1 = select_ln163_2_fu_3950_p3[7:0];

assign empty_107_fu_4078_p1 = select_ln163_3_fu_4040_p3[7:0];

assign empty_108_fu_4136_p1 = tmp_data_11_reg_5343[7:0];

assign empty_109_fu_4178_p1 = tmp_data_12_reg_5351[7:0];

assign empty_110_fu_4220_p1 = tmp_data_13_reg_5359[7:0];

assign grp_fu_3172_p1 = input_V_last_V_0_data_out;

assign grp_quarterround_hw_fu_2988_ap_start = grp_quarterround_hw_fu_2988_ap_start_reg;

assign grp_split_hw_fu_3108_ap_start = grp_split_hw_fu_3108_ap_start_reg;

assign i_1_fu_5174_p2 = (i_9_reg_2966 + 2'd1);

assign i_fu_5032_p2 = (i_8_reg_2944 + 2'd1);

assign icmp_ln115_1_fu_3449_p2 = ((j_0_1_reg_393 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_3432_p2 = ((j_0_0_reg_382 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln146_1_fu_3748_p2 = ((phi_ln146_reg_500 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln146_2_fu_3478_p2 = ((phi_ln146_reg_500 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln146_3_fu_3496_p2 = ((phi_ln146_1_reg_592 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln146_4_fu_3510_p2 = ((phi_ln146_1_reg_592 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln146_5_fu_3524_p2 = ((phi_ln146_1_reg_592 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln146_6_fu_3484_p2 = ((phi_ln146_reg_500 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln146_fu_3742_p2 = ((phi_ln146_1_reg_592 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln160_fu_3754_p2 = ((j_1_reg_755 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln175_fu_3838_p2 = ((j_1_reg_755 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln200_1_fu_4837_p2 = ((i_5_199_reg_1407 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln200_fu_4480_p2 = ((ap_phi_mux_i_5_0197_phi_fu_770_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln208_1_fu_4843_p2 = ((i_6_1_reg_2474 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln208_fu_4582_p2 = ((i_6_0_reg_937 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln222_1_fu_5013_p2 = ((i_7_134_reg_2485 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln222_fu_4736_p2 = ((i_7_0132_reg_948 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln243_fu_5072_p2 = ((j_4_reg_2955 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln246_fu_5120_p2 = ((add_ln246_fu_5115_p2 > 9'd254) ? 1'b1 : 1'b0);

assign icmp_ln261_fu_5155_p2 = ((flag_2_fu_308 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_5214_p2 = ((j_5_reg_2977 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln274_fu_5261_p2 = ((add_ln274_fu_5256_p2 > 9'd253) ? 1'b1 : 1'b0);

assign icmp_ln286_fu_5275_p2 = ((flag_4_fu_312 == 2'd1) ? 1'b1 : 1'b0);

assign input_V_data_0_ack_in = input_V_data_0_state[1'd1];

assign input_V_data_0_load_A = (input_V_data_0_state_cmp_full & ~input_V_data_0_sel_wr);

assign input_V_data_0_load_B = (input_V_data_0_state_cmp_full & input_V_data_0_sel_wr);

assign input_V_data_0_sel = input_V_data_0_sel_rd;

assign input_V_data_0_state_cmp_full = ((input_V_data_0_state != 2'd1) ? 1'b1 : 1'b0);

assign input_V_data_0_vld_in = input_r_TVALID;

assign input_V_data_0_vld_out = input_V_data_0_state[1'd0];

assign input_V_last_V_0_ack_in = input_V_last_V_0_state[1'd1];

assign input_V_last_V_0_load_A = (input_V_last_V_0_state_cmp_full & ~input_V_last_V_0_sel_wr);

assign input_V_last_V_0_load_B = (input_V_last_V_0_state_cmp_full & input_V_last_V_0_sel_wr);

assign input_V_last_V_0_sel = input_V_last_V_0_sel_rd;

assign input_V_last_V_0_state_cmp_full = ((input_V_last_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign input_V_last_V_0_vld_in = input_r_TVALID;

assign input_V_last_V_0_vld_out = input_V_last_V_0_state[1'd0];

assign input_r_TREADY = input_V_last_V_0_state[1'd1];

assign j_2_fu_5078_p2 = (j_4_reg_2955 + 5'd1);

assign j_3_fu_5220_p2 = (j_5_reg_2977 + 5'd1);

assign j_fu_4130_p2 = (2'd1 + j_1_reg_755);

assign key_0_2_fu_3772_p4 = {{select_ln163_fu_3764_p3[31:24]}};

assign key_0_fu_3782_p1 = key_0_2_fu_3772_p4;

assign key_1_2_fu_3868_p4 = {{select_ln163_1_fu_3860_p3[31:24]}};

assign key_1_fu_3878_p1 = key_1_2_fu_3868_p4;

assign key_2_2_fu_3958_p4 = {{select_ln163_2_fu_3950_p3[31:24]}};

assign key_2_fu_3968_p1 = key_2_2_fu_3958_p4;

assign key_3_2_fu_4048_p4 = {{select_ln163_3_fu_4040_p3[31:24]}};

assign key_3_fu_4058_p1 = key_3_2_fu_4048_p4;

assign key_4_2_fu_3786_p3 = ((trunc_ln163_fu_3760_p1[0:0] === 1'b1) ? key_4_0_reg_710 : key_0_fu_3782_p1);

assign key_4_3_fu_3794_p3 = ((trunc_ln163_fu_3760_p1[0:0] === 1'b1) ? key_0_fu_3782_p1 : key_0_0_reg_746);

assign key_5_2_fu_3882_p3 = ((trunc_ln163_fu_3760_p1[0:0] === 1'b1) ? key_5_0_reg_701 : key_1_fu_3878_p1);

assign key_5_3_fu_3890_p3 = ((trunc_ln163_fu_3760_p1[0:0] === 1'b1) ? key_1_fu_3878_p1 : key_1_0_reg_737);

assign key_6_2_fu_3972_p3 = ((trunc_ln163_fu_3760_p1[0:0] === 1'b1) ? key_6_0_reg_692 : key_2_fu_3968_p1);

assign key_6_3_fu_3980_p3 = ((trunc_ln163_fu_3760_p1[0:0] === 1'b1) ? key_2_fu_3968_p1 : key_2_0_reg_728);

assign key_7_2_fu_4062_p3 = ((trunc_ln163_fu_3760_p1[0:0] === 1'b1) ? key_7_0_reg_683 : key_3_fu_4058_p1);

assign key_7_3_fu_4070_p3 = ((trunc_ln163_fu_3760_p1[0:0] === 1'b1) ? key_3_fu_4058_p1 : key_3_0_reg_719);

assign or_ln246_fu_5062_p2 = (shl_ln_fu_5054_p3 | 8'd8);

assign or_ln274_fu_5204_p2 = (shl_ln1_fu_5196_p3 | 8'd8);

assign output_V_data_1_ack_in = output_V_data_1_state[1'd1];

assign output_V_data_1_ack_out = output_r_TREADY;

assign output_V_data_1_load_A = (output_V_data_1_state_cmp_full & ~output_V_data_1_sel_wr);

assign output_V_data_1_load_B = (output_V_data_1_state_cmp_full & output_V_data_1_sel_wr);

assign output_V_data_1_sel = output_V_data_1_sel_rd;

assign output_V_data_1_state_cmp_full = ((output_V_data_1_state != 2'd1) ? 1'b1 : 1'b0);

assign output_V_data_1_vld_out = output_V_data_1_state[1'd0];

assign output_V_last_V_1_ack_in = output_V_last_V_1_state[1'd1];

assign output_V_last_V_1_ack_out = output_r_TREADY;

assign output_V_last_V_1_load_A = (output_V_last_V_1_state_cmp_full & ~output_V_last_V_1_sel_wr);

assign output_V_last_V_1_load_B = (output_V_last_V_1_state_cmp_full & output_V_last_V_1_sel_wr);

assign output_V_last_V_1_sel = output_V_last_V_1_sel_rd;

assign output_V_last_V_1_state_cmp_full = ((output_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign output_V_last_V_1_vld_out = output_V_last_V_1_state[1'd0];

assign output_r_TDATA = output_V_data_1_data_out;

assign output_r_TLAST = output_V_last_V_1_data_out;

assign output_r_TVALID = output_V_last_V_1_state[1'd0];

assign p_1_1_fu_3902_p4 = {{select_ln163_1_fu_3860_p3[15:8]}};

assign p_1_2_fu_3992_p4 = {{select_ln163_2_fu_3950_p3[15:8]}};

assign p_1_3_fu_4082_p4 = {{select_ln163_3_fu_4040_p3[15:8]}};

assign p_1_fu_3806_p4 = {{select_ln163_fu_3764_p3[15:8]}};

assign p_2_1_fu_3912_p4 = {{select_ln163_1_fu_3860_p3[23:16]}};

assign p_2_2_fu_4002_p4 = {{select_ln163_2_fu_3950_p3[23:16]}};

assign p_2_3_fu_4092_p4 = {{select_ln163_3_fu_4040_p3[23:16]}};

assign p_2_fu_3816_p4 = {{select_ln163_fu_3764_p3[23:16]}};

assign p_4_1_fu_4181_p4 = {{tmp_data_12_reg_5351[31:24]}};

assign p_4_2_fu_4223_p4 = {{tmp_data_13_reg_5359[31:24]}};

assign p_4_fu_4139_p4 = {{tmp_data_11_reg_5343[31:24]}};

assign p_5_1_fu_4190_p4 = {{tmp_data_12_reg_5351[15:8]}};

assign p_5_2_fu_4232_p4 = {{tmp_data_13_reg_5359[15:8]}};

assign p_5_fu_4148_p4 = {{tmp_data_11_reg_5343[15:8]}};

assign p_6_1_fu_4199_p4 = {{tmp_data_12_reg_5351[23:16]}};

assign p_6_2_fu_4241_p4 = {{tmp_data_13_reg_5359[23:16]}};

assign p_6_fu_4157_p4 = {{tmp_data_11_reg_5343[23:16]}};

assign select_ln146_10_fu_3594_p3 = ((icmp_ln146_4_fu_3510_p2[0:0] === 1'b1) ? act_state_matrix_1_4_reg_552 : select_ln146_9_fu_3586_p3);

assign select_ln146_11_fu_3602_p3 = ((icmp_ln146_5_fu_3524_p2[0:0] === 1'b1) ? act_state_matrix_1_4_reg_552 : select_ln146_10_fu_3594_p3);

assign select_ln146_12_fu_3610_p3 = ((icmp_ln146_3_fu_3496_p2[0:0] === 1'b1) ? 32'd0 : act_state_matrix_1_5_reg_562);

assign select_ln146_13_fu_3618_p3 = ((icmp_ln146_4_fu_3510_p2[0:0] === 1'b1) ? act_state_matrix_1_5_reg_562 : select_ln146_12_fu_3610_p3);

assign select_ln146_14_fu_3626_p3 = ((icmp_ln146_5_fu_3524_p2[0:0] === 1'b1) ? act_state_matrix_1_5_reg_562 : select_ln146_13_fu_3618_p3);

assign select_ln146_15_fu_3634_p3 = ((icmp_ln146_4_fu_3510_p2[0:0] === 1'b1) ? 32'd0 : act_state_matrix_1_6_reg_572);

assign select_ln146_16_fu_3642_p3 = ((icmp_ln146_5_fu_3524_p2[0:0] === 1'b1) ? act_state_matrix_1_6_reg_572 : select_ln146_15_fu_3634_p3);

assign select_ln146_17_fu_3650_p3 = ((icmp_ln146_5_fu_3524_p2[0:0] === 1'b1) ? 32'd0 : act_state_matrix_1_7_reg_582);

assign select_ln146_18_fu_3658_p3 = ((icmp_ln146_2_reg_5378[0:0] === 1'b1) ? select_ln146_2_fu_3530_p3 : act_state_matrix_2_4_reg_512);

assign select_ln146_19_fu_3665_p3 = ((icmp_ln146_2_reg_5378[0:0] === 1'b1) ? select_ln146_5_fu_3554_p3 : act_state_matrix_2_5_reg_522);

assign select_ln146_1_fu_3516_p3 = ((icmp_ln146_4_fu_3510_p2[0:0] === 1'b1) ? act_state_matrix_2_4_reg_512 : select_ln146_fu_3502_p3);

assign select_ln146_20_fu_3672_p3 = ((icmp_ln146_2_reg_5378[0:0] === 1'b1) ? select_ln146_7_fu_3570_p3 : act_state_matrix_2_6_reg_532);

assign select_ln146_21_fu_3679_p3 = ((icmp_ln146_2_reg_5378[0:0] === 1'b1) ? select_ln146_8_fu_3578_p3 : act_state_matrix_2_7_reg_542);

assign select_ln146_22_fu_3686_p3 = ((icmp_ln146_6_reg_5390[0:0] === 1'b1) ? select_ln146_11_fu_3602_p3 : act_state_matrix_1_4_reg_552);

assign select_ln146_23_fu_3693_p3 = ((icmp_ln146_2_reg_5378[0:0] === 1'b1) ? act_state_matrix_1_4_reg_552 : select_ln146_22_fu_3686_p3);

assign select_ln146_24_fu_3700_p3 = ((icmp_ln146_6_reg_5390[0:0] === 1'b1) ? select_ln146_14_fu_3626_p3 : act_state_matrix_1_5_reg_562);

assign select_ln146_25_fu_3707_p3 = ((icmp_ln146_2_reg_5378[0:0] === 1'b1) ? act_state_matrix_1_5_reg_562 : select_ln146_24_fu_3700_p3);

assign select_ln146_26_fu_3714_p3 = ((icmp_ln146_6_reg_5390[0:0] === 1'b1) ? select_ln146_16_fu_3642_p3 : act_state_matrix_1_6_reg_572);

assign select_ln146_27_fu_3721_p3 = ((icmp_ln146_2_reg_5378[0:0] === 1'b1) ? act_state_matrix_1_6_reg_572 : select_ln146_26_fu_3714_p3);

assign select_ln146_28_fu_3728_p3 = ((icmp_ln146_6_reg_5390[0:0] === 1'b1) ? select_ln146_17_fu_3650_p3 : act_state_matrix_1_7_reg_582);

assign select_ln146_29_fu_3735_p3 = ((icmp_ln146_2_reg_5378[0:0] === 1'b1) ? act_state_matrix_1_7_reg_582 : select_ln146_28_fu_3728_p3);

assign select_ln146_2_fu_3530_p3 = ((icmp_ln146_5_fu_3524_p2[0:0] === 1'b1) ? act_state_matrix_2_4_reg_512 : select_ln146_1_fu_3516_p3);

assign select_ln146_3_fu_3538_p3 = ((icmp_ln146_3_fu_3496_p2[0:0] === 1'b1) ? 32'd0 : act_state_matrix_2_5_reg_522);

assign select_ln146_4_fu_3546_p3 = ((icmp_ln146_4_fu_3510_p2[0:0] === 1'b1) ? act_state_matrix_2_5_reg_522 : select_ln146_3_fu_3538_p3);

assign select_ln146_5_fu_3554_p3 = ((icmp_ln146_5_fu_3524_p2[0:0] === 1'b1) ? act_state_matrix_2_5_reg_522 : select_ln146_4_fu_3546_p3);

assign select_ln146_6_fu_3562_p3 = ((icmp_ln146_4_fu_3510_p2[0:0] === 1'b1) ? 32'd0 : act_state_matrix_2_6_reg_532);

assign select_ln146_7_fu_3570_p3 = ((icmp_ln146_5_fu_3524_p2[0:0] === 1'b1) ? act_state_matrix_2_6_reg_532 : select_ln146_6_fu_3562_p3);

assign select_ln146_8_fu_3578_p3 = ((icmp_ln146_5_fu_3524_p2[0:0] === 1'b1) ? 32'd0 : act_state_matrix_2_7_reg_542);

assign select_ln146_9_fu_3586_p3 = ((icmp_ln146_3_fu_3496_p2[0:0] === 1'b1) ? act_state_matrix_1_4_reg_552 : 32'd0);

assign select_ln146_fu_3502_p3 = ((icmp_ln146_3_fu_3496_p2[0:0] === 1'b1) ? act_state_matrix_2_4_reg_512 : 32'd0);

assign select_ln163_1_fu_3860_p3 = ((trunc_ln163_fu_3760_p1[0:0] === 1'b1) ? key_1_0_reg_737 : key_5_0_reg_701);

assign select_ln163_2_fu_3950_p3 = ((trunc_ln163_fu_3760_p1[0:0] === 1'b1) ? key_2_0_reg_728 : key_6_0_reg_692);

assign select_ln163_3_fu_4040_p3 = ((trunc_ln163_fu_3760_p1[0:0] === 1'b1) ? key_3_0_reg_719 : key_7_0_reg_683);

assign select_ln163_fu_3764_p3 = ((trunc_ln163_fu_3760_p1[0:0] === 1'b1) ? key_0_0_reg_746 : key_4_0_reg_710);

assign shl_ln1_fu_5196_p3 = {{trunc_ln274_fu_5192_p1}, {7'd0}};

assign shl_ln246_1_fu_5103_p3 = {{trunc_ln246_1_fu_5099_p1}, {3'd0}};

assign shl_ln274_1_fu_5244_p3 = {{trunc_ln274_1_fu_5240_p1}, {3'd0}};

assign shl_ln_fu_5054_p3 = {{trunc_ln246_fu_5050_p1}, {7'd0}};

assign state_matrix_0_0_24_fu_4618_p2 = (tmp_11_fu_4594_p6 + tmp_12_fu_4604_p6);

assign state_matrix_0_0_26_fu_4883_p2 = (tmp_17_fu_4855_p6 + tmp_18_fu_4869_p6);

assign state_matrix_0_1_24_fu_4658_p2 = (tmp_14_fu_4644_p6 + tmp_13_fu_4634_p6);

assign state_matrix_0_1_26_fu_4927_p2 = (tmp_22_fu_4913_p6 + tmp_21_fu_4899_p6);

assign state_matrix_0_2_24_fu_4692_p2 = (tmp_16_fu_4678_p6 + tmp_15_fu_4668_p6);

assign state_matrix_0_2_26_fu_4965_p2 = (tmp_24_fu_4951_p6 + tmp_23_fu_4937_p6);

assign state_matrix_0_3_24_fu_4726_p2 = (tmp_20_fu_4712_p6 + tmp_19_fu_4702_p6);

assign state_matrix_0_3_26_fu_5003_p2 = (tmp_26_fu_4989_p6 + tmp_25_fu_4975_p6);

assign tmp_27_fu_5038_p3 = {{i_8_reg_2944}, {4'd0}};

assign tmp_28_fu_5180_p3 = {{i_9_reg_2966}, {4'd0}};

assign tmp_3_fu_5024_p3 = i_8_reg_2944[32'd1];

assign tmp_7_fu_5166_p3 = i_9_reg_2966[32'd1];

assign trunc_ln163_fu_3760_p1 = j_1_reg_755[0:0];

assign trunc_ln246_1_fu_5099_p1 = j_4_reg_2955[3:0];

assign trunc_ln246_fu_5050_p1 = i_8_reg_2944[0:0];

assign trunc_ln274_1_fu_5240_p1 = j_5_reg_2977[3:0];

assign trunc_ln274_fu_5192_p1 = i_9_reg_2966[0:0];

assign xor_ln117_fu_3461_p2 = (j_0_1_reg_393 ^ 5'd16);

assign xor_ln244_fu_5126_p2 = (empty_q0 ^ empty_80_q0);

assign zext_ln117_1_fu_3467_p1 = xor_ln117_fu_3461_p2;

assign zext_ln117_fu_3444_p1 = j_0_0_reg_382;

assign zext_ln244_1_fu_5093_p1 = add_ln244_fu_5088_p2;

assign zext_ln244_fu_5084_p1 = j_4_reg_2955;

assign zext_ln246_1_fu_5111_p1 = shl_ln246_1_fu_5103_p3;

assign zext_ln246_2_fu_5046_p1 = tmp_27_fu_5038_p3;

assign zext_ln246_fu_5068_p1 = or_ln246_fu_5062_p2;

assign zext_ln254_fu_5148_p1 = lshr_ln_reg_6045;

assign zext_ln272_1_fu_5235_p1 = add_ln272_fu_5230_p2;

assign zext_ln272_fu_5226_p1 = j_5_reg_2977;

assign zext_ln274_1_fu_5252_p1 = shl_ln274_1_fu_5244_p3;

assign zext_ln274_2_fu_5188_p1 = tmp_28_fu_5180_p3;

assign zext_ln274_fu_5210_p1 = or_ln274_fu_5204_p2;

always @ (posedge ap_clk) begin
    zext_ln246_2_reg_6012[3:0] <= 4'b0000;
    zext_ln246_2_reg_6012[6] <= 1'b0;
    zext_ln246_reg_6017[6:0] <= 7'b0001000;
    zext_ln246_reg_6017[8] <= 1'b0;
    zext_ln274_2_reg_6069[3:0] <= 4'b0000;
    zext_ln274_2_reg_6069[6] <= 1'b0;
    zext_ln274_reg_6074[6:0] <= 7'b0001000;
    zext_ln274_reg_6074[8] <= 1'b0;
    flag_2_fu_308[1] <= 1'b0;
    flag_4_fu_312[1] <= 1'b0;
end

endmodule //chacha_hw
