$comment
	File created using the following command:
		vcd file four_line_to_sixteen_line_decimal_decoder.msim.vcd -direction
$end
$date
	Thu Oct 24 22:24:54 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module four_line_to_sixteen_line_decimal_decoder_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var reg 1 $ D $end
$var wire 1 % Y0 $end
$var wire 1 & Y1 $end
$var wire 1 ' Y2 $end
$var wire 1 ( Y3 $end
$var wire 1 ) Y4 $end
$var wire 1 * Y5 $end
$var wire 1 + Y6 $end
$var wire 1 , Y7 $end
$var wire 1 - Y8 $end
$var wire 1 . Y9 $end
$var wire 1 / Y10 $end
$var wire 1 0 Y11 $end
$var wire 1 1 Y12 $end
$var wire 1 2 Y13 $end
$var wire 1 3 Y14 $end
$var wire 1 4 Y15 $end
$var wire 1 5 sampler $end
$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var tri1 1 9 devclrn $end
$var tri1 1 : devpor $end
$var tri1 1 ; devoe $end
$var wire 1 < Y0~output_o $end
$var wire 1 = Y1~output_o $end
$var wire 1 > Y2~output_o $end
$var wire 1 ? Y3~output_o $end
$var wire 1 @ Y4~output_o $end
$var wire 1 A Y5~output_o $end
$var wire 1 B Y6~output_o $end
$var wire 1 C Y7~output_o $end
$var wire 1 D Y8~output_o $end
$var wire 1 E Y9~output_o $end
$var wire 1 F Y10~output_o $end
$var wire 1 G Y11~output_o $end
$var wire 1 H Y12~output_o $end
$var wire 1 I Y13~output_o $end
$var wire 1 J Y14~output_o $end
$var wire 1 K Y15~output_o $end
$var wire 1 L C~input_o $end
$var wire 1 M B~input_o $end
$var wire 1 N D~input_o $end
$var wire 1 O A~input_o $end
$var wire 1 P inst|15~0_combout $end
$var wire 1 Q inst|15~1_combout $end
$var wire 1 R inst|15~2_combout $end
$var wire 1 S inst|15~3_combout $end
$var wire 1 T inst|15~4_combout $end
$var wire 1 U inst|15~5_combout $end
$var wire 1 V inst|15~6_combout $end
$var wire 1 W inst|15~7_combout $end
$var wire 1 X inst|15~8_combout $end
$var wire 1 Y inst|15~9_combout $end
$var wire 1 Z inst|15~10_combout $end
$var wire 1 [ inst|15~11_combout $end
$var wire 1 \ inst|15~12_combout $end
$var wire 1 ] inst|15~13_combout $end
$var wire 1 ^ inst|15~14_combout $end
$var wire 1 _ inst|15~15_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
1%
1&
0'
1(
1)
1*
1+
1,
1-
1.
1/
10
11
12
13
14
x5
06
17
x8
19
1:
1;
1<
1=
0>
1?
1@
1A
1B
1C
1D
1E
1F
1G
1H
1I
1J
1K
0L
1M
0N
0O
0P
0Q
1R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
$end
#1000000
1!
1O
05
1S
0R
0?
1>
0(
1'
#2000000
0"
1#
0!
0M
1L
0O
15
1T
0S
0@
1?
0)
1(
#3000000
1!
1O
05
1U
0T
0A
1@
0*
1)
#4000000
1$
0#
0!
1N
0L
0O
15
1X
0U
0D
1A
0-
1*
#5000000
1!
1O
05
1Y
0X
0E
1D
0.
1-
#6000000
1"
0!
1M
0O
15
1Z
0Y
0F
1E
0/
1.
#7000000
1!
1O
05
1[
0Z
0G
1F
00
1/
#8000000
1#
0!
1L
0O
15
1^
0[
0J
1G
03
10
#9000000
1!
1O
05
1_
0^
0K
1J
04
13
#10000000
