{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582628441157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582628441158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 11:00:41 2020 " "Processing started: Tue Feb 25 11:00:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582628441158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628441158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoCKitTop -c SoCKitTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off SoCKitTop -c SoCKitTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628441158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582628441450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582628441450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SoCKitTop.v 1 1 " "Found 1 design units, including 1 entities, in source file SoCKitTop.v" { { "Info" "ISGN_ENTITY_NAME" "1 SocKit_golden_top " "Found entity 1: SocKit_golden_top" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628454065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628454065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "JTAGUART.v 1 1 " "Found 1 design units, including 1 entities, in source file JTAGUART.v" { { "Info" "ISGN_ENTITY_NAME" "1 JTAGUART " "Found entity 1: JTAGUART" {  } { { "JTAGUART.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/JTAGUART.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628454066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628454066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BlarneyComponent.v 1 1 " "Found 1 design units, including 1 entities, in source file BlarneyComponent.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlarneyComponent " "Found entity 1: BlarneyComponent" {  } { { "BlarneyComponent.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/BlarneyComponent.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628454066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628454066 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Top.v " "Can't analyze file -- file Top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1582628454067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Src/Top-Verilog/Top.v 1 1 " "Found 1 design units, including 1 entities, in source file Src/Top-Verilog/Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628454139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628454139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SoC/synthesis/SoC.v 1 1 " "Found 1 design units, including 1 entities, in source file SoC/synthesis/SoC.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "SoC/synthesis/SoC.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/SoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628454140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628454140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SoC/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file SoC/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628454141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628454141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SoC/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file SoC/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628454142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628454142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SoC/synthesis/submodules/SoC_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file SoC/synthesis/submodules/SoC_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0 " "Found entity 1: SoC_mm_interconnect_0" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628454143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628454143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SoC/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file SoC/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628454144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628454144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SoC/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file SoC/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628454145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628454145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SoC/synthesis/submodules/SoC_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file SoC/synthesis/submodules/SoC_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_jtag_uart_0_sim_scfifo_w " "Found entity 1: SoC_jtag_uart_0_sim_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628454147 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_jtag_uart_0_scfifo_w " "Found entity 2: SoC_jtag_uart_0_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628454147 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_jtag_uart_0_sim_scfifo_r " "Found entity 3: SoC_jtag_uart_0_sim_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628454147 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_jtag_uart_0_scfifo_r " "Found entity 4: SoC_jtag_uart_0_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628454147 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_jtag_uart_0 " "Found entity 5: SoC_jtag_uart_0" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628454147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628454147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SoC/synthesis/submodules/BlarneyComponent.v 1 1 " "Found 1 design units, including 1 entities, in source file SoC/synthesis/submodules/BlarneyComponent.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlarneyComponent " "Found entity 1: BlarneyComponent" {  } { { "SoC/synthesis/submodules/BlarneyComponent.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/BlarneyComponent.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628454148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628454148 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Top.v(24778) " "Verilog HDL or VHDL warning at Top.v(24778): conditional expression evaluates to a constant" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 24778 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1582628454251 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Top.v(24794) " "Verilog HDL or VHDL warning at Top.v(24794): conditional expression evaluates to a constant" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 24794 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1582628454251 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Top.v(25846) " "Verilog HDL or VHDL warning at Top.v(25846): conditional expression evaluates to a constant" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25846 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1582628454257 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SocKit_golden_top " "Elaborating entity \"SocKit_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582628454324 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B SoCKitTop.v(202) " "Output port \"VGA_B\" at SoCKitTop.v(202) has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 202 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582628454325 "|SocKit_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G SoCKitTop.v(205) " "Output port \"VGA_G\" at SoCKitTop.v(205) has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582628454325 "|SocKit_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R SoCKitTop.v(207) " "Output port \"VGA_R\" at SoCKitTop.v(207) has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582628454325 "|SocKit_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT SoCKitTop.v(44) " "Output port \"AUD_DACDAT\" at SoCKitTop.v(44) has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582628454325 "|SocKit_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_I2C_SCLK SoCKitTop.v(46) " "Output port \"AUD_I2C_SCLK\" at SoCKitTop.v(46) has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582628454325 "|SocKit_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_MUTE SoCKitTop.v(48) " "Output port \"AUD_MUTE\" at SoCKitTop.v(48) has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582628454325 "|SocKit_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK SoCKitTop.v(49) " "Output port \"AUD_XCK\" at SoCKitTop.v(49) has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582628454326 "|SocKit_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL SoCKitTop.v(72) " "Output port \"FAN_CTRL\" at SoCKitTop.v(72) has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582628454326 "|SocKit_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PCIE_WAKE_n SoCKitTop.v(171) " "Output port \"PCIE_WAKE_n\" at SoCKitTop.v(171) has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582628454326 "|SocKit_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_CS_n SoCKitTop.v(184) " "Output port \"TEMP_CS_n\" at SoCKitTop.v(184) has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 184 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582628454326 "|SocKit_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_DIN SoCKitTop.v(185) " "Output port \"TEMP_DIN\" at SoCKitTop.v(185) has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 185 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582628454326 "|SocKit_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_SCLK SoCKitTop.v(187) " "Output port \"TEMP_SCLK\" at SoCKitTop.v(187) has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 187 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582628454326 "|SocKit_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "USB_EMPTY SoCKitTop.v(192) " "Output port \"USB_EMPTY\" at SoCKitTop.v(192) has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582628454326 "|SocKit_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "USB_FULL SoCKitTop.v(193) " "Output port \"USB_FULL\" at SoCKitTop.v(193) has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582628454326 "|SocKit_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_n SoCKitTop.v(203) " "Output port \"VGA_BLANK_n\" at SoCKitTop.v(203) has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582628454326 "|SocKit_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK SoCKitTop.v(204) " "Output port \"VGA_CLK\" at SoCKitTop.v(204) has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582628454326 "|SocKit_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS SoCKitTop.v(206) " "Output port \"VGA_HS\" at SoCKitTop.v(206) has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582628454326 "|SocKit_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_n SoCKitTop.v(208) " "Output port \"VGA_SYNC_n\" at SoCKitTop.v(208) has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582628454326 "|SocKit_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS SoCKitTop.v(210) " "Output port \"VGA_VS\" at SoCKitTop.v(210) has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582628454326 "|SocKit_golden_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC SoC:soc " "Elaborating entity \"SoC\" for hierarchy \"SoC:soc\"" {  } { { "SoCKitTop.v" "soc" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628454332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlarneyComponent SoC:soc\|BlarneyComponent:blarneycomponent_0 " "Elaborating entity \"BlarneyComponent\" for hierarchy \"SoC:soc\|BlarneyComponent:blarneycomponent_0\"" {  } { { "SoC/synthesis/SoC.v" "blarneycomponent_0" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/SoC.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628454340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JTAGUART SoC:soc\|BlarneyComponent:blarneycomponent_0\|JTAGUART:uart " "Elaborating entity \"JTAGUART\" for hierarchy \"SoC:soc\|BlarneyComponent:blarneycomponent_0\|JTAGUART:uart\"" {  } { { "SoC/synthesis/submodules/BlarneyComponent.v" "uart" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/BlarneyComponent.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628454344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 JTAGUART.v(53) " "Verilog HDL assignment warning at JTAGUART.v(53): truncated value with size 32 to match size of target (3)" {  } { { "JTAGUART.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/JTAGUART.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582628454345 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|JTAGUART:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Top SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top " "Elaborating entity \"Top\" for hierarchy \"SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\"" {  } { { "SoC/synthesis/submodules/BlarneyComponent.v" "top" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/BlarneyComponent.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628454353 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_12289_0 Top.v(12296) " "Verilog HDL or VHDL warning at Top.v(12296): object \"v_12289_0\" assigned a value but never read" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 12296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582628454453 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_12373_0 Top.v(12363) " "Verilog HDL or VHDL warning at Top.v(12363): object \"v_12373_0\" assigned a value but never read" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 12363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582628454453 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(24766) " "Verilog HDL warning at Top.v(24766): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 24766 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454629 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25855) " "Verilog HDL warning at Top.v(25855): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25855 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454651 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25856) " "Verilog HDL warning at Top.v(25856): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25856 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454651 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25857) " "Verilog HDL warning at Top.v(25857): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25857 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454651 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25859) " "Verilog HDL warning at Top.v(25859): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25859 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454651 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25860) " "Verilog HDL warning at Top.v(25860): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25860 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454651 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25861) " "Verilog HDL warning at Top.v(25861): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25861 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454651 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25863) " "Verilog HDL warning at Top.v(25863): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25863 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454651 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25865) " "Verilog HDL warning at Top.v(25865): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25865 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454651 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25867) " "Verilog HDL warning at Top.v(25867): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25867 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454651 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25869) " "Verilog HDL warning at Top.v(25869): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25869 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454652 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25876) " "Verilog HDL warning at Top.v(25876): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25876 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454652 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25877) " "Verilog HDL warning at Top.v(25877): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25877 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454652 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25878) " "Verilog HDL warning at Top.v(25878): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25878 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454652 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25879) " "Verilog HDL warning at Top.v(25879): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25879 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454652 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25880) " "Verilog HDL warning at Top.v(25880): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25880 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454652 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25882) " "Verilog HDL warning at Top.v(25882): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25882 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454652 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25883) " "Verilog HDL warning at Top.v(25883): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25883 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454652 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25884) " "Verilog HDL warning at Top.v(25884): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25884 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454652 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25886) " "Verilog HDL warning at Top.v(25886): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25886 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454652 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25888) " "Verilog HDL warning at Top.v(25888): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25888 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454652 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25889) " "Verilog HDL warning at Top.v(25889): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25889 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454652 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Top.v(25890) " "Verilog HDL warning at Top.v(25890): ignoring unsupported system task" {  } { { "Src/Top-Verilog/Top.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 25890 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1582628454652 "|SocKit_golden_top|SoC:soc|BlarneyComponent:blarneycomponent_0|Top:top"}
{ "Warning" "WSGN_SEARCH_FILE" "BlockRAMTrueDual.v 1 1 " "Using design file BlockRAMTrueDual.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BlockRAMTrueDual " "Found entity 1: BlockRAMTrueDual" {  } { { "BlockRAMTrueDual.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/BlockRAMTrueDual.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628455677 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1582628455677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockRAMTrueDual SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram248 " "Elaborating entity \"BlockRAMTrueDual\" for hierarchy \"SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram248\"" {  } { { "Src/Top-Verilog/Top.v" "ram248" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 12603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628455678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockRAMTrueDual SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram12013 " "Elaborating entity \"BlockRAMTrueDual\" for hierarchy \"SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram12013\"" {  } { { "Src/Top-Verilog/Top.v" "ram12013" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 23338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628455684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockRAMTrueDual SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram12203 " "Elaborating entity \"BlockRAMTrueDual\" for hierarchy \"SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram12203\"" {  } { { "Src/Top-Verilog/Top.v" "ram12203" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/Src/Top-Verilog/Top.v" 23525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628455691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0 SoC:soc\|SoC_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"SoC_jtag_uart_0\" for hierarchy \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\"" {  } { { "SoC/synthesis/SoC.v" "jtag_uart_0" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/SoC.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628455699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0_scfifo_w SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w " "Elaborating entity \"SoC_jtag_uart_0_scfifo_w\" for hierarchy \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "the_SoC_jtag_uart_0_scfifo_w" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628455707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "wfifo" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628455933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628455937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628455937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628455937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628455937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628455937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628455937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628455937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628455937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628455937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628455937 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582628455937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628455972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628455972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628455972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628455978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628455978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628455978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628455983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628455983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628455984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628456020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628456020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628456020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628456060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628456060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628456061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628456101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628456101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628456101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0_scfifo_r SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r " "Elaborating entity \"SoC_jtag_uart_0_scfifo_r\" for hierarchy \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "the_SoC_jtag_uart_0_scfifo_r" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628456107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "SoC_jtag_uart_0_alt_jtag_atlantic" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628456394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628456409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628456409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628456409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628456409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628456409 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582628456409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628456821 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628456826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628456830 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628456840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0 SoC:soc\|SoC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SoC_mm_interconnect_0\" for hierarchy \"SoC:soc\|SoC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SoC/synthesis/SoC.v" "mm_interconnect_0" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/SoC.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628456842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:soc\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:blarneycomponent_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:soc\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:blarneycomponent_0_avalon_master_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "blarneycomponent_0_avalon_master_translator" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628456853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:soc\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:soc\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628456863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:soc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:soc\|altera_reset_controller:rst_controller\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/SoC.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628456876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628456882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628456886 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1582628458277 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.02.25.11:01:02 Progress: Loading sld91d496a5/alt_sld_fab_wrapper_hw.tcl " "2020.02.25.11:01:02 Progress: Loading sld91d496a5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628462160 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628464180 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628464309 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628465334 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628465524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628465716 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628465929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628465933 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628465934 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1582628466601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld91d496a5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld91d496a5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld91d496a5/alt_sld_fab.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/ip/sld91d496a5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628466920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628466920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628467043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628467043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628467044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628467044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628467154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628467154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628467284 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628467284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628467284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/ip/sld91d496a5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628467420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628467420 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[0\] " "Synthesized away node \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_7pu1.tdf" 40 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_dpfifo_5771.tdf" 44 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/scfifo_3291.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 306 0 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 434 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/SoC.v" 48 0 0 } } { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628468912 "|SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[1\] " "Synthesized away node \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_7pu1.tdf" 70 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_dpfifo_5771.tdf" 44 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/scfifo_3291.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 306 0 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 434 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/SoC.v" 48 0 0 } } { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628468912 "|SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[2\] " "Synthesized away node \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_7pu1.tdf" 100 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_dpfifo_5771.tdf" 44 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/scfifo_3291.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 306 0 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 434 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/SoC.v" 48 0 0 } } { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628468912 "|SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[3\] " "Synthesized away node \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_7pu1.tdf" 130 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_dpfifo_5771.tdf" 44 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/scfifo_3291.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 306 0 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 434 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/SoC.v" 48 0 0 } } { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628468912 "|SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[4\] " "Synthesized away node \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_7pu1.tdf" 160 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_dpfifo_5771.tdf" 44 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/scfifo_3291.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 306 0 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 434 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/SoC.v" 48 0 0 } } { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628468912 "|SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[5\] " "Synthesized away node \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_7pu1.tdf" 190 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_dpfifo_5771.tdf" 44 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/scfifo_3291.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 306 0 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 434 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/SoC.v" 48 0 0 } } { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628468912 "|SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[6\] " "Synthesized away node \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_7pu1.tdf" 220 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_dpfifo_5771.tdf" 44 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/scfifo_3291.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 306 0 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 434 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/SoC.v" 48 0 0 } } { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628468912 "|SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[7\] " "Synthesized away node \"SoC:soc\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_7pu1.tdf" 250 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/a_dpfifo_5771.tdf" 44 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/scfifo_3291.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jonas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 306 0 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 434 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoC/synthesis/SoC.v" 48 0 0 } } { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628468912 "|SocKit_golden_top|SoC:soc|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1582628468912 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1582628468912 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram12203\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram12203\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram12013\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram12013\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram491\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram491\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram248\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram248\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582628477361 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1582628477361 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1582628477361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram12203\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram12203\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628477429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram12203\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram12203\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477429 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582628477429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_23n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_23n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_23n1 " "Found entity 1: altsyncram_23n1" {  } { { "db/altsyncram_23n1.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_23n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628477467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628477467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram12013\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram12013\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628477494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram12013\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram12013\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477494 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582628477494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m8n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m8n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m8n1 " "Found entity 1: altsyncram_m8n1" {  } { { "db/altsyncram_m8n1.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_m8n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628477531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628477531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram491\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram491\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628477552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram491\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"SoC:soc\|BlarneyComponent:blarneycomponent_0\|Top:top\|BlockRAMTrueDual:ram491\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582628477552 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582628477552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qvm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qvm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qvm1 " "Found entity 1: altsyncram_qvm1" {  } { { "db/altsyncram_qvm1.tdf" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/db/altsyncram_qvm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582628477590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628477590 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1582628477968 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1582628480481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1582628480481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1582628480481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_I2C_SDAT " "bidirectional pin \"AUD_I2C_SDAT\" has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1582628480481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SI5338_SCL " "bidirectional pin \"SI5338_SCL\" has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1582628480481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SI5338_SDA " "bidirectional pin \"SI5338_SDA\" has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1582628480481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[0\] " "bidirectional pin \"USB_B2_DATA\[0\]\" has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1582628480481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[1\] " "bidirectional pin \"USB_B2_DATA\[1\]\" has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1582628480481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[2\] " "bidirectional pin \"USB_B2_DATA\[2\]\" has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1582628480481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[3\] " "bidirectional pin \"USB_B2_DATA\[3\]\" has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1582628480481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[4\] " "bidirectional pin \"USB_B2_DATA\[4\]\" has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1582628480481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[5\] " "bidirectional pin \"USB_B2_DATA\[5\]\" has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1582628480481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[6\] " "bidirectional pin \"USB_B2_DATA\[6\]\" has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1582628480481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[7\] " "bidirectional pin \"USB_B2_DATA\[7\]\" has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1582628480481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_SCL " "bidirectional pin \"USB_SCL\" has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 197 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1582628480481 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_SDA " "bidirectional pin \"USB_SDA\" has no driver" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 198 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1582628480481 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 0 1582628480481 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_I2C_SCLK GND " "Pin \"AUD_I2C_SCLK\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|AUD_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_MUTE GND " "Pin \"AUD_MUTE\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|AUD_MUTE"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] VCC " "Pin \"LED\[3\]\" is stuck at VCC" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCIE_WAKE_n GND " "Pin \"PCIE_WAKE_n\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|PCIE_WAKE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEMP_CS_n GND " "Pin \"TEMP_CS_n\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|TEMP_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEMP_DIN GND " "Pin \"TEMP_DIN\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|TEMP_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEMP_SCLK GND " "Pin \"TEMP_SCLK\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|TEMP_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB_EMPTY GND " "Pin \"USB_EMPTY\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|USB_EMPTY"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB_FULL GND " "Pin \"USB_FULL\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|USB_FULL"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_n GND " "Pin \"VGA_BLANK_n\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_BLANK_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_n GND " "Pin \"VGA_SYNC_n\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_SYNC_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582628481214 "|SocKit_golden_top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1582628481214 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628481545 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1582628491525 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628491814 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582628493801 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582628493801 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628494262 "|SocKit_golden_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628494262 "|SocKit_golden_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628494262 "|SocKit_golden_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628494262 "|SocKit_golden_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628494262 "|SocKit_golden_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628494262 "|SocKit_golden_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B4A " "No output dependent on input pin \"OSC_50_B4A\"" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628494262 "|SocKit_golden_top|OSC_50_B4A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B5B " "No output dependent on input pin \"OSC_50_B5B\"" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 166 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628494262 "|SocKit_golden_top|OSC_50_B5B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B8A " "No output dependent on input pin \"OSC_50_B8A\"" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 167 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628494262 "|SocKit_golden_top|OSC_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCIE_PERST_n " "No output dependent on input pin \"PCIE_PERST_n\"" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 170 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628494262 "|SocKit_golden_top|PCIE_PERST_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 181 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628494262 "|SocKit_golden_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 181 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628494262 "|SocKit_golden_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 181 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628494262 "|SocKit_golden_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 181 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628494262 "|SocKit_golden_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TEMP_DOUT " "No output dependent on input pin \"TEMP_DOUT\"" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 186 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628494262 "|SocKit_golden_top|TEMP_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_B2_CLK " "No output dependent on input pin \"USB_B2_CLK\"" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 190 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628494262 "|SocKit_golden_top|USB_B2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_OE_n " "No output dependent on input pin \"USB_OE_n\"" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628494262 "|SocKit_golden_top|USB_OE_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_RD_n " "No output dependent on input pin \"USB_RD_n\"" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 195 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628494262 "|SocKit_golden_top|USB_RD_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_RESET_n " "No output dependent on input pin \"USB_RESET_n\"" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 196 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628494262 "|SocKit_golden_top|USB_RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_WR_n " "No output dependent on input pin \"USB_WR_n\"" {  } { { "SoCKitTop.v" "" { Text "/home/jonas/Part_II_Project/blackcheck/work/CheckFPGA/SoCKitTop.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582628494262 "|SocKit_golden_top|USB_WR_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1582628494262 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4137 " "Implemented 4137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582628494284 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582628494284 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1582628494284 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4017 " "Implemented 4017 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582628494284 ""} { "Info" "ICUT_CUT_TM_RAMS" "33 " "Implemented 33 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1582628494284 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582628494284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 145 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1220 " "Peak virtual memory: 1220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582628494314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 11:01:34 2020 " "Processing ended: Tue Feb 25 11:01:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582628494314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582628494314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582628494314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582628494314 ""}
