module e1_module(
  input wire clk,
  input wire reset,
  input wire [7:0] user_module__reading_data,
  input wire user_module__reading_valid,
  input wire user_module__output_ready,
  output wire [7:0] user_module__output_data,
  output wire user_module__output_valid,
  output wire user_module__reading_ready
);
  wire [63:0] ____state_3_init[7];
  assign ____state_3_init = '{64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000};
  wire [2:0] literal_2778[5];
  assign literal_2778 = '{3'h0, 3'h0, 3'h0, 3'h0, 3'h7};
  wire [63:0] literal_2882[7];
  assign literal_2882 = '{64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000};
  reg [3:0] ____state_4;
  reg [3:0] ____state_7;
  reg [3:0] ____state_0;
  reg [63:0] ____state_3[7];
  reg ____state_5;
  reg [63:0] ____state_2;
  reg [63:0] ____state_6;
  reg [63:0] ____state_8;
  wire eq_2701;
  wire or_reduce_2702;
  wire nor_2713;
  wire [63:0] array_index_2714;
  wire or_2732;
  wire [3:0] new_count__4;
  wire eq_2759;
  wire eq_2742;
  wire eq_2741;
  wire eq_2739;
  wire ne_2758;
  wire eq_2737;
  wire eq_2760;
  wire eq_2740;
  wire eq_2708;
  wire eq_2738;
  wire [3:0] new_count__1;
  wire eq_2779;
  wire and_2781;
  wire or_3032;
  wire and_2789;
  wire [3:0] new_count;
  wire nor_2722;
  wire nor_2832;
  wire p0_stage_done;
  wire and_2818;
  wire and_2819;
  wire and_2820;
  wire nor_2833;
  wire and_2821;
  wire and_2822;
  wire and_2823;
  wire nor_2834;
  wire and_2824;
  wire and_2825;
  wire and_2835;
  wire and_2826;
  wire and_2827;
  wire and_2828;
  wire nor_2836;
  wire nor_2837;
  wire and_2829;
  wire nor_2838;
  wire and_2839;
  wire and_2840;
  wire [63:0] new_first;
  wire [3:0] new_count__8;
  wire nor_2842;
  wire nor_2846;
  wire and_2843;
  wire nor_2847;
  wire nor_2848;
  wire and_2844;
  wire and_2845;
  wire and_2831;
  wire nor_2854;
  wire or_2856;
  wire [3:0] new_count__3;
  wire [3:0] new_count__2;
  wire [20:0] concat_2944;
  wire [3:0] new_count__6;
  wire [3:0] new_count__5;
  wire [1:0] concat_2950;
  wire [6:0] concat_2965;
  wire [63:0] array_update_2879[7];
  wire [63:0] array_update_2875[7];
  wire [63:0] new_regs[7];
  wire [63:0] new_regs__1[7];
  wire [63:0] array_update_2869[7];
  wire [63:0] array_update_2864[7];
  wire [4:0] concat_2793;
  wire [22:0] concat_2995;
  wire [63:0] new_output__1;
  wire [63:0] new_output;
  wire [1:0] concat_3002;
  wire [3:0] new_delay__8;
  wire [7:0] output_out;
  wire [3:0] one_hot_sel_2945;
  wire and_3013;
  wire [63:0] one_hot_sel_2951;
  wire [63:0] one_hot_sel_2966[7];
  wire and_3019;
  wire [3:0] one_hot_sel_2850;
  wire nor_2851;
  wire [63:0] one_hot_sel_2996;
  wire and_3024;
  wire [3:0] one_hot_sel_3003;
  wire and_3027;
  wire [63:0] new_order;
  wire and_3029;
  assign eq_2701 = ____state_7 == 4'h7;
  assign or_reduce_2702 = |____state_4[3:1];
  assign nor_2713 = ~(or_reduce_2702 | ____state_4[0]);
  assign array_index_2714 = ____state_3[3'h5];
  assign or_2732 = ~eq_2701 | nor_2713;
  assign new_count__4 = 4'h1;
  assign eq_2759 = ____state_0 == 4'h0;
  assign eq_2742 = ____state_0 == 4'h2;
  assign eq_2741 = ____state_0 == 4'h4;
  assign eq_2739 = ____state_0 == 4'h5;
  assign ne_2758 = array_index_2714[15:8] != 8'h04;
  assign eq_2737 = ____state_0 == 4'h7;
  assign eq_2760 = ____state_0 == new_count__4;
  assign eq_2740 = ____state_0 == 4'h3;
  assign eq_2708 = ____state_0 == 4'h6;
  assign eq_2738 = ____state_0 == 4'h8;
  assign new_count__1 = 4'h1;
  assign eq_2779 = user_module__reading_data == 8'he1;
  assign and_2781 = eq_2739 & ~or_2732;
  assign or_3032 = eq_2759 | eq_2760 | eq_2742 | eq_2740 | eq_2741 | eq_2739 | eq_2708 | eq_2737 | eq_2738 | ~eq_2701;
  assign and_2789 = eq_2760 & eq_2701;
  assign new_count = 4'h1;
  assign nor_2722 = ~(____state_4[2] | ____state_4[3]);
  assign nor_2832 = ~(~eq_2759 | eq_2779);
  assign p0_stage_done = user_module__reading_valid & user_module__output_ready;
  assign and_2818 = eq_2759 & eq_2779;
  assign and_2819 = eq_2760 & ~or_2732;
  assign and_2820 = eq_2760 & or_2732;
  assign nor_2833 = ~(~eq_2742 | eq_2701);
  assign and_2821 = eq_2742 & eq_2701;
  assign and_2822 = eq_2740 & ~or_2732;
  assign and_2823 = eq_2740 & or_2732;
  assign nor_2834 = ~(~eq_2741 | eq_2701);
  assign and_2824 = eq_2741 & eq_2701;
  assign and_2825 = eq_2739 & or_2732;
  assign and_2835 = eq_2708 & eq_2701 & or_reduce_2702;
  assign and_2826 = eq_2708 & ~(eq_2701 & or_reduce_2702);
  assign and_2827 = and_2781 & ~ne_2758;
  assign and_2828 = and_2781 & ne_2758;
  assign nor_2836 = ~(~eq_2737 | eq_2701);
  assign nor_2837 = ~(~eq_2738 | eq_2701);
  assign and_2829 = eq_2738 & eq_2701;
  assign nor_2838 = ~(~eq_2737 | ~eq_2701 | ____state_5);
  assign and_2839 = eq_2737 & eq_2701 & ____state_5;
  assign and_2840 = and_2789 & nor_2713;
  assign new_first = {____state_2[55:0], user_module__reading_data};
  assign new_count__8 = ____state_4 + new_count;
  assign nor_2842 = ~(~eq_2760 | eq_2701);
  assign nor_2846 = ~(~eq_2740 | eq_2701);
  assign and_2843 = eq_2740 & eq_2701;
  assign nor_2847 = ~(~eq_2739 | eq_2701);
  assign nor_2848 = ~(~eq_2708 | eq_2701);
  assign and_2844 = eq_2708 & eq_2701;
  assign and_2845 = eq_2739 & eq_2701 & nor_2713;
  assign and_2831 = ____state_0 > 4'h5 & ~eq_2708 & ~eq_2737 & ~eq_2738 & ~eq_2701;
  assign nor_2854 = ~(eq_2759 | eq_2701);
  assign or_2856 = eq_2759 | eq_2701;
  assign new_count__3 = 4'h1;
  assign new_count__2 = 4'h1;
  assign concat_2944 = {nor_2832 & p0_stage_done, and_2818 & p0_stage_done, and_2819 & p0_stage_done, and_2820 & p0_stage_done, nor_2833 & p0_stage_done, and_2821 & p0_stage_done, and_2822 & p0_stage_done, and_2823 & p0_stage_done, nor_2834 & p0_stage_done, and_2824 & p0_stage_done, and_2825 & p0_stage_done, and_2835 & p0_stage_done, and_2826 & p0_stage_done, and_2827 & p0_stage_done, and_2828 & p0_stage_done, nor_2836 & p0_stage_done, ~or_3032 & p0_stage_done, nor_2837 & p0_stage_done, and_2829 & p0_stage_done, nor_2838 & p0_stage_done, and_2839 & p0_stage_done};
  assign new_count__6 = 4'h1;
  assign new_count__5 = 4'h1;
  assign concat_2950 = {~or_3032 & p0_stage_done, or_3032 & p0_stage_done};
  assign concat_2965 = {eq_2742 & p0_stage_done, eq_2740 & p0_stage_done, and_2819 & p0_stage_done, and_2840 & p0_stage_done, eq_2741 & p0_stage_done, eq_2739 & p0_stage_done, ~or_3032 & p0_stage_done};
  assign array_update_2879[0] = ____state_3[0];
  assign array_update_2879[1] = ____state_3[1];
  assign array_update_2879[2] = ____state_3[2];
  assign array_update_2879[3] = ____state_3[3];
  assign array_update_2879[4] = ____state_3[4];
  assign array_update_2879[5] = ____state_3[5];
  assign array_update_2879[6] = ~(eq_2701 & ~or_reduce_2702 & ~____state_4[0]) ? ____state_3[3'h6] : new_first;
  assign array_update_2875[0] = ____state_3[0];
  assign array_update_2875[1] = ____state_3[1];
  assign array_update_2875[2] = ____state_3[2];
  assign array_update_2875[3] = ____state_3[3];
  assign array_update_2875[4] = ____state_3[4];
  assign array_update_2875[5] = eq_2701 ? new_first : array_index_2714;
  assign array_update_2875[6] = ____state_3[6];
  assign new_regs[0] = new_first;
  assign new_regs[1] = ____state_3[1];
  assign new_regs[2] = ____state_3[2];
  assign new_regs[3] = ____state_3[3];
  assign new_regs[4] = ____state_3[4];
  assign new_regs[5] = ____state_3[5];
  assign new_regs[6] = ____state_3[6];
  assign new_regs__1[0] = new_count__3 == 4'h0 ? new_first : ____state_3[0];
  assign new_regs__1[1] = new_count__3 == 4'h1 ? new_first : ____state_3[1];
  assign new_regs__1[2] = new_count__3 == 4'h2 ? new_first : ____state_3[2];
  assign new_regs__1[3] = new_count__3 == 4'h3 ? new_first : ____state_3[3];
  assign new_regs__1[4] = new_count__3 == 4'h4 ? new_first : ____state_3[4];
  assign new_regs__1[5] = new_count__3 == 4'h5 ? new_first : ____state_3[5];
  assign new_regs__1[6] = new_count__3 == 4'h6 ? new_first : ____state_3[6];
  assign array_update_2869[0] = ____state_3[0];
  assign array_update_2869[1] = ____state_3[1];
  assign array_update_2869[2] = ____state_3[2];
  assign array_update_2869[3] = eq_2701 ? new_first : ____state_3[3'h3];
  assign array_update_2869[4] = ____state_3[4];
  assign array_update_2869[5] = ____state_3[5];
  assign array_update_2869[6] = ____state_3[6];
  assign array_update_2864[0] = ____state_3[0];
  assign array_update_2864[1] = ____state_3[1];
  assign array_update_2864[2] = eq_2701 ? new_first : ____state_3[3'h2];
  assign array_update_2864[3] = ____state_3[3];
  assign array_update_2864[4] = ____state_3[4];
  assign array_update_2864[5] = ____state_3[5];
  assign array_update_2864[6] = ____state_3[6];
  assign concat_2793 = {eq_2760, eq_2739 | eq_2740, eq_2708, eq_2737 | eq_2741 | eq_2742, eq_2738};
  assign concat_2995 = {nor_2832 & p0_stage_done, and_2818 & p0_stage_done, nor_2842 & p0_stage_done, and_2789 & p0_stage_done, nor_2833 & p0_stage_done, and_2821 & p0_stage_done, nor_2846 & p0_stage_done, and_2843 & p0_stage_done, nor_2834 & p0_stage_done, and_2824 & p0_stage_done, nor_2847 & p0_stage_done, nor_2848 & p0_stage_done, and_2844 & p0_stage_done, and_2845 & p0_stage_done, nor_2836 & p0_stage_done, and_2827 & p0_stage_done, and_2828 & p0_stage_done, and_2831 & p0_stage_done, ~or_3032 & p0_stage_done, nor_2837 & p0_stage_done, and_2829 & p0_stage_done, nor_2838 & p0_stage_done, and_2839 & p0_stage_done};
  assign new_output__1 = 64'h5555_5555_5555_555d;
  assign new_output = {____state_6[63:8], 8'h00};
  assign concat_3002 = {nor_2854 & p0_stage_done, or_2856 & p0_stage_done};
  assign new_delay__8 = ____state_7 + new_count__2;
  assign output_out = ____state_6[7:0];
  assign one_hot_sel_2945 = 4'h8 & {4{concat_2944[0]}} | 4'hf & {4{concat_2944[1]}} | {1'h1, literal_2778[____state_4 > 4'h4 ? 3'h4 : ____state_4[2:0]]} & {4{concat_2944[2]}} | 4'h8 & {4{concat_2944[3]}} | 4'h0 & {4{concat_2944[4]}} | 4'h7 & {4{concat_2944[5]}} | 4'hf & {4{concat_2944[6]}} | 4'h6 & {4{concat_2944[7]}} | 4'h6 & {4{concat_2944[8]}} | 4'h7 & {4{concat_2944[9]}} | 4'h5 & {4{concat_2944[10]}} | 4'h5 & {4{concat_2944[11]}} | 4'h4 & {4{concat_2944[12]}} | 4'h3 & {4{concat_2944[13]}} | 4'h4 & {4{concat_2944[14]}} | 4'h3 & {4{concat_2944[15]}} | 4'h2 & {4{concat_2944[16]}} | new_count__6 & {4{concat_2944[17]}} | 4'h2 & {4{concat_2944[18]}} | new_count__5 & {4{concat_2944[19]}} | 4'h0 & {4{concat_2944[20]}};
  assign and_3013 = (and_2818 | and_2819 | and_2820 | and_2821 | and_2822 | and_2823 | and_2824 | and_2825 | and_2826 | and_2827 | and_2828 | and_2829 | ~or_3032 | nor_2832 | nor_2833 | nor_2834 | and_2835 | nor_2836 | nor_2837 | nor_2838 | and_2839) & p0_stage_done;
  assign one_hot_sel_2951 = new_first & {64{concat_2950[0]}} | 64'h0000_0000_0000_0000 & {64{concat_2950[1]}};
  assign one_hot_sel_2966[0] = literal_2882[0] & {64{concat_2965[0]}} | array_update_2879[0] & {64{concat_2965[1]}} | array_update_2875[0] & {64{concat_2965[2]}} | new_regs[0] & {64{concat_2965[3]}} | new_regs__1[0] & {64{concat_2965[4]}} | array_update_2869[0] & {64{concat_2965[5]}} | array_update_2864[0] & {64{concat_2965[6]}};
  assign one_hot_sel_2966[1] = literal_2882[1] & {64{concat_2965[0]}} | array_update_2879[1] & {64{concat_2965[1]}} | array_update_2875[1] & {64{concat_2965[2]}} | new_regs[1] & {64{concat_2965[3]}} | new_regs__1[1] & {64{concat_2965[4]}} | array_update_2869[1] & {64{concat_2965[5]}} | array_update_2864[1] & {64{concat_2965[6]}};
  assign one_hot_sel_2966[2] = literal_2882[2] & {64{concat_2965[0]}} | array_update_2879[2] & {64{concat_2965[1]}} | array_update_2875[2] & {64{concat_2965[2]}} | new_regs[2] & {64{concat_2965[3]}} | new_regs__1[2] & {64{concat_2965[4]}} | array_update_2869[2] & {64{concat_2965[5]}} | array_update_2864[2] & {64{concat_2965[6]}};
  assign one_hot_sel_2966[3] = literal_2882[3] & {64{concat_2965[0]}} | array_update_2879[3] & {64{concat_2965[1]}} | array_update_2875[3] & {64{concat_2965[2]}} | new_regs[3] & {64{concat_2965[3]}} | new_regs__1[3] & {64{concat_2965[4]}} | array_update_2869[3] & {64{concat_2965[5]}} | array_update_2864[3] & {64{concat_2965[6]}};
  assign one_hot_sel_2966[4] = literal_2882[4] & {64{concat_2965[0]}} | array_update_2879[4] & {64{concat_2965[1]}} | array_update_2875[4] & {64{concat_2965[2]}} | new_regs[4] & {64{concat_2965[3]}} | new_regs__1[4] & {64{concat_2965[4]}} | array_update_2869[4] & {64{concat_2965[5]}} | array_update_2864[4] & {64{concat_2965[6]}};
  assign one_hot_sel_2966[5] = literal_2882[5] & {64{concat_2965[0]}} | array_update_2879[5] & {64{concat_2965[1]}} | array_update_2875[5] & {64{concat_2965[2]}} | new_regs[5] & {64{concat_2965[3]}} | new_regs__1[5] & {64{concat_2965[4]}} | array_update_2869[5] & {64{concat_2965[5]}} | array_update_2864[5] & {64{concat_2965[6]}};
  assign one_hot_sel_2966[6] = literal_2882[6] & {64{concat_2965[0]}} | array_update_2879[6] & {64{concat_2965[1]}} | array_update_2875[6] & {64{concat_2965[2]}} | new_regs[6] & {64{concat_2965[3]}} | new_regs__1[6] & {64{concat_2965[4]}} | array_update_2869[6] & {64{concat_2965[5]}} | array_update_2864[6] & {64{concat_2965[6]}};
  assign and_3019 = (eq_2739 | eq_2740 | eq_2741 | eq_2742 | and_2819 | ~or_3032 | and_2840) & p0_stage_done;
  assign one_hot_sel_2850 = (eq_2701 ? new_count__8 & {4{nor_2722}} : ____state_4) & {4{concat_2793[0]}} | ____state_4 & {4{~eq_2701}} & {4{concat_2793[1]}} | (eq_2701 ? new_count__8 & {4{~or_reduce_2702}} : ____state_4) & {4{concat_2793[2]}} | (eq_2701 ? new_count__8 & {4{nor_2713}} : ____state_4) & {4{concat_2793[3]}} | (eq_2701 ? {3'h0, nor_2713} : ____state_4) & {4{concat_2793[4]}};
  assign nor_2851 = ~(eq_2759 | ~(~eq_2708 | ~eq_2701 | nor_2713 ? ____state_5 : ~(____state_4 == new_count__1 & ~____state_5)));
  assign one_hot_sel_2996 = 64'h0000_0000_0000_0007 & {64{concat_2995[0]}} | 64'h0000_0000_0000_0017 & {64{concat_2995[1]}} | 64'h0000_0000_0000_0008 & {64{concat_2995[2]}} | new_output & {64{concat_2995[3]}} | 64'h0000_0000_0000_0009 & {64{concat_2995[4]}} | new_output & {64{concat_2995[5]}} | 64'h0888_8888_8888_8888 & {64{concat_2995[6]}} | new_output__1 & {64{concat_2995[7]}} | new_output & {64{concat_2995[8]}} | 64'h0000_0000_0000_0006 & {64{concat_2995[9]}} | 64'h0000_0000_0000_0006 & {64{concat_2995[10]}} | new_output & {64{concat_2995[11]}} | new_output & {64{concat_2995[12]}} | 64'h0000_0000_0000_0005 & {64{concat_2995[13]}} | new_output & {64{concat_2995[14]}} | 64'h0000_0000_0000_0004 & {64{concat_2995[15]}} | new_output & {64{concat_2995[16]}} | 64'h0000_0000_0000_0003 & {64{concat_2995[17]}} | new_output & {64{concat_2995[18]}} | 64'h0000_0000_0000_0002 & {64{concat_2995[19]}} | new_output & {64{concat_2995[20]}} | 64'h0000_0000_0000_0001 & {64{concat_2995[21]}} | new_first & {64{concat_2995[22]}};
  assign and_3024 = (and_2789 | and_2818 | and_2821 | and_2824 | and_2827 | and_2828 | and_2829 | ~or_3032 | and_2831 | nor_2832 | nor_2833 | nor_2834 | nor_2836 | nor_2837 | nor_2838 | and_2839 | nor_2842 | and_2843 | and_2844 | and_2845 | nor_2846 | nor_2847 | nor_2848) & p0_stage_done;
  assign one_hot_sel_3003 = 4'h0 & {4{concat_3002[0]}} | new_delay__8 & {4{concat_3002[1]}};
  assign and_3027 = (nor_2854 | or_2856) & p0_stage_done;
  assign new_order = ____state_8 + 64'h0000_0000_0000_0001;
  assign and_3029 = ~(eq_2759 | eq_2760 | eq_2742 | eq_2740 | eq_2741 | eq_2739 | eq_2708 | eq_2737 | ~eq_2738 | ~eq_2701 | nor_2722) & p0_stage_done;
  always_ff @ (posedge clk) begin
    if (reset) begin
      ____state_4 <= 4'h0;
      ____state_7 <= 4'h0;
      ____state_0 <= 4'h0;
      ____state_3 <= ____state_3_init;
      ____state_5 <= 1'h0;
      ____state_2 <= 64'h0000_0000_0000_0000;
      ____state_6 <= 64'h0000_0000_0000_0000;
      ____state_8 <= 64'h0000_0000_0000_0000;
    end else begin
      ____state_4 <= p0_stage_done ? one_hot_sel_2850 : ____state_4;
      ____state_7 <= and_3027 ? one_hot_sel_3003 : ____state_7;
      ____state_0 <= and_3013 ? one_hot_sel_2945 : ____state_0;
      ____state_3 <= and_3019 ? one_hot_sel_2966 : ____state_3;
      ____state_5 <= p0_stage_done ? nor_2851 : ____state_5;
      ____state_2 <= p0_stage_done ? one_hot_sel_2951 : ____state_2;
      ____state_6 <= and_3024 ? one_hot_sel_2996 : ____state_6;
      ____state_8 <= and_3029 ? new_order : ____state_8;
    end
  end
  assign user_module__output_data = output_out;
  assign user_module__output_valid = user_module__reading_valid;
  assign user_module__reading_ready = p0_stage_done;
endmodule