// Seed: 3481743224
module module_0 (
    input uwire id_0,
    input wire id_1,
    input wand id_2,
    output wor id_3,
    output uwire id_4,
    input wand id_5,
    input supply1 id_6,
    output wire id_7,
    output tri0 id_8,
    input supply1 id_9,
    input supply1 id_10
);
  assign id_8 = id_9;
  wire id_12;
  assign id_3 = id_5;
  wire id_13;
  wire id_14, id_15;
endmodule
module module_1 (
    input  tri0  id_0,
    output wand  id_1,
    output tri   id_2,
    output wand  id_3,
    input  tri1  id_4,
    output wand  id_5,
    input  tri0  id_6,
    output tri0  id_7,
    input  wire  id_8,
    input  uwire id_9,
    input  wor   id_10,
    input  uwire id_11,
    input  tri0  id_12,
    input  tri   id_13,
    output wor   id_14
);
  assign id_3 = id_9;
  module_0(
      id_8, id_11, id_4, id_3, id_2, id_4, id_0, id_5, id_1, id_12, id_9
  );
endmodule
