{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705762843357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705762843364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 20 22:00:43 2024 " "Processing started: Sat Jan 20 22:00:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705762843364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705762843364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off butterfly -c butterfly " "Command: quartus_map --read_settings_files=on --write_settings_files=off butterfly -c butterfly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705762843364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705762844088 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705762844088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_butterfly " "Found entity 1: tb_butterfly" {  } { { "tb_butterfly.v" "" { Text "D:/code/butterfly/tb_butterfly.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705762854997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705762854997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_xx2_p.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_xx2_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx2_p " "Found entity 1: mux_xx2_p" {  } { { "mux_xx2_p.v" "" { Text "D:/code/butterfly/mux_xx2_p.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705762855000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705762855000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult3.v 1 1 " "Found 1 design units, including 1 entities, in source file mult3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT3 " "Found entity 1: MULT3" {  } { { "MULT3.v" "" { Text "D:/code/butterfly/MULT3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705762855002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705762855002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mont_reduce_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mont_reduce_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mont_reduce_2 " "Found entity 1: mont_reduce_2" {  } { { "mont_reduce_2.v" "" { Text "D:/code/butterfly/mont_reduce_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705762855004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705762855004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mont_reduce_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mont_reduce_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mont_reduce_1 " "Found entity 1: mont_reduce_1" {  } { { "mont_reduce_1.v" "" { Text "D:/code/butterfly/mont_reduce_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705762855006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705762855006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbu.sv 1 1 " "Found 1 design units, including 1 entities, in source file fbu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FBU " "Found entity 1: FBU" {  } { { "FBU.sv" "" { Text "D:/code/butterfly/FBU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705762855009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705762855009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "butterfly.v" "" { Text "D:/code/butterfly/butterfly.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705762855011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705762855011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brent_kung_adder.v 7 7 " "Found 7 design units, including 7 entities, in source file brent_kung_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Brent_Kung_Adder " "Found entity 1: Brent_Kung_Adder" {  } { { "Brent_Kung_Adder.v" "" { Text "D:/code/butterfly/Brent_Kung_Adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705762855015 ""} { "Info" "ISGN_ENTITY_NAME" "2 parallel_prefix_tree_first_half " "Found entity 2: parallel_prefix_tree_first_half" {  } { { "Brent_Kung_Adder.v" "" { Text "D:/code/butterfly/Brent_Kung_Adder.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705762855015 ""} { "Info" "ISGN_ENTITY_NAME" "3 parallel_prefix_tree_second_half " "Found entity 3: parallel_prefix_tree_second_half" {  } { { "Brent_Kung_Adder.v" "" { Text "D:/code/butterfly/Brent_Kung_Adder.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705762855015 ""} { "Info" "ISGN_ENTITY_NAME" "4 group_q_generation " "Found entity 4: group_q_generation" {  } { { "Brent_Kung_Adder.v" "" { Text "D:/code/butterfly/Brent_Kung_Adder.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705762855015 ""} { "Info" "ISGN_ENTITY_NAME" "5 cin_generation_logic " "Found entity 5: cin_generation_logic" {  } { { "Brent_Kung_Adder.v" "" { Text "D:/code/butterfly/Brent_Kung_Adder.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705762855015 ""} { "Info" "ISGN_ENTITY_NAME" "6 prefix_logic " "Found entity 6: prefix_logic" {  } { { "Brent_Kung_Adder.v" "" { Text "D:/code/butterfly/Brent_Kung_Adder.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705762855015 ""} { "Info" "ISGN_ENTITY_NAME" "7 FA_CLA_prefix " "Found entity 7: FA_CLA_prefix" {  } { { "Brent_Kung_Adder.v" "" { Text "D:/code/butterfly/Brent_Kung_Adder.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705762855015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705762855015 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FBU " "Elaborating entity \"FBU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705762855058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly butterfly:butterfly_0 " "Elaborating entity \"butterfly\" for hierarchy \"butterfly:butterfly_0\"" {  } { { "FBU.sv" "butterfly_0" { Text "D:/code/butterfly/FBU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705762855076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT3 butterfly:butterfly_0\|MULT3:iMULT_0 " "Elaborating entity \"MULT3\" for hierarchy \"butterfly:butterfly_0\|MULT3:iMULT_0\"" {  } { { "butterfly.v" "iMULT_0" { Text "D:/code/butterfly/butterfly.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705762855175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mont_reduce_1 butterfly:butterfly_0\|mont_reduce_1:imont_reduce_1_0 " "Elaborating entity \"mont_reduce_1\" for hierarchy \"butterfly:butterfly_0\|mont_reduce_1:imont_reduce_1_0\"" {  } { { "butterfly.v" "imont_reduce_1_0" { Text "D:/code/butterfly/butterfly.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705762855182 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mont_reduce_1.v(15) " "Verilog HDL assignment warning at mont_reduce_1.v(15): truncated value with size 64 to match size of target (32)" {  } { { "mont_reduce_1.v" "" { Text "D:/code/butterfly/mont_reduce_1.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705762855183 "|FBU|butterfly:butterfly_0|mont_reduce_1:imont_reduce_1_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mont_reduce_2 butterfly:butterfly_0\|mont_reduce_2:imont_reduce_2_0 " "Elaborating entity \"mont_reduce_2\" for hierarchy \"butterfly:butterfly_0\|mont_reduce_2:imont_reduce_2_0\"" {  } { { "butterfly.v" "imont_reduce_2_0" { Text "D:/code/butterfly/butterfly.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705762855188 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t mont_reduce_2.v(18) " "Verilog HDL Always Construct warning at mont_reduce_2.v(18): variable \"t\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mont_reduce_2.v" "" { Text "D:/code/butterfly/mont_reduce_2.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1705762855188 "|FBU|butterfly:butterfly_0|mont_reduce_2:imont_reduce_2_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Brent_Kung_Adder butterfly:butterfly_0\|Brent_Kung_Adder:iBKmodADD " "Elaborating entity \"Brent_Kung_Adder\" for hierarchy \"butterfly:butterfly_0\|Brent_Kung_Adder:iBKmodADD\"" {  } { { "butterfly.v" "iBKmodADD" { Text "D:/code/butterfly/butterfly.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705762855195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "group_q_generation butterfly:butterfly_0\|Brent_Kung_Adder:iBKmodADD\|group_q_generation:parallel_FA_CLA_prefix\[0\].f " "Elaborating entity \"group_q_generation\" for hierarchy \"butterfly:butterfly_0\|Brent_Kung_Adder:iBKmodADD\|group_q_generation:parallel_FA_CLA_prefix\[0\].f\"" {  } { { "Brent_Kung_Adder.v" "parallel_FA_CLA_prefix\[0\].f" { Text "D:/code/butterfly/Brent_Kung_Adder.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705762855217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_CLA_prefix butterfly:butterfly_0\|Brent_Kung_Adder:iBKmodADD\|group_q_generation:parallel_FA_CLA_prefix\[0\].f\|FA_CLA_prefix:parallel_FA_CLA_prefix\[0\].f " "Elaborating entity \"FA_CLA_prefix\" for hierarchy \"butterfly:butterfly_0\|Brent_Kung_Adder:iBKmodADD\|group_q_generation:parallel_FA_CLA_prefix\[0\].f\|FA_CLA_prefix:parallel_FA_CLA_prefix\[0\].f\"" {  } { { "Brent_Kung_Adder.v" "parallel_FA_CLA_prefix\[0\].f" { Text "D:/code/butterfly/Brent_Kung_Adder.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705762855224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_prefix_tree_first_half butterfly:butterfly_0\|Brent_Kung_Adder:iBKmodADD\|parallel_prefix_tree_first_half:t1 " "Elaborating entity \"parallel_prefix_tree_first_half\" for hierarchy \"butterfly:butterfly_0\|Brent_Kung_Adder:iBKmodADD\|parallel_prefix_tree_first_half:t1\"" {  } { { "Brent_Kung_Adder.v" "t1" { Text "D:/code/butterfly/Brent_Kung_Adder.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705762855276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_prefix_tree_first_half butterfly:butterfly_0\|Brent_Kung_Adder:iBKmodADD\|parallel_prefix_tree_first_half:t1\|parallel_prefix_tree_first_half:recursive_case.recursion_lsbh " "Elaborating entity \"parallel_prefix_tree_first_half\" for hierarchy \"butterfly:butterfly_0\|Brent_Kung_Adder:iBKmodADD\|parallel_prefix_tree_first_half:t1\|parallel_prefix_tree_first_half:recursive_case.recursion_lsbh\"" {  } { { "Brent_Kung_Adder.v" "recursive_case.recursion_lsbh" { Text "D:/code/butterfly/Brent_Kung_Adder.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705762855287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_prefix_tree_first_half butterfly:butterfly_0\|Brent_Kung_Adder:iBKmodADD\|parallel_prefix_tree_first_half:t1\|parallel_prefix_tree_first_half:recursive_case.recursion_lsbh\|parallel_prefix_tree_first_half:recursive_case.recursion_lsbh " "Elaborating entity \"parallel_prefix_tree_first_half\" for hierarchy \"butterfly:butterfly_0\|Brent_Kung_Adder:iBKmodADD\|parallel_prefix_tree_first_half:t1\|parallel_prefix_tree_first_half:recursive_case.recursion_lsbh\|parallel_prefix_tree_first_half:recursive_case.recursion_lsbh\"" {  } { { "Brent_Kung_Adder.v" "recursive_case.recursion_lsbh" { Text "D:/code/butterfly/Brent_Kung_Adder.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705762855296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_prefix_tree_first_half butterfly:butterfly_0\|Brent_Kung_Adder:iBKmodADD\|parallel_prefix_tree_first_half:t1\|parallel_prefix_tree_first_half:recursive_case.recursion_lsbh\|parallel_prefix_tree_first_half:recursive_case.recursion_lsbh\|parallel_prefix_tree_first_half:recursive_case.recursion_lsbh " "Elaborating entity \"parallel_prefix_tree_first_half\" for hierarchy \"butterfly:butterfly_0\|Brent_Kung_Adder:iBKmodADD\|parallel_prefix_tree_first_half:t1\|parallel_prefix_tree_first_half:recursive_case.recursion_lsbh\|parallel_prefix_tree_first_half:recursive_case.recursion_lsbh\|parallel_prefix_tree_first_half:recursive_case.recursion_lsbh\"" {  } { { "Brent_Kung_Adder.v" "recursive_case.recursion_lsbh" { Text "D:/code/butterfly/Brent_Kung_Adder.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705762855303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prefix_logic butterfly:butterfly_0\|Brent_Kung_Adder:iBKmodADD\|parallel_prefix_tree_first_half:t1\|parallel_prefix_tree_first_half:recursive_case.recursion_lsbh\|parallel_prefix_tree_first_half:recursive_case.recursion_lsbh\|parallel_prefix_tree_first_half:recursive_case.recursion_lsbh\|prefix_logic:trival_case.f " "Elaborating entity \"prefix_logic\" for hierarchy \"butterfly:butterfly_0\|Brent_Kung_Adder:iBKmodADD\|parallel_prefix_tree_first_half:t1\|parallel_prefix_tree_first_half:recursive_case.recursion_lsbh\|parallel_prefix_tree_first_half:recursive_case.recursion_lsbh\|parallel_prefix_tree_first_half:recursive_case.recursion_lsbh\|prefix_logic:trival_case.f\"" {  } { { "Brent_Kung_Adder.v" "trival_case.f" { Text "D:/code/butterfly/Brent_Kung_Adder.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705762855309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_prefix_tree_second_half butterfly:butterfly_0\|Brent_Kung_Adder:iBKmodADD\|parallel_prefix_tree_second_half:t2 " "Elaborating entity \"parallel_prefix_tree_second_half\" for hierarchy \"butterfly:butterfly_0\|Brent_Kung_Adder:iBKmodADD\|parallel_prefix_tree_second_half:t2\"" {  } { { "Brent_Kung_Adder.v" "t2" { Text "D:/code/butterfly/Brent_Kung_Adder.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705762855342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cin_generation_logic butterfly:butterfly_0\|Brent_Kung_Adder:iBKmodADD\|cin_generation_logic:cin_generation\[0\].f " "Elaborating entity \"cin_generation_logic\" for hierarchy \"butterfly:butterfly_0\|Brent_Kung_Adder:iBKmodADD\|cin_generation_logic:cin_generation\[0\].f\"" {  } { { "Brent_Kung_Adder.v" "cin_generation\[0\].f" { Text "D:/code/butterfly/Brent_Kung_Adder.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705762855370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_xx2_p butterfly:butterfly_0\|mux_xx2_p:imux_xx21 " "Elaborating entity \"mux_xx2_p\" for hierarchy \"butterfly:butterfly_0\|mux_xx2_p:imux_xx21\"" {  } { { "butterfly.v" "imux_xx21" { Text "D:/code/butterfly/butterfly.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705762855459 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705762856403 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1705762856942 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "307 " "307 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705762857982 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705762858392 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705762858392 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1991 " "Implemented 1991 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "100 " "Implemented 100 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705762858618 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705762858618 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1811 " "Implemented 1811 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705762858618 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1705762858618 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705762858618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705762858642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 20 22:00:58 2024 " "Processing ended: Sat Jan 20 22:00:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705762858642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705762858642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705762858642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705762858642 ""}
