$date
	Wed Apr  5 15:44:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux_2to1 $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module mux $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ selector $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$var wire 1 ' w3 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
1%
0$
0#
0"
0!
$end
#1
0%
1$
#2
1%
0$
1#
#3
1!
0%
1'
1$
#4
1&
1!
1%
0'
0$
0#
1"
#5
0!
0&
0%
1$
#6
1!
1&
1%
0$
1#
#7
0&
0%
1'
1$
#8
