<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="content-type" content="text/html; charset=windows-1250">
<title>
Component documentation - General info
</title>
<STYLE type="text/css">
body{
  background-color: white;
  margin:0px;
  font: 13px Helvetica Neue, Helvetica, Arial, sans-serif;
}
A:visited {
	COLOR: #2D8AA7; TEXT-DECORATION: none
}
A:link {
	COLOR: #2D8AA7; TEXT-DECORATION: none
}
A:active {
	COLOR: #2D8AA7; TEXT-DECORATION: none
}
A:hover {
	COLOR: #2D8AA7; TEXT-DECORATION: underline
}
.VSP {
	COLOR: #2D8AA7; FONT: bold italic 14px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.reflink {
	FONT: 11px/18px Helvetica Neue, Helvetica, Arial, sans-serif;
 	COLOR: #2D8AA7;
}
.user_text {
	FONT: 12px/18px Helvetica Neue, Helvetica, Arial, sans-serif;
	COLOR: #000000;
}
.bluetext {
  COLOR: #695F52;
}
.versionspec {
  padding:5px; 
  background-color: RGB(243, 242, 230);
  margin-top:5px;
  margin-bottom:5px;  
}
.versionspecdetail {
  padding:5px; 
  background-color: RGB(243, 242, 230);
  margin-top:5px;
  margin-bottom:5px;  
}
.versionspeclabel {
  font-style: italic;
}
LI.DEF {
  list-style-image: url(DefaultLI.gif) ;
}
LI.BAS {
	list-style-image: url(BasicLI.gif) ;
}
LI.ADV {
	list-style-image: url(AdvancedLI.gif) ;
}
LI.EXP {
	list-style-image: url(ExpertLI.gif) ;
}
.titlebox {  
  font: bold 18px Helvetica Neue, Helvetica, Arial, sans-serif;
  color: #51626F;
  margin-bottom: 10px;
}
.lefttitlebox {
  background-color:#C3CFD1;  
}
.lefttitle {
  color:#51626F;
  font: bold 11px Helvetica Neue, Helvetica, Arial, sans-serif;   
}
.beanname {
  font: bold 14px/18px Helvetica Neue, Helvetica, Arial, sans-serif;
  padding-top:6px;
  padding-bottom:5px;
  margin-bottom: 5px;
  border-bottom-style: dotted;
  border-bottom-width: 1;  
}
.descrtext {
  font-style: italic;
  font: 14px/18px Helvetica Neue, Helvetica, Arial, sans-serif;  
  padding-bottom:9px;
}
.footer {
  color: #b0b0b0; 
  font: 9px Helvetica Neue, Helvetica, Arial, sans-serif;
  text-align: center;
  border-top-style: solid;
  border-top-color: #BOBOBO;
  border-top-width: 1px;  
  padding-top: 5px;
  margin-top: 20px;
}
.info_name {
  font: 9px Helvetica Neue, Helvetica, Arial, sans-serif;
  padding: 0px;
  color: black;
}
.info_text {
  font: 11px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.text_title {
  COLOR: #000000; 
  FONT: bold 14px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.descr_line {
  COLOR: gray; 
  FONT: 9px Helvetica Neue, Helvetica, Arial, sans-serif;
}
</STYLE>

</head>

<body>

<table border="0"  cellspacing="0" cellpadding="0">
  <tr>
    <td valign="top" width="150" >
      <table  width="150" height="160" cellpadding="3" cellspacing="0" border="0">
        <tbody>
        <tr class="lefttitlebox">
          <td width="4"></td>
          <td align="center" valign="middle" height="30" width="128">
            <span class="lefttitle">
<b>Init_PMF</b>
            </span>
          </td>
        </tr>
        <tr height="700">
          <td width="4"></td>
          <td width="128" valign="top">
            &nbsp;<br />
            <div class="reflink">
<!---HTMLLISTBEG_SHORT DON'T CHANGE THIS LINE-->
<i>General Info</i><br />
<!---HTMLLISTEND DON'T CHANGE THIS LINE-->
<br /><br /><br />
<!--#LINKS-->
<a href="../../DOCs/BeanIndexMCUInit.html">Init.Components</a><br />
<br /><br /><br />
<center>

<img src="Init_PMF_HCS12X_b.gif" alt="Component icon"/>
<br /><i>Component icon</i>


</center>
            </div>
          </td>
        </tr>
        </tbody>
      </table>
    </td>
    <td width="1" class="lefttitlebox" valign="top">
      <table class="lefttitlebox" width="1" cellpadding="0" cellspacing="0" height="100%" border="0">
        <tr class="lefttitlebox"><td width="1"></td></tr>
      </table>
    </td>
    <td style="padding-left:15px;padding-right:10px;" valign="top" align="left" width="100%">

       <div class="titlebox">
          <div class="beanname">
            Component
            
            
            Init_PMF for HCS12X
          </div>
          <div class="descrtext">Pulse width Modulator with Fault protection (PMF)</div>
        </div>

       <div class="text_title">
            Device Initialization
  		 </div>		 
  		 <div class="descr_line">                  
            (Description of the component parameters.)                   
       </div>

<!---DESCBEG DON'T CHANGE THIS-->
  <!--here you can write text that BW will let live during generation process-->
  <!--sem je mozno napsat popis, ktery BW pri pregenerovani zachova-->
<!---DESCEND DON'T CHANGE THIS-->
       <div class="user_text">
         <ul>
  <li>
<a name="PeriphDevice">
<b>Device</b></a> - Selection of the PMF device 
</li>
<li>
<a name="SettingGrp">
<b>Settings</b></a> - Common PMF module settings.
<ul>
  <li>
  <a name="WriteProtect">
  <b>Write Protect</b></a> - This bit enables write protection to be used for all write-protectable registers.<br />
 This item modifies WP bit in PMFCFG0 register.
  </li>
  <li>
  <a name="AccelerationEn">
  <b>Hardware Acceleration</b></a> - This bit enables writing to the VLMODE[1:0], SWAPC, SWAPB, and SWAPA bits in the PMFCFG3 register. This bit cannot be modified after the WP bit is set.<br /> This item modifies ENHA bit in PMFCFG1 register.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

  <ul>
    <li>
    <a name="RegLoadMode">
    <b>Value registers Load Mode</b></a> - This field determines the way the value registers are being loaded. This field can only be written if ENHA is set.<br /> This item modifies VLMODE bits in PMFCFG3 register.<br /><br />
There are 3 options:<br />
<ul>
  <li><u>Accessed independently</u>: Each value register is accessed independently.</li>
  <li><u>Common writing zero to registers 0 to 5</u>: Writing to value register zero also writes to value registers one to five.</li>
  <li><u>Common writing one to registers 0 to 3</u>: Writing to value register zero also writes to value registers one to three</li>
</ul><br />

    </li>
    <li>
    <a name="SwapPairA">
    <b>Swap Pair A</b></a> - 1 = PWM0 and PWM1 are swapped only in complementary mode.<br />
 This item modifies SWAPA bit in PMFCFG3 register.
    </li>
    <li>
    <a name="SwapPairB">
    <b>Swap Pair B</b></a> - 1 = PWM4 and PWM5 are swapped only in complementary mode.<br />
 This item modifies SWAPB bit in PMFCFG3 register.
    </li>
    <li>
    <a name="SwapPairC">
    <b>Swap Pair C</b></a> - 1 = PWM4 and PWM5 are swapped only in complementary mode.<br />
  This item modifies SWAPC bit in PMFCFG3 register.
    </li>
  </ul>
  </li>
  <li>
  <a name="Operation01">
  <b>Operation of Channels 0, 1</b></a> - This bit determines if the PWM channels 0 and 1 will be independent PWMs or complementary PWMs.<br /> This item modifies INDEPA bit in PMFCFG0 register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Independent</u>: This bit cannot be modified after the WP bit is set.</li>
  <li><u>Complementary</u>: This bit cannot be modified after the WP bit is set.</li>
</ul><br />

  </li>
  <li>
  <a name="Operation23">
  <b>Operation of Channels 2, 3</b></a> - This bit determines if the PWM channels 2 and 3 will be independent PWMs or complementary PWMs.<br /> This item modifies INDEPB bit in PMFCFG0 register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Independent</u>: This bit cannot be modified after the WP bit is set.</li>
  <li><u>Complementary</u>: This bit cannot be modified after the WP bit is set.</li>
</ul><br />

  </li>
  <li>
  <a name="Operation45">
  <b>Operation of Channels 4, 5</b></a> - This bit determines if the PWM channels 4 and 5 will be independent PWMs or complementary PWMs.<br /> This item modifies INDEPC bit in PMFCFG0 register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Independent</u>: This bit cannot be modified after the WP bit is set.</li>
  <li><u>Complementary</u>: This bit cannot be modified after the WP bit is set.</li>
</ul><br />

  </li>
  <li>
  <a name="Alignment">
  <b>Alignment</b></a> - Settings of alignment for all PWM pairs.
  <ul>
    <li>
    <a name="PAIRAAligned">
    <b>Pair A Aligned</b></a> - The PMF module timer provides the choice of two types of outputs, Edge Aligned or Center Aligned outputs.<br /><b>Note: If align mode is switched to Center align mode then real lengths of Period and Starting pulse width signals will be twice as much than it is in Edge align mode.<br />When MTG is clear (property Timebase generators is set to Single), this item is also used to set PWM pairs B and C.</b><br />When MTG is set (property Timebase generators is set to Multiple), this item is used to set PWM pair A only.<br />This property affects EDGEA bit in PMFCFG0 register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Edge</u>: This bit cannot be modified after the WP bit is set.</li>
  <li><u>Center</u>: This bit cannot be modified after the WP bit is set.</li>
</ul><br />

    </li>
    <li>
    <a name="PAIRBAligned">
    <b>Pair B Aligned</b></a> - The PMF module timer provides the choice of two types of outputs, Edge Aligned or Center Aligned outputs. <br /><b>Note: If align mode is switched to Center align mode then real lengths of Period and Starting pulse width signals will be twice as much than it is in Edge align mode.</b><br />This property affects EDGEB bit in PMFCFG0 register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Edge</u>: This bit has no effect if MTG bit is cleared. This bit cannot be modified after the WP bit is set.</li>
  <li><u>Center</u>: This bit has no effect if MTG bit is cleared. This bit cannot be modified after the WP bit is set.</li>
</ul><br />

    </li>
    <li>
    <a name="PAIRCAligned">
    <b>Pair C Aligned</b></a> - The PMF module timer provides the choice of two types of outputs, Edge Aligned or Center Aligned outputs. <br /><b>Note: If align mode is switched to Center align mode then real lengths of Period and Starting pulse width signals will be twice as much than it is in Edge align mode.</b><br />This property affects EDGEC bit in PMFCFG0 register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Edge</u>: This bit has no effect if MTG bit is cleared. This bit cannot be modified after the WP bit is set.</li>
  <li><u>Center</u>: This bit has no effect if MTG bit is cleared. This bit cannot be modified after the WP bit is set.</li>
</ul><br />

    </li>
  </ul>
  </li>
  <li>
  <a name="OutputPolarity">
  <b>Output Polarity</b></a> - Output polarity settings for all PWM pairs.
  <ul>
    <li>
    <a name="TopPolarityPairA">
    <b>Pair A Top-side PWM Polarity</b></a> - This bit determines the polarity for Pair A top-side PWM (PWM0).<br /> This item modifies TOPNEGA bit in PMFCFG1 register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Negative</u>: This bit cannot be modified after the WP bit is set.</li>
  <li><u>Positive</u>: This bit cannot be modified after the WP bit is set.</li>
</ul><br />

    </li>
    <li>
    <a name="PolarityPairA">
    <b>Pair A Bottom-side PWM Polarity</b></a> - This bit determines the polarity for Pair A bottom-side PWM (PWM1).<br /> This item modifies BOTNEGA bit in PMFCFG1 register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Negative</u>: This bit cannot be modified after the WP bit is set.</li>
  <li><u>Positive</u>: This bit cannot be modified after the WP bit is set.</li>
</ul><br />

    </li>
    <li>
    <a name="TopPolarityPairB">
    <b>Pair B Top-side PWM Polarity</b></a> - This bit determines the polarity for Pair B top-side PWM (PWM2).<br /> This item modifies TOPNEGB bit in PMFCFG1 register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Negative</u>: This bit cannot be modified after the WP bit is set.</li>
  <li><u>Positive</u>: This bit cannot be modified after the WP bit is set.</li>
</ul><br />

    </li>
    <li>
    <a name="PolarityPairB">
    <b>Pair B Bottom-side PWM Polarity</b></a> - This bit determines the polarity for Pair B bottom-side PWM (PWM3).<br /> This item modifies BOTNEGB bit in PMFCFG1 register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Negative</u>: This bit cannot be modified after the WP bit is set.</li>
  <li><u>Positive</u>: This bit cannot be modified after the WP bit is set.</li>
</ul><br />

    </li>
    <li>
    <a name="TopPolarityPairC">
    <b>Pair C Top-side PWM Polarity</b></a> - This bit determines the polarity for Pair C top-side PWM (PWM4).<br /> This item modifies TOPNEGC bit in PMFCFG1 register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Negative</u>: This bit cannot be modified after the WP bit is set.</li>
  <li><u>Positive</u>: This bit cannot be modified after the WP bit is set.</li>
</ul><br />

    </li>
    <li>
    <a name="PolarityPairC">
    <b>Pair C Bottom-side PWM Polarity</b></a> - This bit determines the polarity for Pair C bottom-side PWM (PWM5).<br /> This item modifies BOTNEGC bit in PMFCFG1 register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Negative</u>: This bit cannot be modified after the WP bit is set.</li>
  <li><u>Positive</u>: This bit cannot be modified after the WP bit is set.</li>
</ul><br />

    </li>
  </ul>
  </li>
  <li>
  <a name="PMFStopsInWait">
  <b>Stop in wait mode</b></a> - Disable the timer module when the MCU is in the wait mode. This property affects PMFWAI bit in PMFCFG3 register.
  </li>
  <li>
  <a name="PMFStopsInFreeze">
  <b>Stop in freeze mode</b></a> - Disable the timer and modulus counter whenever the MCU is in freeze mode. This property affects PMFFRZ bit in PMFCFG3 register.
  </li>
  <li>
  <a name="Generators">
  <b>Timebase Generators</b></a> - This bit determines the number of timebase counters used.<br />
 This item modifies MTG bit in PMFCFG0 register.
  <br />There are 2 modes:
  <ul>
    <li><u><a name="Generators_0">Multiple</a></u> - Multiple timebase generators. The following items are displayed in this mode:
  <ul>
    <li>
    <a name="GeneratorAGrp">
    <b>PWM generator A</b></a> - PWM generator A allocation.<br /><b>When MTG bit is clear (property Timebase generators is set to Single), this group is also used to set PWM pairs B and C.</b><br />When MTG bit is set (property Timebase generators is set to Multiple), this group is used for setting of PWM pair A only.
    <ul>
      <li>
      <a name="PrescalerA">
      <b>Prescaler A</b></a> - This item selects the PWM clock frequency.<br /><b>When MTG bit is clear (property Timebase generators is set to Single), this item is also used to set PWM pairs B and C.</b><br />When MTG bit is set (property Timebase generators is set to Multiple), this item is used to set PWM pair A only.<br />This item modifies PRSCA bits in PMFFQCA register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>Fbus</u>: This is the PWM clock frequency.</li>
  <li><u>Fbus/2</u>: This is the PWM clock frequency.</li>
  <li><u>Fbus/4</u>: This is the PWM clock frequency.</li>
  <li><u>Fbus/8</u>: This is the PWM clock frequency.</li>
</ul><br />

      </li>
      <li>
      <a name="HalfCycleReloadA">
      <b>Half Cycle Reload A</b></a> - This bit enables half-cycle reloads in center-aligned PWM mode. This bit has no effect on edge-aligned PWMs.<br /><b> When MTG bit is clear (property Timebase generators is set to Single), this item is also used to set PWM pairs B and C.</b><br /> When MTG bit is set (property Timebase generators is set to Multiple), this item is used to set PWM pair A only.<br />This item modifies HALFA bit in PMFFQCA register.
      </li>
      <li>
      <a name="CounterModuloA">
      <b>Modulo Counter A</b></a> - The 15-bit unsigned value written to this register is the PWM period in PWM clock periods.<br /><b>When MTG bit is clear (property Timebase generators is set to Single), this item is also used to set PWM pairs B and C.</b><br />When MTG bit is set (property Timebase generators is set to Multiple), this item is used to set PWM pair A only.<br />This item modifies 15 bits in PMFMODA register.
      </li>
      <li>
      <a name="DeadtimeA">
      <b>Deadtime A</b></a> - The 12-bit value written to this register is the number of PWM clock cycles in complementary channel operation.<br /><b>When MTG bit is clear (property Timebase generators is set to Single), this item is also used to set PWM pairs B and C.</b><br />When MTG bit is set (property Timebase generators is set to Multiple), this item is used to set PWM pair A only.<br /> This item modifies first 12 bits in PMFDTMA register.
      </li>
      <li>
      <a name="PWMFrequencyA">
      <b>PWM Reload Frequency A</b></a> - PWM Reload Frequency A.<br /><b>When MTG bit is clear (property Timebase generators is set to Single), this item is also used to set PWM pairs B and C.</b><br />When MTG bit is set (property Timebase generators is set to Multiple), this item is used to set PWM pair A only.<br />This item modifies LDFQA bits in PMFFQCA register.<br /><br />
There are 16 options:<br />
<ul>
  <li><u>Every PWM opportunity</u>: PWM reload frequency.</li>
  <li><u>Every 2 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 3 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 4 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 5 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 6 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 7 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 8 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 9 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 10 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 11 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 12 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 13 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 14 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 15 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 16 PWM opportunities</u>: PWM reload frequency.</li>
</ul><br />

      </li>
    </ul>
    </li>
    <li>
    <a name="GeneratorBGrp">
    <b>PWM generator B</b></a> - PWM generator B allocation.<br />
 When MTG bit is set (property Timebase generators is set to Multiple), this group is used to set PWM pair B.
    <ul>
      <li>
      <a name="PrescalerB">
      <b>Prescaler B</b></a> - This item selects the PWM clock frequency.<br /> When MTG bit is set (property Timebase generators is set to Multiple), this item is used to set PWM pair B.<br /> This item modifies PRSCB bits in PMFFQCB register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>Fbus</u>: This is the PWM clock frequency.</li>
  <li><u>Fbus/2</u>: This is the PWM clock frequency.</li>
  <li><u>Fbus/4</u>: This is the PWM clock frequency.</li>
  <li><u>Fbus/8</u>: This is the PWM clock frequency.</li>
</ul><br />

      </li>
      <li>
      <a name="HalfCycleReloadB">
      <b>Half Cycle Reload B</b></a> - This bit enables half-cycle reloads in center-aligned PWM mode. This bit has no effect on edge-aligned PWMs.<br />
 When MTG bit is set (property Timebase generators is set to Multiple), this item is used to set PWM pair B.<br />
 This item modifies HALFB bit in PMFFQCB register.
      </li>
      <li>
      <a name="CounterModuloB">
      <b>Modulo Counter B</b></a> - The 15-bit unsigned value written to this register is the PWM period in PWM clock periods.<br />
 When MTG bit is set (property Timebase generators is set to Multiple), this item is used to set PWM pair B.<br />
 This item modifies 15 bits in PMFMODB register.
      </li>
      <li>
      <a name="DeadtimeB">
      <b>Deadtime B</b></a> - The 12-bit value written to this register is the number of PWM clock cycles in complementary channel operation.<br />
 When MTG bit is set (property Timebase generators is set to Multiple), this item is used to set PWM pair B.<br />
 This item modifies first 12 bits in PMFDTMB register.
      </li>
      <li>
      <a name="PWMFrequencyB">
      <b>PWM Reload Frequency B</b></a> - PWM Reload Frequency B.<br /> When MTG bit is set (property Timebase generators is set to Multiple), this item is used to PWM pair B.<br /> This item modifies LDFQB bits in PMFFQCB register.<br /><br />
There are 16 options:<br />
<ul>
  <li><u>Every PWM opportunity</u>: PWM reload frequency.</li>
  <li><u>Every 2 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 3 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 4 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 5 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 6 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 7 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 8 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 9 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 10 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 11 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 12 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 13 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 14 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 15 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 16 PWM opportunities</u>: PWM reload frequency.</li>
</ul><br />

      </li>
    </ul>
    </li>
    <li>
    <a name="GeneratorCGrp">
    <b>PWM generator C</b></a> - PWM generator C allocation.<br />
 When MTG bit is set (property Timebase generators is set to Multiple), this group is used to set PWM pair C.
    <ul>
      <li>
      <a name="PrescalerC">
      <b>Prescaler C</b></a> - This item selects the PWM clock frequency.<br /> When MTG bit is set (property Timebase generators is set to Multiple), this item is used to set PWM pair C.<br /> This item modifies PRSCC bits in PMFFQCC register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>Fbus</u>: This is the PWM clock frequency.</li>
  <li><u>Fbus/2</u>: This is the PWM clock frequency.</li>
  <li><u>Fbus/4</u>: This is the PWM clock frequency.</li>
  <li><u>Fbus/8</u>: This is the PWM clock frequency.</li>
</ul><br />

      </li>
      <li>
      <a name="HalfCycleReloadC">
      <b>Half Cycle Reload C</b></a> - This bit enables half-cycle reloads in center-aligned PWM mode. This bit has no effect on edge-aligned PWMs.<br />
 When MTG bit is set (property Timebase generators is set to Multiple), this item is used to set PWM pair C.<br />
 This item modifies HALFC bit in PMFFQCC register.
      </li>
      <li>
      <a name="CounterModuloC">
      <b>Modulo Counter C</b></a> - The 15-bit unsigned value written to this register is the PWM period in PWM clock periods.<br />
 When MTG bit is set (property Timebase generators is set to Multiple), this item is used to set PWM pair C.<br />
 This item modifies 15 bits in PMFMODC register.
      </li>
      <li>
      <a name="DeadtimeC">
      <b>Deadtime C</b></a> - The 12-bit value written to this register is the number of PWM clock cycles in complementary channel operation.<br />
 When MTG bit is set (property Timebase generators is set to Multiple), this item is used to set PWM pair C.<br />
 This item modifies first 12 bits in PMFDTMC register.
      </li>
      <li>
      <a name="PWMFrequencyC">
      <b>PWM Reload Frequency C</b></a> - PWM Reload Frequency C.<br /> When MTG bit is set (property Timebase generators is set to Multiple), this item is used to set PWM pair C.<br /> This item modifies LDFQC bits in PMFFQCC register.<br /><br />
There are 16 options:<br />
<ul>
  <li><u>Every PWM opportunity</u>: PWM reload frequency.</li>
  <li><u>Every 2 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 3 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 4 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 5 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 6 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 7 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 8 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 9 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 10 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 11 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 12 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 13 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 14 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 15 PWM opportunities</u>: PWM reload frequency.</li>
  <li><u>Every 16 PWM opportunities</u>: PWM reload frequency.</li>
</ul><br />

      </li>
    </ul>
    </li>
  </ul>
  </li>
  <li><u><a name="Generators_1">Single</a></u> - Single timebase generator. The following items are displayed in this mode:
<ul>
    <li>
    <a name="GeneratorAGrp">
    <b>PWM generator A</b></a> - PWM generator A allocation.<br /><b>When MTG bit is clear (property Timebase generators is set to Single), this group is also used to set PWM pairs B and C.</b><br />When MTG bit is set (property Timebase generators is set to Multiple), this group is used for setting of PWM pair A only.
    <ul>
      <li>
      <b>Prescaler A</b> - <i>See <a href="#PrescalerA">previous</a> modes for more details</i>
      </li>
      <li>
      <b>Half Cycle Reload A</b> - <i>See <a href="#HalfCycleReloadA">previous</a> modes for more details</i>
      </li>
      <li>
      <b>Modulo Counter A</b> - <i>See <a href="#CounterModuloA">previous</a> modes for more details</i>
      </li>
      <li>
      <b>Deadtime A</b> - <i>See <a href="#DeadtimeA">previous</a> modes for more details</i>
      </li>
      <li>
      <b>PWM Reload Frequency A</b> - <i>See <a href="#PWMFrequencyA">previous</a> modes for more details</i>
      </li>
    </ul>
    </li>
</ul>
</li>
</ul>
</li>
<li>
<a name="PWM2pinImport">
<b>PWM 0 channel</b></a> - This group covers PWM channel 0 settings.
<ul>
    <li>
    <a name="Channel0">
    <b>Channel 0 device</b></a> - Channel 0 device selection.<br />
 If MTG bit in PMFCFG0 register is clear (property Timebase Generators set to Single), all channels use the same PWM generator A.
    </li>
    <li>
    <a name="PMFValueRegister0">
    <b>PMF Value 0 Register</b></a> - The 16-bit signed value in this buffered register is the pulse width in PWM0 clock period.<br />
 This item modifies all bits in PMFVAL0 register.
    </li>
    <li>
    <a name="PWMControl0">
    <b>PWM0 software control</b></a> - When OUTCTL0 is set, the OUT0 bit activates and deactivates the PWM0 output.<br />
 If complementary channel operation is set even OUTCTL bit takes control for the pair. But the OUTCTL bits must be switched in pairs for proper operation.<br />
 This item modifies OUTCTL0 bit in PMFOUTC register.
    </li>
    <li>
    <a name="PWM0Pin">
    <b>State of the pin in SW Ctrl</b></a> - This property define the state of the channel 0 output pin if the <b> PWM0 software control</b> is set to "Enabled".<br />This item modifies OUT0 bit in PMFOUTB register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Active</u>: PWM pin is active.</li>
  <li><u>Inactive</u>: PWM pin is inactive.</li>
</ul><br />

    </li>
    <li>
    <a name="DisableChannel00">
    <b>Disable channel 0 by fault 0</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP00 bit in PMFDMPA register.
    </li>
    <li>
    <a name="DisableChannel01">
    <b>Disable channel 0 by fault 1</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP01 bit in PMFDMPA register.
    </li>
    <li>
    <a name="DisableChannel02">
    <b>Disable channel 0 by fault 2</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP02 bit in PMFDMPA register.
    </li>
    <li>
    <a name="DisableChannel03">
    <b>Disable channel 0 by fault 3</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP03 bit in PMFDMPA register.
    </li>
    <li>
    <a name="MaskPWM0">
    <b>PWM0 Mask</b></a> - 1 = PWM0 is masked and the channel is set to a value of 0 percent duty cycle.<br /> This item modifies MSK0 bit in PMFCFG2 register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Masked</u>: The channel is set to a value of 0 percent duty cycle.</li>
  <li><u>Unmasked</u>: PWMx is unmasked.</li>
</ul><br />

    </li>
</ul>
</li>
<li>
<a name="PWM1">
<b>PWM 1 channel</b></a> - This group covers PWM channel 1 settings.
<ul>
    <li>
    <a name="Channel1">
    <b>Channel 1 device</b></a> - Channel 1 device selection.<br />
 If MTG bit in PMFCFG0 register is clear (property Timebase Generators set to Single), all channels use the same PWM generator A.
    </li>
    <li>
    <a name="PMFValueRegister1">
    <b>PMF Value 1 Register</b></a> - The 16-bit signed value in this buffered register is the pulse width in PWM1 clock period.<br />
 This item modifies all bits in PMFVAL1 register.
    </li>
    <li>
    <a name="PWMControl1">
    <b>PWM1 software control</b></a> - When OUTCTL1 is set, the OUT1 bit activates and deactivates the PWM1 output.<br />
 If complementary channel operation is set even OUTCTL bit takes control for the pair. But the OUTCTL bits must be switched in pairs for proper operation.<br />
 This item modifies OUTCTL1 bit in PMFOUTC register.
    </li>
    <li>
    <a name="PWM1Pin">
    <b>State of the pin in SW Ctrl</b></a> - This property define the state of the channel 1 output pin if the <b> PWM1 software control</b> is set to "Enabled".<br />This item modifies OUT1 bit in PMFOUTB register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Active</u>: PWM pin is active.</li>
  <li><u>Inactive</u>: PWM pin is inactive.</li>
</ul><br />

    </li>
    <li>
    <a name="DisableChannel10">
    <b>Disable channel 1 by fault 0</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP10 bit in PMFDMPA register.
    </li>
    <li>
    <a name="DisableChannel11">
    <b>Disable channel 1 by fault 1</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP11 bit in PMFDMPA register.
    </li>
    <li>
    <a name="DisableChannel12">
    <b>Disable channel 1 by fault 2</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP12 bit in PMFDMPA register.
    </li>
    <li>
    <a name="DisableChannel13">
    <b>Disable channel 1 by fault 3</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP13 bit in PMFDMPA register.
    </li>
    <li>
    <a name="MaskPWM1">
    <b>PWM1 Mask</b></a> - 1 = PWM1 is masked and the channel is set to a value of 0 percent duty cycle.<br /> This item modifies MSK1 bit in PMFCFG2 register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Masked</u>: The channel is set to a value of 0 percent duty cycle.</li>
  <li><u>Unmasked</u>: PWMx is unmasked.</li>
</ul><br />

    </li>
</ul>
</li>
<li>
<a name="PWM2">
<b>PWM 2 channel</b></a> - This group covers PWM channel 2 settings.
<ul>
    <li>
    <a name="Channel2">
    <b>Channel 2 device</b></a> - Channel 2 device selection.<br />
 If MTG bit in PMFCFG0 register is clear (property Timebase Generators set to Single), all channels use the same PWM generator A.
    </li>
    <li>
    <a name="PMFValueRegister2">
    <b>PMF Value 2 Register</b></a> - The 16-bit signed value in this buffered register is the pulse width in PWM2 clock period.<br />
 This item modifies all bits in PMFVAL2 register.
    </li>
    <li>
    <a name="PWMControl2">
    <b>PWM2 software control</b></a> - When OUTCTL2 is set, the OUT2 bit activates and deactivates the PWM2 output.<br />
 If complementary channel operation is set even OUTCTL bit takes control for the pair. But the OUTCTL bits must be switched in pairs for proper operation.<br />
 This item modifies OUTCTL2 bit in PMFOUTC register.
    </li>
    <li>
    <a name="PWM2Pin">
    <b>State of the pin in SW Ctrl</b></a> - This property define the state of the channel 2 output pin if the <b> PWM2 software control</b> is set to "Enabled".<br />This item modifies OUT2 bit in PMFOUTB register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Active</u>: PWM pin is active.</li>
  <li><u>Inactive</u>: PWM pin is inactive.</li>
</ul><br />

    </li>
    <li>
    <a name="DisableChannel20">
    <b>Disable channel 2 by fault 0</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP20 bit in PMFDMPB register.
    </li>
    <li>
    <a name="DisableChannel21">
    <b>Disable channel 2 by fault 1</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP21 bit in PMFDMPB register.
    </li>
    <li>
    <a name="DisableChannel22">
    <b>Disable channel 2 by fault 2</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP22 bit in PMFDMPB register.
    </li>
    <li>
    <a name="DisableChannel23">
    <b>Disable channel 2 by fault 3</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP23 bit in PMFDMPB register.
    </li>
    <li>
    <a name="MaskPWM2">
    <b>PWM2 Mask</b></a> - 1 = PWM2 is masked and the channel is set to a value of 0 percent duty cycle.<br /> This item modifies MSK2 bit in PMFCFG2 register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Masked</u>: The channel is set to a value of 0 percent duty cycle.</li>
  <li><u>Unmasked</u>: PWMx is unmasked.</li>
</ul><br />

    </li>
</ul>
</li>
<li>
<a name="PWM3">
<b>PWM 3 channel</b></a> - This group covers PWM channel 3 settings.
<ul>
    <li>
    <a name="Channel3">
    <b>Channel 3 device</b></a> - Channel 3 device selection.<br />
 If MTG bit in PMFCFG0 register is clear (property Timebase Generators set to Single), all channels use the same PWM generator A.
    </li>
    <li>
    <a name="PMFValueRegister3">
    <b>PMF Value 3 Register</b></a> - The 16-bit signed value in this buffered register is the pulse width in PWM3 clock period.<br />
 This item modifies all bits in PMFVAL3 register.
    </li>
    <li>
    <a name="PWMControl3">
    <b>PWM3 software control</b></a> - When OUTCTL3 is set, the OUT3 bit activates and deactivates the PWM3 output.<br />
 If complementary channel operation is set even OUTCTL bit takes control for the pair. But the OUTCTL bits must be switched in pairs for proper operation.<br />
 This item modifies OUTCTL3 bit in PMFOUTC register.
    </li>
    <li>
    <a name="PWM3Pin">
    <b>State of the pin in SW Ctrl</b></a> - This property define the state of the channel 3 output pin if the <b> PWM3 software control</b> is set to "Enabled".<br />This item modifies OUT3 bit in PMFOUTB register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Active</u>: PWM pin is active.</li>
  <li><u>Inactive</u>: PWM pin is inactive.</li>
</ul><br />

    </li>
    <li>
    <a name="DisableChannel30">
    <b>Disable channel 3 by fault 0</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP30 bit in PMFDMPB register.
    </li>
    <li>
    <a name="DisableChannel31">
    <b>Disable channel 3 by fault 1</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP31 bit in PMFDMPB register.
    </li>
    <li>
    <a name="DisableChannel32">
    <b>Disable channel 3 by fault 2</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP32 bit in PMFDMPB register.
    </li>
    <li>
    <a name="DisableChannel33">
    <b>Disable channel 3 by fault 3</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP33 bit in PMFDMPB register.
    </li>
    <li>
    <a name="MaskPWM3">
    <b>PWM3 Mask</b></a> - 1 = PWM3 is masked and the channel is set to a value of 0 percent duty cycle.<br /> This item modifies MSK3 bit in PMFCFG2 register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Masked</u>: The channel is set to a value of 0 percent duty cycle.</li>
  <li><u>Unmasked</u>: PWMx is unmasked.</li>
</ul><br />

    </li>
</ul>
</li>
<li>
<a name="PWM4">
<b>PWM 4 channel</b></a> - This group covers PWM channel 4 settings.
<ul>
    <li>
    <a name="Channel4">
    <b>Channel 4 device</b></a> - Channel 4 device selection.<br />
 If MTG bit in PMFCFG0 register is clear (property Timebase Generators set to Single), all channels use the same PWM generator A.
    </li>
    <li>
    <a name="PMFValueRegister4">
    <b>PMF Value 4 Register</b></a> - The 16-bit signed value in this buffered register is the pulse width in PWM4 clock period.<br />
 This item modifies all bits in PMFVAL4 register.
    </li>
    <li>
    <a name="PWMControl4">
    <b>PWM4 software control</b></a> - When OUTCTL4 is set, the OUT4 bit activates and deactivates the PWM4 output.<br />
 If complementary channel operation is set even OUTCTL bit takes control for the pair. But the OUTCTL bits must be switched in pairs for proper operation.<br />
 This item modifies OUTCTL4 bit in PMFOUTC register.
    </li>
    <li>
    <a name="PWM4Pin">
    <b>State of the pin in SW Ctrl</b></a> - This property define the state of the channel 4 output pin if the <b> PWM4 software control</b> is set to "Enabled".<br />This item modifies OUT4 bit in PMFOUTB register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Active</u>: PWM pin is active.</li>
  <li><u>Inactive</u>: PWM pin is inactive.</li>
</ul><br />

    </li>
    <li>
    <a name="DisableChannel40">
    <b>Disable channel 4 by fault 0</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP40 bit in PMFDMPC register.
    </li>
    <li>
    <a name="DisableChannel41">
    <b>Disable channel 4 by fault 1</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP41 bit in PMFDMPC register.
    </li>
    <li>
    <a name="DisableChannel42">
    <b>Disable channel 4 by fault 2</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP42 bit in PMFDMPC register.
    </li>
    <li>
    <a name="DisableChannel43">
    <b>Disable channel 4 by fault 3</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP43 bit in PMFDMPC register.
    </li>
    <li>
    <a name="MaskPWM4">
    <b>PWM4 Mask</b></a> - 1 = PWM4 is masked and the channel is set to a value of 0 percent duty cycle.<br /> This item modifies MSK4 bit in PMFCFG2 register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Masked</u>: The channel is set to a value of 0 percent duty cycle.</li>
  <li><u>Unmasked</u>: PWMx is unmasked.</li>
</ul><br />

    </li>
</ul>
</li>
<li>
<a name="PWM5">
<b>PWM 5 channel</b></a> - This group covers PWM channel 5 settings.
<ul>
    <li>
    <a name="Channel5">
    <b>Channel 5 device</b></a> - Channel 5 device selection.<br />
 If MTG bit in PMFCFG0 register is clear (property Timebase Generators set to Single), all channels use the same PWM generator A.
    </li>
    <li>
    <a name="PMFValueRegister5">
    <b>PMF Value 5 Register</b></a> - The 16-bit signed value in this buffered register is the pulse width in PWM5 clock period.<br />
 This item modifies all bits in PMFVAL0 register.
    </li>
    <li>
    <a name="PWMControl5">
    <b>PWM5 software control</b></a> - When OUTCTL5 is set, the OUT5 bit activates and deactivates the PWM5 output.<br />
 If complementary channel operation is set even OUTCTL bit takes control for the pair. But the OUTCTL bits must be switched in pairs for proper operation.<br />
 This item modifies OUTCTL5 bit in PMFOUTC register.
    </li>
    <li>
    <a name="PWM5Pin">
    <b>State of the pin in SW Ctrl</b></a> - This property define the state of the channel 5 output pin if the <b> PWM5 software control</b> is set to "Enabled".<br />This item modifies OUT5 bit in PMFOUTB register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Active</u>: PWM pin is active.</li>
  <li><u>Inactive</u>: PWM pin is inactive.</li>
</ul><br />

    </li>
    <li>
    <a name="DisableChannel50">
    <b>Disable channel 5 by fault 0</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP50 bit in PMFDMPC register.
    </li>
    <li>
    <a name="DisableChannel51">
    <b>Disable channel 5 by fault 1</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP51 bit in PMFDMPC register.
    </li>
    <li>
    <a name="DisableChannel52">
    <b>Disable channel 5 by fault 2</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP52 bit in PMFDMPC register.
    </li>
    <li>
    <a name="DisableChannel53">
    <b>Disable channel 5 by fault 3</b></a> - The fault decoder disables PWM pins selected by the fault logic and the disable mapping registers.<br />
 This item modifies DMP53 bit in PMFDMPC register.
    </li>
    <li>
    <a name="MaskPWM5">
    <b>PWM5 Mask</b></a> - 1 = PWM5 is masked and the channel is set to a value of 0 percent duty cycle.<br /> This item modifies MSK5 bit in PMFCFG2 register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Masked</u>: The channel is set to a value of 0 percent duty cycle.</li>
  <li><u>Unmasked</u>: PWMx is unmasked.</li>
</ul><br />

    </li>
</ul>
</li>
<li>
<a name="FaultGrp0">
<b>Fault 0</b></a> - Settings of Fault 0 .
<ul>
    <li>
    <a name="FaultQSamples0">
    <b>Fault 0 Qualifying samples</b></a> - This field indicates the number of consecutive samples taken at the FAULT0 pin to determine if a fault is detected.<br /> This item modifies QSMP0 bits in PMFQSMP register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>1</u>: The first sample is qualified after two bus cycles from the time the fault is present and each sample after that is taken every four bus cycles.</li>
  <li><u>5</u>: The first sample is qualified after two bus cycles from the time the fault is present and each sample after that is taken every four bus cycles.</li>
  <li><u>10</u>: The first sample is qualified after two bus cycles from the time the fault is present and each sample after that is taken every four bus cycles.</li>
  <li><u>15</u>: The first sample is qualified after two bus cycles from the time the fault is present and each sample after that is taken every four bus cycles.</li>
</ul><br />

    </li>
    <li>
    <a name="FaultMode0">
    <b>Fault 0 Pin Clearing Mode</b></a> - This bit selects automatic or manual clearing of FAULT0 pin faults.<br /> This item modifies FMODE0 bit in PMFFCTL register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Automatic fault clearing</u>: Automatic fault clearing of FAULTx pin faults.</li>
  <li><u>Manual fault clearing</u>: Manual fault clearing of FAULTx pin faults.</li>
</ul><br />

    </li>
</ul>
</li>
<li>
<a name="FaultGrp1">
<b>Fault 1</b></a> - Settings of Fault 1 .
<ul>
    <li>
    <a name="FaultQSamples1">
    <b>Fault 1 Qualifying samples</b></a> - This field indicates the number of consecutive samples taken at the FAULT1 pin to determine if a fault is detected.<br /> This item modifies QSMP1 bits in PMFQSMP register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>1</u>: The first sample is qualified after two bus cycles from the time the fault is present and each sample after that is taken every four bus cycles.</li>
  <li><u>5</u>: The first sample is qualified after two bus cycles from the time the fault is present and each sample after that is taken every four bus cycles.</li>
  <li><u>10</u>: The first sample is qualified after two bus cycles from the time the fault is present and each sample after that is taken every four bus cycles.</li>
  <li><u>15</u>: The first sample is qualified after two bus cycles from the time the fault is present and each sample after that is taken every four bus cycles.</li>
</ul><br />

    </li>
    <li>
    <a name="FaultMode1">
    <b>Fault 1 Pin Clearing Mode</b></a> - This bit selects automatic or manual clearing of FAULT1 pin faults.<br /> This item modifies FMODE1 bit in PMFFCTL register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Automatic fault clearing</u>: Automatic fault clearing of FAULTx pin faults.</li>
  <li><u>Manual fault clearing</u>: Manual fault clearing of FAULTx pin faults.</li>
</ul><br />

    </li>
</ul>
</li>
<li>
<a name="FaultGrp2">
<b>Fault 2</b></a> - Settings of Fault 2.
<ul>
    <li>
    <a name="FaultQSamples2">
    <b>Fault 2 Qualifying samples</b></a> - This field indicates the number of consecutive samples taken at the FAULT2 pin to determine if a fault is detected.<br /> This item modifies QSMP2 bits in PMFQSMP register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>1</u>: The first sample is qualified after two bus cycles from the time the fault is present and each sample after that is taken every four bus cycles.</li>
  <li><u>5</u>: The first sample is qualified after two bus cycles from the time the fault is present and each sample after that is taken every four bus cycles.</li>
  <li><u>10</u>: The first sample is qualified after two bus cycles from the time the fault is present and each sample after that is taken every four bus cycles.</li>
  <li><u>15</u>: The first sample is qualified after two bus cycles from the time the fault is present and each sample after that is taken every four bus cycles.</li>
</ul><br />

    </li>
    <li>
    <a name="FaultMode2">
    <b>Fault 2 Pin Clearing Mode</b></a> - This bit selects automatic or manual clearing of FAULT2 pin faults.<br /> This item modifies FMODE2 bit in PMFFCTL register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Automatic fault clearing</u>: Automatic fault clearing of FAULTx pin faults.</li>
  <li><u>Manual fault clearing</u>: Manual fault clearing of FAULTx pin faults.</li>
</ul><br />

    </li>
</ul>
</li>
<li>
<a name="FaultGrp3">
<b>Fault 3</b></a> - Settings of Fault 3.
<ul>
    <li>
    <a name="FaultQSamples3">
    <b>Fault 3 Qualifying samples</b></a> - This field indicates the number of consecutive samples taken at the FAULT3 pin to determine if a fault is detected.<br /> This item modifies QSMP3 bits in PMFQSMP register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>1</u>: The first sample is qualified after two bus cycles from the time the fault is present and each sample after that is taken every four bus cycles.</li>
  <li><u>5</u>: The first sample is qualified after two bus cycles from the time the fault is present and each sample after that is taken every four bus cycles.</li>
  <li><u>10</u>: The first sample is qualified after two bus cycles from the time the fault is present and each sample after that is taken every four bus cycles.</li>
  <li><u>15</u>: The first sample is qualified after two bus cycles from the time the fault is present and each sample after that is taken every four bus cycles.</li>
</ul><br />

    </li>
    <li>
    <a name="FaultMode3">
    <b>Fault 3 Pin Clearing Mode</b></a> - This bit selects automatic or manual clearing of FAULT3 pin faults.<br /> This item modifies FMODE3 bit in PMFFCTL register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Automatic fault clearing</u>: Automatic fault clearing of FAULTx pin faults.</li>
  <li><u>Manual fault clearing</u>: Manual fault clearing of FAULTx pin faults.</li>
</ul><br />

    </li>
</ul>
</li>
<li>
<a name="CorrectionGrp">
<b>PWM correction</b></a> - This group covers correction settings.
<ul>
    <li>
    <a name="SensingMethod">
    <b>Current status sensing method</b></a> - This field selects the top/bottom correction scheme.<br /> This item modifies ISENS bits in PMFCCTL register.<br /><br />
There are 4 options:<br />
<ul>
  <li><u>No correction</u>: The ISENS bits are not buffered. Changing the current status sensing method can affect the present PWM cycle.</li>
  <li><u>Manual correction</u>: The ISENS bits are not buffered. Changing the current status sensing method can affect the present PWM cycle.</li>
  <li><u>On pins IS0, IS1,IS2 during deadtime</u>: The ISENS bits are not buffered. Changing the current status sensing method can affect the present PWM cycle.</li>
  <li><u>On pins IS0, IS1, IS2 out of deadtime</u>: The ISENS bits are not buffered. Changing the current status sensing method can affect the present PWM cycle.</li>
</ul><br />

    </li>
    <li>
    <a name="CurrentPolarityA">
    <b>Current polarity for pair A</b></a> - This buffered bit selects the PMF Value register for the PWM0 and PWM1 pins in top/bottom software correction in complementary mode.<br /> This item modifies IPOLA bit in PMFCCTL register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>PMF Value 1 register</u>: PMF Value 1 register in next PWM cycle.</li>
  <li><u>PMF Value 0 register</u>: PMF Value 0 register in next PWM cycle.</li>
</ul><br />

    </li>
    <li>
    <a name="CurrentPolarityB">
    <b>Current polarity for pair B</b></a> - This buffered bit selects the PMF Value register for the PWM2 and PWM3 pins in top/bottom software correction in complementary mode.<br /> This item modifies IPOLB bit in PMFCCTL register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>PMF Value 3 register</u>: PMF Value 3 register in next PWM cycle.</li>
  <li><u>PMF Value 2 register</u>: PMF Value 2 register in next PWM cycle.</li>
</ul><br />

    </li>
    <li>
    <a name="CurrentPolarityC">
    <b>Current polarity for pair C</b></a> - This buffered bit selects the PMF Value register for the PWM4 and PWM5 pins in top/bottom software correction in complementary mode.<br /> This item modifies IPOLC bit in PMFCCTL register.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>PMF Value 5 register</u>: PMF Value 5 register in next PWM cycle.</li>
  <li><u>PMF Value 4 register</u>: PMF Value 4 register in next PWM cycle.</li>
</ul><br />

    </li>
</ul>
</li>
</ul>
</li>
<li>
<a name="PinsGrp">
<b>Pins</b></a> - Module pins/signals settings.
<ul>
  <li>
  <a name="PWMPin0grp">
  <b>PWM 0 pin</b></a> - PWM 0 pin settings.
  <ul>
    <li>
    <a name="PWMPin0">
    <b>PWM0 pin</b></a> - For information only. Pin used for output of the generated signal.
    </li>
  </ul>
  </li>
  <li>
  <a name="PWMPin1grp">
  <b>PWM 1 pin</b></a> - PWM 1 pin settings.
  <ul>
    <li>
    <a name="PWMPin1">
    <b>PWM1 pin</b></a> - For information only. Pin used for output of the generated signal.
    </li>
  </ul>
  </li>
  <li>
  <a name="PWMPin2grp">
  <b>PWM 2 pin</b></a> - PWM 2 pin settings.
  <ul>
    <li>
    <a name="PWMPin2">
    <b>PWM2 pin</b></a> - For information only. Pin used for output of the generated signal.
    </li>
  </ul>
  </li>
  <li>
  <a name="PWMPin3grp">
  <b>PWM 3 pin</b></a> - PWM 3 pin settings.
  <ul>
    <li>
    <a name="PWMPin3">
    <b>PWM3 pin</b></a> - For information only. Pin used for output of the generated signal.
    </li>
  </ul>
  </li>
  <li>
  <a name="PWMPin4grp">
  <b>PWM 4 pin</b></a> - PWM 4 pin settings.
  <ul>
    <li>
    <a name="PWMPin4">
    <b>PWM4 pin</b></a> - For information only. Pin used for output of the generated signal.
    </li>
  </ul>
  </li>
  <li>
  <a name="PWMPin5grp">
  <b>PWM 5 pin</b></a> - PWM 5 pin settings.
  <ul>
    <li>
    <a name="PWMPin5">
    <b>PWM5 pin</b></a> - For information only. Pin used for output of the generated signal.
    </li>
  </ul>
  </li>
  <li>
  <a name="FaultPinEn0">
  <b>Fault 0 Pin</b></a> - Fault 0 Pin  enable for fault protection.<br /> This item modifies FPINE0 bit in PMFFPIN register.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

  <ul>
    <li>
    <a name="FPin0">
    <b>Fault pin 0</b></a> - For information only. Fault pin 0.
    </li>
    <li>
    <a name="FPin0Pull">
    <b>Fault pin 0 pull resistor</b></a> - Setting of the pull resistor for the Fault 0 pin. <br/>This item modifies the respective bit in the port input pull-up enable register and eventually in the polarity select register.
    </li>
  </ul>
  </li>
  <li>
  <a name="FaultPinEn1">
  <b>Fault 1 Pin</b></a> - Fault 1 Pin  enable for fault protection.<br /> This item modifies FPINE1 bit in PMFFPIN register.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

  <ul>
    <li>
    <a name="FPin1">
    <b>Fault pin 1</b></a> - For information only. Fault pin 1.
    </li>
    <li>
    <a name="FPin1Pull">
    <b>Fault pin 1 pull resistor</b></a> - Setting of the pull resistor for the Fault 1 pin. <br/>This item modifies the respective bit in the port input pull-up enable register and eventually in the polarity select register.
    </li>
  </ul>
  </li>
  <li>
  <a name="FaultPinEn2">
  <b>Fault 2 Pin</b></a> - Fault 2 Pin enable for fault protection.<br /> This item modifies FPINE2 bit in PMFFPIN register.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

  <ul>
    <li>
    <a name="FPin2">
    <b>Fault pin 2</b></a> - For information only. Fault pin 2.
    </li>
    <li>
    <a name="FPin2Pull">
    <b>Fault pin 2 pull resistor</b></a> - Setting of the pull resistor for the Fault 2 pin. <br/>This item modifies the respective bit in the port input pull-up enable register and eventually in the polarity select register.
    </li>
  </ul>
  </li>
  <li>
  <a name="FaultPinEn3">
  <b>Fault 3 Pin</b></a> - Fault 3 Pin enable for fault protection.<br /> This item modifies FPINE3 bit in PMFFPIN register.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

  <ul>
    <li>
    <a name="FPin3">
    <b>Fault pin 3</b></a> - For information only. Fault pin 3.
    </li>
    <li>
    <a name="FPin3Pull">
    <b>Fault pin 3 pull resistor</b></a> - Setting of the pull resistor for the Fault 3 pin. <br/>This item modifies the respective bit in the port input pull-up enable register and eventually in the polarity select register.
    </li>
  </ul>
  </li>
  <li>
  <a name="IS0">
  <b>Current sensing pin 0</b></a> - For information only. Current sensing pin 0.
  </li>
  <li>
  <a name="IS0Pull">
  <b>Current sensing pin 0 pull resistor</b></a> - Setting of the pull resistor for the Current sensing pin 0. <br/>This item modifies the respective bit in the port input pull-up enable register and eventually in the polarity select register.
  </li>
  <li>
  <a name="IS1">
  <b>Current sensing pin 1</b></a> - For information only. Current sensing pin 1.
  </li>
  <li>
  <a name="IS1Pull">
  <b>Current sensing pin 1 pull resistor</b></a> - Setting of the pull resistor for the Current sensing pin 1. <br/>This item modifies the respective bit in the port input pull-up enable register and eventually in the polarity select register.
  </li>
  <li>
  <a name="IS2">
  <b>Current sensing pin 2</b></a> - For information only. Current sensing pin 2.
  </li>
  <li>
  <a name="IS2Pull">
  <b>Current sensing pin 2 pull resistor</b></a> - Setting of the pull resistor for the Current sensing pin 2. <br/>This item modifies the respective bit in the port input pull-up enable register and eventually in the polarity select register.
  </li>
</ul>
</li>
<li>
<a name="IntGrp">
<b>Interrupts</b></a> - Interrupts settings of the module.
<ul>
  <li>
  <a name="FaultIntSet">
  <b>Fault 0</b></a> - Fault 0 interrupt settings.
  <ul>
    <li>
    <a name="FaultIntGrp0">
    <b>Fault 0</b></a> - Fault 0  interrupt enable.<br />
 This item modifies FIE0 bit in PMFFCTL register.
    </li>
    <li>
    <a name="FaultInt0">
    <b>Interrupt</b></a> - Interrupt vector (for information only)
    </li>
    <li>
    <a name="FaultIntPriority0">
    <b>Priority</b></a> - Priority of Fault 0 interrupt. <br />
 This item modifies HPRIO register.
    </li>
    <li>
    <a name="ISRHandleFault0">
    <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    </li>
  </ul>
  </li>
  <li>
  <a name="FaultIntSet1">
  <b>Fault 1</b></a> - Fault 1 interrupt settings.
  <ul>
    <li>
    <a name="FaultIntGrp1">
    <b>Fault 1</b></a> - Fault 1  interrupt enable.<br />
 This item modifies FIE1 bit in PMFFCTL register.
    </li>
    <li>
    <a name="FaultInt1">
    <b>Interrupt</b></a> - Interrupt vector (for information only).
    </li>
    <li>
    <a name="FaultIntPriority1">
    <b>Priority</b></a> - Priority of Fault 1 interrupt. <br />
 This item modifies HPRIO register.
    </li>
    <li>
    <a name="ISRHandleFault1">
    <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    </li>
  </ul>
  </li>
  <li>
  <a name="FaultIntSet2">
  <b>Fault 2</b></a> - Fault 2 interrupt settings.
  <ul>
    <li>
    <a name="FaultIntGrp2">
    <b>Fault 2</b></a> - Fault 2  interrupt enable.<br />
 This item modifies FIE2 bit in PMFFCTL register.
    </li>
    <li>
    <a name="FaultInt2">
    <b>Interrupt</b></a> - Interrupt vector (for information only).
    </li>
    <li>
    <a name="FaultIntPriority2">
    <b>Priority</b></a> - Priority of Fault 2 interrupt. <br />
 This item modifies HPRIO register.
    </li>
    <li>
    <a name="ISRHandleFault2">
    <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    </li>
  </ul>
  </li>
  <li>
  <a name="FaultIntSet3">
  <b>Fault 3</b></a> - Fault 3 interrupt settings.
  <ul>
    <li>
    <a name="FaultIntGrp3">
    <b>Fault 3</b></a> - Fault 3  interrupt enable.<br />
 This item modifies FIE3 bit in PMFFCTL register.
    </li>
    <li>
    <a name="FaultInt3">
    <b>Interrupt</b></a> - Interrupt vector (for information only).
    </li>
    <li>
    <a name="FaultIntPriority3">
    <b>Priority</b></a> - Priority of Fault 3 interrupt. <br />
 This item modifies HPRIO register.
    </li>
    <li>
    <a name="ISRHandleFault3">
    <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    </li>
  </ul>
  </li>
  <li>
  <a name="PWMAIntSet">
  <b>PWM A Reload</b></a> - PWM A Reload interrupt settings.
  <ul>
    <li>
    <a name="PWMAIntGrp">
    <b>PWM A Reload</b></a> - PWM A Reload interrupt enable.<br />
 This item modifies PWMRIEA bit in PMFENCA register.
    </li>
    <li>
    <a name="PWMAInt">
    <b>Interrupt</b></a> - Interrupt vector (for information only)
    </li>
    <li>
    <a name="PWMAIntPriority">
    <b>Priority</b></a> - Priority of PWM A Reload interrupt. <br />
 This item modifies HPRIO register.
    </li>
    <li>
    <a name="ISRHandleReloadA">
    <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    </li>
  </ul>
  </li>
  <li>
  <a name="PWMBIntSet">
  <b>PWM B Reload</b></a> - PWM B Reload interrupt settings.
  <ul>
    <li>
    <a name="PWMBIntGrp">
    <b>PWM B Reload</b></a> - PWM B Reload interrupt enable. <br />
 This item is available only if MTG bit is set (property Timebase generators is set to Multiple).<br />
 This item modifies PWMRIEB bit in PMFENCB register.
    </li>
    <li>
    <a name="PWMBInt">
    <b>Interrupt</b></a> - Interrupt vector (for information only)
    </li>
    <li>
    <a name="PWMBIntPriority">
    <b>Priority</b></a> - Priority of PWM B Reload interrupt. <br />
 This item modifies HPRIO register.
    </li>
    <li>
    <a name="ISRHandleReloadB">
    <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    </li>
  </ul>
  </li>
  <li>
  <a name="PWMCIntSet">
  <b>PWM C Reload</b></a> - PWM C Reload interrupt settings.
  <ul>
    <li>
    <a name="PWMCIntGrp">
    <b>PWM C Reload</b></a> - PWM C Reload interrupt enable.<br />
 This item is available only if MTG bit is set (property Timebase generators is set to Multiple).<br />
 This item modifies PWMRIEC bit in PMFENCC register.
    </li>
    <li>
    <a name="PWMCInt">
    <b>Interrupt</b></a> - Interrupt vector (for information only).
    </li>
    <li>
    <a name="PWMCIntPriority">
    <b>Priority</b></a> - Priority of PWM C Reload interrupt. <br />
 This item modifies HPRIO register.
    </li>
    <li>
    <a name="ISRHandleReloadC">
    <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    </li>
  </ul>
  </li>
</ul>
</li>
<li>
<a name="InitGrp">
<b>Initialization</b></a> - Initialization options of the module.
<ul>
  <li>
  <a name="PWMGenA">
  <b>PWM generator A</b></a> - When MTG is clear (property Timebase generators is set to Single), this bit when set enables the PWM generators A, B and C and the PWM0-5 pins. When MTG is set (property Timebase generators is set to Multiple), this bit when set enables the PWM generator A and the PWM0 and PWM1 pins.<br />
 This item modifies PWMENA bit in PMFENCA register.
  </li>
  <li>
  <a name="PWMGenB">
  <b>PWM generator B</b></a> - If MTG is set (property Timebase generators is set to Multiple), this bit when set enables the PWM generator B and the PWM2 and PWM3 pins.<br />
 This item modifies PWMENB bit in PMFENCB register.
  </li>
  <li>
  <a name="PWMGenC">
  <b>PWM generator C</b></a> - If MTG is set (property Timebase generators is set to Multiple), this bit when set enables the PWM generator C and the PWM4 and PWM5 pins.<br />
 This item modifies PWMENC bit in PMFENCC register.
  </li>
</ul>
</li>

         </ul>
       </div>
  
       <p class="footer">
         PROCESSOR EXPERT is trademark of Freescale Semiconductor, Inc.
         <br />
         Copyright 1997 - 2010 Freescale Semiconductor, Inc.
       </p>
     
    </td>
  </tr>

</table>

</body>
</html>
