_svd: ../esp32s2.base.svd

AES:
  _modify:
    IV_%s:
      name: "IV_MEM[%s]"
    H_%s:
      name: "H_MEM[%s]"
    J0_%s:
      name: "J0_MEM[%s]"
    T0_%s:
      name: "T0_MEM[%s]"
    CONTINUE_OP:
      name: CONTINUE
  "KEY*":
    KEY: [0, 0xffff_ffff]
  "TEXT_IN*":
    TEXT_IN: [0, 0xffff_ffff]
  CONTINUE:
    _modify:
      CONTINUE_OP:
        name: CONTINUE

APB_SARADC:
  _modify:
    APB_CTRL_DATE:
      name: CTRL_DATE
  ARB_CTRL:
    _strip: ADC_ARB_
  DMA_CONF:
    _strip: APB_
  APB_DAC_CTRL:
    _strip:
      - APB_DAC_
      - DAC_
  CTRL_DATE:
    _strip: APB_CTRL_
  _include: ../../../common_patches/int_strip.yaml

DEDICATED_GPIO:
  OUT_DRT:
    _modify:
      VLAUE:
        name: VALUE
  OUT_IDV:
    _array:
      CH?: {}
  OUT_CPU:
    _array:
      SEL?: {}
  IN_DLY:
    _array:
      CH?: {}
  INTR_RCGN:
    _array:
      INTR_MODE_CH?: {}
  INTR_RLS:
    _strip_end: _INT_ENA
  INTR_ST:
    _strip_end: _INT_ST
  INTR_CLR:
    _strip_end: _INT_CLR
  "INTR_RAW,INTR_RLS,INTR_ST,INTR_CLR":
    _array:
      GPIO?: {}

I2C0:
  _modify:
    INT_STATUS:
      name: INT_ST
  _include:
    - ../../../common_patches/i2c0.yaml
    - ../../../common_patches/i2c_opcode.yaml

RTC_CNTL:
  _modify:
    INT_RAW_RTC:
      name: INT_RAW
    INT_ST_RTC:
      name: INT_ST
    INT_ENA_RTC:
      name: INT_ENA
    INT_CLR_RTC:
      name: INT_CLR
  _include: ../../../common_patches/int_strip.yaml

RTC_IO:
  _include: ../../../common_patches/rtc_io.yaml

  RTC_GPIO_ENABLE_W1TS:
    _modify:
      REG_RTCIO_REG_GPIO_ENABLE_W1TS:
        name: RTC_GPIO_ENABLE_W1TS
  RTC_GPIO_OUT_W1TC:
    _modify:
      GPIO_OUT_DATA_W1TC:
        name: RTC_GPIO_OUT_DATA_W1TC
  RTC_GPIO_OUT_W1TS:
    _modify:
      GPIO_OUT_DATA_W1TS:
        name: RTC_GPIO_OUT_DATA_W1TS

"EFUSE,I2C0,I2S0,UART0,RTC_I2C":
  _include: ../../../common_patches/int_strip.yaml

LEDC:
  _include:
    - ../../../common_patches/ledc_collect.yaml
    - ../../../common_patches/ledc_int.yaml
  INT_RAW:
    _modify:
      "*":
        access: read-write

PCNT:
  _include: ../../../common_patches/pcnt.yaml

SENS:
  _include: ../../../common_patches/sens.yaml

SPI0:
  _add:
    CACHE_SCTRL:
      description: "SPI Memory Cache SCTRL Register"
      addressOffset: 0x40
      size: 0x20
      access: read-write
      fields:
        SRAM_WDUMMY_CYCLELEN:
          description: "For SPI0, in the SRAM mode, it is the length in bits of write dummy phase. The register value shall be (bit_num-1)."
          bitOffset: 22
          bitWidth: 8
          access: read-write
        SRAM_OCT:
          description: "Reserved"
          bitOffset: 21
          bitWidth: 1
          access: read-write
        CACHE_SRAM_USR_WCMD:
          description: "For SPI0, in the SPI SRAM mode, cache write SRAM for user define command."
          bitOffset: 20
          bitWidth: 1
          access: read-write
        SRAM_ADDR_BITLEN:
          description: "For SPI0, in the SRAM mode, it is the length in bits of address phase. The register value shall be (bit_num-1)."
          bitOffset: 14
          bitWidth: 6
          access: read-write
        SRAM_RDUMMY_CYCLELEN:
          description: "For SPI0, in the SRAM mode, it is the length in bits of read dummy phase. The register value shall be (bit_num-1)."
          bitOffset: 6
          bitWidth: 8
          access: read-write
        CACHE_SRAM_USR_RCMD:
          description: "For SPI0, in the SPI SRAM mode, cache read SRAM for user define command."
          bitOffset: 5
          bitWidth: 1
          access: read-write
        USR_RD_SRAM_DUMMY:
          description: "For SPI0, in the SPI SRAM mode, it is the enable bit of dummy phase for read operations."
          bitOffset: 4
          bitWidth: 1
          access: read-write
        USR_WR_SRAM_DUMMY:
          description: "For SPI0, in the SPI SRAM mode, it is the enable bit of dummy phase for write operations."
          bitOffset: 3
          bitWidth: 1
          access: read-write
        USR_SRAM_QIO:
          description: "For SPI0, in the SPI SRAM mode, SPI quad I/O mode enable. 1: enable, 0: disable."
          bitOffset: 2
          bitWidth: 1
          access: read-write
        USR_SRAM_DIO:
          description: "For SPI0, in the SPI SRAM mode, SPI dual I/O mode enable. 1: enable, 0: disable."
          bitOffset: 1
          bitWidth: 1
          access: read-write
        CACHE_USR_SCMD_4BYTE:
          description: "For SPI0, in the SPI SRAM mode, cache read flash with 4 bytes command. 1: enable, 0: disable."
          bitOffset: 0
          bitWidth: 1
          access: read-write
    SRAM_DWR_CMD:
      description: "SPI Memory SRAM DWR CMD Register"
      addressOffset: 0x4C
      size: 0x20
      access: read-write
      fields:
        CACHE_SRAM_USR_WR_CMD_BITLEN:
          description: "For SPI0, when cache mode is enabled, it is the length in bits of the command phase for SRAM. The register value shall be (bit_num-1)."
          bitOffset: 28
          bitWidth: 4
          access: read-write
        CACHE_SRAM_USR_WR_CMD_VALUE:
          description: "For SPI0, when cache mode is enabled, it is the write command value of the command phase for SRAM."
          bitOffset: 0
          bitWidth: 16
          access: read-write
    SRAM_DRD_CMD:
      description: "SPI Memory SRAM DRD CMD Register"
      addressOffset: 0x48
      size: 0x20
      access: read-write
      fields:
        CACHE_SRAM_USR_RD_CMD_BITLEN:
          description: "For SPI0, when cache mode is enabled, it is the length in bits of the command phase for SRAM. The register value shall be (bit_num-1)."
          bitOffset: 28
          bitWidth: 4
          access: read-write
        CACHE_SRAM_USR_RD_CMD_VALUE:
          description: "For SPI0, when cache mode is enabled, it is the read command value of the command phase for SRAM."
          bitOffset: 0
          bitWidth: 16
          access: read-write
    SRAM_CLK:
      description: "SPI Memory SRAM Clock Register"
      addressOffset: 0x50
      size: 0x20
      access: read-write
      fields:
        SCLK_EQU_SYSCLK:
          description: "For SPI0 SRAM interface, 1: spi_mem_clk is equal to system, 0: spi_mem_clk is divided from system clock."
          bitOffset: 31
          bitWidth: 1
          access: read-write
        SCLKCNT_N:
          description: "For SPI0 SRAM interface, it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)."
          bitOffset: 16
          bitWidth: 8
          access: read-write
        SCLKCNT_H:
          description: "For SPI0 SRAM interface, it must be floor((spi_mem_clkcnt_N+1)/2-1)."
          bitOffset: 8
          bitWidth: 8
          access: read-write
        SCLKCNT_L:
          description: "For SPI0 SRAM interface, it must be equal to spi_mem_clkcnt_N."
          bitOffset: 0
          bitWidth: 8
          access: read-write
  MISC:
    _delete: ["CS0_DIS", "CS1_DIS", "CS2_DIS", "CS3_DIS", "CS4_DIS", "CS5_DIS"]
    _add:
      CS%s_DIS:
        dim: 6
        dimIndex: 0-5
        dimIncrement: 0x1
        description: "Set this bit to raise high SPI_CS%s pin, which means that the SPI device(Ext_RAM(0)/flash(1)) connected to SPI_CS%s is in low level when SPI1 transfer starts"
        bitOffset: 0
        bitWidth: 1
        access: read-write

  _include:
    - ../../../common_patches/spi_dma_int_strip.yaml
    - ../../../common_patches/spi_w.yaml

TIMG0:
  _include: ../../../common_patches/tim_expand_and_collect.yaml
  "LACT*":
    _strip: LACT_

GPIO_SD:
  _modify:
    SIGMADELTA_CG:
      name: CLOCK_GATE
    SIGMADELTA_VERSION:
      name: VERSION
  SIGMADELTA%s:
    _strip: SD_

UHCI0:
  _include: ../../../common_patches/int_strip.yaml
  Q?_WORD?:
    _modify:
      SEND_Q?_WORD?:
        name: SEND_WORD

  _cluster:
    Q%s:
      Q?_WORD0:
        name: WORD0
      Q?_WORD1:
        name: WORD1

  _array:
    ESC_CONF?: {}

SYSTIMER:
  INT_RAW:
    _modify:
      INT0_RAW:
        name: TARGET0
      INT1_RAW:
        name: TARGET1
      INT2_RAW:
        name: TARGET2
  INT_ENA:
    _strip_end: _INT_ENA
  INT_CLR:
    _strip_end: _INT_CLR
    _modify:
      "*":
        modifiedWriteValues: oneToClear

  "LOAD,STEP":
    _strip: TIMER_
  "LOAD_HI,LOAD_LO":
    _strip: TIMER_
    "LOAD_HI,LOAD_LO": [0, 0xffff_ffff]
  "TARGET?_HI,TARGET?_LO":
    _strip: TIMER_TARGET?_
    "HI,LO": [0, 0xffff_ffff]
  TARGET?_CONF:
    _strip: TARGET?_
  UNIT?_OP:
    _strip: TIMER_UNIT?_
  "UNIT?_VALUE_HI,UNIT?_VALUE_LO":
    _strip: TIMER_
    "VALUE_HI,VALUE_LO": [0, 0xffff_ffff]

  "INT_ENA,INT_RAW,INT_CLR":
    _array:
      TARGET?: {}

  _array:
    UNIT?_OP:
      dimIncrement: 4
    TARGET?_CONF: {}
  _cluster:
    TRGT%s:
      TARGET?_HI:
        name: HI
      TARGET?_LO:
        name: LO
    UNIT%s_VALUE:
      dimIncrement: 8
      UNIT?_VALUE_HI:
        name: HI
      UNIT?_VALUE_LO:
        name: LO

USB0:
  _include: ../../../common_patches/usb0.yaml

RSA:
  _modify:
    CLEAR_INTERRUPT:
      name: INT_CLR
    INTERRUPT_ENA:
      name: INT_ENA

  INT_CLR:
    _modify:
      CLEAR_INTERRUPT:
        name: INT_CLR
        access: read-write
  INT_ENA:
    _modify:
      INTERRUPT_ENA:
        name: INT_ENA
