;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	ADD 270, 60
	SUB @0, @0
	SUB @-127, 100
	SUB @-127, 100
	SUB @121, 103
	DJN -1, @-20
	DJN -1, @-20
	SUB <0, 0
	CMP -207, <-120
	SUB -7, <-20
	MOV -16, <-20
	SUB 12, @10
	DJN -1, @-20
	DJN -1, @-20
	SUB -7, <-20
	SUB -7, <-20
	SUB @-127, 100
	SUB -207, <-120
	SUB @-127, 100
	DJN -1, @-20
	ADD #270, <1
	MOV -6, <-125
	ADD <0, @4
	SUB @121, 103
	SUB @127, 100
	SPL 0, <2
	SUB 12, @10
	SUB @0, 12
	SUB @127, 100
	SUB <0, @2
	SUB 0, @2
	SUB 12, @10
	JMZ 10, 32
	SPL 20, <12
	SUB @-127, 100
	SUB -207, <-120
	DJN -1, @-20
	ADD <0, @4
	SUB @121, 103
	SUB -207, <-120
	ADD #270, <1
	CMP <0, @4
	DJN -1, @-20
	MOV -1, <-20
	DJN -1, @-20
	CMP -207, <-120
