<p align='center'>
<a href="https://medium.com/@raoumer160903/"><img height="30" src="img/medium.png" alt="Medium"></a>
<a href="https://www.linkedin.com/in/um16/"><img height="30" src="img/linkedin.png" alt="LinkedIn"></a>
</p>

<h2 align="center">Hi there! I'm Rao Muhammad Umer.</h2>
<p align="center"><em><strong>Telecommunication Engineer</strong></em></p>

<p> I am interested in the VLSI domain and networking.</p>

<img align="right" width="45%" src="img/vlsi.gif" alt="VLSI Animation">

### ğŸ’» Languages:  
- SystemVerilog, Verilog  
- Arduino, JavaScript, Linux commands  
- RISC-V Assembly  
- C / C++, Python  

### ğŸ› ï¸ Technical Skills:  
- RTL Design, hands-on experience with Intel FPGA, circuit design  
- Networking, digital system design, Arduino/ESP, PCB designing  
- Version control, report writing, solar installation  
- AC/DC inverter solar wiring  

### ğŸ”§ Tools:  
- QuestaSim, Vivado, Verilator, iCarus Verilog, GTKWave  
- MultiSim, Proteus, MATLAB, Arduino IDE, OrCAD PCB  
- EDA Playground, Cisco Packet Tracer, ModelSim, Quartus  

### ğŸ’¡ My Interests:
- **Verilog HDL**: Crafting logic circuits and architectures.
- **FPGA Development**: Turning code into hardware.
- **Digital Logic Design**: Building the foundational blocks of computing.
- **RISC-V Architecture**: Exploring the future of open-source hardware.
- **Arduino**: Prototyping and building IoT devices.


### ğŸ“« How to Reach Me:
- Connect with me on [LinkedIn](https://www.linkedin.com/in/um16/) or drop me an email at [raoumer160903@gmail.com](mailto:raoumer160903@gmail.com).
