`timescale 1ns / 1ps
/**

*/


module Start_Frame_Checker(
    input logic clk,
    input logic[7:0]uart_input_data,
    output logic dataReady,
    output l
    );
endmodule
