// Seed: 961261608
module module_0 (
    input  wor  id_0,
    output tri0 id_1
);
  logic [7:0] id_3;
  always_latch @(-1) id_3[-1] <= id_0;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    output tri1 id_2,
    input supply1 id_3
);
  wand id_5 = 1;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output wire id_0
    , id_9,
    input supply0 id_1,
    input wand id_2,
    output supply0 id_3,
    output tri0 id_4,
    output uwire id_5,
    input tri id_6,
    output uwire id_7
);
  logic id_10;
  localparam id_11 = (-1);
  wire id_12;
  ;
  module_0 modCall_1 (
      id_6,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
