Synth-LoadInt(64)->Synth
{
    41,
    4,
    72,
    4,
    71,
    16,
    3,
    20,
    24,
    25,
    22,
    1,
    0,
    3,
    6,
    62,
    16,
    5,
    1,
    5,
    5,
    9,
    19,
    25,
    63,
    18,
    0,
    0,
    16,
    0,
    64,
    0,
    3,
    0,
    0,
    9,
    22,
    37,
    15,
    3,
    37,
    9,
    5,
    37,
    6,
    6,
    18,
    20,
    19,
    19,
    64,
    18,
    1,
    18,
    18,
    12,
    24,
    25,
    25,
    0,
    0,
    1,
    1,
    12,
}
MDAP[1](SyntheticStack)
ShP[1]
MDAP[1](SyntheticStack)
AlignRP[]
SRP0[](SyntheticStack)
AlignRP[]
SRP0[](SyntheticStack)
AlignRP[]
SRP1[](SyntheticStack)
ShP[1]
MDAP[1](SyntheticStack)
DeltaP1[]
ShP[1]
MDAP[1](SyntheticStack)
AlignRP[]
SRP1[](SyntheticStack)
ShP[1]
MDAP[1](SyntheticStack)
MIRP[0111](SyntheticStack, SyntheticStack)
SVTCA[0]
MDAP[1](SyntheticStack)
MIRP[0111](SyntheticStack, SyntheticStack)
MDAP[1](SyntheticStack)
MIRP[0111](SyntheticStack, SyntheticStack)
SRP2[](SyntheticStack)
IP[]
MDAP[1](SyntheticStack)
DeltaP1[]
AlignRP[]
MIRP[1111](SyntheticStack, SyntheticStack)
AlignRP[]
SRP1[](SyntheticStack)
ShP[1]
MDAP[1](SyntheticStack)
DeltaP1[]
MIRP[0010](SyntheticStack, SyntheticStack)
SRP1[](SyntheticStack)
SRP2[](SyntheticStack)
IP[]
SRP1[](SyntheticStack)
SRP2[](SyntheticStack)
IP[]
IP[]
IUP[1]
IUP[0]
SVTCA[1]
DeltaP1[]
Synth-Return->Synth
