##############################################################################################
# This is a brief document containing design specific details for HW platform.
# This file is auto-generated. DO NOT EDIT.
##############################################################################################
BOARD: digilentinc.com:zybo-z7-20:part0:1.1
BLOCK DESIGN: zybo_z7_20_base_202201
PRE SYNTH: FALSE
------------------------------------------------------------------------------------------------------------------------------------------------------
                    MODULE INSTANCE NAME                       IP TYPE     IP VERSION                                                IP
------------------------------------------------------------------------------------------------------------------------------------------------------
     zybo_z7_20_base_202201_axi_intc_0_0                      axi_intc            4.1                        xilinx.com:ip:axi_intc:4.1
      zybo_z7_20_base_202201_axi_vip_0_0                       axi_vip            1.1                         xilinx.com:ip:axi_vip:1.1
      zybo_z7_20_base_202201_clk_wiz_0_0                       clk_wiz            6.0                         xilinx.com:ip:clk_wiz:6.0
zybo_z7_20_base_202201_interconnect_axifull_0              axi_interconnect            2.1                xilinx.com:ip:axi_interconnect:2.1
zybo_z7_20_base_202201_proc_sys_reset_100MHz_0                proc_sys_reset            5.0                  xilinx.com:ip:proc_sys_reset:5.0
zybo_z7_20_base_202201_proc_sys_reset_142MHz_0                proc_sys_reset            5.0                  xilinx.com:ip:proc_sys_reset:5.0
zybo_z7_20_base_202201_proc_sys_reset_166MHz_0                proc_sys_reset            5.0                  xilinx.com:ip:proc_sys_reset:5.0
zybo_z7_20_base_202201_proc_sys_reset_200MHz_0                proc_sys_reset            5.0                  xilinx.com:ip:proc_sys_reset:5.0
zybo_z7_20_base_202201_proc_sys_reset_42MHz_0                proc_sys_reset            5.0                  xilinx.com:ip:proc_sys_reset:5.0
zybo_z7_20_base_202201_proc_sys_reset_50MHz_0                proc_sys_reset            5.0                  xilinx.com:ip:proc_sys_reset:5.0
            zybo_z7_20_base_202201_ps7_0            processing_system7            5.5              xilinx.com:ip:processing_system7:5.5
 zybo_z7_20_base_202201_ps7_axi_periph_0              axi_interconnect            2.1                xilinx.com:ip:axi_interconnect:2.1
    zybo_z7_20_base_202201_rst_ps7_50M_0                proc_sys_reset            5.0                  xilinx.com:ip:proc_sys_reset:5.0
