#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Aug 31 06:01:30 2025
# Process ID         : 9009
# Current directory  : /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/top_mmio_subsystem_1_0_synth_1
# Command line       : vivado -log top_mmio_subsystem_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_mmio_subsystem_1_0.tcl
# Log file           : /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/top_mmio_subsystem_1_0_synth_1/top_mmio_subsystem_1_0.vds
# Journal file       : /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/top_mmio_subsystem_1_0_synth_1/vivado.jou
# Running On         : wangjiakun-Inspiron-14-Plus-7430
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13620H
# CPU Frequency      : 670.316 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 16438 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20733 MB
# Available Virtual  : 9230 MB
#-----------------------------------------------------------
source top_mmio_subsystem_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1504.129 ; gain = 36.840 ; free physical = 1095 ; free virtual = 6816
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_mmio_subsystem_1_0
Command: synth_design -top top_mmio_subsystem_1_0 -part xc7a200tfbg676-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9064
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1960.711 ; gain = 428.766 ; free physical = 525 ; free virtual = 6511
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'transaction_completed' is not allowed [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_controller/axi_mmio_controller.sv:127]
INFO: [Synth 8-11241] undeclared symbol 'w_wr_rn', assumed default net type 'wire' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/tb/../fifo.sv:235]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'fifo_controller' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/tb/../fifo.sv:130]
INFO: [Synth 8-9937] previous definition of design element 'fifo_controller' is here [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/tb/../fifo.sv:130]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'register_file' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/tb/../fifo.sv:190]
INFO: [Synth 8-9937] previous definition of design element 'register_file' is here [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/tb/../fifo.sv:190]
INFO: [Synth 8-11241] undeclared symbol 'w_wr_rn', assumed default net type 'wire' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/tb/../fifo.sv:235]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'fifo' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/tb/../fifo.sv:267]
INFO: [Synth 8-9937] previous definition of design element 'fifo' is here [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/tb/../fifo.sv:267]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'rx' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/tb/../rx_tx.sv:123]
INFO: [Synth 8-9937] previous definition of design element 'rx' is here [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/tb/../rx_tx.sv:123]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'tx' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/tb/../rx_tx.sv:246]
INFO: [Synth 8-9937] previous definition of design element 'tx' is here [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/tb/../rx_tx.sv:246]
WARNING: [Synth 8-10929] literal value 'h10 truncated to fit in 4 bits [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/timer/tb/../timer.sv:149]
WARNING: [Synth 8-10929] literal value 'h10 truncated to fit in 4 bits [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/timer/tb/../timer.sv:149]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'timer' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/timer/tb/../timer.sv:268]
INFO: [Synth 8-9937] previous definition of design element 'timer' is here [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/timer/tb/../timer.sv:268]
INFO: [Synth 8-6157] synthesizing module 'top_mmio_subsystem_1_0' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_1_0/synth/top_mmio_subsystem_1_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'mmio_subsystem' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_subsys.sv:52]
INFO: [Synth 8-6157] synthesizing module 'axi_mmio_controller' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_controller/axi_mmio_controller.sv:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_controller/axi_mmio_controller.sv:159]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmio_controller' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_controller/axi_mmio_controller.sv:64]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/timer/timer.sv:52]
WARNING: [Synth 8-151] case item 8'b00000000 is unreachable [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/timer/timer.sv:107]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/timer/timer.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/timer/timer.sv:52]
INFO: [Synth 8-6157] synthesizing module 'gpio' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/src/gpio.sv:32]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/src/gpio.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/src/gpio.sv:32]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/uart.sv:241]
INFO: [Synth 8-6157] synthesizing module 'uart_core' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/uart.sv:84]
INFO: [Synth 8-6157] synthesizing module 'buad_generator' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/uart.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'buad_generator' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/uart.sv:25]
INFO: [Synth 8-6157] synthesizing module 'rx' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/rx_tx.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'rx' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/rx_tx.sv:43]
INFO: [Synth 8-6157] synthesizing module 'fifo' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/fifo.sv:217]
INFO: [Synth 8-6157] synthesizing module 'fifo_controller' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/fifo.sv:30]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/fifo.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controller' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/fifo.sv:30]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/fifo.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/fifo.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/fifo.sv:217]
WARNING: [Synth 8-7071] port 'valid_rd' of module 'fifo' is unconnected for instance 'rx_fifo' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/uart.sv:141]
WARNING: [Synth 8-7071] port 'num_elements' of module 'fifo' is unconnected for instance 'rx_fifo' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/uart.sv:141]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'fifo' has 11 connections declared, but only 9 given [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/uart.sv:141]
INFO: [Synth 8-6157] synthesizing module 'tx' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/rx_tx.sv:161]
INFO: [Synth 8-6155] done synthesizing module 'tx' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/rx_tx.sv:161]
WARNING: [Synth 8-7071] port 'valid_rd' of module 'fifo' is unconnected for instance 'tx_fifo' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/uart.sv:171]
WARNING: [Synth 8-7071] port 'num_elements' of module 'fifo' is unconnected for instance 'tx_fifo' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/uart.sv:171]
WARNING: [Synth 8-7023] instance 'tx_fifo' of module 'fifo' has 11 connections declared, but only 9 given [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/uart.sv:171]
INFO: [Synth 8-6155] done synthesizing module 'uart_core' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/uart.sv:84]
WARNING: [Synth 8-7071] port 'rx_done_tick' of module 'uart_core' is unconnected for instance 'core' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/uart.sv:292]
WARNING: [Synth 8-7071] port 'tx_idle' of module 'uart_core' is unconnected for instance 'core' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/uart.sv:292]
WARNING: [Synth 8-7023] instance 'core' of module 'uart_core' has 19 connections declared, but only 17 given [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/uart.sv:292]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/uart.sv:333]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/uart.sv:241]
INFO: [Synth 8-6155] done synthesizing module 'mmio_subsystem' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_subsys.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'top_mmio_subsystem_1_0' (0#1) [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_1_0/synth/top_mmio_subsystem_1_0.sv:53]
WARNING: [Synth 8-87] always_comb on 'w_next_state_reg' did not result in combinational logic [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_controller/axi_mmio_controller.sv:168]
WARNING: [Synth 8-87] always_comb on 'w_next_state_reg' did not result in combinational logic [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/timer/timer.sv:103]
WARNING: [Synth 8-87] always_comb on 'w_slave_error_reg' did not result in combinational logic [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/timer/timer.sv:110]
WARNING: [Synth 8-87] always_comb on 'w_rd_data_reg' did not result in combinational logic [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/timer/timer.sv:115]
WARNING: [Synth 8-87] always_comb on 'w_rd_done_reg' did not result in combinational logic [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/timer/timer.sv:116]
WARNING: [Synth 8-87] always_comb on 'w_decode_error_reg' did not result in combinational logic [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/timer/timer.sv:161]
WARNING: [Synth 8-87] always_comb on 'w_next_state_reg' did not result in combinational logic [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/src/gpio.sv:68]
WARNING: [Synth 8-3848] Net idle in module/entity gpio does not have driver. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/src/gpio.sv:44]
WARNING: [Synth 8-87] always_comb on 'w_next_state_reg' did not result in combinational logic [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/uart.sv:335]
WARNING: [Synth 8-3848] Net slot_signal_received in module/entity mmio_subsystem does not have driver. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_subsys.sv:96]
WARNING: [Synth 8-3848] Net slot_rd_data[15] in module/entity mmio_subsystem does not have driver. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_subsys.sv:99]
WARNING: [Synth 8-3848] Net slot_rd_data[14] in module/entity mmio_subsystem does not have driver. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_subsys.sv:99]
WARNING: [Synth 8-3848] Net slot_rd_data[13] in module/entity mmio_subsystem does not have driver. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_subsys.sv:99]
WARNING: [Synth 8-3848] Net slot_rd_data[12] in module/entity mmio_subsystem does not have driver. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_subsys.sv:99]
WARNING: [Synth 8-3848] Net slot_rd_data[11] in module/entity mmio_subsystem does not have driver. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_subsys.sv:99]
WARNING: [Synth 8-3848] Net slot_rd_data[10] in module/entity mmio_subsystem does not have driver. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_subsys.sv:99]
WARNING: [Synth 8-3848] Net slot_rd_data[9] in module/entity mmio_subsystem does not have driver. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_subsys.sv:99]
WARNING: [Synth 8-3848] Net slot_rd_data[8] in module/entity mmio_subsystem does not have driver. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_subsys.sv:99]
WARNING: [Synth 8-3848] Net slot_rd_data[7] in module/entity mmio_subsystem does not have driver. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_subsys.sv:99]
WARNING: [Synth 8-3848] Net slot_rd_data[6] in module/entity mmio_subsystem does not have driver. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_subsys.sv:99]
WARNING: [Synth 8-3848] Net slot_rd_data[5] in module/entity mmio_subsystem does not have driver. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_subsys.sv:99]
WARNING: [Synth 8-3848] Net slot_rd_data[4] in module/entity mmio_subsystem does not have driver. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_subsys.sv:99]
WARNING: [Synth 8-3848] Net slot_rd_data[3] in module/entity mmio_subsystem does not have driver. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_subsys.sv:99]
WARNING: [Synth 8-7129] Port wr_data[31] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[30] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[29] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[28] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[27] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[26] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[25] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[24] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[23] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[22] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[21] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[20] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[19] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[18] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[17] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[16] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[15] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[14] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[13] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[12] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[11] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[10] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port idle in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[31] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[30] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[29] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[28] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[27] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[26] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[25] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[24] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[23] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[22] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[21] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[20] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[19] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[18] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[17] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[16] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[15] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[14] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[13] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[12] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[11] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[10] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[9] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[8] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[7] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[6] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[5] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[4] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[3] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[2] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[1] in module gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awprot[2] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awprot[1] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awprot[0] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wstrb[3] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wstrb[2] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wstrb[1] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wstrb[0] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_arprot[2] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_arprot[1] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_arprot[0] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[15] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[14] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[13] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[12] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[11] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[10] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[9] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[8] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[7] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[6] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[5] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[4] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[3] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[2] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[1] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_signal_received[0] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[15] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[14] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[13] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[12] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[11] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[10] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[9] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[8] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[7] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[6] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[5] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[4] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[3] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[2] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[1] in module axi_mmio_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port slot_idle[0] in module axi_mmio_controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2040.680 ; gain = 508.734 ; free physical = 201 ; free virtual = 5743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2055.523 ; gain = 523.578 ; free physical = 173 ; free virtual = 5627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2063.527 ; gain = 531.582 ; free physical = 157 ; free virtual = 5610
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'axi_mmio_controller'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'timer'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'rx'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'tx'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'uart'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_w_next_state_reg' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_controller/axi_mmio_controller.sv:168]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_w_next_state_reg' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_controller/axi_mmio_controller.sv:168]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 |                              000
                 WRITE_1 |                            00010 |                              001
              WRITE_RESP |                            00100 |                              010
                  READ_1 |                            01000 |                              011
               READ_RESP |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'one-hot' in module 'axi_mmio_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_w_next_state_reg' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/mmio_controller/axi_mmio_controller.sv:168]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_w_next_state_reg' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/timer/timer.sv:103]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_w_next_state_reg' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/timer/timer.sv:103]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                  ACTIVE |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'one-hot' in module 'timer'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_w_next_state_reg' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/timer/timer.sv:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_rd_data_reg' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/timer/timer.sv:115]
WARNING: [Synth 8-327] inferring latch for variable 'w_decode_error_reg' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/timer/timer.sv:161]
WARNING: [Synth 8-327] inferring latch for variable 'w_slave_error_reg' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/timer/timer.sv:110]
WARNING: [Synth 8-327] inferring latch for variable 'w_rd_done_reg' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/timer/timer.sv:116]
WARNING: [Synth 8-327] inferring latch for variable 'w_next_state_reg' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/src/gpio.sv:68]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'tx'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_w_next_state_reg' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/uart.sv:335]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_w_next_state_reg' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/uart.sv:335]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                  ACTIVE |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'one-hot' in module 'uart'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_w_next_state_reg' [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ipshared/d100/uart/uart.sv:335]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2094.387 ; gain = 562.441 ; free physical = 229 ; free virtual = 5429
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 9     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 34    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 7     
	   6 Input   10 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 13    
	   3 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 11    
	   5 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 4     
	   6 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 13    
	   2 Input    1 Bit        Muxes := 102   
	   4 Input    1 Bit        Muxes := 28    
	   3 Input    1 Bit        Muxes := 23    
	  10 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port wr_data[31] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[30] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[29] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data[28] in module uart is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2293.441 ; gain = 761.496 ; free physical = 1374 ; free virtual = 4453
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2293.441 ; gain = 761.496 ; free physical = 1374 ; free virtual = 4452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2293.441 ; gain = 761.496 ; free physical = 1343 ; free virtual = 4421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2386.254 ; gain = 854.309 ; free physical = 1326 ; free virtual = 4554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2386.254 ; gain = 854.309 ; free physical = 1318 ; free virtual = 4548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2386.254 ; gain = 854.309 ; free physical = 1318 ; free virtual = 4552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2386.254 ; gain = 854.309 ; free physical = 1318 ; free virtual = 4553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2386.254 ; gain = 854.309 ; free physical = 1318 ; free virtual = 4555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2386.254 ; gain = 854.309 ; free physical = 1317 ; free virtual = 4554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    21|
|2     |LUT1   |    32|
|3     |LUT2   |    57|
|4     |LUT3   |    39|
|5     |LUT4   |   134|
|6     |LUT5   |    71|
|7     |LUT6   |   268|
|8     |FDCE   |   517|
|9     |FDPE   |     9|
|10    |LD     |    48|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------------+------+
|      |Instance          |Module              |Cells |
+------+------------------+--------------------+------+
|1     |top               |                    |  1196|
|2     |  inst            |mmio_subsystem      |  1196|
|3     |    control       |axi_mmio_controller |   235|
|4     |    emperor_gpio  |gpio                |    18|
|5     |    emperor_timer |timer               |   342|
|6     |    emperor_uart  |uart                |   601|
|7     |      core        |uart_core           |   558|
|8     |        buad_gen  |buad_generator      |    29|
|9     |        rx_fifo   |fifo                |   214|
|10    |          control |fifo_controller_1   |    46|
|11    |          rf      |register_file_2     |   168|
|12    |        rx_inst   |rx                  |    57|
|13    |        tx_fifo   |fifo_0              |   211|
|14    |          control |fifo_controller     |    42|
|15    |          rf      |register_file       |   169|
|16    |        tx_inst   |tx                  |    47|
+------+------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2386.254 ; gain = 854.309 ; free physical = 1315 ; free virtual = 4554
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 243 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2386.254 ; gain = 854.309 ; free physical = 1313 ; free virtual = 4554
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2386.262 ; gain = 854.309 ; free physical = 1313 ; free virtual = 4554
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2401.129 ; gain = 0.000 ; free physical = 1422 ; free virtual = 4694
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.719 ; gain = 0.000 ; free physical = 2194 ; free virtual = 5348
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 48 instances

Synth Design complete | Checksum: 5d15dc35
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 151 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2548.719 ; gain = 1024.777 ; free physical = 2194 ; free virtual = 5348
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1645.256; main = 1645.256; forked = 227.438
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3023.484; main = 2548.723; forked = 926.125
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.879 ; gain = 0.000 ; free physical = 3418 ; free virtual = 6572
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/top_mmio_subsystem_1_0_synth_1/top_mmio_subsystem_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2916.879 ; gain = 368.160 ; free physical = 3410 ; free virtual = 6565
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2919.848 ; gain = 0.000 ; free physical = 3410 ; free virtual = 6566
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/top_mmio_subsystem_1_0_synth_1/top_mmio_subsystem_1_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_mmio_subsystem_1_0_utilization_synth.rpt -pb top_mmio_subsystem_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 31 06:02:14 2025...
