hw:
../../vhdl/input.vhd
../../vhdl/distram_dualport.vhd

comp:
../components/ADC/AD7685.vhd

sim: 
inputtest.vhd

toplevel: inputtest
