# Loading project AAC2M2P2
# Compile of AAC2M2P2_tb.vhdp was successful.
# Compile of AAC2M2P2.vhd failed with 2 errors.
# Compile of AAC2M2P2.vhd was successful.
vsim work.aac2m2p2_tb
# vsim work.aac2m2p2_tb 
# Start time: 13:52:17 on Jun 25,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.numeric_bit(body)
# Loading ieee.numeric_bit_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.aac2m2p2_tb(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ram128_32(behavioral)
add wave -position end  sim:/aac2m2p2_tb/clock_tb
add wave -position end  sim:/aac2m2p2_tb/address_tb
add wave -position end  sim:/aac2m2p2_tb/data_tb
add wave -position end  sim:/aac2m2p2_tb/wren_tb
add wave -position end  sim:/aac2m2p2_tb/q_tb
add wave -position end  sim:/aac2m2p2_tb/simend
add wave -position end  sim:/aac2m2p2_tb/ValidCheck
add wave -position end  sim:/aac2m2p2_tb/ROM
add wave -position end  sim:/aac2m2p2_tb/delay
add wave -position end  sim:/aac2m2p2_tb/Points
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /aac2m2p2_tb/RAM_Test
# ** Note: This simulation is complete
#    Time: 513135 ns  Iteration: 0  Instance: /aac2m2p2_tb
quit -sim
# End time: 13:56:39 on Jun 25,2021, Elapsed time: 0:04:22
# Errors: 0, Warnings: 8
# reading /home/arun/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project AAC2M2P3
# Compile of AAC2M2P3_tb.vhdp was successful.
# Compile of AAC2M2P3.vhd failed with 2 errors.
# Compile of AAC2M2P3.vhd failed with 1 errors.
# Compile of AAC2M2P3.vhd failed with 1 errors.
# Compile of AAC2M2P3.vhd failed with 4 errors.
# Compile of AAC2M2P3.vhd failed with 1 errors.
# Compile of AAC2M2P3.vhd was successful.
vsim work.aac2m2p3_tb
# vsim work.aac2m2p3_tb 
# Start time: 19:58:58 on Jun 25,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.numeric_bit(body)
# Loading ieee.numeric_bit_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.aac2m2p3_tb(behavioral)
# Loading work.fsm(fsm_arch)
add wave -position end  sim:/aac2m2p3_tb/CLK_tb
add wave -position end  sim:/aac2m2p3_tb/RST_tb
add wave -position end  sim:/aac2m2p3_tb/In1_tb
add wave -position end  sim:/aac2m2p3_tb/Out1_tb
add wave -position end  sim:/aac2m2p3_tb/simend
add wave -position end  sim:/aac2m2p3_tb/ValidCheck
add wave -position end  sim:/aac2m2p3_tb/ROM
add wave -position end  sim:/aac2m2p3_tb/delay
add wave -position end  sim:/aac2m2p3_tb/Points
run -all
# ** Note: OUTPUT SHOULD BE 0
#    Time: 75 ns  Iteration: 0  Instance: /aac2m2p3_tb
# ** Note: OUTPUT SHOULD BE 0
#    Time: 95 ns  Iteration: 0  Instance: /aac2m2p3_tb
# ** Note: OUTPUT SHOULD BE 1
#    Time: 115 ns  Iteration: 0  Instance: /aac2m2p3_tb
# ** Note: OUTPUT SHOULD BE 1
#    Time: 135 ns  Iteration: 0  Instance: /aac2m2p3_tb
# ** Note: OUTPUT SHOULD BE 1
#    Time: 155 ns  Iteration: 0  Instance: /aac2m2p3_tb
# ** Note: OUTPUT SHOULD BE 1
#    Time: 175 ns  Iteration: 0  Instance: /aac2m2p3_tb
# ** Note: This simulation is complete
#    Time: 215 ns  Iteration: 0  Instance: /aac2m2p3_tb
quit -sim
# End time: 20:01:49 on Jun 25,2021, Elapsed time: 0:02:51
# Errors: 0, Warnings: 11
# Compile of AAC2M2P3.vhd was successful.
vsim work.aac2m2p3_tb
# vsim work.aac2m2p3_tb 
# Start time: 20:02:00 on Jun 25,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.numeric_bit(body)
# Loading ieee.numeric_bit_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.aac2m2p3_tb(behavioral)
# Loading work.fsm(fsm_arch)
add wave -position end  sim:/aac2m2p3_tb/CLK_tb
add wave -position end  sim:/aac2m2p3_tb/RST_tb
add wave -position end  sim:/aac2m2p3_tb/In1_tb
add wave -position end  sim:/aac2m2p3_tb/Out1_tb
add wave -position end  sim:/aac2m2p3_tb/simend
add wave -position end  sim:/aac2m2p3_tb/ValidCheck
add wave -position end  sim:/aac2m2p3_tb/ROM
add wave -position end  sim:/aac2m2p3_tb/delay
add wave -position end  sim:/aac2m2p3_tb/Points
run -all
# ** Note: This simulation is complete
#    Time: 215 ns  Iteration: 0  Instance: /aac2m2p3_tb
quit -sim
# End time: 20:02:21 on Jun 25,2021, Elapsed time: 0:00:21
# Errors: 0, Warnings: 2
# reading /home/arun/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project AAC2M2H1
# Compile of AAC2M2H1_tb.vhdp was successful.
# Compile of AAC2M2H1.vhd failed with 1 errors.
# Compile of AAC2M2H1.vhd failed with 1 errors.
# Compile of AAC2M2H1.vhd failed with 1 errors.
# Compile of AAC2M2H1.vhd was successful.
vsim work.aac2m2h1_tb
# vsim work.aac2m2h1_tb 
# Start time: 20:13:32 on Jun 25,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.numeric_bit(body)
# Loading ieee.numeric_bit_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.aac2m2h1_tb(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(alu_arch)
add wave -position end  sim:/aac2m2h1_tb/OP_tb
add wave -position end  sim:/aac2m2h1_tb/A_tb
add wave -position end  sim:/aac2m2h1_tb/B_tb
add wave -position end  sim:/aac2m2h1_tb/Y_tb
add wave -position end  sim:/aac2m2h1_tb/ValidCheck
add wave -position end  sim:/aac2m2h1_tb/ROM
add wave -position end  sim:/aac2m2h1_tb/delay
add wave -position end  sim:/aac2m2h1_tb/Points
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /aac2m2h1_tb/ALU_test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /aac2m2h1_tb/ALU_test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /aac2m2h1_tb/ALU_test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /aac2m2h1_tb/ALU_test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /aac2m2h1_tb/ALU_test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /aac2m2h1_tb/ALU_test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /aac2m2h1_tb/ALU_test
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /aac2m2h1_tb/ALU_test
# ** Note: This simulation is complete
#    Time: 100 ns  Iteration: 0  Instance: /aac2m2h1_tb
quit -sim
# End time: 20:37:23 on Jun 25,2021, Elapsed time: 0:23:51
# Errors: 0, Warnings: 17
# reading /home/arun/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project AAC2M2H2
# Compile of AAC2M2H2_tb.vhdp was successful.
# Compile of AAC2M2H2.vhd was successful.
vsim work.aac2m2h2_tb
# vsim work.aac2m2h2_tb 
# Start time: 21:13:18 on Jun 25,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.numeric_bit(body)
# Loading ieee.numeric_bit_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.aac2m2h2_tb(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fifo8x9(arch_fifo8x9)
add wave -position end  sim:/aac2m2h2_tb/clk_tb
add wave -position end  sim:/aac2m2h2_tb/rst_tb
add wave -position end  sim:/aac2m2h2_tb/RdPtrClr_tb
add wave -position end  sim:/aac2m2h2_tb/WrPtrClr_tb
add wave -position end  sim:/aac2m2h2_tb/rdinc_tb
add wave -position end  sim:/aac2m2h2_tb/wrinc_tb
add wave -position end  sim:/aac2m2h2_tb/DataIn_tb
add wave -position end  sim:/aac2m2h2_tb/DataOut_tb
add wave -position end  sim:/aac2m2h2_tb/rden_tb
add wave -position end  sim:/aac2m2h2_tb/wren_tb
add wave -position end  sim:/aac2m2h2_tb/simend
add wave -position end  sim:/aac2m2h2_tb/ValidCheck
add wave -position end  sim:/aac2m2h2_tb/ROM
add wave -position end  sim:/aac2m2h2_tb/delay
add wave -position end  sim:/aac2m2h2_tb/Points
run -all
# ** Note: This simulation is complete
#    Time: 335 ns  Iteration: 0  Instance: /aac2m2h2_tb
quit -sim
# End time: 21:13:39 on Jun 25,2021, Elapsed time: 0:00:21
# Errors: 0, Warnings: 6
vsim work.aac2m2h2_tb
# vsim work.aac2m2h2_tb 
# Start time: 21:13:45 on Jun 25,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.numeric_bit(body)
# Loading ieee.numeric_bit_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.aac2m2h2_tb(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fifo8x9(arch_fifo8x9)
add wave -position end  sim:/aac2m2h2_tb/clk_tb
add wave -position end  sim:/aac2m2h2_tb/rst_tb
add wave -position end  sim:/aac2m2h2_tb/RdPtrClr_tb
add wave -position end  sim:/aac2m2h2_tb/WrPtrClr_tb
add wave -position end  sim:/aac2m2h2_tb/rdinc_tb
add wave -position end  sim:/aac2m2h2_tb/wrinc_tb
add wave -position end  sim:/aac2m2h2_tb/DataIn_tb
add wave -position end  sim:/aac2m2h2_tb/DataOut_tb
add wave -position end  sim:/aac2m2h2_tb/rden_tb
add wave -position end  sim:/aac2m2h2_tb/wren_tb
add wave -position end  sim:/aac2m2h2_tb/simend
add wave -position end  sim:/aac2m2h2_tb/ValidCheck
add wave -position end  sim:/aac2m2h2_tb/ROM
add wave -position end  sim:/aac2m2h2_tb/delay
add wave -position end  sim:/aac2m2h2_tb/Points
run -all
# ** Note: This simulation is complete
#    Time: 335 ns  Iteration: 0  Instance: /aac2m2h2_tb
quit -sim
# End time: 21:14:38 on Jun 25,2021, Elapsed time: 0:00:53
# Errors: 0, Warnings: 1
# reading /home/arun/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
