

================================================================
== Vitis HLS Report for 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE'
================================================================
* Date:           Thu Oct  2 21:26:36 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.755 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  768|  768|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_STORE  |      768|      768|         2|          1|          1|   768|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       20|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|      256|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       36|     -|
|Register             |        -|      -|       21|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       21|      312|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+-----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +----------------------------+-----------------------+---------+----+---+-----+-----+
    |sparsemux_17_3_32_1_1_U521  |sparsemux_17_3_32_1_1  |        0|   0|  0|   96|    0|
    |sparsemux_33_4_32_1_1_U522  |sparsemux_33_4_32_1_1  |        0|   0|  0|  160|    0|
    +----------------------------+-----------------------+---------+----+---+-----+-----+
    |Total                       |                       |        0|   0|  0|  256|    0|
    +----------------------------+-----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_fu_548_p2                |         +|   0|  0|  10|          10|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln55_fu_710_p2        |      icmp|   0|  0|   4|          10|          10|
    |ap_block_state2_io         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  20|          23|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   1|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i153_load        |  16|          2|   10|         20|
    |gmem2_blk_n_W                     |   1|          2|    1|          2|
    |gmem3_blk_n_W                     |   1|          2|    1|          2|
    |i153_fu_176                       |  16|          2|   10|         20|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|         12|   24|         48|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i153_fu_176                       |  10|   0|   10|          0|
    |trunc_ln55_1_reg_891              |   4|   0|    4|          0|
    |trunc_ln55_reg_886                |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  21|   0|   21|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE|  return value|
|m_axi_gmem2_0_AWVALID   |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWREADY   |   in|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWADDR    |  out|   64|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWID      |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWLEN     |  out|   32|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWSIZE    |  out|    3|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWBURST   |  out|    2|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWLOCK    |  out|    2|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWCACHE   |  out|    4|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWPROT    |  out|    3|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWQOS     |  out|    4|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWREGION  |  out|    4|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_AWUSER    |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_WVALID    |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_WREADY    |   in|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_WDATA     |  out|   32|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_WSTRB     |  out|    4|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_WLAST     |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_WID       |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_WUSER     |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARVALID   |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARREADY   |   in|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARADDR    |  out|   64|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARID      |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARLEN     |  out|   32|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARSIZE    |  out|    3|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARBURST   |  out|    2|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARLOCK    |  out|    2|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARCACHE   |  out|    4|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARPROT    |  out|    3|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARQOS     |  out|    4|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARREGION  |  out|    4|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_ARUSER    |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_RVALID    |   in|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_RREADY    |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_RDATA     |   in|   32|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_RLAST     |   in|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_RID       |   in|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_RFIFONUM  |   in|   13|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_RUSER     |   in|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_RRESP     |   in|    2|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_BVALID    |   in|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_BREADY    |  out|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_BRESP     |   in|    2|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_BID       |   in|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem2_0_BUSER     |   in|    1|       m_axi|                                       gmem2|       pointer|
|m_axi_gmem3_0_AWVALID   |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWREADY   |   in|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWADDR    |  out|   64|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWID      |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWLEN     |  out|   32|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWSIZE    |  out|    3|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWBURST   |  out|    2|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWLOCK    |  out|    2|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWCACHE   |  out|    4|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWPROT    |  out|    3|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWQOS     |  out|    4|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWREGION  |  out|    4|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_AWUSER    |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_WVALID    |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_WREADY    |   in|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_WDATA     |  out|   32|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_WSTRB     |  out|    4|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_WLAST     |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_WID       |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_WUSER     |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARVALID   |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARREADY   |   in|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARADDR    |  out|   64|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARID      |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARLEN     |  out|   32|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARSIZE    |  out|    3|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARBURST   |  out|    2|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARLOCK    |  out|    2|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARCACHE   |  out|    4|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARPROT    |  out|    3|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARQOS     |  out|    4|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARREGION  |  out|    4|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_ARUSER    |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_RVALID    |   in|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_RREADY    |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_RDATA     |   in|   32|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_RLAST     |   in|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_RID       |   in|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_RFIFONUM  |   in|   13|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_RUSER     |   in|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_RRESP     |   in|    2|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_BVALID    |   in|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_BREADY    |  out|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_BRESP     |   in|    2|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_BID       |   in|    1|       m_axi|                                       gmem3|       pointer|
|m_axi_gmem3_0_BUSER     |   in|    1|       m_axi|                                       gmem3|       pointer|
|sext_ln55_1             |   in|   62|     ap_none|                                 sext_ln55_1|        scalar|
|sext_ln55               |   in|   62|     ap_none|                                   sext_ln55|        scalar|
|p_cast_cast             |   in|   62|     ap_none|                                 p_cast_cast|        scalar|
|p_cast1_cast            |   in|   62|     ap_none|                                p_cast1_cast|        scalar|
|out_k_rope_0_address0   |  out|    7|   ap_memory|                                out_k_rope_0|         array|
|out_k_rope_0_ce0        |  out|    1|   ap_memory|                                out_k_rope_0|         array|
|out_k_rope_0_q0         |   in|   32|   ap_memory|                                out_k_rope_0|         array|
|out_k_rope_1_address0   |  out|    7|   ap_memory|                                out_k_rope_1|         array|
|out_k_rope_1_ce0        |  out|    1|   ap_memory|                                out_k_rope_1|         array|
|out_k_rope_1_q0         |   in|   32|   ap_memory|                                out_k_rope_1|         array|
|out_k_rope_2_address0   |  out|    7|   ap_memory|                                out_k_rope_2|         array|
|out_k_rope_2_ce0        |  out|    1|   ap_memory|                                out_k_rope_2|         array|
|out_k_rope_2_q0         |   in|   32|   ap_memory|                                out_k_rope_2|         array|
|out_k_rope_3_address0   |  out|    7|   ap_memory|                                out_k_rope_3|         array|
|out_k_rope_3_ce0        |  out|    1|   ap_memory|                                out_k_rope_3|         array|
|out_k_rope_3_q0         |   in|   32|   ap_memory|                                out_k_rope_3|         array|
|out_k_rope_4_address0   |  out|    7|   ap_memory|                                out_k_rope_4|         array|
|out_k_rope_4_ce0        |  out|    1|   ap_memory|                                out_k_rope_4|         array|
|out_k_rope_4_q0         |   in|   32|   ap_memory|                                out_k_rope_4|         array|
|out_k_rope_5_address0   |  out|    7|   ap_memory|                                out_k_rope_5|         array|
|out_k_rope_5_ce0        |  out|    1|   ap_memory|                                out_k_rope_5|         array|
|out_k_rope_5_q0         |   in|   32|   ap_memory|                                out_k_rope_5|         array|
|out_k_rope_6_address0   |  out|    7|   ap_memory|                                out_k_rope_6|         array|
|out_k_rope_6_ce0        |  out|    1|   ap_memory|                                out_k_rope_6|         array|
|out_k_rope_6_q0         |   in|   32|   ap_memory|                                out_k_rope_6|         array|
|out_k_rope_7_address0   |  out|    7|   ap_memory|                                out_k_rope_7|         array|
|out_k_rope_7_ce0        |  out|    1|   ap_memory|                                out_k_rope_7|         array|
|out_k_rope_7_q0         |   in|   32|   ap_memory|                                out_k_rope_7|         array|
|out_v_0_address0        |  out|    6|   ap_memory|                                     out_v_0|         array|
|out_v_0_ce0             |  out|    1|   ap_memory|                                     out_v_0|         array|
|out_v_0_q0              |   in|   32|   ap_memory|                                     out_v_0|         array|
|out_v_1_address0        |  out|    6|   ap_memory|                                     out_v_1|         array|
|out_v_1_ce0             |  out|    1|   ap_memory|                                     out_v_1|         array|
|out_v_1_q0              |   in|   32|   ap_memory|                                     out_v_1|         array|
|out_v_2_address0        |  out|    6|   ap_memory|                                     out_v_2|         array|
|out_v_2_ce0             |  out|    1|   ap_memory|                                     out_v_2|         array|
|out_v_2_q0              |   in|   32|   ap_memory|                                     out_v_2|         array|
|out_v_3_address0        |  out|    6|   ap_memory|                                     out_v_3|         array|
|out_v_3_ce0             |  out|    1|   ap_memory|                                     out_v_3|         array|
|out_v_3_q0              |   in|   32|   ap_memory|                                     out_v_3|         array|
|out_v_4_address0        |  out|    6|   ap_memory|                                     out_v_4|         array|
|out_v_4_ce0             |  out|    1|   ap_memory|                                     out_v_4|         array|
|out_v_4_q0              |   in|   32|   ap_memory|                                     out_v_4|         array|
|out_v_5_address0        |  out|    6|   ap_memory|                                     out_v_5|         array|
|out_v_5_ce0             |  out|    1|   ap_memory|                                     out_v_5|         array|
|out_v_5_q0              |   in|   32|   ap_memory|                                     out_v_5|         array|
|out_v_6_address0        |  out|    6|   ap_memory|                                     out_v_6|         array|
|out_v_6_ce0             |  out|    1|   ap_memory|                                     out_v_6|         array|
|out_v_6_q0              |   in|   32|   ap_memory|                                     out_v_6|         array|
|out_v_7_address0        |  out|    6|   ap_memory|                                     out_v_7|         array|
|out_v_7_ce0             |  out|    1|   ap_memory|                                     out_v_7|         array|
|out_v_7_q0              |   in|   32|   ap_memory|                                     out_v_7|         array|
|out_v_8_address0        |  out|    6|   ap_memory|                                     out_v_8|         array|
|out_v_8_ce0             |  out|    1|   ap_memory|                                     out_v_8|         array|
|out_v_8_q0              |   in|   32|   ap_memory|                                     out_v_8|         array|
|out_v_9_address0        |  out|    6|   ap_memory|                                     out_v_9|         array|
|out_v_9_ce0             |  out|    1|   ap_memory|                                     out_v_9|         array|
|out_v_9_q0              |   in|   32|   ap_memory|                                     out_v_9|         array|
|out_v_10_address0       |  out|    6|   ap_memory|                                    out_v_10|         array|
|out_v_10_ce0            |  out|    1|   ap_memory|                                    out_v_10|         array|
|out_v_10_q0             |   in|   32|   ap_memory|                                    out_v_10|         array|
|out_v_11_address0       |  out|    6|   ap_memory|                                    out_v_11|         array|
|out_v_11_ce0            |  out|    1|   ap_memory|                                    out_v_11|         array|
|out_v_11_q0             |   in|   32|   ap_memory|                                    out_v_11|         array|
|out_v_12_address0       |  out|    6|   ap_memory|                                    out_v_12|         array|
|out_v_12_ce0            |  out|    1|   ap_memory|                                    out_v_12|         array|
|out_v_12_q0             |   in|   32|   ap_memory|                                    out_v_12|         array|
|out_v_13_address0       |  out|    6|   ap_memory|                                    out_v_13|         array|
|out_v_13_ce0            |  out|    1|   ap_memory|                                    out_v_13|         array|
|out_v_13_q0             |   in|   32|   ap_memory|                                    out_v_13|         array|
|out_v_14_address0       |  out|    6|   ap_memory|                                    out_v_14|         array|
|out_v_14_ce0            |  out|    1|   ap_memory|                                    out_v_14|         array|
|out_v_14_q0             |   in|   32|   ap_memory|                                    out_v_14|         array|
|out_v_15_address0       |  out|    6|   ap_memory|                                    out_v_15|         array|
|out_v_15_ce0            |  out|    1|   ap_memory|                                    out_v_15|         array|
|out_v_15_q0             |   in|   32|   ap_memory|                                    out_v_15|         array|
+------------------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i153 = alloca i32 1"   --->   Operation 5 'alloca' 'i153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_cast1_cast11 = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %p_cast1_cast"   --->   Operation 6 'read' 'p_cast1_cast11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_cast_cast10 = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %p_cast_cast"   --->   Operation 7 'read' 'p_cast_cast10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln55_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln55"   --->   Operation 8 'read' 'sext_ln55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln55_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln55_1"   --->   Operation 9 'read' 'sext_ln55_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln55_cast = sext i62 %sext_ln55_read"   --->   Operation 10 'sext' 'sext_ln55_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln55_1_cast = sext i62 %sext_ln55_1_read"   --->   Operation 11 'sext' 'sext_ln55_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_57, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_58, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.39ns)   --->   "%store_ln0 = store i10 0, i10 %i153"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.split.i.i"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i153_load = load i10 %i153" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 32 'load' 'i153_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.71ns)   --->   "%i = add i10 %i153_load, i10 1" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 33 'add' 'i' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i10 %i153_load" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 34 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i10 %i153_load" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 35 'trunc' 'trunc_ln55_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i153_load, i32 4, i32 9" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 36 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i6 %lshr_ln" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 37 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln55_1 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i153_load, i32 3, i32 9" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 38 'partselect' 'lshr_ln55_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i7 %lshr_ln55_1" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 39 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%out_k_rope_0_addr = getelementptr i32 %out_k_rope_0, i64 0, i64 %zext_ln55_1" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 40 'getelementptr' 'out_k_rope_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%out_k_rope_1_addr = getelementptr i32 %out_k_rope_1, i64 0, i64 %zext_ln55_1" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 41 'getelementptr' 'out_k_rope_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%out_k_rope_2_addr = getelementptr i32 %out_k_rope_2, i64 0, i64 %zext_ln55_1" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 42 'getelementptr' 'out_k_rope_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%out_k_rope_3_addr = getelementptr i32 %out_k_rope_3, i64 0, i64 %zext_ln55_1" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 43 'getelementptr' 'out_k_rope_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%out_k_rope_4_addr = getelementptr i32 %out_k_rope_4, i64 0, i64 %zext_ln55_1" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 44 'getelementptr' 'out_k_rope_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%out_k_rope_5_addr = getelementptr i32 %out_k_rope_5, i64 0, i64 %zext_ln55_1" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 45 'getelementptr' 'out_k_rope_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%out_k_rope_6_addr = getelementptr i32 %out_k_rope_6, i64 0, i64 %zext_ln55_1" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 46 'getelementptr' 'out_k_rope_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%out_k_rope_7_addr = getelementptr i32 %out_k_rope_7, i64 0, i64 %zext_ln55_1" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 47 'getelementptr' 'out_k_rope_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_0_load = muxlogic i7 %out_k_rope_0_addr"   --->   Operation 48 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_0_load = load i7 %out_k_rope_0_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 49 'load' 'out_k_rope_0_load' <Predicate = true> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_1_load = muxlogic i7 %out_k_rope_1_addr"   --->   Operation 50 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_1_load = load i7 %out_k_rope_1_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 51 'load' 'out_k_rope_1_load' <Predicate = true> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_2_load = muxlogic i7 %out_k_rope_2_addr"   --->   Operation 52 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_2_load = load i7 %out_k_rope_2_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 53 'load' 'out_k_rope_2_load' <Predicate = true> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_3_load = muxlogic i7 %out_k_rope_3_addr"   --->   Operation 54 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_3_load = load i7 %out_k_rope_3_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 55 'load' 'out_k_rope_3_load' <Predicate = true> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_4_load = muxlogic i7 %out_k_rope_4_addr"   --->   Operation 56 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_4_load = load i7 %out_k_rope_4_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 57 'load' 'out_k_rope_4_load' <Predicate = true> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_5_load = muxlogic i7 %out_k_rope_5_addr"   --->   Operation 58 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_5_load = load i7 %out_k_rope_5_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 59 'load' 'out_k_rope_5_load' <Predicate = true> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_6_load = muxlogic i7 %out_k_rope_6_addr"   --->   Operation 60 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_6_load = load i7 %out_k_rope_6_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 61 'load' 'out_k_rope_6_load' <Predicate = true> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_7_load = muxlogic i7 %out_k_rope_7_addr"   --->   Operation 62 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_7_load = load i7 %out_k_rope_7_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 63 'load' 'out_k_rope_7_load' <Predicate = true> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%out_v_0_addr = getelementptr i32 %out_v_0, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 64 'getelementptr' 'out_v_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%out_v_1_addr = getelementptr i32 %out_v_1, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 65 'getelementptr' 'out_v_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%out_v_2_addr = getelementptr i32 %out_v_2, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 66 'getelementptr' 'out_v_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%out_v_3_addr = getelementptr i32 %out_v_3, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 67 'getelementptr' 'out_v_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%out_v_4_addr = getelementptr i32 %out_v_4, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 68 'getelementptr' 'out_v_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%out_v_5_addr = getelementptr i32 %out_v_5, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 69 'getelementptr' 'out_v_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%out_v_6_addr = getelementptr i32 %out_v_6, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 70 'getelementptr' 'out_v_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%out_v_7_addr = getelementptr i32 %out_v_7, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 71 'getelementptr' 'out_v_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%out_v_8_addr = getelementptr i32 %out_v_8, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 72 'getelementptr' 'out_v_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%out_v_9_addr = getelementptr i32 %out_v_9, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 73 'getelementptr' 'out_v_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%out_v_10_addr = getelementptr i32 %out_v_10, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 74 'getelementptr' 'out_v_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%out_v_11_addr = getelementptr i32 %out_v_11, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 75 'getelementptr' 'out_v_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%out_v_12_addr = getelementptr i32 %out_v_12, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 76 'getelementptr' 'out_v_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%out_v_13_addr = getelementptr i32 %out_v_13, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 77 'getelementptr' 'out_v_13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%out_v_14_addr = getelementptr i32 %out_v_14, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 78 'getelementptr' 'out_v_14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%out_v_15_addr = getelementptr i32 %out_v_15, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 79 'getelementptr' 'out_v_15_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_0_load = muxlogic i6 %out_v_0_addr"   --->   Operation 80 'muxlogic' 'muxLogicRAMAddr_to_out_v_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_0_load = load i6 %out_v_0_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 81 'load' 'out_v_0_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_1_load = muxlogic i6 %out_v_1_addr"   --->   Operation 82 'muxlogic' 'muxLogicRAMAddr_to_out_v_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_1_load = load i6 %out_v_1_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 83 'load' 'out_v_1_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_2_load = muxlogic i6 %out_v_2_addr"   --->   Operation 84 'muxlogic' 'muxLogicRAMAddr_to_out_v_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_2_load = load i6 %out_v_2_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 85 'load' 'out_v_2_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_3_load = muxlogic i6 %out_v_3_addr"   --->   Operation 86 'muxlogic' 'muxLogicRAMAddr_to_out_v_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_3_load = load i6 %out_v_3_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 87 'load' 'out_v_3_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_4_load = muxlogic i6 %out_v_4_addr"   --->   Operation 88 'muxlogic' 'muxLogicRAMAddr_to_out_v_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_4_load = load i6 %out_v_4_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 89 'load' 'out_v_4_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_5_load = muxlogic i6 %out_v_5_addr"   --->   Operation 90 'muxlogic' 'muxLogicRAMAddr_to_out_v_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_5_load = load i6 %out_v_5_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 91 'load' 'out_v_5_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_6_load = muxlogic i6 %out_v_6_addr"   --->   Operation 92 'muxlogic' 'muxLogicRAMAddr_to_out_v_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_6_load = load i6 %out_v_6_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 93 'load' 'out_v_6_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_7_load = muxlogic i6 %out_v_7_addr"   --->   Operation 94 'muxlogic' 'muxLogicRAMAddr_to_out_v_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_7_load = load i6 %out_v_7_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 95 'load' 'out_v_7_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_8_load = muxlogic i6 %out_v_8_addr"   --->   Operation 96 'muxlogic' 'muxLogicRAMAddr_to_out_v_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_8_load = load i6 %out_v_8_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 97 'load' 'out_v_8_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_9_load = muxlogic i6 %out_v_9_addr"   --->   Operation 98 'muxlogic' 'muxLogicRAMAddr_to_out_v_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_9_load = load i6 %out_v_9_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 99 'load' 'out_v_9_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_10_load = muxlogic i6 %out_v_10_addr"   --->   Operation 100 'muxlogic' 'muxLogicRAMAddr_to_out_v_10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_10_load = load i6 %out_v_10_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 101 'load' 'out_v_10_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_11_load = muxlogic i6 %out_v_11_addr"   --->   Operation 102 'muxlogic' 'muxLogicRAMAddr_to_out_v_11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_11_load = load i6 %out_v_11_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 103 'load' 'out_v_11_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_12_load = muxlogic i6 %out_v_12_addr"   --->   Operation 104 'muxlogic' 'muxLogicRAMAddr_to_out_v_12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_12_load = load i6 %out_v_12_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 105 'load' 'out_v_12_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_13_load = muxlogic i6 %out_v_13_addr"   --->   Operation 106 'muxlogic' 'muxLogicRAMAddr_to_out_v_13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_13_load = load i6 %out_v_13_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 107 'load' 'out_v_13_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_14_load = muxlogic i6 %out_v_14_addr"   --->   Operation 108 'muxlogic' 'muxLogicRAMAddr_to_out_v_14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_14_load = load i6 %out_v_14_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 109 'load' 'out_v_14_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_15_load = muxlogic i6 %out_v_15_addr"   --->   Operation 110 'muxlogic' 'muxLogicRAMAddr_to_out_v_15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_15_load = load i6 %out_v_15_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 111 'load' 'out_v_15_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 112 [1/1] (0.60ns)   --->   "%icmp_ln55 = icmp_eq  i10 %i153_load, i10 767" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 112 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.39ns)   --->   "%store_ln55 = store i10 %i, i10 %i153" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 113 'store' 'store_ln55' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %for.inc.split.i.i, void %Loop_CACHE_STORE_proc.3.exit.exitStub" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 114 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.75>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln55_1_cast" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 115 'getelementptr' 'gmem3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln55_cast" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 116 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99" [kernel_MHSA.cpp:56->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 117 'specpipeline' 'specpipeline_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 118 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_86" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 119 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_0_load = load i7 %out_k_rope_0_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 120 'load' 'out_k_rope_0_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 121 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_1_load = load i7 %out_k_rope_1_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 121 'load' 'out_k_rope_1_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 122 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_2_load = load i7 %out_k_rope_2_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 122 'load' 'out_k_rope_2_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 123 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_3_load = load i7 %out_k_rope_3_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 123 'load' 'out_k_rope_3_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 124 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_4_load = load i7 %out_k_rope_4_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 124 'load' 'out_k_rope_4_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 125 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_5_load = load i7 %out_k_rope_5_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 125 'load' 'out_k_rope_5_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 126 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_6_load = load i7 %out_k_rope_6_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 126 'load' 'out_k_rope_6_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 127 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_7_load = load i7 %out_k_rope_7_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 127 'load' 'out_k_rope_7_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 128 [1/1] (0.70ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %out_k_rope_0_load, i3 1, i32 %out_k_rope_1_load, i3 2, i32 %out_k_rope_2_load, i3 3, i32 %out_k_rope_3_load, i3 4, i32 %out_k_rope_4_load, i3 5, i32 %out_k_rope_5_load, i3 6, i32 %out_k_rope_6_load, i3 7, i32 %out_k_rope_7_load, i32 <undef>, i3 %trunc_ln55" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 128 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %tmp" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 129 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%muxLogicAXIMData_to_write_ln59 = muxlogic i32 %bitcast_ln59"   --->   Operation 130 'muxlogic' 'muxLogicAXIMData_to_write_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%muxLogicAXIMByteEnable_to_write_ln59 = muxlogic i4 15"   --->   Operation 131 'muxlogic' 'muxLogicAXIMByteEnable_to_write_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (1.08ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem2_addr, i32 %bitcast_ln59, i4 15" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 132 'write' 'write_ln59' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 133 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_0_load = load i6 %out_v_0_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 133 'load' 'out_v_0_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 134 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_1_load = load i6 %out_v_1_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 134 'load' 'out_v_1_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 135 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_2_load = load i6 %out_v_2_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 135 'load' 'out_v_2_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 136 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_3_load = load i6 %out_v_3_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 136 'load' 'out_v_3_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 137 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_4_load = load i6 %out_v_4_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 137 'load' 'out_v_4_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 138 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_5_load = load i6 %out_v_5_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 138 'load' 'out_v_5_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 139 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_6_load = load i6 %out_v_6_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 139 'load' 'out_v_6_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 140 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_7_load = load i6 %out_v_7_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 140 'load' 'out_v_7_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 141 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_8_load = load i6 %out_v_8_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 141 'load' 'out_v_8_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 142 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_9_load = load i6 %out_v_9_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 142 'load' 'out_v_9_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 143 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_10_load = load i6 %out_v_10_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 143 'load' 'out_v_10_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 144 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_11_load = load i6 %out_v_11_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 144 'load' 'out_v_11_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 145 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_12_load = load i6 %out_v_12_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 145 'load' 'out_v_12_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 146 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_13_load = load i6 %out_v_13_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 146 'load' 'out_v_13_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 147 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_14_load = load i6 %out_v_14_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 147 'load' 'out_v_14_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 148 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_15_load = load i6 %out_v_15_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 148 'load' 'out_v_15_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 149 [1/1] (0.79ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %out_v_0_load, i4 1, i32 %out_v_1_load, i4 2, i32 %out_v_2_load, i4 3, i32 %out_v_3_load, i4 4, i32 %out_v_4_load, i4 5, i32 %out_v_5_load, i4 6, i32 %out_v_6_load, i4 7, i32 %out_v_7_load, i4 8, i32 %out_v_8_load, i4 9, i32 %out_v_9_load, i4 10, i32 %out_v_10_load, i4 11, i32 %out_v_11_load, i4 12, i32 %out_v_12_load, i4 13, i32 %out_v_13_load, i4 14, i32 %out_v_14_load, i4 15, i32 %out_v_15_load, i32 <undef>, i4 %trunc_ln55_1" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 149 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%bitcast_ln60 = bitcast i32 %tmp_s" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 150 'bitcast' 'bitcast_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%muxLogicAXIMData_to_write_ln60 = muxlogic i32 %bitcast_ln60"   --->   Operation 151 'muxlogic' 'muxLogicAXIMData_to_write_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%muxLogicAXIMByteEnable_to_write_ln60 = muxlogic i4 15"   --->   Operation 152 'muxlogic' 'muxLogicAXIMByteEnable_to_write_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (1.08ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem3_addr, i32 %bitcast_ln60, i4 15" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 153 'write' 'write_ln60' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 154 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 154 'ret' 'ret_ln0' <Predicate = (icmp_ln55)> <Delay = 0.28>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln55_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln55]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_cast1_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_k_rope_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i153                                 (alloca           ) [ 010]
p_cast1_cast11                       (read             ) [ 000]
p_cast_cast10                        (read             ) [ 000]
sext_ln55_read                       (read             ) [ 000]
sext_ln55_1_read                     (read             ) [ 000]
sext_ln55_cast                       (sext             ) [ 011]
sext_ln55_1_cast                     (sext             ) [ 011]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specmemcore_ln0                      (specmemcore      ) [ 000]
specinterface_ln0                    (specinterface    ) [ 000]
specinterface_ln0                    (specinterface    ) [ 000]
store_ln0                            (store            ) [ 000]
br_ln0                               (br               ) [ 000]
i153_load                            (load             ) [ 000]
i                                    (add              ) [ 000]
trunc_ln55                           (trunc            ) [ 011]
trunc_ln55_1                         (trunc            ) [ 011]
lshr_ln                              (partselect       ) [ 000]
zext_ln55                            (zext             ) [ 000]
lshr_ln55_1                          (partselect       ) [ 000]
zext_ln55_1                          (zext             ) [ 000]
out_k_rope_0_addr                    (getelementptr    ) [ 011]
out_k_rope_1_addr                    (getelementptr    ) [ 011]
out_k_rope_2_addr                    (getelementptr    ) [ 011]
out_k_rope_3_addr                    (getelementptr    ) [ 011]
out_k_rope_4_addr                    (getelementptr    ) [ 011]
out_k_rope_5_addr                    (getelementptr    ) [ 011]
out_k_rope_6_addr                    (getelementptr    ) [ 011]
out_k_rope_7_addr                    (getelementptr    ) [ 011]
muxLogicRAMAddr_to_out_k_rope_0_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_k_rope_1_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_k_rope_2_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_k_rope_3_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_k_rope_4_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_k_rope_5_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_k_rope_6_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_k_rope_7_load (muxlogic         ) [ 000]
out_v_0_addr                         (getelementptr    ) [ 011]
out_v_1_addr                         (getelementptr    ) [ 011]
out_v_2_addr                         (getelementptr    ) [ 011]
out_v_3_addr                         (getelementptr    ) [ 011]
out_v_4_addr                         (getelementptr    ) [ 011]
out_v_5_addr                         (getelementptr    ) [ 011]
out_v_6_addr                         (getelementptr    ) [ 011]
out_v_7_addr                         (getelementptr    ) [ 011]
out_v_8_addr                         (getelementptr    ) [ 011]
out_v_9_addr                         (getelementptr    ) [ 011]
out_v_10_addr                        (getelementptr    ) [ 011]
out_v_11_addr                        (getelementptr    ) [ 011]
out_v_12_addr                        (getelementptr    ) [ 011]
out_v_13_addr                        (getelementptr    ) [ 011]
out_v_14_addr                        (getelementptr    ) [ 011]
out_v_15_addr                        (getelementptr    ) [ 011]
muxLogicRAMAddr_to_out_v_0_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_1_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_2_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_3_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_4_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_5_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_6_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_7_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_8_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_9_load      (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_10_load     (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_11_load     (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_12_load     (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_13_load     (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_14_load     (muxlogic         ) [ 000]
muxLogicRAMAddr_to_out_v_15_load     (muxlogic         ) [ 000]
icmp_ln55                            (icmp             ) [ 011]
store_ln55                           (store            ) [ 000]
br_ln55                              (br               ) [ 000]
gmem3_addr                           (getelementptr    ) [ 000]
gmem2_addr                           (getelementptr    ) [ 000]
specpipeline_ln56                    (specpipeline     ) [ 000]
speclooptripcount_ln55               (speclooptripcount) [ 000]
specloopname_ln55                    (specloopname     ) [ 000]
out_k_rope_0_load                    (load             ) [ 000]
out_k_rope_1_load                    (load             ) [ 000]
out_k_rope_2_load                    (load             ) [ 000]
out_k_rope_3_load                    (load             ) [ 000]
out_k_rope_4_load                    (load             ) [ 000]
out_k_rope_5_load                    (load             ) [ 000]
out_k_rope_6_load                    (load             ) [ 000]
out_k_rope_7_load                    (load             ) [ 000]
tmp                                  (sparsemux        ) [ 000]
bitcast_ln59                         (bitcast          ) [ 000]
muxLogicAXIMData_to_write_ln59       (muxlogic         ) [ 000]
muxLogicAXIMByteEnable_to_write_ln59 (muxlogic         ) [ 000]
write_ln59                           (write            ) [ 000]
out_v_0_load                         (load             ) [ 000]
out_v_1_load                         (load             ) [ 000]
out_v_2_load                         (load             ) [ 000]
out_v_3_load                         (load             ) [ 000]
out_v_4_load                         (load             ) [ 000]
out_v_5_load                         (load             ) [ 000]
out_v_6_load                         (load             ) [ 000]
out_v_7_load                         (load             ) [ 000]
out_v_8_load                         (load             ) [ 000]
out_v_9_load                         (load             ) [ 000]
out_v_10_load                        (load             ) [ 000]
out_v_11_load                        (load             ) [ 000]
out_v_12_load                        (load             ) [ 000]
out_v_13_load                        (load             ) [ 000]
out_v_14_load                        (load             ) [ 000]
out_v_15_load                        (load             ) [ 000]
tmp_s                                (sparsemux        ) [ 000]
bitcast_ln60                         (bitcast          ) [ 000]
muxLogicAXIMData_to_write_ln60       (muxlogic         ) [ 000]
muxLogicAXIMByteEnable_to_write_ln60 (muxlogic         ) [ 000]
write_ln60                           (write            ) [ 000]
ret_ln0                              (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln55_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln55_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln55">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln55"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_cast_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_cast1_cast">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast1_cast"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_k_rope_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_k_rope_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_k_rope_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_k_rope_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_k_rope_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_k_rope_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_k_rope_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_k_rope_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_v_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_v_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_v_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_v_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_v_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_v_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="out_v_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="out_v_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="out_v_8">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="out_v_9">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="out_v_10">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="out_v_11">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="out_v_12">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="out_v_13">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="out_v_14">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="out_v_15">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_99"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_57"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_86"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8float.float.i3"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16float.float.i4"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="i153_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i153/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_cast1_cast11_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="62" slack="0"/>
<pin id="182" dir="0" index="1" bw="62" slack="0"/>
<pin id="183" dir="1" index="2" bw="62" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast1_cast11/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_cast_cast10_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="62" slack="0"/>
<pin id="188" dir="0" index="1" bw="62" slack="0"/>
<pin id="189" dir="1" index="2" bw="62" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast_cast10/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sext_ln55_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="62" slack="0"/>
<pin id="194" dir="0" index="1" bw="62" slack="0"/>
<pin id="195" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln55_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sext_ln55_1_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="62" slack="0"/>
<pin id="200" dir="0" index="1" bw="62" slack="0"/>
<pin id="201" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln55_1_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="out_k_rope_0_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="7" slack="0"/>
<pin id="208" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_0_addr/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="out_k_rope_1_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="7" slack="0"/>
<pin id="215" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_1_addr/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="out_k_rope_2_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_2_addr/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="out_k_rope_3_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="7" slack="0"/>
<pin id="229" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_3_addr/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="out_k_rope_4_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="7" slack="0"/>
<pin id="236" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_4_addr/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="out_k_rope_5_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="7" slack="0"/>
<pin id="243" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_5_addr/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="out_k_rope_6_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="7" slack="0"/>
<pin id="250" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_6_addr/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="out_k_rope_7_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="7" slack="0"/>
<pin id="257" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_k_rope_7_addr/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_0_load/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_1_load/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_2_load/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_3_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_4_load/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_5_load/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_6_load/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_k_rope_7_load/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="out_v_0_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="6" slack="0"/>
<pin id="312" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_0_addr/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="out_v_1_addr_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_1_addr/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="out_v_2_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="6" slack="0"/>
<pin id="326" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_2_addr/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="out_v_3_addr_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="6" slack="0"/>
<pin id="333" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_3_addr/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="out_v_4_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_4_addr/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="out_v_5_addr_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="6" slack="0"/>
<pin id="347" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_5_addr/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="out_v_6_addr_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="6" slack="0"/>
<pin id="354" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_6_addr/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="out_v_7_addr_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="6" slack="0"/>
<pin id="361" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_7_addr/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="out_v_8_addr_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="6" slack="0"/>
<pin id="368" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_8_addr/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="out_v_9_addr_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_9_addr/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="out_v_10_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="6" slack="0"/>
<pin id="382" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_10_addr/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="out_v_11_addr_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_11_addr/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="out_v_12_addr_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="6" slack="0"/>
<pin id="396" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_12_addr/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="out_v_13_addr_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_13_addr/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="out_v_14_addr_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_14_addr/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="out_v_15_addr_gep_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="6" slack="0"/>
<pin id="417" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_v_15_addr/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_access_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="6" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_0_load/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_access_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="429" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_1_load/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_access_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="6" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_2_load/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_access_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_3_load/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_access_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_4_load/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_access_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="453" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="454" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_5_load/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_access_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="459" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_6_load/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_access_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_7_load/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_access_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_8_load/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_access_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="477" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_9_load/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_access_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_10_load/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_access_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_11_load/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_access_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_12_load/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_access_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="6" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="501" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_13_load/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_access_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_14_load/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_access_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="513" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_v_15_load/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="write_ln59_write_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="0" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="0" index="2" bw="32" slack="0"/>
<pin id="520" dir="0" index="3" bw="1" slack="0"/>
<pin id="521" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="write_ln60_write_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="0" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="0" index="2" bw="32" slack="0"/>
<pin id="528" dir="0" index="3" bw="1" slack="0"/>
<pin id="529" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="sext_ln55_cast_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="62" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_cast/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sext_ln55_1_cast_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="62" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_1_cast/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln0_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="10" slack="0"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="i153_load_load_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="0"/>
<pin id="547" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i153_load/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="i_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="10" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="trunc_ln55_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="0"/>
<pin id="556" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="trunc_ln55_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="10" slack="0"/>
<pin id="560" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55_1/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="lshr_ln_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="0"/>
<pin id="564" dir="0" index="1" bw="10" slack="0"/>
<pin id="565" dir="0" index="2" bw="4" slack="0"/>
<pin id="566" dir="0" index="3" bw="5" slack="0"/>
<pin id="567" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln55_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="0"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="lshr_ln55_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="7" slack="0"/>
<pin id="594" dir="0" index="1" bw="10" slack="0"/>
<pin id="595" dir="0" index="2" bw="3" slack="0"/>
<pin id="596" dir="0" index="3" bw="5" slack="0"/>
<pin id="597" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_1/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln55_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="7" slack="0"/>
<pin id="604" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="muxLogicRAMAddr_to_out_k_rope_0_load_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="7" slack="0"/>
<pin id="616" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_0_load/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="muxLogicRAMAddr_to_out_k_rope_1_load_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="7" slack="0"/>
<pin id="620" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_1_load/1 "/>
</bind>
</comp>

<comp id="622" class="1004" name="muxLogicRAMAddr_to_out_k_rope_2_load_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="7" slack="0"/>
<pin id="624" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_2_load/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="muxLogicRAMAddr_to_out_k_rope_3_load_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="7" slack="0"/>
<pin id="628" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_3_load/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="muxLogicRAMAddr_to_out_k_rope_4_load_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="7" slack="0"/>
<pin id="632" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_4_load/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="muxLogicRAMAddr_to_out_k_rope_5_load_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="7" slack="0"/>
<pin id="636" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_5_load/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="muxLogicRAMAddr_to_out_k_rope_6_load_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="7" slack="0"/>
<pin id="640" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_6_load/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="muxLogicRAMAddr_to_out_k_rope_7_load_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="7" slack="0"/>
<pin id="644" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_k_rope_7_load/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="muxLogicRAMAddr_to_out_v_0_load_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="6" slack="0"/>
<pin id="648" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_0_load/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="muxLogicRAMAddr_to_out_v_1_load_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="6" slack="0"/>
<pin id="652" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_1_load/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="muxLogicRAMAddr_to_out_v_2_load_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="6" slack="0"/>
<pin id="656" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_2_load/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="muxLogicRAMAddr_to_out_v_3_load_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="6" slack="0"/>
<pin id="660" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_3_load/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="muxLogicRAMAddr_to_out_v_4_load_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="0"/>
<pin id="664" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_4_load/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="muxLogicRAMAddr_to_out_v_5_load_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="6" slack="0"/>
<pin id="668" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_5_load/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="muxLogicRAMAddr_to_out_v_6_load_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="6" slack="0"/>
<pin id="672" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_6_load/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="muxLogicRAMAddr_to_out_v_7_load_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="6" slack="0"/>
<pin id="676" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_7_load/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="muxLogicRAMAddr_to_out_v_8_load_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="6" slack="0"/>
<pin id="680" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_8_load/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="muxLogicRAMAddr_to_out_v_9_load_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="6" slack="0"/>
<pin id="684" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_9_load/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="muxLogicRAMAddr_to_out_v_10_load_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="6" slack="0"/>
<pin id="688" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_10_load/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="muxLogicRAMAddr_to_out_v_11_load_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="6" slack="0"/>
<pin id="692" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_11_load/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="muxLogicRAMAddr_to_out_v_12_load_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="0"/>
<pin id="696" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_12_load/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="muxLogicRAMAddr_to_out_v_13_load_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="6" slack="0"/>
<pin id="700" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_13_load/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="muxLogicRAMAddr_to_out_v_14_load_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="6" slack="0"/>
<pin id="704" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_14_load/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="muxLogicRAMAddr_to_out_v_15_load_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="6" slack="0"/>
<pin id="708" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_out_v_15_load/1 "/>
</bind>
</comp>

<comp id="710" class="1004" name="icmp_ln55_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="10" slack="0"/>
<pin id="712" dir="0" index="1" bw="10" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/1 "/>
</bind>
</comp>

<comp id="716" class="1004" name="store_ln55_store_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="10" slack="0"/>
<pin id="718" dir="0" index="1" bw="10" slack="0"/>
<pin id="719" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="gmem3_addr_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="64" slack="0"/>
<pin id="723" dir="0" index="1" bw="64" slack="1"/>
<pin id="724" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem3_addr/2 "/>
</bind>
</comp>

<comp id="727" class="1004" name="gmem2_addr_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="64" slack="0"/>
<pin id="729" dir="0" index="1" bw="64" slack="1"/>
<pin id="730" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="0" index="1" bw="3" slack="0"/>
<pin id="736" dir="0" index="2" bw="32" slack="0"/>
<pin id="737" dir="0" index="3" bw="3" slack="0"/>
<pin id="738" dir="0" index="4" bw="32" slack="0"/>
<pin id="739" dir="0" index="5" bw="3" slack="0"/>
<pin id="740" dir="0" index="6" bw="32" slack="0"/>
<pin id="741" dir="0" index="7" bw="3" slack="0"/>
<pin id="742" dir="0" index="8" bw="32" slack="0"/>
<pin id="743" dir="0" index="9" bw="3" slack="0"/>
<pin id="744" dir="0" index="10" bw="32" slack="0"/>
<pin id="745" dir="0" index="11" bw="3" slack="0"/>
<pin id="746" dir="0" index="12" bw="32" slack="0"/>
<pin id="747" dir="0" index="13" bw="3" slack="0"/>
<pin id="748" dir="0" index="14" bw="32" slack="0"/>
<pin id="749" dir="0" index="15" bw="3" slack="0"/>
<pin id="750" dir="0" index="16" bw="32" slack="0"/>
<pin id="751" dir="0" index="17" bw="32" slack="0"/>
<pin id="752" dir="0" index="18" bw="3" slack="1"/>
<pin id="753" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="772" class="1004" name="bitcast_ln59_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59/2 "/>
</bind>
</comp>

<comp id="777" class="1004" name="muxLogicAXIMData_to_write_ln59_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="0"/>
<pin id="779" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMData_to_write_ln59/2 "/>
</bind>
</comp>

<comp id="781" class="1004" name="muxLogicAXIMByteEnable_to_write_ln59_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMByteEnable_to_write_ln59/2 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_s_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="0" index="1" bw="4" slack="0"/>
<pin id="788" dir="0" index="2" bw="32" slack="0"/>
<pin id="789" dir="0" index="3" bw="4" slack="0"/>
<pin id="790" dir="0" index="4" bw="32" slack="0"/>
<pin id="791" dir="0" index="5" bw="4" slack="0"/>
<pin id="792" dir="0" index="6" bw="32" slack="0"/>
<pin id="793" dir="0" index="7" bw="4" slack="0"/>
<pin id="794" dir="0" index="8" bw="32" slack="0"/>
<pin id="795" dir="0" index="9" bw="4" slack="0"/>
<pin id="796" dir="0" index="10" bw="32" slack="0"/>
<pin id="797" dir="0" index="11" bw="4" slack="0"/>
<pin id="798" dir="0" index="12" bw="32" slack="0"/>
<pin id="799" dir="0" index="13" bw="4" slack="0"/>
<pin id="800" dir="0" index="14" bw="32" slack="0"/>
<pin id="801" dir="0" index="15" bw="4" slack="0"/>
<pin id="802" dir="0" index="16" bw="32" slack="0"/>
<pin id="803" dir="0" index="17" bw="4" slack="0"/>
<pin id="804" dir="0" index="18" bw="32" slack="0"/>
<pin id="805" dir="0" index="19" bw="4" slack="0"/>
<pin id="806" dir="0" index="20" bw="32" slack="0"/>
<pin id="807" dir="0" index="21" bw="4" slack="0"/>
<pin id="808" dir="0" index="22" bw="32" slack="0"/>
<pin id="809" dir="0" index="23" bw="4" slack="0"/>
<pin id="810" dir="0" index="24" bw="32" slack="0"/>
<pin id="811" dir="0" index="25" bw="4" slack="0"/>
<pin id="812" dir="0" index="26" bw="32" slack="0"/>
<pin id="813" dir="0" index="27" bw="4" slack="0"/>
<pin id="814" dir="0" index="28" bw="32" slack="0"/>
<pin id="815" dir="0" index="29" bw="4" slack="0"/>
<pin id="816" dir="0" index="30" bw="32" slack="0"/>
<pin id="817" dir="0" index="31" bw="4" slack="0"/>
<pin id="818" dir="0" index="32" bw="32" slack="0"/>
<pin id="819" dir="0" index="33" bw="32" slack="0"/>
<pin id="820" dir="0" index="34" bw="4" slack="1"/>
<pin id="821" dir="1" index="35" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="856" class="1004" name="bitcast_ln60_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="0"/>
<pin id="858" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln60/2 "/>
</bind>
</comp>

<comp id="861" class="1004" name="muxLogicAXIMData_to_write_ln60_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="0"/>
<pin id="863" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMData_to_write_ln60/2 "/>
</bind>
</comp>

<comp id="865" class="1004" name="muxLogicAXIMByteEnable_to_write_ln60_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMByteEnable_to_write_ln60/2 "/>
</bind>
</comp>

<comp id="869" class="1005" name="i153_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="10" slack="0"/>
<pin id="871" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i153 "/>
</bind>
</comp>

<comp id="876" class="1005" name="sext_ln55_cast_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="64" slack="1"/>
<pin id="878" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_cast "/>
</bind>
</comp>

<comp id="881" class="1005" name="sext_ln55_1_cast_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="64" slack="1"/>
<pin id="883" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_1_cast "/>
</bind>
</comp>

<comp id="886" class="1005" name="trunc_ln55_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="3" slack="1"/>
<pin id="888" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln55 "/>
</bind>
</comp>

<comp id="891" class="1005" name="trunc_ln55_1_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="4" slack="1"/>
<pin id="893" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln55_1 "/>
</bind>
</comp>

<comp id="896" class="1005" name="out_k_rope_0_addr_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="7" slack="1"/>
<pin id="898" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_0_addr "/>
</bind>
</comp>

<comp id="901" class="1005" name="out_k_rope_1_addr_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="7" slack="1"/>
<pin id="903" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_1_addr "/>
</bind>
</comp>

<comp id="906" class="1005" name="out_k_rope_2_addr_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="7" slack="1"/>
<pin id="908" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_2_addr "/>
</bind>
</comp>

<comp id="911" class="1005" name="out_k_rope_3_addr_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="7" slack="1"/>
<pin id="913" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_3_addr "/>
</bind>
</comp>

<comp id="916" class="1005" name="out_k_rope_4_addr_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="7" slack="1"/>
<pin id="918" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_4_addr "/>
</bind>
</comp>

<comp id="921" class="1005" name="out_k_rope_5_addr_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="7" slack="1"/>
<pin id="923" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_5_addr "/>
</bind>
</comp>

<comp id="926" class="1005" name="out_k_rope_6_addr_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="7" slack="1"/>
<pin id="928" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_6_addr "/>
</bind>
</comp>

<comp id="931" class="1005" name="out_k_rope_7_addr_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="7" slack="1"/>
<pin id="933" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_k_rope_7_addr "/>
</bind>
</comp>

<comp id="936" class="1005" name="out_v_0_addr_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="6" slack="1"/>
<pin id="938" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_0_addr "/>
</bind>
</comp>

<comp id="941" class="1005" name="out_v_1_addr_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="6" slack="1"/>
<pin id="943" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_1_addr "/>
</bind>
</comp>

<comp id="946" class="1005" name="out_v_2_addr_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="6" slack="1"/>
<pin id="948" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_2_addr "/>
</bind>
</comp>

<comp id="951" class="1005" name="out_v_3_addr_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="6" slack="1"/>
<pin id="953" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_3_addr "/>
</bind>
</comp>

<comp id="956" class="1005" name="out_v_4_addr_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="6" slack="1"/>
<pin id="958" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_4_addr "/>
</bind>
</comp>

<comp id="961" class="1005" name="out_v_5_addr_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="6" slack="1"/>
<pin id="963" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_5_addr "/>
</bind>
</comp>

<comp id="966" class="1005" name="out_v_6_addr_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="6" slack="1"/>
<pin id="968" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_6_addr "/>
</bind>
</comp>

<comp id="971" class="1005" name="out_v_7_addr_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="6" slack="1"/>
<pin id="973" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_7_addr "/>
</bind>
</comp>

<comp id="976" class="1005" name="out_v_8_addr_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="6" slack="1"/>
<pin id="978" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_8_addr "/>
</bind>
</comp>

<comp id="981" class="1005" name="out_v_9_addr_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="6" slack="1"/>
<pin id="983" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_9_addr "/>
</bind>
</comp>

<comp id="986" class="1005" name="out_v_10_addr_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="6" slack="1"/>
<pin id="988" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_10_addr "/>
</bind>
</comp>

<comp id="991" class="1005" name="out_v_11_addr_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="6" slack="1"/>
<pin id="993" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_11_addr "/>
</bind>
</comp>

<comp id="996" class="1005" name="out_v_12_addr_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="6" slack="1"/>
<pin id="998" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_12_addr "/>
</bind>
</comp>

<comp id="1001" class="1005" name="out_v_13_addr_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="6" slack="1"/>
<pin id="1003" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_13_addr "/>
</bind>
</comp>

<comp id="1006" class="1005" name="out_v_14_addr_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="6" slack="1"/>
<pin id="1008" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_14_addr "/>
</bind>
</comp>

<comp id="1011" class="1005" name="out_v_15_addr_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="6" slack="1"/>
<pin id="1013" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_v_15_addr "/>
</bind>
</comp>

<comp id="1016" class="1005" name="icmp_ln55_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="1"/>
<pin id="1018" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="179"><net_src comp="60" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="62" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="62" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="62" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="62" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="2" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="106" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="106" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="106" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="18" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="106" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="106" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="22" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="106" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="106" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="106" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="204" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="211" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="218" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="225" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="232" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="239" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="246" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="253" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="28" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="106" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="30" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="106" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="106" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="34" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="106" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="36" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="106" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="106" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="106" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="42" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="106" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="44" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="106" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="46" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="106" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="48" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="106" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="50" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="106" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="52" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="106" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="54" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="106" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="56" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="106" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="58" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="106" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="308" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="431"><net_src comp="315" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="437"><net_src comp="322" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="443"><net_src comp="329" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="449"><net_src comp="336" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="455"><net_src comp="343" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="461"><net_src comp="350" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="467"><net_src comp="357" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="473"><net_src comp="364" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="479"><net_src comp="371" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="485"><net_src comp="378" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="491"><net_src comp="385" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="497"><net_src comp="392" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="503"><net_src comp="399" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="509"><net_src comp="406" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="515"><net_src comp="413" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="522"><net_src comp="142" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="140" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="530"><net_src comp="142" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="140" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="535"><net_src comp="192" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="198" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="92" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="552"><net_src comp="545" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="94" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="545" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="545" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="568"><net_src comp="96" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="545" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="98" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="571"><net_src comp="100" pin="0"/><net_sink comp="562" pin=3"/></net>

<net id="575"><net_src comp="562" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="578"><net_src comp="572" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="579"><net_src comp="572" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="580"><net_src comp="572" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="581"><net_src comp="572" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="582"><net_src comp="572" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="583"><net_src comp="572" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="584"><net_src comp="572" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="585"><net_src comp="572" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="586"><net_src comp="572" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="587"><net_src comp="572" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="588"><net_src comp="572" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="589"><net_src comp="572" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="590"><net_src comp="572" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="591"><net_src comp="572" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="598"><net_src comp="102" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="545" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="104" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="100" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="605"><net_src comp="592" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="608"><net_src comp="602" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="609"><net_src comp="602" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="610"><net_src comp="602" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="611"><net_src comp="602" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="612"><net_src comp="602" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="613"><net_src comp="602" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="617"><net_src comp="204" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="211" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="218" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="225" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="232" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="239" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="246" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="253" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="308" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="315" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="322" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="329" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="336" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="343" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="350" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="357" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="364" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="371" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="378" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="385" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="392" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="399" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="406" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="413" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="545" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="108" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="548" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="725"><net_src comp="0" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="721" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="731"><net_src comp="4" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="727" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="754"><net_src comp="120" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="755"><net_src comp="122" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="756"><net_src comp="260" pin="3"/><net_sink comp="733" pin=2"/></net>

<net id="757"><net_src comp="124" pin="0"/><net_sink comp="733" pin=3"/></net>

<net id="758"><net_src comp="266" pin="3"/><net_sink comp="733" pin=4"/></net>

<net id="759"><net_src comp="126" pin="0"/><net_sink comp="733" pin=5"/></net>

<net id="760"><net_src comp="272" pin="3"/><net_sink comp="733" pin=6"/></net>

<net id="761"><net_src comp="128" pin="0"/><net_sink comp="733" pin=7"/></net>

<net id="762"><net_src comp="278" pin="3"/><net_sink comp="733" pin=8"/></net>

<net id="763"><net_src comp="130" pin="0"/><net_sink comp="733" pin=9"/></net>

<net id="764"><net_src comp="284" pin="3"/><net_sink comp="733" pin=10"/></net>

<net id="765"><net_src comp="132" pin="0"/><net_sink comp="733" pin=11"/></net>

<net id="766"><net_src comp="290" pin="3"/><net_sink comp="733" pin=12"/></net>

<net id="767"><net_src comp="134" pin="0"/><net_sink comp="733" pin=13"/></net>

<net id="768"><net_src comp="296" pin="3"/><net_sink comp="733" pin=14"/></net>

<net id="769"><net_src comp="136" pin="0"/><net_sink comp="733" pin=15"/></net>

<net id="770"><net_src comp="302" pin="3"/><net_sink comp="733" pin=16"/></net>

<net id="771"><net_src comp="138" pin="0"/><net_sink comp="733" pin=17"/></net>

<net id="775"><net_src comp="733" pin="19"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="780"><net_src comp="772" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="140" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="822"><net_src comp="144" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="823"><net_src comp="146" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="824"><net_src comp="420" pin="3"/><net_sink comp="785" pin=2"/></net>

<net id="825"><net_src comp="148" pin="0"/><net_sink comp="785" pin=3"/></net>

<net id="826"><net_src comp="426" pin="3"/><net_sink comp="785" pin=4"/></net>

<net id="827"><net_src comp="150" pin="0"/><net_sink comp="785" pin=5"/></net>

<net id="828"><net_src comp="432" pin="3"/><net_sink comp="785" pin=6"/></net>

<net id="829"><net_src comp="152" pin="0"/><net_sink comp="785" pin=7"/></net>

<net id="830"><net_src comp="438" pin="3"/><net_sink comp="785" pin=8"/></net>

<net id="831"><net_src comp="154" pin="0"/><net_sink comp="785" pin=9"/></net>

<net id="832"><net_src comp="444" pin="3"/><net_sink comp="785" pin=10"/></net>

<net id="833"><net_src comp="156" pin="0"/><net_sink comp="785" pin=11"/></net>

<net id="834"><net_src comp="450" pin="3"/><net_sink comp="785" pin=12"/></net>

<net id="835"><net_src comp="158" pin="0"/><net_sink comp="785" pin=13"/></net>

<net id="836"><net_src comp="456" pin="3"/><net_sink comp="785" pin=14"/></net>

<net id="837"><net_src comp="160" pin="0"/><net_sink comp="785" pin=15"/></net>

<net id="838"><net_src comp="462" pin="3"/><net_sink comp="785" pin=16"/></net>

<net id="839"><net_src comp="162" pin="0"/><net_sink comp="785" pin=17"/></net>

<net id="840"><net_src comp="468" pin="3"/><net_sink comp="785" pin=18"/></net>

<net id="841"><net_src comp="164" pin="0"/><net_sink comp="785" pin=19"/></net>

<net id="842"><net_src comp="474" pin="3"/><net_sink comp="785" pin=20"/></net>

<net id="843"><net_src comp="166" pin="0"/><net_sink comp="785" pin=21"/></net>

<net id="844"><net_src comp="480" pin="3"/><net_sink comp="785" pin=22"/></net>

<net id="845"><net_src comp="168" pin="0"/><net_sink comp="785" pin=23"/></net>

<net id="846"><net_src comp="486" pin="3"/><net_sink comp="785" pin=24"/></net>

<net id="847"><net_src comp="170" pin="0"/><net_sink comp="785" pin=25"/></net>

<net id="848"><net_src comp="492" pin="3"/><net_sink comp="785" pin=26"/></net>

<net id="849"><net_src comp="172" pin="0"/><net_sink comp="785" pin=27"/></net>

<net id="850"><net_src comp="498" pin="3"/><net_sink comp="785" pin=28"/></net>

<net id="851"><net_src comp="174" pin="0"/><net_sink comp="785" pin=29"/></net>

<net id="852"><net_src comp="504" pin="3"/><net_sink comp="785" pin=30"/></net>

<net id="853"><net_src comp="140" pin="0"/><net_sink comp="785" pin=31"/></net>

<net id="854"><net_src comp="510" pin="3"/><net_sink comp="785" pin=32"/></net>

<net id="855"><net_src comp="138" pin="0"/><net_sink comp="785" pin=33"/></net>

<net id="859"><net_src comp="785" pin="35"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="864"><net_src comp="856" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="868"><net_src comp="140" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="176" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="875"><net_src comp="869" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="879"><net_src comp="532" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="884"><net_src comp="536" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="889"><net_src comp="554" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="733" pin=18"/></net>

<net id="894"><net_src comp="558" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="785" pin=34"/></net>

<net id="899"><net_src comp="204" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="904"><net_src comp="211" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="909"><net_src comp="218" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="914"><net_src comp="225" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="919"><net_src comp="232" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="924"><net_src comp="239" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="929"><net_src comp="246" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="934"><net_src comp="253" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="939"><net_src comp="308" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="944"><net_src comp="315" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="949"><net_src comp="322" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="954"><net_src comp="329" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="959"><net_src comp="336" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="964"><net_src comp="343" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="969"><net_src comp="350" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="974"><net_src comp="357" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="979"><net_src comp="364" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="984"><net_src comp="371" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="989"><net_src comp="378" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="994"><net_src comp="385" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="999"><net_src comp="392" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1004"><net_src comp="399" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1009"><net_src comp="406" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1014"><net_src comp="413" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1019"><net_src comp="710" pin="2"/><net_sink comp="1016" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem3 | {2 }
	Port: gmem2 | {2 }
	Port: out_k_rope_0 | {}
	Port: out_k_rope_1 | {}
	Port: out_k_rope_2 | {}
	Port: out_k_rope_3 | {}
	Port: out_k_rope_4 | {}
	Port: out_k_rope_5 | {}
	Port: out_k_rope_6 | {}
	Port: out_k_rope_7 | {}
	Port: out_v_0 | {}
	Port: out_v_1 | {}
	Port: out_v_2 | {}
	Port: out_v_3 | {}
	Port: out_v_4 | {}
	Port: out_v_5 | {}
	Port: out_v_6 | {}
	Port: out_v_7 | {}
	Port: out_v_8 | {}
	Port: out_v_9 | {}
	Port: out_v_10 | {}
	Port: out_v_11 | {}
	Port: out_v_12 | {}
	Port: out_v_13 | {}
	Port: out_v_14 | {}
	Port: out_v_15 | {}
 - Input state : 
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : gmem3 | {}
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : sext_ln55_1 | {1 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : gmem2 | {}
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : sext_ln55 | {1 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : p_cast_cast | {1 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : p_cast1_cast | {1 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_k_rope_0 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_k_rope_1 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_k_rope_2 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_k_rope_3 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_k_rope_4 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_k_rope_5 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_k_rope_6 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_k_rope_7 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_v_0 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_v_1 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_v_2 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_v_3 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_v_4 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_v_5 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_v_6 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_v_7 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_v_8 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_v_9 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_v_10 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_v_11 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_v_12 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_v_13 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_v_14 | {1 2 }
	Port: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE : out_v_15 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i153_load : 1
		i : 2
		trunc_ln55 : 2
		trunc_ln55_1 : 2
		lshr_ln : 2
		zext_ln55 : 3
		lshr_ln55_1 : 2
		zext_ln55_1 : 3
		out_k_rope_0_addr : 4
		out_k_rope_1_addr : 4
		out_k_rope_2_addr : 4
		out_k_rope_3_addr : 4
		out_k_rope_4_addr : 4
		out_k_rope_5_addr : 4
		out_k_rope_6_addr : 4
		out_k_rope_7_addr : 4
		muxLogicRAMAddr_to_out_k_rope_0_load : 5
		out_k_rope_0_load : 5
		muxLogicRAMAddr_to_out_k_rope_1_load : 5
		out_k_rope_1_load : 5
		muxLogicRAMAddr_to_out_k_rope_2_load : 5
		out_k_rope_2_load : 5
		muxLogicRAMAddr_to_out_k_rope_3_load : 5
		out_k_rope_3_load : 5
		muxLogicRAMAddr_to_out_k_rope_4_load : 5
		out_k_rope_4_load : 5
		muxLogicRAMAddr_to_out_k_rope_5_load : 5
		out_k_rope_5_load : 5
		muxLogicRAMAddr_to_out_k_rope_6_load : 5
		out_k_rope_6_load : 5
		muxLogicRAMAddr_to_out_k_rope_7_load : 5
		out_k_rope_7_load : 5
		out_v_0_addr : 4
		out_v_1_addr : 4
		out_v_2_addr : 4
		out_v_3_addr : 4
		out_v_4_addr : 4
		out_v_5_addr : 4
		out_v_6_addr : 4
		out_v_7_addr : 4
		out_v_8_addr : 4
		out_v_9_addr : 4
		out_v_10_addr : 4
		out_v_11_addr : 4
		out_v_12_addr : 4
		out_v_13_addr : 4
		out_v_14_addr : 4
		out_v_15_addr : 4
		muxLogicRAMAddr_to_out_v_0_load : 5
		out_v_0_load : 5
		muxLogicRAMAddr_to_out_v_1_load : 5
		out_v_1_load : 5
		muxLogicRAMAddr_to_out_v_2_load : 5
		out_v_2_load : 5
		muxLogicRAMAddr_to_out_v_3_load : 5
		out_v_3_load : 5
		muxLogicRAMAddr_to_out_v_4_load : 5
		out_v_4_load : 5
		muxLogicRAMAddr_to_out_v_5_load : 5
		out_v_5_load : 5
		muxLogicRAMAddr_to_out_v_6_load : 5
		out_v_6_load : 5
		muxLogicRAMAddr_to_out_v_7_load : 5
		out_v_7_load : 5
		muxLogicRAMAddr_to_out_v_8_load : 5
		out_v_8_load : 5
		muxLogicRAMAddr_to_out_v_9_load : 5
		out_v_9_load : 5
		muxLogicRAMAddr_to_out_v_10_load : 5
		out_v_10_load : 5
		muxLogicRAMAddr_to_out_v_11_load : 5
		out_v_11_load : 5
		muxLogicRAMAddr_to_out_v_12_load : 5
		out_v_12_load : 5
		muxLogicRAMAddr_to_out_v_13_load : 5
		out_v_13_load : 5
		muxLogicRAMAddr_to_out_v_14_load : 5
		out_v_14_load : 5
		muxLogicRAMAddr_to_out_v_15_load : 5
		out_v_15_load : 5
		icmp_ln55 : 2
		store_ln55 : 3
		br_ln55 : 3
	State 2
		tmp : 1
		bitcast_ln59 : 2
		muxLogicAXIMData_to_write_ln59 : 3
		write_ln59 : 3
		tmp_s : 1
		bitcast_ln60 : 2
		muxLogicAXIMData_to_write_ln60 : 3
		write_ln60 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
| sparsemux|                  tmp_fu_733                 |    0    |    96   |
|          |                 tmp_s_fu_785                |    0    |   160   |
|----------|---------------------------------------------|---------|---------|
|    add   |                   i_fu_548                  |    0    |    10   |
|----------|---------------------------------------------|---------|---------|
|   icmp   |               icmp_ln55_fu_710              |    0    |    4    |
|----------|---------------------------------------------|---------|---------|
|          |          p_cast1_cast11_read_fu_180         |    0    |    0    |
|   read   |          p_cast_cast10_read_fu_186          |    0    |    0    |
|          |          sext_ln55_read_read_fu_192         |    0    |    0    |
|          |         sext_ln55_1_read_read_fu_198        |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   write  |           write_ln59_write_fu_516           |    0    |    0    |
|          |           write_ln60_write_fu_524           |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   sext   |            sext_ln55_cast_fu_532            |    0    |    0    |
|          |           sext_ln55_1_cast_fu_536           |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   trunc  |              trunc_ln55_fu_554              |    0    |    0    |
|          |             trunc_ln55_1_fu_558             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|partselect|                lshr_ln_fu_562               |    0    |    0    |
|          |              lshr_ln55_1_fu_592             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   zext   |               zext_ln55_fu_572              |    0    |    0    |
|          |              zext_ln55_1_fu_602             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          | muxLogicRAMAddr_to_out_k_rope_0_load_fu_614 |    0    |    0    |
|          | muxLogicRAMAddr_to_out_k_rope_1_load_fu_618 |    0    |    0    |
|          | muxLogicRAMAddr_to_out_k_rope_2_load_fu_622 |    0    |    0    |
|          | muxLogicRAMAddr_to_out_k_rope_3_load_fu_626 |    0    |    0    |
|          | muxLogicRAMAddr_to_out_k_rope_4_load_fu_630 |    0    |    0    |
|          | muxLogicRAMAddr_to_out_k_rope_5_load_fu_634 |    0    |    0    |
|          | muxLogicRAMAddr_to_out_k_rope_6_load_fu_638 |    0    |    0    |
|          | muxLogicRAMAddr_to_out_k_rope_7_load_fu_642 |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_0_load_fu_646   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_1_load_fu_650   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_2_load_fu_654   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_3_load_fu_658   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_4_load_fu_662   |    0    |    0    |
| muxlogic |    muxLogicRAMAddr_to_out_v_5_load_fu_666   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_6_load_fu_670   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_7_load_fu_674   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_8_load_fu_678   |    0    |    0    |
|          |    muxLogicRAMAddr_to_out_v_9_load_fu_682   |    0    |    0    |
|          |   muxLogicRAMAddr_to_out_v_10_load_fu_686   |    0    |    0    |
|          |   muxLogicRAMAddr_to_out_v_11_load_fu_690   |    0    |    0    |
|          |   muxLogicRAMAddr_to_out_v_12_load_fu_694   |    0    |    0    |
|          |   muxLogicRAMAddr_to_out_v_13_load_fu_698   |    0    |    0    |
|          |   muxLogicRAMAddr_to_out_v_14_load_fu_702   |    0    |    0    |
|          |   muxLogicRAMAddr_to_out_v_15_load_fu_706   |    0    |    0    |
|          |    muxLogicAXIMData_to_write_ln59_fu_777    |    0    |    0    |
|          | muxLogicAXIMByteEnable_to_write_ln59_fu_781 |    0    |    0    |
|          |    muxLogicAXIMData_to_write_ln60_fu_861    |    0    |    0    |
|          | muxLogicAXIMByteEnable_to_write_ln60_fu_865 |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |   270   |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i153_reg_869      |   10   |
|    icmp_ln55_reg_1016   |    1   |
|out_k_rope_0_addr_reg_896|    7   |
|out_k_rope_1_addr_reg_901|    7   |
|out_k_rope_2_addr_reg_906|    7   |
|out_k_rope_3_addr_reg_911|    7   |
|out_k_rope_4_addr_reg_916|    7   |
|out_k_rope_5_addr_reg_921|    7   |
|out_k_rope_6_addr_reg_926|    7   |
|out_k_rope_7_addr_reg_931|    7   |
|   out_v_0_addr_reg_936  |    6   |
|  out_v_10_addr_reg_986  |    6   |
|  out_v_11_addr_reg_991  |    6   |
|  out_v_12_addr_reg_996  |    6   |
|  out_v_13_addr_reg_1001 |    6   |
|  out_v_14_addr_reg_1006 |    6   |
|  out_v_15_addr_reg_1011 |    6   |
|   out_v_1_addr_reg_941  |    6   |
|   out_v_2_addr_reg_946  |    6   |
|   out_v_3_addr_reg_951  |    6   |
|   out_v_4_addr_reg_956  |    6   |
|   out_v_5_addr_reg_961  |    6   |
|   out_v_6_addr_reg_966  |    6   |
|   out_v_7_addr_reg_971  |    6   |
|   out_v_8_addr_reg_976  |    6   |
|   out_v_9_addr_reg_981  |    6   |
| sext_ln55_1_cast_reg_881|   64   |
|  sext_ln55_cast_reg_876 |   64   |
|   trunc_ln55_1_reg_891  |    4   |
|    trunc_ln55_reg_886   |    3   |
+-------------------------+--------+
|          Total          |   298  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_260 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_266 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_272 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_278 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_284 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_290 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_296 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_302 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_420 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_426 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_432 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_438 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_444 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_450 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_456 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_462 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_468 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_474 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_480 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_486 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_492 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_498 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_504 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_510 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   304  ||   8.64  ||    0    ||   192   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   270  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    0   |   192  |
|  Register |    -   |   298  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   298  |   462  |
+-----------+--------+--------+--------+
