<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script>
// templated by golang 
function __setCMPv2RequestData() {
    window._CMPv2RequestData = {
	    "language": "en",
	    "stylingLogo": "//g.ezodn.com/utilcave_com/middleton/img.webp?dirname=wikichip_org&amp;img=/logo/wikichip_org"
    };
}
__setCMPv2RequestData();

var gtagLoadBackoff = 100;
function gtagLoadedCheck() {
    if(typeof gtag == 'undefined') {
        gtagLoadBackoff += 100;

        return setTimeout(function(){
            gtagLoadedCheck();
        }, gtagLoadBackoff);
    } else {
        gtag('consent', 'default', {
            'ad_storage': 'denied',
            'ad_user_data': 'denied',
            'ad_personalization': 'denied',
            'analytics_storage': 'denied'
        });
    }
}

gtagLoadedCheck();</script>

<script src="https://privacy.gatekeeperconsent.com/tcf2_stub.js" data-cfasync="false"></script>
<script>var __ezHttpConsent={setByCat:function(src,tagType,attributes,category,force){var setScript=function(){if(force||window.ezTcfConsent[category]){var scriptElement=document.createElement(tagType);scriptElement.src=src;attributes.forEach(function(attr){for(var key in attr){if(attr.hasOwnProperty(key)){scriptElement.setAttribute(key,attr[key]);}}});var firstScript=document.getElementsByTagName(tagType)[0];firstScript.parentNode.insertBefore(scriptElement,firstScript);}};if(force||(window.ezTcfConsent&&window.ezTcfConsent.loaded)){setScript();}else if(typeof getEzConsentData==="function"){getEzConsentData().then(function(ezTcfConsent){if(ezTcfConsent&&ezTcfConsent.loaded){setScript();}else{console.error("cannot get ez consent data");force=true;setScript();}});}else{force=true;setScript();console.error("getEzConsentData is not a function");}},};</script>
<script>var ezTcfConsent=window.ezTcfConsent?window.ezTcfConsent:{loaded:false,store_info:false,develop_and_improve_services:false,measure_ad_performance:false,measure_content_performance:false,select_basic_ads:false,create_ad_profile:false,select_personalized_ads:false,create_content_profile:false,select_personalized_content:false,understand_audiences:false,use_limited_data_to_select_content:false,};function getEzConsentData(){return new Promise(function(resolve){document.addEventListener("ezConsentEvent",function(event){var ezTcfConsent=event.detail.ezTcfConsent;resolve(ezTcfConsent);});});}</script>
<script>function _setEzCookies(ezConsentData){var cookies=[{name:"ezoab_86609",value:"mod112; Path=/; Domain=wikichip.org; Expires=Fri, 05 Jul 2024 21:56:01 UTC",tcfCategory:"store_info",isEzoic:"true",},{name:"ezoadgid_86609",value:"-1; Path=/; Domain=wikichip.org; Expires=Fri, 05 Jul 2024 20:26:01 UTC",tcfCategory:"understand_audiences",isEzoic:"true",},{name:"ezosuibasgeneris-1",value:"fd860003-001e-4769-4a15-c68e759ce8ff; Path=/; Domain=wikichip.org; Expires=Sat, 05 Jul 2025 19:56:01 UTC; Secure; SameSite=None",tcfCategory:"understand_audiences",isEzoic:"true",},{name:"active_template::86609",value:"pub_site.1720209361; Path=/; Domain=wikichip.org; Expires=Sun, 07 Jul 2024 19:56:01 UTC",tcfCategory:"store_info",isEzoic:"true",},{name:"ezopvc_86609",value:"1; Path=/; Domain=wikichip.org; Expires=Fri, 05 Jul 2024 20:26:02 UTC",tcfCategory:"understand_audiences",isEzoic:"true",}];for(var i=0;i<cookies.length;i++){var cookie=cookies[i];if(ezConsentData&&ezConsentData.loaded&&ezConsentData[cookie.tcfCategory]){document.cookie=cookie.name+"="+cookie.value;}}}
if(window.ezTcfConsent&&window.ezTcfConsent.loaded){_setEzCookies(window.ezTcfConsent);}else if(typeof getEzConsentData==="function"){getEzConsentData().then(function(ezTcfConsent){if(ezTcfConsent&&ezTcfConsent.loaded){_setEzCookies(window.ezTcfConsent);}else{console.error("cannot get ez consent data");_setEzCookies(window.ezTcfConsent);}});}else{console.error("getEzConsentData is not a function");_setEzCookies(window.ezTcfConsent);}</script>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=false;window.__ezScriptHost="//www.ezojs.com";__ez.queue=function(){var e=0,i=0,t=[],n=!1,o=[],r=[],s=!0,a=function(e,i,n,o,r,s,a){var l=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,d=this;this.name=e,this.funcName=i,this.parameters=null===n?null:w(n)?n:[n],this.isBlock=o,this.blockedBy=r,this.deleteWhenComplete=s,this.isError=!1,this.isComplete=!1,this.isInitialized=!1,this.proceedIfError=a,this.fWindow=l,this.isTimeDelay=!1,this.process=function(){u("... func = "+e),d.isInitialized=!0,d.isComplete=!0,u("... func.apply: "+e);var i=d.funcName.split("."),n=null,o=this.fWindow||window;i.length>3||(n=3===i.length?o[i[0]][i[1]][i[2]]:2===i.length?o[i[0]][i[1]]:o[d.funcName]),null!=n&&n.apply(null,this.parameters),!0===d.deleteWhenComplete&&delete t[e],!0===d.isBlock&&(u("----- F'D: "+d.name),m())}},l=function(e,i,t,n,o,r,s){var a=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,l=this;this.name=e,this.path=i,this.async=o,this.defer=r,this.isBlock=t,this.blockedBy=n,this.isInitialized=!1,this.isError=!1,this.isComplete=!1,this.proceedIfError=s,this.fWindow=a,this.isTimeDelay=!1,this.isPath=function(e){return"/"===e[0]&&"/"!==e[1]},this.getSrc=function(e){return void 0!==window.__ezScriptHost&&this.isPath(e)&&"banger.js"!==this.name?window.__ezScriptHost+e:e},this.process=function(){l.isInitialized=!0,u("... file = "+e);var i=this.fWindow?this.fWindow.document:document,t=i.createElement("script");t.src=this.getSrc(this.path),!0===o?t.async=!0:!0===r&&(t.defer=!0),t.onerror=function(){var e={url:window.location.href,name:l.name,path:l.path,user_agent:window.navigator.userAgent};"undefined"!=typeof _ezaq&&(e.pageview_id=_ezaq.page_view_id);var i=encodeURIComponent(JSON.stringify(e)),t=new XMLHttpRequest;t.open("GET","//g.ezoic.net/ezqlog?d="+i,!0),t.send(),u("----- ERR'D: "+l.name),l.isError=!0,!0===l.isBlock&&m()},t.onreadystatechange=t.onload=function(){var e=t.readyState;u("----- F'D: "+l.name),e&&!/loaded|complete/.test(e)||(l.isComplete=!0,!0===l.isBlock&&m())},i.getElementsByTagName("head")[0].appendChild(t)}},d=function(e,i){this.name=e,this.path="",this.async=!1,this.defer=!1,this.isBlock=!1,this.blockedBy=[],this.isInitialized=!0,this.isError=!1,this.isComplete=i,this.proceedIfError=!1,this.isTimeDelay=!1,this.process=function(){}};function c(e,i,n,s,a,d,c,f,u){var m=new l(e,i,n,s,a,d,c,u);!0===f?o[e]=m:r[e]=m,t[e]=m,h(m)}function h(e){!0!==f(e)&&0!=s&&e.process()}function f(e){if(!0===e.isTimeDelay&&!1===n)return u(e.name+" blocked = TIME DELAY!"),!0;if(w(e.blockedBy))for(var i=0;i<e.blockedBy.length;i++){var o=e.blockedBy[i];if(!1===t.hasOwnProperty(o))return u(e.name+" blocked = "+o),!0;if(!0===e.proceedIfError&&!0===t[o].isError)return!1;if(!1===t[o].isComplete)return u(e.name+" blocked = "+o),!0}return!1}function u(e){var i=window.location.href,t=new RegExp("[?&]ezq=([^&#]*)","i").exec(i);"1"===(t?t[1]:null)&&console.debug(e)}function m(){++e>200||(u("let's go"),p(o),p(r))}function p(e){for(var i in e)if(!1!==e.hasOwnProperty(i)){var t=e[i];!0===t.isComplete||f(t)||!0===t.isInitialized||!0===t.isError?!0===t.isError?u(t.name+": error"):!0===t.isComplete?u(t.name+": complete already"):!0===t.isInitialized&&u(t.name+": initialized already"):t.process()}}function w(e){return"[object Array]"==Object.prototype.toString.call(e)}return window.addEventListener("load",(function(){setTimeout((function(){n=!0,u("TDELAY -----"),m()}),5e3)}),!1),{addFile:c,addFileOnce:function(e,i,n,o,r,s,a,l,d){t[e]||c(e,i,n,o,r,s,a,l,d)},addDelayFile:function(e,i){var n=new l(e,i,!1,[],!1,!1,!0);n.isTimeDelay=!0,u(e+" ...  FILE! TDELAY"),r[e]=n,t[e]=n,h(n)},addFunc:function(e,n,s,l,d,c,f,u,m,p){!0===c&&(e=e+"_"+i++);var w=new a(e,n,s,l,d,f,u,p);!0===m?o[e]=w:r[e]=w,t[e]=w,h(w)},addDelayFunc:function(e,i,n){var o=new a(e,i,n,!1,[],!0,!0);o.isTimeDelay=!0,u(e+" ...  FUNCTION! TDELAY"),r[e]=o,t[e]=o,h(o)},items:t,processAll:m,setallowLoad:function(e){s=e},markLoaded:function(e){if(e&&0!==e.length){if(e in t){var i=t[e];!0===i.isComplete?u(i.name+" "+e+": error loaded duplicate"):(i.isComplete=!0,i.isInitialized=!0)}else t[e]=new d(e,!0);u("markLoaded dummyfile: "+t[e].name)}},logWhatsBlocked:function(){for(var e in t)!1!==t.hasOwnProperty(e)&&f(t[e])}}}();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};__ez.queue.addFile('/detroitchicago/boise.js', '/detroitchicago/boise.js?gcb=195-3&cb=5', true, [], true, false, true, false);__ez.queue.addFile('/parsonsmaize/abilene.js', '/parsonsmaize/abilene.js?gcb=195-3&cb=35', true, [], true, false, true, false);</script>
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">window._ezaq = Object.assign({}, typeof window._ezaq !== "undefined" ? window._ezaq : {}, {"ad_cache_level":1,"adpicker_placement_cnt":3,"ai_placeholder_cache_level":3,"ai_placeholder_placement_cnt":0,"domain_id":86609,"ezcache_level":0,"ezcache_skip_code":0,"has_bad_image":0,"has_bad_words":0,"is_sitespeed":0,"lt_cache_level":0,"response_size_orig":73130,"response_time_orig":1096,"template_id":134,"url":"/wiki/cea-leti/microarchitectures/tsarlet","word_count":2131,"worst_bad_word_level":0});__ez.queue.markLoaded('ezaqBaseReady');</script>
<script type="text/javascript">(function(){function storageAvailable(type){var storage;try{storage=window[type];var x='__storage_test__';storage.setItem(x,x);storage.removeItem(x);return true;}
catch(e){return e instanceof DOMException&&(e.code===22||e.code===1014||e.name==='QuotaExceededError'||e.name==='NS_ERROR_DOM_QUOTA_REACHED')&&(storage&&storage.length!==0);}}
function remove_ama_config(){if(storageAvailable('localStorage')){localStorage.removeItem("google_ama_config");}}
remove_ama_config()})()</script>
<script type="text/javascript">var ezoicTestActive = true</script>
<script type='text/javascript' data-ezscrex='false' data-cfasync='false'>
window.ezAnalyticsStatic = true;

function analyticsAddScript(script) {
	var ezDynamic = document.createElement('script');
	ezDynamic.type = 'text/javascript';
	ezDynamic.innerHTML = script;
	document.head.appendChild(ezDynamic);
}
function getCookiesWithPrefix() {
    var allCookies = document.cookie.split(';');
    var cookiesWithPrefix = {};

    for (var i = 0; i < allCookies.length; i++) {
        var cookie = allCookies[i].trim();

        for (var j = 0; j < arguments.length; j++) {
            var prefix = arguments[j];
            if (cookie.indexOf(prefix) === 0) {
                var cookieParts = cookie.split('=');
                var cookieName = cookieParts[0];
                var cookieValue = cookieParts.slice(1).join('=');
                cookiesWithPrefix[cookieName] = decodeURIComponent(cookieValue);
                break; // Once matched, no need to check other prefixes
            }
        }
    }

    return cookiesWithPrefix;
}
function productAnalytics() {
	var d = {"ab":"mod112","pr":[1],"aop":{"13":0,"4":134,"7":0,"8":0}};
	d.u = _ezaq.url;
	d.p = _ezaq.page_view_id;
	d.v = _ezaq.visit_uuid;
	d.e = JSON.stringify(_ezaq);
	d.ref = document.referrer;
	d.c = getCookiesWithPrefix('active_template', 'ez', 'lp_');

	var dataText = JSON.stringify(d);
	var xhr = new XMLHttpRequest();
	xhr.open('POST','/ezais/analytics?cb=1', true);
	xhr.onload = function () {
		if (xhr.status!=200) {
            return;
		}

        if(document.readyState !== 'loading') {
            analyticsAddScript(xhr.response);
            return;
        }

        var eventFunc = function() {
            if(document.readyState === 'loading') {
                return;
            }
            document.removeEventListener('readystatechange', eventFunc, false);
            analyticsAddScript(xhr.response);
        };

        document.addEventListener('readystatechange', eventFunc, false);
	};
	xhr.setRequestHeader('Content-Type','text/plain');
	xhr.send(dataText);
}
__ez.queue.addFunc("productAnalytics", "productAnalytics", null, true, ['ezaqBaseReady'], false, false, false, true);
</script><base href="/wiki/cea-leti/microarchitectures/tsarlet"/>

<title>TSARLET - Microarchitectures - CEA Leti - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"cea-leti/microarchitectures/tsarlet","wgTitle":"cea-leti/microarchitectures/tsarlet","wgCurRevisionId":96516,"wgRevisionId":96516,"wgArticleId":35948,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["cpu microarchitectures by cea-leti","microarchitectures by cea-leti","all microarchitectures"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"cea-leti/microarchitectures/tsarlet","wgRelevantArticleId":35948,"wgRequestId":"edc5ed0dfb44df58c6fe996b","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["ext.smw.style","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="cea-leti/microarchitectures/tsarlet" href="/w/index.php?title=Special:ExportRDF/cea-leti/microarchitectures/tsarlet&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="/w/api.php?action=rsd"/>
<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="/w/images/thumb/7/7f/tsarlet_compute_chiplet_2.png/600px-tsarlet_compute_chiplet_2.png"/>
<meta property="og:image" content="/w/images/thumb/7/7f/tsarlet_compute_chiplet_2.png/600px-tsarlet_compute_chiplet_2.png"/>
<meta property="og:title" content="TSARLET - Microarchitectures - CEA Leti - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="TSARLET was a research microarchitecture designed by CEA-Leti demonstarting the theoretical capabilities of a large-scale high-performance 3D stacked chiplets-based SoC technology. The project comprised 96 MIPS cores built using 6 chiplets 3D stack on an active interposer in order to demonstarte in-package silicon scale-out capabilities with superior inter-chip capabilities while reducing the overall power and production cost."/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<script type='text/javascript'>
var ezoTemplate = 'pub_site';
var ezouid = '1';
var ezoFormfactor = '1';
</script><script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script><script>
			var loadCmpVign = function() {
				var ezAcceptBtn = document.getElementById('ez-accept-all');
				if(typeof ezAcceptBtn != 'undefined' && ezAcceptBtn != null) {
					ezAcceptBtn.addEventListener('click', () => {
						var executeVignette = function () {
							var vignetteConfig = {
								enabled: true,
								useVignetteLoader: false,
								eventHandlerTest: false,
							};
							if(typeof window.newEzVignette == "function"){
								this.vignette = window.newEzVignette(vignetteConfig);
								this.vignette.handleClick();
							} else {
								setTimeout(executeVignette, 70);
							}
						}
						executeVignette();
					});
				} else {
					setTimeout(loadCmpVign, 70);
				}
			};

			loadCmpVign();
		  </script>
<script type="text/javascript">var cmpIsOn = true;</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-cea-leti_microarchitectures_tsarlet rootpage-cea-leti skin-WikiChip2 action-view"><script>var ezCmpChangeLogId=0;var ezCmpCacheBusterId=231</script><script src="https://the.gatekeeperconsent.com/v2/cmp.js?v=231" id="cmpjs" async="true"></script>
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<span id="ezoic-pub-ad-placeholder-138"></span>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse"> WikiChip <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel">Intel</a></li>
                                    <li><a href="/wiki/amd">AMD</a></li>
                                    <li><a href="/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse"> Architectures <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse"> Chips <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, µarch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/cea-leti/microarchitectures/tsarlet">Page</a></li></ul></li><li class="new"><a href="/w/index.php?title=Talk:cea-leti/microarchitectures/tsarlet&amp;action=edit&amp;redlink=1"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i> Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i> Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=cea-leti%2Fmicroarchitectures%2Ftsarlet"><i class="fa fa-sign-in" aria-hidden="true"></i> Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/cea-leti/microarchitectures/tsarlet"><i class="fa fa-map" aria-hidden="true"></i> What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/cea-leti/microarchitectures/tsarlet"><i class="fa fa-list" aria-hidden="true"></i> Related changes</a></li><li id="t-print"><a href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i> Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;oldid=96516"><i class="fa fa-link" aria-hidden="true"></i> Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i> Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:cea-2Dleti-2Fmicroarchitectures-2Ftsarlet"><i class="fa fa-tasks" aria-hidden="true"></i> Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i> Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/> Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/> Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i> Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    TSARLET - Microarchitectures - CEA Leti    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="subpages">&lt; <a href="/wiki/cea-leti" title="cea-leti">cea-leti</a></span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><table class="infobox"><tbody><tr><td colspan="2"><small style="float: right; font-weight: bold;"><a href="/wiki/Special:FormEdit/microarchitecture/cea-leti/microarchitectures/tsarlet" title="Special:FormEdit/microarchitecture/cea-leti/microarchitectures/tsarlet"><i class="fa fa-edit"></i>Edit Values</a></small></td></tr><tr><td class="header-main" colspan="2">TSARLET µarch</td></tr><tr><td class="header" colspan="2">General Info</td></tr><tr><td class="label">Arch Type</td><td class="value">CPU</td></tr><tr><td class="label">Designer</td><td class="value">CEA-Leti</td></tr><tr><td class="label">Manufacturer</td><td class="value">STMicroelectronics</td></tr><tr><td class="label">Process</td><td class="value"><a href="/wiki/28_nm_process" class="mw-redirect" title="28 nm process">28 nm</a>, <a href="/wiki/65_nm_process" class="mw-redirect" title="65 nm process">65 nm</a></td></tr><tr><td class="label">Core Configs</td><td class="value"><a href="/w/index.php?title=96_cores&amp;action=edit&amp;redlink=1" class="new" title="96 cores (page does not exist)">96</a></td></tr><tr><td class="header" colspan="2">Pipeline</td></tr><tr><td class="label">Type</td><td class="value">Scalar, Single-issue</td></tr><tr><td class="label">OoOE</td><td class="value">No</td></tr><tr><td class="label">Speculative</td><td class="value">No</td></tr><tr><td class="label">Reg Renaming</td><td class="value">No</td></tr><tr><td class="label">Stages</td><td class="value">5</td></tr><tr><td class="label">Decode</td><td class="value">1-way</td></tr><tr><td class="header" colspan="2">Instructions</td></tr><tr><td class="label">ISA</td><td class="value">MIPS32v1</td></tr><tr><td class="header" colspan="2">Cache</td></tr><tr><td class="label">L1I Cache</td><td class="value">16 KiB/core</td></tr><tr><td class="label">L1D Cache</td><td class="value">16 KiB/core</td></tr><tr><td class="label">L2 Cache</td><td class="value">256 KiB/cluster</td></tr><tr><td class="label">L3 Cache</td><td class="value">1 MiB/cluster</td></tr></tbody></table>
<p><b>TSARLET</b> was a research microarchitecture designed by <a href="/wiki/CEA-Leti" class="mw-redirect" title="CEA-Leti">CEA-Leti</a> demonstarting the theoretical capabilities of a large-scale high-performance 3D stacked <a href="/wiki/chiplets" class="mw-redirect" title="chiplets">chiplets</a>-based SoC technology. The project comprised 96 <a href="/w/index.php?title=MIPS&amp;action=edit&amp;redlink=1" class="new" title="MIPS (page does not exist)">MIPS</a> cores built using 6 <a href="/wiki/chiplets" class="mw-redirect" title="chiplets">chiplets</a> <a href="/w/index.php?title=3D_stack&amp;action=edit&amp;redlink=1" class="new" title="3D stack (page does not exist)">3D stack</a> on an active interposer in order to demonstarte in-package silicon <a href="/w/index.php?title=scale-out&amp;action=edit&amp;redlink=1" class="new" title="scale-out (page does not exist)">scale-out</a> capabilities with superior inter-chip capabilities while reducing the overall power and production cost.
</p>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Architecture"><span class="tocnumber">1</span> <span class="toctext">Architecture</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Block_Diagram"><span class="tocnumber">2</span> <span class="toctext">Block Diagram</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="#Compute_chiplet"><span class="tocnumber">2.1</span> <span class="toctext">Compute chiplet</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Memory_Hierarchy"><span class="tocnumber">2.2</span> <span class="toctext">Memory Hierarchy</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-5"><a href="#Overview"><span class="tocnumber">3</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-1 tocsection-6"><a href="#Compute_chiplet_2"><span class="tocnumber">4</span> <span class="toctext">Compute chiplet</span></a>
<ul>
<li class="toclevel-2 tocsection-7"><a href="#Cache_Coherency"><span class="tocnumber">4.1</span> <span class="toctext">Cache Coherency</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-8"><a href="#Base_die"><span class="tocnumber">5</span> <span class="toctext">Base die</span></a>
<ul>
<li class="toclevel-2 tocsection-9"><a href="#3D-Plug"><span class="tocnumber">5.1</span> <span class="toctext">3D-Plug</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-10"><a href="#3D_Stacking"><span class="tocnumber">6</span> <span class="toctext">3D Stacking</span></a></li>
<li class="toclevel-1 tocsection-11"><a href="#Package"><span class="tocnumber">7</span> <span class="toctext">Package</span></a></li>
<li class="toclevel-1 tocsection-12"><a href="#Die"><span class="tocnumber">8</span> <span class="toctext">Die</span></a>
<ul>
<li class="toclevel-2 tocsection-13"><a href="#Compute_chiplet_3"><span class="tocnumber">8.1</span> <span class="toctext">Compute chiplet</span></a></li>
<li class="toclevel-2 tocsection-14"><a href="#Base_interposer_die"><span class="tocnumber">8.2</span> <span class="toctext">Base interposer die</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-15"><a href="#Bibliography"><span class="tocnumber">9</span> <span class="toctext">Bibliography</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Architecture">Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;action=edit&amp;section=1" title="Edit section: Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2><span id="ezoic-pub-ad-placeholder-170" class="ezoic-adpicker-ad"></span>
<ul><li> Multi-chip architecture
<ul><li> 6 compute <a href="/wiki/chiplets" class="mw-redirect" title="chiplets">chiplets</a>
<ul><li> <a href="/wiki/28_nm" class="mw-redirect" title="28 nm">28 nm</a> FDSOI</li>
<li> 4 quad-core clusters
<ul><li> 5-stage scalar MIPS32v1 cores</li></ul></li></ul></li>
<li> Active base die
<ul><li> <a href="/wiki/65_nm" class="mw-redirect" title="65 nm">65 nm</a> CMOS</li>
<li> Per-chiplet voltage regulator and power management</li></ul></li>
<li> NoCs
<ul><li> 4 NoCs
<ul><li> 2D and 3D mesh interconnects</li></ul></li></ul></li></ul></li>
<li> Packaging
<ul><li> Face-to-face 3D stacked packaging technology
<ul><li> 20 μm pitch μbumps</li>
<li> 40 μm pitch TSVs</li></ul></li></ul></li></ul>
<p><i>This list is incomplete; you can help by <a rel="nofollow" class="external text" href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;action=edit">expanding it</a>.</i>
</p>
<h2><span class="mw-headline" id="Block_Diagram">Block Diagram</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;action=edit&amp;section=2" title="Edit section: Block Diagram">edit</a><span class="mw-editsection-bracket">]</span></span></h2><span class="ezoic-autoinsert-video ezoic-under_first_paragraph"></span><!-- ezoic_video_placeholder-under_first_paragraph-854x480-999998-clearholder --><!-- ezoic_video_placeholder-under_first_paragraph-854x480-999998-nonexxxclearxxxblock --><!-- ezoic_video_placeholder-under_first_paragraph-640x360-999998-clearholder --><!-- ezoic_video_placeholder-under_first_paragraph-640x360-999998-nonexxxclearxxxblock --><!-- ezoic_video_placeholder-under_first_paragraph-426x240-999998-clearholder --><!-- ezoic_video_placeholder-under_first_paragraph-426x240-999998-nonexxxclearxxxblock --><!-- ezoic_video_placeholder-under_first_paragraph-384x216-999998-clearholder --><!-- ezoic_video_placeholder-under_first_paragraph-384x216-999998-nonexxxclearxxxblock -->
<h3><span class="mw-headline" id="Compute_chiplet">Compute chiplet</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;action=edit&amp;section=3" title="Edit section: Compute chiplet">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><a href="/wiki/File:tsarlet_chiplet_block.svg" class="image"><img alt="tsarlet chiplet block.svg" src="/w/images/thumb/f/f9/tsarlet_chiplet_block.svg/600px-tsarlet_chiplet_block.svg.png" width="600" height="616" srcset="/w/images/thumb/f/f9/tsarlet_chiplet_block.svg/900px-tsarlet_chiplet_block.svg.png 1.5x, /w/images/thumb/f/f9/tsarlet_chiplet_block.svg/1200px-tsarlet_chiplet_block.svg.png 2x"/></a>
</p><span id="ezoic-pub-ad-placeholder-160" class="ezoic-adpicker-ad"></span>
<h3><span class="mw-headline" id="Memory_Hierarchy">Memory Hierarchy</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;action=edit&amp;section=4" title="Edit section: Memory Hierarchy">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> L1 Cache
<ul><li> L1 Instruction cache
<ul><li> 16 KiB/core</li></ul></li>
<li> L1 Data cache
<ul><li> 16 KiB/core</li></ul></li></ul></li>
<li> L2 Cache
<ul><li> 256 KiB/cluster</li></ul></li>
<li> L3 Cache
<ul><li> 1 MiB/cluster</li></ul></li></ul>
<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;action=edit&amp;section=5" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2><span id="ezoic-pub-ad-placeholder-192" class="ezoic-adpicker-ad"></span>
<div class="thumb tright"><div class="thumbinner" style="width:502px;"><a href="/wiki/File:tsarlet_overview.png" class="image"><img alt="" src="/w/images/thumb/8/81/tsarlet_overview.png/500px-tsarlet_overview.png" width="500" height="336" class="thumbimage" srcset="/w/images/thumb/8/81/tsarlet_overview.png/750px-tsarlet_overview.png 1.5x, /w/images/thumb/8/81/tsarlet_overview.png/1000px-tsarlet_overview.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:tsarlet_overview.png" class="internal" title="Enlarge"></a></div>TSARLET</div></div></div>
<p>TSARLET is a large-scale research project designed by <a href="/wiki/CEA-Leti" class="mw-redirect" title="CEA-Leti">CEA-Leti</a> intended to address the challenges and demonstrate the full capabilities of a heterogeneous SoC built up using multiple <a href="/wiki/chiplets" class="mw-redirect" title="chiplets">chiplets</a> <a href="/w/index.php?title=3D_stacked&amp;action=edit&amp;redlink=1" class="new" title="3D stacked (page does not exist)">3D stacked</a> and <a href="/w/index.php?title=interconnected&amp;action=edit&amp;redlink=1" class="new" title="interconnected (page does not exist)">interconnected</a> over an <a href="/w/index.php?title=active_interposer&amp;action=edit&amp;redlink=1" class="new" title="active interposer (page does not exist)">active interposer</a> base die. TSARLET is a complex SoC with 96 <a href="/w/index.php?title=MIPS&amp;action=edit&amp;redlink=1" class="new" title="MIPS (page does not exist)">MIPS</a> cores spread over six <a href="/wiki/chiplets" class="mw-redirect" title="chiplets">chiplets</a> 3D stacked on top of a base active interposer die designed to enable efficienct long-distance communication.
</p><p>In order to theoretically support a wide range of chiplets, a generic chiplet-interposer interface called 3D-Plug was designed to support both synchronous and asynchronous communication depending on the length of the wire and the design point. The SoC comes with fully-integrated voltage regulators with per-chiplet <a href="/w/index.php?title=DVFS&amp;action=edit&amp;redlink=1" class="new" title="DVFS (page does not exist)">DVFS</a> and IR-drop mitigation. The SoC supports 4x32b LVDS PHY operating at 600 MHz for a total of 19.2 GB/s of peak theoretical memory bandwidth.
</p>
<h2><span class="mw-headline" id="Compute_chiplet_2">Compute chiplet</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;action=edit&amp;section=6" title="Edit section: Compute chiplet">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The full SoC incorporates six compute chiplets. Each compute chiplet integrates 16 <a href="/w/index.php?title=MIPS&amp;action=edit&amp;redlink=1" class="new" title="MIPS (page does not exist)">MIPS</a> cores in a <a href="/w/index.php?title=NUMA&amp;action=edit&amp;redlink=1" class="new" title="NUMA (page does not exist)">NUMA</a> and is fabricated on STMicroelectronics <a href="/wiki/28_nm" class="mw-redirect" title="28 nm">28 nm</a> <a href="/w/index.php?title=FDSOI&amp;action=edit&amp;redlink=1" class="new" title="FDSOI (page does not exist)">FDSOI</a> CMOS process. Each individual chiplet comprises four clusters along with 4 MiB of <a href="/w/index.php?title=L3_cache&amp;action=edit&amp;redlink=1" class="new" title="L3 cache (page does not exist)">L3 cache</a> distributed across four tiles of 1 MiB each. Within a cluster are four MIPS cores along with 256 KiB of shared <a href="/w/index.php?title=L2_cache&amp;action=edit&amp;redlink=1" class="new" title="L2 cache (page does not exist)">L2 cache</a>. Each MIPS core is a simple scalar MIPS32v1 core. It comes with 16 KiB of <a href="/w/index.php?title=L1I_cache&amp;action=edit&amp;redlink=1" class="new" title="L1I cache (page does not exist)">L1I cache</a> and 16 KiB of <a href="/w/index.php?title=L1D_cache&amp;action=edit&amp;redlink=1" class="new" title="L1D cache (page does not exist)">L1D cache</a>. The caches are fully coherent using a directory-based cache coherency with a linked-list directory.
</p><p>There are three individual 2D <a href="/w/index.php?title=mesh_interconnect&amp;action=edit&amp;redlink=1" class="new" title="mesh interconnect (page does not exist)">mesh</a> <a href="/w/index.php?title=NoCs&amp;action=edit&amp;redlink=1" class="new" title="NoCs (page does not exist)">NoCs</a>. A dedicated 2D mesh connects the L1 caches to the L2 caches, another 2D mesh connects the L2 caches to the L3 caches, and a third 2D mesh connects the L3 caches to the external memory. All three NoCs are extended from the chiplet through the interposer to the other chiplets.
</p>
<h3><span class="mw-headline" id="Cache_Coherency">Cache Coherency</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;action=edit&amp;section=7" title="Edit section: Cache Coherency">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Each core implements a 32-bit virtual address space that&#39;s mapped onto a 40-bit physical address space that is physically distributed among the L2 caches. TSARLET is a <a href="/w/index.php?title=NUMA&amp;action=edit&amp;redlink=1" class="new" title="NUMA (page does not exist)">NUMA</a> architecture with the 8 most significant bits of the address being used for per-cluster. The L3 cache is shared by all the cores and clusters with more demanding workloads allocating more portions. Cache coherency for the L1 and I/O is maintained by the L2 caches using a directory-based coherency protocol using a list-based directory. Up to four sharers may share the same cache lines. Cache lines are in either list mode or counter mode. When in list mode, the sharer&#39;s ID is stored in a linked list with consequent sharer&#39;s IDs stored in the heap. On a modification, a multicast update/invalidate message is issued to all the sharers. A line is in counter mode when the heap is full or four sharers are occupied. In this scenario, broadcast invalidates are issued and only the sharers&#39; count is stored. Hardware support is provided for broadcast to allow only sharers to answer.
</p>
<h2><span class="mw-headline" id="Base_die">Base die</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;action=edit&amp;section=8" title="Edit section: Base die">edit</a><span class="mw-editsection-bracket">]</span></span></h2><span class="ezoic-autoinsert-video ezoic-under_first_paragraph"></span><!-- ezoic_video_placeholder-under_first_paragraph-854x480-999998-clearholder --><!-- ezoic_video_placeholder-under_first_paragraph-854x480-999998-nonexxxclearxxxblock --><!-- ezoic_video_placeholder-under_first_paragraph-640x360-999998-clearholder --><!-- ezoic_video_placeholder-under_first_paragraph-640x360-999998-nonexxxclearxxxblock --><!-- ezoic_video_placeholder-under_first_paragraph-426x240-999998-clearholder --><!-- ezoic_video_placeholder-under_first_paragraph-426x240-999998-nonexxxclearxxxblock --><!-- ezoic_video_placeholder-under_first_paragraph-384x216-999998-clearholder --><!-- ezoic_video_placeholder-under_first_paragraph-384x216-999998-nonexxxclearxxxblock -->
<div class="thumb tright"><div class="thumbinner" style="width:302px;"><a href="/wiki/File:tsarlet_package_front.png" class="image"><img alt="tsarlet package front.png" src="/w/images/thumb/e/e1/tsarlet_package_front.png/300px-tsarlet_package_front.png" width="300" height="303" class="thumbimage" srcset="/w/images/thumb/e/e1/tsarlet_package_front.png/450px-tsarlet_package_front.png 1.5x, /w/images/e/e1/tsarlet_package_front.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:tsarlet_package_front.png" class="internal" title="Enlarge"></a></div></div></div></div>
<p>All the compute chiplets rest on the base die. The base die is designed to interlink the compute chiplets and provide the necessary interfaces to the outside world. Measuring roughly 200 mm² and fabricated on a legacy <a href="/wiki/65_nm_process" class="mw-redirect" title="65 nm process">65 nm process</a> in order to reduce cost and improve yield. The major role of the base die is to seamlessly extend the cache NoCs between the various chiplets. 3D-Plug communication IPs are utilized, implementing the logical and physical interfaces between the chiplets and the base die. There are two versions of plugs: synchronous and asynchronous.
</p><p>There are two communication schemes for chiplet-to-chiplet communication. A passive link is used for short-reach distances for the L1 to L2 interconnects. Alternatively, active links are used for long-reach interconnects such as the L2 to L3 and L3 to external memory. The 2.5D passive links are routed over hte M2-M4 layers or M3-M5 metals with 0.3 μm width - 1.1μm pitch, with the forwarded clocks being routed separately with ground shielding.
</p><p>Two different types of 3D-Plugs have been implemented: synchronous and asynchronous.
</p><p>The synchronous version is a high-throughput, low-latency, fully-digital communication link that implements NoC virtualization to transport cache coherency along with the different classes of traffic. A credit-based multi-channel synchronization scheme is used in order to merge all the data flows within the interface. For clocking, a source-synchronous scheme is used with delay compensation. It&#39;s a full-swing logic with no DLL.
</p><p>The asynchronous version uses <a href="/w/index.php?title=quasi-delay-insensitive&amp;action=edit&amp;redlink=1" class="new" title="quasi-delay-insensitive (page does not exist)">quasi-delay-insensitive</a> (QDI) logic using 1-of-4 data encoding. There is no clocking at the interface. 4-phase is used for on-die communication within the interposer while using 2-phase for off-die communication at the 3D-plug interface. A 4-phase-to-2-phase protocol conversion was introduced to convert between the two.
</p><p>The L1-L2 interconnect that implements the cache-coherency protocol utilizes a 5-channel passive link. Close connections operate at up to 1.25 GHz with the lowest latency of 7.2 ns between source and destination clock domains. For the L2 to L3 tiles a 2-channel 2D-mesh interconnect is utilized using the QDI asynchronous active links. For the L3 caches to the off-chip external DRAM memory, a 2-channel 2D-mesh interconnect using the long-reach synchronous active links are used. This interconnect is connected to the memory controller as well with a 4x32b LVDS PHY operating at 600 MHz for a total of 19.2 GB/s of peak theoretical memory bandwidth.
</p>
<dl><dd><a href="/wiki/File:tsarlet_interposer_routing.png" class="image"><img alt="tsarlet interposer routing.png" src="/w/images/thumb/4/4c/tsarlet_interposer_routing.png/700px-tsarlet_interposer_routing.png" width="700" height="333" srcset="/w/images/thumb/4/4c/tsarlet_interposer_routing.png/1050px-tsarlet_interposer_routing.png 1.5x, /w/images/4/4c/tsarlet_interposer_routing.png 2x"/></a></dd></dl>
<table class="wikitable">
<tbody><tr><th>Interconnect</th><th>L1-L2 Near</th><th>L1-L2 Far</th><th>L2-L3 4-Phase</th><th>L2-L3 2-Phase</th><th>L3-Ext Mem</th></tr>
<tr><th>Reach</th><td>1.5 mm</td><td>15 mm</td><td>25 mm</td><td>25 mm</td><td>25 mm</td></tr>
<tr><th>Word Size</th><td>40b</td><td>72b</td><td>72b</td><td>72b</td><td>72b</td></tr>
<tr><th>3D Plug</th><td>1.25 GHz</td><td>1.25 GHz</td><td>300 MHz</td><td>520 MHz</td><td>1.21 GHz</td></tr>
<tr><th>2D NoC</th><td>-</td><td>1 GHz</td><td>970 MHz</td><td>970 MHz</td><td>750 MHz</td></tr>
<tr><th>End-to-End<br/>Latency</th><td>2x4+[0-1] cycles<br/>7.2 ns</td><td>44 cycles<br/>44 nm</td><td>4 cycles + async<br/>15.2 nm</td><td>4 cycles + async<br/>15.2 nm</td><td>37 cycles<br/>49.5 ns</td></tr>
<tr><th>Propagation</th><td>4.8 ns/mm</td><td>2.9 ns/mm</td><td>0.6 ns/mm</td><td>0.6 ns/mm</td><td>2.0 ns/mm</td></tr>
<tr><th>Energy</th><td>0.29 pJ/bit/mm</td><td>0.15 pJ/bit/mm</td><td>0.52 pJ/bit/mm</td><td>0.52 pJ/bit/mm</td><td>0.24 pJ/bit/mm</td></tr>
</tbody></table>
<div class="thumb tright"><div class="thumbinner" style="width:302px;"><a href="/wiki/File:tsarlet_scvr_unit_cell_circuit.png" class="image"><img alt="" src="/w/images/thumb/c/c0/tsarlet_scvr_unit_cell_circuit.png/300px-tsarlet_scvr_unit_cell_circuit.png" width="300" height="170" class="thumbimage" srcset="/w/images/thumb/c/c0/tsarlet_scvr_unit_cell_circuit.png/450px-tsarlet_scvr_unit_cell_circuit.png 1.5x, /w/images/thumb/c/c0/tsarlet_scvr_unit_cell_circuit.png/600px-tsarlet_scvr_unit_cell_circuit.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:tsarlet_scvr_unit_cell_circuit.png" class="internal" title="Enlarge"></a></div>SCVR Unit Cell</div></div></div>
<p>TSARLET uses <a href="/w/index.php?title=switch_cap_voltage_regulators&amp;action=edit&amp;redlink=1" class="new" title="switch cap voltage regulators (page does not exist)">switch cap voltage regulators</a> for power management. With 6 chiplets landing on the base die, there are 6 SCVRs - one for each chiplet. In fact, Leti reported that the SCVRs make up around 30% of the die area. Each unit is managed by a central clock-frequency and feedback controller with a sub-10ns step response, enabling the SCVR to provide very rapid transitions and local IR-drop mitigation. Relatively high voltage (~2.5V) is brought in to the SoC via the interposer back-face through the 40 μm pitch TSV array in order to reduce the number of pins that are required. The SCVRs are fully integrated using thick oxide transistors with no external passive components. On-chip CAPs are used using MOM+MOM+MIM for a total capacitance density of 8.9 nF/mm². 
</p><p>The SCVRs themselves are designed as a tiled architecture with each SCVR unit consists of 270 instances of the same unit cell designed for a single chiplet landing. The full SCVR unit is 11.3 mm² with the individual unit cells being 0.2 × 0.2 (0.04 μm²). The high input voltage is stepped down within the 10-phase 3-stage gearbox which supports 7 voltage ratios (4:1 to 4:3) supporting a wide range of Vout from 0.35V to 1.3V in order to enable a wide range of DVFS states. Leti reports a power conversion efficiency of 156 mW/mm² at 82% peak efficiency.
</p>
<h3><span class="mw-headline" id="3D-Plug">3D-Plug</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;action=edit&amp;section=9" title="Edit section: 3D-Plug">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright"><div class="thumbinner" style="width:288px;"><a href="/wiki/File:tsarlet_3d_plug_matrix.png" class="image"><img alt="" src="/w/images/f/f4/tsarlet_3d_plug_matrix.png" width="286" height="311" class="thumbimage"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:tsarlet_3d_plug_matrix.png" class="internal" title="Enlarge"></a></div>3D-Plug μbumps matrix</div></div></div><div class="thumb tright"><div class="thumbinner" style="width:302px;"><a href="/wiki/File:tsarlet_3d_plug_ubumps.png" class="image"><img alt="" src="/w/images/thumb/a/ad/tsarlet_3d_plug_ubumps.png/300px-tsarlet_3d_plug_ubumps.png" width="300" height="214" class="thumbimage" srcset="/w/images/a/ad/tsarlet_3d_plug_ubumps.png 1.5x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:tsarlet_3d_plug_ubumps.png" class="internal" title="Enlarge"></a></div>μbumps</div></div></div>
<p>Although this particular SoC uses the same type of chiplets, in order to theoretically allow different types of chiplets to be integrated on the same base die, a generic chiplet-interposer interface called 3D-Plug was designed. Every compute chiplet incorporates four 3D-plugs - one for each core cluster. They are physically located at each corner of the die. The actual interfaces are a μ-bump matrix array of 12 x 28 μ-bumps with a 20 μm pitch. The interface consists of the logic interface, μ-buffers, and various <a href="/w/index.php?title=design_for_testability&amp;action=edit&amp;redlink=1" class="new" title="design for testability (page does not exist)">DFT</a> support (e.g., <a href="/w/index.php?title=boundry_scan&amp;action=edit&amp;redlink=1" class="new" title="boundry scan (page does not exist)">boundry scan</a>). The μ-buffers std cell integrates a bidirectional driver, ESD protection, pull-up, and a level-shifter to bridge between the two different domains between the bottom die and upper die.
</p>
<table class="wikitable">
<tbody><tr><th>Bump Pitch</th><td>20 μm</td></tr>
<tr><th>Voltage Swing</th><td>1.2 V</td></tr>
<tr><th>Data Rate</th><td>1.21 Gb/s/pin</td></tr>
<tr><th>Power Efficiency</th><td>0.59 pJ/bit</td></tr>
<tr><th>Bandwidth Density</th><td>3.0 Tb/s/mm²</td></tr>
</tbody></table>
<dl><dd><a href="/wiki/File:tsarlet_scvr_unit_cell.png" class="image"><img alt="tsarlet scvr unit cell.png" src="/w/images/thumb/3/3c/tsarlet_scvr_unit_cell.png/500px-tsarlet_scvr_unit_cell.png" width="500" height="263" srcset="/w/images/thumb/3/3c/tsarlet_scvr_unit_cell.png/750px-tsarlet_scvr_unit_cell.png 1.5x, /w/images/thumb/3/3c/tsarlet_scvr_unit_cell.png/1000px-tsarlet_scvr_unit_cell.png 2x"/></a></dd></dl>
<h2><span class="mw-headline" id="3D_Stacking">3D Stacking</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;action=edit&amp;section=10" title="Edit section: 3D Stacking">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:302px;"><a href="/wiki/File:tsarlet_interposer_with_chiplet.png" class="image"><img alt="" src="/w/images/thumb/a/a3/tsarlet_interposer_with_chiplet.png/300px-tsarlet_interposer_with_chiplet.png" width="300" height="25" class="thumbimage" srcset="/w/images/thumb/a/a3/tsarlet_interposer_with_chiplet.png/450px-tsarlet_interposer_with_chiplet.png 1.5x, /w/images/thumb/a/a3/tsarlet_interposer_with_chiplet.png/600px-tsarlet_interposer_with_chiplet.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:tsarlet_interposer_with_chiplet.png" class="internal" title="Enlarge"></a></div>early packaging test</div></div></div>
<p>The compute chiplets are 3D-stacked on the base interposer die in a face-to-face configuration. The connections are done using a 20 μm μ-bumps onto the base die. Direct connections to the package were done with 40 μm pitch <a href="/w/index.php?title=TSVs&amp;action=edit&amp;redlink=1" class="new" title="TSVs (page does not exist)">TSVs</a>.
</p><p><br/>
<a href="/wiki/File:tsarlet_xsection.png" class="image"><img alt="tsarlet xsection.png" src="/w/images/thumb/2/2b/tsarlet_xsection.png/400px-tsarlet_xsection.png" width="400" height="313" srcset="/w/images/thumb/2/2b/tsarlet_xsection.png/600px-tsarlet_xsection.png 1.5x, /w/images/thumb/2/2b/tsarlet_xsection.png/800px-tsarlet_xsection.png 2x"/></a>
</p>
<h2><span class="mw-headline" id="Package">Package</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;action=edit&amp;section=11" title="Edit section: Package">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:302px;"><a href="/wiki/File:tsarlet_packaging_photo.jpg" class="image"><img alt="" src="/w/images/thumb/6/64/tsarlet_packaging_photo.jpg/300px-tsarlet_packaging_photo.jpg" width="300" height="180" class="thumbimage" srcset="/w/images/thumb/6/64/tsarlet_packaging_photo.jpg/450px-tsarlet_packaging_photo.jpg 1.5x, /w/images/thumb/6/64/tsarlet_packaging_photo.jpg/600px-tsarlet_packaging_photo.jpg 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:tsarlet_packaging_photo.jpg" class="internal" title="Enlarge"></a></div>package</div></div></div>
<ul><li> BGA-1517</li>
<li> 39 x 39, 40 mm x 40 mm, 10 layers
<ul><li> 1517 balls</li>
<li> 500 µm, 1 mm pitch</li></ul></li></ul>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:tsarlet_package.png" class="image"><img alt="tsarlet package.png" src="/w/images/thumb/7/7a/tsarlet_package.png/450px-tsarlet_package.png" width="450" height="448" srcset="/w/images/thumb/7/7a/tsarlet_package.png/675px-tsarlet_package.png 1.5x, /w/images/7/7a/tsarlet_package.png 2x"/></a></dd></dl>
<h2><span class="mw-headline" id="Die">Die</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;action=edit&amp;section=12" title="Edit section: Die">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Compute_chiplet_3">Compute chiplet</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;action=edit&amp;section=13" title="Edit section: Compute chiplet">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> <a href="/wiki/STMicroelectronics" class="mw-redirect" title="STMicroelectronics">STMicroelectronics</a> <a href="/wiki/28_nm" class="mw-redirect" title="28 nm">28 nm</a> <a href="/w/index.php?title=FDSOI&amp;action=edit&amp;redlink=1" class="new" title="FDSOI (page does not exist)">FDSOI</a>
<ul><li> 10 metal layers, 0.5-1.3V + adaptive biasing</li></ul></li>
<li> 4 mm x 5.6 mm (22.4 mm²) silicon area</li>
<li> 395,000,000 transistors</li>
<li> I/O
<ul><li> 2D
<ul><li> 249 signal, 237 power</li>
<li> C4 bumps, 200 µm pitch</li></ul></li>
<li> 3D
<ul><li> 2618 signal</li>
<li> up to metal 10 @ 20 µm pitch</li></ul></li></ul></li></ul>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:tsarlet_compute_chiplet.png" class="image"><img alt="tsarlet compute chiplet.png" src="/w/images/thumb/7/75/tsarlet_compute_chiplet.png/600px-tsarlet_compute_chiplet.png" width="600" height="423" srcset="/w/images/thumb/7/75/tsarlet_compute_chiplet.png/900px-tsarlet_compute_chiplet.png 1.5x, /w/images/7/75/tsarlet_compute_chiplet.png 2x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:tsarlet_compute_chiplet_(annotated).png" class="image"><img alt="tsarlet compute chiplet (annotated).png" src="/w/images/thumb/9/9c/tsarlet_compute_chiplet_%28annotated%29.png/600px-tsarlet_compute_chiplet_%28annotated%29.png" width="600" height="423" srcset="/w/images/thumb/9/9c/tsarlet_compute_chiplet_%28annotated%29.png/900px-tsarlet_compute_chiplet_%28annotated%29.png 1.5x, /w/images/9/9c/tsarlet_compute_chiplet_%28annotated%29.png 2x"/></a></dd></dl>
<dl><dd><a href="/wiki/File:tsarlet_compute_chiplet_2.png" class="image"><img alt="tsarlet compute chiplet 2.png" src="/w/images/thumb/7/7f/tsarlet_compute_chiplet_2.png/600px-tsarlet_compute_chiplet_2.png" width="600" height="433" class="wikichip_ogimage" srcset="/w/images/thumb/7/7f/tsarlet_compute_chiplet_2.png/900px-tsarlet_compute_chiplet_2.png 1.5x, /w/images/7/7f/tsarlet_compute_chiplet_2.png 2x"/></a></dd></dl>
<h3><span class="mw-headline" id="Base_interposer_die">Base interposer die</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;action=edit&amp;section=14" title="Edit section: Base interposer die">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> <a href="/wiki/65_nm_process" class="mw-redirect" title="65 nm process">65 nm process</a>
<ul><li> 7 metal layers, MIM option, 1.2 V</li></ul></li>
<li> 13.05 mm x 15.16 mm (197.8 mm²) silicon area</li>
<li> 15,000,000 transistors</li>
<li> I/O
<ul><li> 150,000 μ-bumps, 20 μm pitch
<ul><li> 20,000 signal, 120,000 power + 10,000 dummies</li></ul></li>
<li> 14,000 TSV middle, 40 μm pitch
<ul><li> 2,000 signal, 12,000 power</li></ul></li></ul></li></ul>
<dl><dd><a href="/wiki/File:tsarlet_base_interposer.png" class="image"><img alt="tsarlet base interposer.png" src="/w/images/thumb/d/d4/tsarlet_base_interposer.png/400px-tsarlet_base_interposer.png" width="400" height="452" srcset="/w/images/thumb/d/d4/tsarlet_base_interposer.png/600px-tsarlet_base_interposer.png 1.5x, /w/images/thumb/d/d4/tsarlet_base_interposer.png/800px-tsarlet_base_interposer.png 2x"/></a></dd></dl>
<h2><span class="mw-headline" id="Bibliography">Bibliography</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;action=edit&amp;section=15" title="Edit section: Bibliography">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> CEA-Leti, 2020 IEEE International Solid- State Circuits Conference (ISSCC).</li>
<li> CEA-Leti, 2019 IEEE 69th Electronic Components and Technology Conference (ECTC).</li></ul>

<!-- Saved in parser cache with key wikichip:pcache:idhash:35948-0!*!0!!en!5!* and timestamp 20240705195601 and revision id 96516
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;oldid=96516">/w/index.php?title=cea-leti/microarchitectures/tsarlet&amp;oldid=96516</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="/w/index.php?title=Category:cpu_microarchitectures_by_cea-leti&amp;action=edit&amp;redlink=1" class="new" title="Category:cpu microarchitectures by cea-leti (page does not exist)">cpu microarchitectures by cea-leti</a></li><li><a href="/w/index.php?title=Category:microarchitectures_by_cea-leti&amp;action=edit&amp;redlink=1" class="new" title="Category:microarchitectures by cea-leti (page does not exist)">microarchitectures by cea-leti</a></li><li><a href="/wiki/Category:all_microarchitectures" title="Category:all microarchitectures">all microarchitectures</a></li></ul></div></div><div id="mw-data-after-content">
	<div class="smwfact"><div class="smwfactboxhead">Facts about &#34;<span class="swmfactboxheadbrowse"><a href="/wiki/Special:Browse/:cea-2Dleti-2Fmicroarchitectures-2Ftsarlet" title="Special:Browse/:cea-2Dleti-2Fmicroarchitectures-2Ftsarlet">TSARLET - Microarchitectures - CEA Leti</a></span>&#34;</div><div class="smwrdflink"><span class="rdflink"><a href="/wiki/Special:ExportRDF/cea-leti/microarchitectures/tsarlet" title="Special:ExportRDF/cea-leti/microarchitectures/tsarlet">RDF feed</a></span></div><table class="smwfacttable" cellspacing="0" cellpadding="2"><tbody><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:codename" title="Property:codename">codename</a></td><td class="smwprops">TSARLET  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:codename/TSARLET" title="Special:SearchByProperty/:codename/TSARLET">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:core_count" title="Property:core count">core count</a></td><td class="smwprops">96  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/96" title="Special:SearchByProperty/:core-20count/96">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:designer" title="Property:designer">designer</a></td><td class="smwprops">CEA-Leti  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:designer/CEA-2DLeti" title="Special:SearchByProperty/:designer/CEA-2DLeti">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:full_page_name" title="Property:full page name">full page name</a></td><td class="smwprops">cea-leti/microarchitectures/tsarlet  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:full-20page-20name/cea-2Dleti-2Fmicroarchitectures-2Ftsarlet" title="Special:SearchByProperty/:full-20page-20name/cea-2Dleti-2Fmicroarchitectures-2Ftsarlet">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:instance_of" title="Property:instance of">instance of</a></td><td class="smwprops">microarchitecture  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instance-20of/microarchitecture" title="Special:SearchByProperty/:instance-20of/microarchitecture">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:instruction_set_architecture" title="Property:instruction set architecture">instruction set architecture</a></td><td class="smwprops">MIPS32v1  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instruction-20set-20architecture/MIPS32v1" title="Special:SearchByProperty/:instruction-20set-20architecture/MIPS32v1">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:manufacturer" title="Property:manufacturer">manufacturer</a></td><td class="smwprops">STMicroelectronics  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:manufacturer/STMicroelectronics" title="Special:SearchByProperty/:manufacturer/STMicroelectronics">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:microarchitecture_type" title="Property:microarchitecture type">microarchitecture type</a></td><td class="smwprops">CPU  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:microarchitecture-20type/CPU" title="Special:SearchByProperty/:microarchitecture-20type/CPU">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:name" title="Property:name">name</a></td><td class="smwprops">TSARLET  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:name/TSARLET" title="Special:SearchByProperty/:name/TSARLET">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:pipeline_stages" title="Property:pipeline stages">pipeline stages</a></td><td class="smwprops">5  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:pipeline-20stages/5" title="Special:SearchByProperty/:pipeline-20stages/5">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:process" title="Property:process">process</a></td><td class="smwprops">28 nm (0.028 μm, 2.8e-5 mm)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:process/28-20nm" title="Special:SearchByProperty/:process/28-20nm">+</a></span> and 65 nm (0.065 μm, 6.5e-5 mm)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:process/65-20nm" title="Special:SearchByProperty/:process/65-20nm">+</a></span></td></tr></tbody></table></div>

</div>
				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<span id="ezoic-pub-ad-placeholder-127"></span>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 27 March 2020, at 10:17.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":633});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<!--[selectrongo:done]--><script type='text/javascript'>var __ez_rp_opts={activeLayoutTester:!1,isOn:"",showImages:"",theme:"",locations:"",title:"Related Articles on this Site",showSocial:"false",fbURL:"http://www.facebook.com/sharer.php?u=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Fcea-leti%2Fmicroarchitectures%2Ftsarlet",twitterURL:"https://twitter.com/share?url=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Fcea-leti%2Fmicroarchitectures%2Ftsarlet",gplusURL:"https://plus.google.com/share?url=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Fcea-leti%2Fmicroarchitectures%2Ftsarlet",contentURL:"/wiki/cea-leti/microarchitectures/tsarlet",swipe:"false"},__ez_rp_script=document.createElement("script");__ez_rp_script.setAttribute("async",""),__ez_rp_script.setAttribute("src","/utilcave_com/apps/js/recommended_pages.js?cb=7"),document.getElementsByTagName("head")[0].appendChild(__ez_rp_script),function(b){var b=b,c=b.document,d=b.screen;b.touchSwipeListener=function(f){var g={startX:0,endX:0},h={moveHandler:function(){},redirectHandler:function(){},endHandler:function(){},startHandler:function(){},scrollEndHandler:function(){},minLengthRatio:0.2},i=function(){return g.endX>g.startX?"prev":"next"},j=function(){var m=Math.ceil(d.width*f.minLengthRatio);return Math.abs(g.endX-g.startX)>m},l={scrollEnd:function(){var n="innerHeight"in b?b.innerHeight:c.documentElement.offsetHeight,o=c.body,p=c.documentElement,q=Math.max(o.scrollHeight,o.offsetHeight,p.clientHeight,p.scrollHeight,p.offsetHeight);windowBottom=n+b.pageYOffset,windowBottom>=q&&q>n+400&&f.scrollEndHandler()},touchStart:function(m){0<m.touches.length&&(g.startX=m.touches[0].pageX,f.startHandler(i()))},touchMove:function(m){0<m.touches.length&&(g.endX=m.touches[0].pageX,f.moveHandler(i(),j()))},touchEnd:function(m){var n=m.changedTouches||m.touches;0<n.length&&(g.endX=n[0].pageX,j()&&f.redirectHandler(i())),f.endHandler(i())}};return function(){for(var m in h)h.hasOwnProperty(m)&&(f[m]||(f[m]=h[m]))}(),c.addEventListener?{on:function(){c.addEventListener("touchstart",l.touchStart,!1),c.addEventListener("touchmove",l.touchMove,!1),c.addEventListener("touchend",l.touchEnd,!1),b.addEventListener("scroll",l.scrollEnd,!1)},off:function(){c.removeEventListener("touchstart",l.touchStart),c.removeEventListener("touchmove",l.touchMove),c.removeEventListener("touchend",l.touchEnd),b.removeEventListener("scroll",l.scrollEnd)}}:{on:function(){},off:function(){}}}}(window),function(b){var c=b.document,d=function(){var h,i,e={},f={prev:null,next:null},g={prev:null,next:null};return{init:function(){this.retrievePageSiblings();f.next&&(this.renderArrows(),this.syncUI())},syncUI:function(){var j=this;h=new b.touchSwipeListener({moveHandler:function(k,l){l?g[k]&&f[k]&&g[k].classList.add("visible"):g[k].classList.remove("visible")},scrollEndHandler:function(){},startHandler:function(){i&&clearTimeout(i),e.classList.add("visible")},endHandler:function(){g.next.classList.remove("visible"),g.prev.classList.remove("visible"),i=setTimeout(function(){e.classList.remove("visible")},1500)},redirectHandler:function(k){j[k]&&j[k]()}}),h.on()},retrievePageSiblings:function(){f.prev=c.querySelector("head > link[rel=prev]"),f.next=c.querySelector("head > link[rel=next]")},renderArrows:function(){var k=function(l){var m=c.createElement("span");m.className="icon-wrap "+l;var n=c.createElement("div"),o=c.createElement("a");return o.href="prev"===l?"javascript:window.history.go(-1);":f[l].href,o.className=l,o.appendChild(m),o.appendChild(n),o};g.next=k("next"),g.prev=k("prev"),e=function(l,m){var n=c.createElement("nav");return n.className="nav-multithumb",n.appendChild(m),n.appendChild(l),c.getElementsByTagName("body")[0].appendChild(n),n}(g.next,g.prev)},showLoadingScreen:function(){b.scrollTo(0,0);var j=c.createElement("div");j.className="spn-freezing-overlay",c.getElementsByTagName("body")[0].appendChild(j)},prev:function(){this.showLoadingScreen(),setTimeout(function(){b.location.href=b.history.go(-1)},1e3)},next:function(){f.next&&(this.showLoadingScreen(),setTimeout(function(){b.location.href=f.next.href},1e3))}}}();b.swipePageNav=d}(window);</script><script data-cfasync="false">function _emitEzConsentEvent(){var customEvent=new CustomEvent("ezConsentEvent",{detail:{ezTcfConsent:window.ezTcfConsent},bubbles:true,cancelable:true,});document.dispatchEvent(customEvent);}
(function(window,document){function _setAllEzConsentTrue(){window.ezTcfConsent.loaded=true;window.ezTcfConsent.store_info=true;window.ezTcfConsent.develop_and_improve_services=true;window.ezTcfConsent.measure_ad_performance=true;window.ezTcfConsent.measure_content_performance=true;window.ezTcfConsent.select_basic_ads=true;window.ezTcfConsent.create_ad_profile=true;window.ezTcfConsent.select_personalized_ads=true;window.ezTcfConsent.create_content_profile=true;window.ezTcfConsent.select_personalized_content=true;window.ezTcfConsent.understand_audiences=true;window.ezTcfConsent.use_limited_data_to_select_content=true;window.ezTcfConsent.select_personalized_content=true;}
function _clearEzConsentCookie(){document.cookie="ezCMPCookieConsent=tcf2;Domain=.wikichip.org;Path=/;expires=Thu, 01 Jan 1970 00:00:00 GMT";}
_clearEzConsentCookie();if(typeof window.__tcfapi!=="undefined"){window.ezgconsent=false;var amazonHasRun=false;function _ezAllowed(tcdata,purpose){return(tcdata.purpose.consents[purpose]||tcdata.purpose.legitimateInterests[purpose]);}
function _reloadAds(){if(typeof window.ezorefgsl==="function"&&typeof window.ezslots==="object"){if(typeof __ezapsFetchBids=="function"&&amazonHasRun===false){ezapsFetchBids(__ezaps);if(typeof __ezapsVideo!="undefined"){ezapsFetchBids(__ezapsVideo,"video");}
amazonHasRun=true;}
var slots=[];for(var i=0;i<window.ezslots.length;i++){if(window[window.ezslots[i]]&&typeof window[window.ezslots[i]]==="object"){slots.push(window[window.ezslots[i]]);}else{setTimeout(_reloadAds,100);return false;}}
for(var i=0;i<slots.length;i++){window.ezorefgsl(slots[i]);}}else if(!window.ezadtimeoutset){window.ezadtimeoutset=true;setTimeout(_reloadAds,100);}}
function _handleConsentDecision(tcdata){window.ezTcfConsent.loaded=true;if(!tcdata.vendor.consents["347"]&&!tcdata.vendor.legitimateInterests["347"]){window._emitEzConsentEvent();return;}
window.ezTcfConsent.store_info=_ezAllowed(tcdata,"1");window.ezTcfConsent.develop_and_improve_services=_ezAllowed(tcdata,"10");window.ezTcfConsent.measure_content_performance=_ezAllowed(tcdata,"8");window.ezTcfConsent.select_basic_ads=_ezAllowed(tcdata,"2");window.ezTcfConsent.create_ad_profile=_ezAllowed(tcdata,"3");window.ezTcfConsent.select_personalized_ads=_ezAllowed(tcdata,"4");window.ezTcfConsent.create_content_profile=_ezAllowed(tcdata,"5");window.ezTcfConsent.measure_ad_performance=_ezAllowed(tcdata,"7");window.ezTcfConsent.use_limited_data_to_select_content=_ezAllowed(tcdata,"11");window.ezTcfConsent.select_personalized_content=_ezAllowed(tcdata,"6");window.ezTcfConsent.understand_audiences=_ezAllowed(tcdata,"9");window._emitEzConsentEvent();}
function _handleGoogleConsentV2(tcdata){if(!tcdata||!tcdata.purpose||!tcdata.purpose.consents){return;}
var googConsentV2={};if(tcdata.purpose.consents[1]){googConsentV2.ad_storage='granted';googConsentV2.analytics_storage='granted';}
if(tcdata.purpose.consents[3]&&tcdata.purpose.consents[4]){googConsentV2.ad_personalization='granted';}
if(tcdata.purpose.consents[1]&&tcdata.purpose.consents[7]){googConsentV2.ad_user_data='granted';}
if(googConsentV2.analytics_storage=='denied'){gtag('set','url_passthrough',true);}
gtag('consent','update',googConsentV2);}
__tcfapi("addEventListener",2,function(tcdata,success){if(!success||!tcdata){window._emitEzConsentEvent();return;}
if(!tcdata.gdprApplies){_setAllEzConsentTrue();window._emitEzConsentEvent();return;}
if(tcdata.eventStatus==="useractioncomplete"||tcdata.eventStatus==="tcloaded"){if(typeof gtag!='undefined'){_handleGoogleConsentV2(tcdata);}
_handleConsentDecision(tcdata);if(tcdata.purpose.consents["1"]===true&&tcdata.vendor.consents["755"]!==false){window.ezgconsent=true;(adsbygoogle=window.adsbygoogle||[]).pauseAdRequests=0;_reloadAds();}else{_reloadAds();}
if(window.__ezconsent){__ezconsent.setEzoicConsentSettings(ezConsentCategories);}
__tcfapi("removeEventListener",2,function(success){return null;},tcdata.listenerId);if(!(tcdata.purpose.consents["1"]===true&&_ezAllowed(tcdata,"2")&&_ezAllowed(tcdata,"3")&&_ezAllowed(tcdata,"4"))){if(typeof __ez=="object"&&typeof __ez.bit=="object"&&typeof window["_ezaq"]=="object"&&typeof window["_ezaq"]["page_view_id"]=="string"){__ez.bit.AddAndFire(window["_ezaq"]["page_view_id"],[new __ezDotData("non_personalized_ads",true),]);}}}});}else{_setAllEzConsentTrue();window._emitEzConsentEvent();}})(window,document);</script></body></html>