#-----------------------------------------------------------
# Vivado v2017.1_sdx (64-bit)
# SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
# IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
# Start of session at: Tue Mar  6 09:37:09 2018
# Process ID: 25709
# Current directory: /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado
# Command line: vivado ./xillydemo.xpr
# Log file: /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/vivado.log
# Journal file: /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/cho/.Xilinx/Vivado/Vivado_init.tcl'
INFO: [Common 17-1460] Use of init.tcl in /opt2/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/opt2/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
start_gui
open_project ./xillydemo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt2/Xilinx/SDx/2017.1/Vivado/data/ip'.
remove_files  -fileset fifo_8x2048 /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/fifo_8x2048/fifo_8x2048.xci
INFO: [Project 1-386] Moving file '/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/fifo_8x2048/fifo_8x2048.xci' from fileset 'fifo_8x2048' to fileset 'sources_1'.
remove_files  -fileset fifo_32x512 /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/fifo_32x512/fifo_32x512.xci
INFO: [Project 1-386] Moving file '/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/fifo_32x512/fifo_32x512.xci' from fileset 'fifo_32x512' to fileset 'sources_1'.
add_files -norecurse /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/fifo_xillybus_128/fifo_xillybus_128.xci
WARNING: [IP_Flow 19-2162] IP 'fifo_xillybus_128' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'fifo_xillybus_128' (customized with software release 2014.1) has a newer major version in the IP Catalog.
* IP definition 'FIFO Generator (12.0)' for IP 'fifo_xillybus_128' (customized with software release 2014.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
export_ip_user_files -of_objects  [get_files  /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/fifo_xillybus_128/fifo_xillybus_128.xci] -lib_map_path [list {modelsim=/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.cache/compile_simlib/modelsim} {questa=/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.cache/compile_simlib/questa} {ies=/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.cache/compile_simlib/ies} {vcs=/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.cache/compile_simlib/vcs} {riviera=/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.cache/compile_simlib/riviera}] -force -quiet
upgrade_ip -vlnv xilinx.com:ip:fifo_generator:13.1 [get_ips  fifo_xillybus_128] -log ip_upgrade.log
Upgrading 'fifo_xillybus_128'
INFO: [IP_Flow 19-1972] Upgraded fifo_xillybus_128 from FIFO Generator 12.0 to FIFO Generator 13.1
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_xillybus_128'...
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips fifo_xillybus_128] -no_script -sync -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIM_IN_FREQ {250.000} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {150.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {250.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {40.0} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {24.000} CONFIG.MMCM_CLKIN1_PERIOD {4.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.000} CONFIG.MMCM_CLKOUT1_DIVIDE {8} CONFIG.MMCM_CLKOUT2_DIVIDE {6} CONFIG.MMCM_CLKOUT3_DIVIDE {5} CONFIG.NUM_OUT_CLKS {4} CONFIG.CLKOUT1_JITTER {134.506} CONFIG.CLKOUT1_PHASE_ERROR {154.678} CONFIG.CLKOUT2_JITTER {125.400} CONFIG.CLKOUT2_PHASE_ERROR {154.678} CONFIG.CLKOUT3_JITTER {119.393} CONFIG.CLKOUT3_PHASE_ERROR {154.678} CONFIG.CLKOUT4_JITTER {115.741} CONFIG.CLKOUT4_PHASE_ERROR {154.678}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
add_files -norecurse {/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/ip-src/ip_loopback.v /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/shell-src/xillybus_interface.v /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/shell-src/hcode_shell_top.v}
set_property top hcode_shell_top [current_fileset]
remove_files  /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/src/xillydemo.v
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_xillybus_128'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'clk_wiz_0'. Target already exists and is up to date.
[Tue Mar  6 09:46:51 2018] Launched fifo_xillybus_128_synth_1, clk_wiz_0_synth_1...
Run output will be captured here:
fifo_xillybus_128_synth_1: /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.runs/fifo_xillybus_128_synth_1/runme.log
clk_wiz_0_synth_1: /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.runs/clk_wiz_0_synth_1/runme.log
[Tue Mar  6 09:46:51 2018] Launched synth_1...
Run output will be captured here: /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.runs/synth_1/runme.log
get_clocks clk_out?_clk_wiz_0*
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/fifo_xillybus_128/fifo_xillybus_128.dcp' for cell 'xillybus_interface_0/fifo_from_function'
INFO: [Project 1-454] Reading design checkpoint '/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/pcie_k7_vivado/pcie_k7_vivado.dcp' for cell 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado'
INFO: [Netlist 29-17] Analyzing 577 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1_sdx
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/.Xil/Vivado-25709-tea02/dcp9/clk_wiz_0.edf:336]
Parsing XDC File [/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/pcie_k7_vivado/source/pcie_k7_vivado-PCIE_X0Y0.xdc] for cell 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/pcie_k7_vivado/source/pcie_k7_vivado-PCIE_X0Y0.xdc] for cell 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/fifo_xillybus_128/fifo_xillybus_128.xdc] for cell 'xillybus_interface_0/fifo_from_function/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/fifo_xillybus_128/fifo_xillybus_128.xdc] for cell 'xillybus_interface_0/fifo_from_function/U0'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/fifo_xillybus_128/fifo_xillybus_128.xdc] for cell 'xillybus_interface_0/fifo_to_function/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/fifo_xillybus_128/fifo_xillybus_128.xdc] for cell 'xillybus_interface_0/fifo_to_function/U0'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 7329.188 ; gain = 577.672 ; free physical = 14517 ; free virtual = 40506
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/xillydemo.xdc]
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/xillydemo.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/pcie_k7_vivado/pcie_k7_vivado.dcp'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/fifo_xillybus_128/fifo_xillybus_128_clocks.xdc] for cell 'xillybus_interface_0/fifo_from_function/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/fifo_xillybus_128/fifo_xillybus_128_clocks.xdc] for cell 'xillybus_interface_0/fifo_from_function/U0'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/fifo_xillybus_128/fifo_xillybus_128_clocks.xdc] for cell 'xillybus_interface_0/fifo_to_function/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/vivado-essentials/fifo_xillybus_128/fifo_xillybus_128_clocks.xdc] for cell 'xillybus_interface_0/fifo_to_function/U0'
Sourcing Tcl File [/opt2/Xilinx/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/phy_lnk_up_cdc'
Finished Sourcing Tcl File [/opt2/Xilinx/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/phy_lnk_up_cdc'
Sourcing Tcl File [/opt2/Xilinx/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_cdc'
Finished Sourcing Tcl File [/opt2/Xilinx/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 283 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 17 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 225 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 25 instances

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 7443.910 ; gain = 876.855 ; free physical = 14497 ; free virtual = 40465
get_clocks clk_out?_clk_wiz_0*
INFO: [Timing 38-35] Done setting XDC timing constraints.
clk_out1_clk_wiz_0 clk_out2_clk_wiz_0 clk_out3_clk_wiz_0 clk_out4_clk_wiz_0
get_clocks userclk1
userclk1
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Mar  6 09:51:16 2018] Launched impl_1...
Run output will be captured here: /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:virgo:3121
connect_hw_server -url virgo:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:virgo:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210203340618A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210203340618A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target virgo:3121/xilinx_tcf/Digilent/210203340618A
set_property PROGRAM.FILE {/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.runs/impl_1/hcode_shell_top.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/xillydemo.runs/impl_1/hcode_shell_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7460.945 ; gain = 0.000 ; free physical = 15243 ; free virtual = 41267
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  6 10:10:53 2018...
