m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/intelFPGA_lite/ADS_project/test
Edeserializer
Z1 w1634960381
Z2 DPx4 work 12 filter_types 0 22 9hQR@9`aBcX6U8h`N;b]63
Z3 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 5
R0
Z6 8F:/intelFPGA_lite/ADS_project/src/deserializer.vhd
Z7 FF:/intelFPGA_lite/ADS_project/src/deserializer.vhd
l0
L7 1
V;C1N3nFiIWcOh^Z0nHT9@0
!s100 LjhWaEjk=_cTUe?2b?n8H3
Z8 OV;C;2020.1;71
33
Z9 !s110 1634967688
!i10b 1
Z10 !s108 1634967688.000000
Z11 !s90 -reportprogress|300|-2008|-work|work|F:/intelFPGA_lite/ADS_project/src/deserializer.vhd|
Z12 !s107 F:/intelFPGA_lite/ADS_project/src/deserializer.vhd|
!i113 1
Z13 o-2008 -work work
Z14 tExplicit 1 CvgOpt 0
Asr
R2
R3
R4
R5
DEx4 work 12 deserializer 0 22 ;C1N3nFiIWcOh^Z0nHT9@0
!i122 5
l26
L24 69
VVcjeZ]Veko]KdQ>U;8l6G1
!s100 A=Bk;j`TOAg;8BE@mCCGh0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Pfilter_types
R3
R4
R5
!i122 0
Z15 w1634960616
R0
Z16 8F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd
Z17 FF:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd
l0
L6 1
V9hQR@9`aBcX6U8h`N;b]63
!s100 Y6bJ]f>9C3Ia]9f]eIE4k3
R8
33
b1
Z18 !s110 1634967687
!i10b 1
Z19 !s108 1634967686.000000
Z20 !s90 -reportprogress|300|-2008|-work|work|F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd|
Z21 !s107 F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd|
!i113 1
R13
R14
Bbody
R2
R3
R4
R5
!i122 0
l0
L48 1
V>WWQd]R`lYnFMoQY@HHSM1
!s100 IIfdMmSbo7VacI^BNWcDf2
R8
33
R18
!i10b 1
R19
R20
R21
!i113 1
R13
R14
Pfilterdef
R2
DBx4 ieee 11 numeric_std 4 body 22 g_7F]fA0eD^jGFXGLS>z40
R4
R5
!i122 1
w1634963327
R0
8F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd
FF:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd
l0
L7 1
VGk<MYzfLWhDChkYS`78;50
!s100 CkZ0Xi8XmLaB><>5j8?8I3
R8
33
R18
!i10b 1
Z22 !s108 1634967687.000000
!s90 -reportprogress|300|-2008|-work|work|F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd|
!s107 F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd|
!i113 1
R13
R14
Epfb3
Z23 w1634965312
Z24 DPx4 work 9 filterdef 0 22 Gk<MYzfLWhDChkYS`78;50
R2
R3
R4
R5
!i122 4
R0
Z25 8F:/intelFPGA_lite/ADS_project/src/PFB3.vhd
Z26 FF:/intelFPGA_lite/ADS_project/src/PFB3.vhd
l0
Z27 L14 1
VUN3<4:lC:<4cC7B2>5n7c3
!s100 [3fSaH7[9F02[k1Z8>Z:@3
R8
33
R9
!i10b 1
R10
Z28 !s90 -reportprogress|300|-2008|-work|work|F:/intelFPGA_lite/ADS_project/src/PFB3.vhd|
Z29 !s107 F:/intelFPGA_lite/ADS_project/src/PFB3.vhd|
!i113 1
R13
R14
Apolyphase_filter_bank
R24
R2
R3
R4
R5
DEx4 work 4 pfb3 0 22 UN3<4:lC:<4cC7B2>5n7c3
!i122 4
l53
L29 123
VJjJ64eUTlN2GVeU0QG>5H3
!s100 9UJ=DBAOZO3V`BWO[ZECQ0
R8
33
R9
!i10b 1
R10
R28
R29
!i113 1
R13
R14
Episo_arr
Z30 w1634955569
R2
R3
R4
R5
!i122 3
R0
Z31 8F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd
Z32 FF:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd
l0
L6 1
VKQ@aUR8]SijZ1=emi^@>Y1
!s100 lOBREE`^KKVM141UjVao@2
R8
33
R18
!i10b 1
R22
Z33 !s90 -reportprogress|300|-2008|-work|work|F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd|
Z34 !s107 F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd|
!i113 1
R13
R14
Apiso
R2
R3
R4
R5
DEx4 work 8 piso_arr 0 22 KQ@aUR8]SijZ1=emi^@>Y1
!i122 3
l27
L26 80
VN<FJHDkLjEffk<ZTkhg6N2
!s100 JWV7dJGbcIXJJk@NG_c<z0
R8
33
R18
!i10b 1
R22
R33
R34
!i113 1
R13
R14
Eserial_pfb
Z35 w1634960568
R24
R2
R3
R4
R5
!i122 6
R0
Z36 8F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd
Z37 FF:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd
l0
R27
VL>dY>_8L5953LilE_[YAI1
!s100 VeS7N4<=^>L_@@J8F^f[80
R8
33
R9
!i10b 1
R10
Z38 !s90 -reportprogress|300|-2008|-work|work|F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd|
Z39 !s107 F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd|
!i113 1
R13
R14
As_pfb
R24
R2
R3
R4
R5
DEx4 work 10 serial_pfb 0 22 L>dY>_8L5953LilE_[YAI1
!i122 6
l100
L29 101
VC0T3IC6l`2MzGVX0GSdYm2
!s100 RPC>mPfeX9YW^ZUN0[7UM1
R8
33
R9
!i10b 1
R10
R38
R39
!i113 1
R13
R14
Eserial_pfb_tb
Z40 w1634967683
R24
R2
Z41 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
Z42 DPx3 std 3 env 0 22 d?`1ck@NdeD@H3RZG7FgZ2
R3
R4
R5
!i122 7
R0
Z43 8F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd
Z44 FF:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd
l0
L13 1
VAAX72z85SUBT<P]1[JbBT3
!s100 N?YXzA:z[[h@d8A;QLAjn3
R8
33
Z45 !s110 1634967689
!i10b 1
R10
Z46 !s90 -reportprogress|300|-2008|-work|work|F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd|
!s107 F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd|
!i113 1
R13
R14
Aserial_fb_test
R24
R2
R41
R42
R3
R4
R5
DEx4 work 13 serial_pfb_tb 0 22 AAX72z85SUBT<P]1[JbBT3
!i122 7
l55
L17 171
VOS@lL2CSXV6;9lZEo?@UQ1
!s100 ^`Y1@XzN=Y_LadR?LMPLa3
R8
33
R45
!i10b 1
R10
R46
Z47 !s107 F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd|
!i113 1
R13
R14
Esumarr
Z48 w1630898888
R2
R3
R4
R5
!i122 2
R0
Z49 8F:/intelFPGA_lite/ADS_project/src/sumArr.vhd
Z50 FF:/intelFPGA_lite/ADS_project/src/sumArr.vhd
l0
L7 1
V@9V`I1noN6eQ2FfDGH<<;1
!s100 jXK<_Om^`hTB0]IoVL2fg3
R8
33
R18
!i10b 1
R22
Z51 !s90 -reportprogress|300|-2008|-work|work|F:/intelFPGA_lite/ADS_project/src/sumArr.vhd|
Z52 !s107 F:/intelFPGA_lite/ADS_project/src/sumArr.vhd|
!i113 1
R13
R14
Asum_array
R2
R3
R4
R5
DEx4 work 6 sumarr 0 22 @9V`I1noN6eQ2FfDGH<<;1
!i122 2
l35
L20 42
VESF:MS[0S76h;EeU>?<GD3
!s100 YZao?0j0DGkH=TzaHeY]J3
R8
33
R18
!i10b 1
R22
R51
R52
!i113 1
R13
R14
