-- generated by newgenasym Fri Apr 15 11:04:31 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity tpd4e001dbvr is
    port (    
	GND:       INOUT  STD_LOGIC;    
	IO1:       INOUT  STD_LOGIC;    
	IO2:       INOUT  STD_LOGIC;    
	IO3:       INOUT  STD_LOGIC;    
	IO4:       INOUT  STD_LOGIC;    
	VCC:       INOUT  STD_LOGIC);
end tpd4e001dbvr;
