top.v

//---
//i2c_core
//---

+incdir+i2c_master_slave_core/verilog/rtl
i2c_master_slave_core/verilog/rtl/controller_interface.v
i2c_master_slave_core/verilog/rtl/counter.v
i2c_master_slave_core/verilog/rtl/i2c_blk.v
i2c_master_slave_core/verilog/rtl/ms_core.v
i2c_master_slave_core/verilog/rtl/shift.v

// ---
// z80
// ---

+incdir+wb_z80/rtl
+incdir+wb_z80/inc
wb_z80/rtl/z80_bist_logic.v
wb_z80/rtl/z80_core_top.v
wb_z80/rtl/z80_inst_exec.v
wb_z80/rtl/z80_memstate2.v
wb_z80/rtl/z80_sram.v
wb_z80/rtl/z80_testbed.v
