#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Dec  3 21:55:21 2016
# Process ID: 2038
# Current directory: /home/insujang/cs710/HEAD/FPGA/DedupHWModule_HLS
# Command line: vivado
# Log file: /home/insujang/cs710/HEAD/FPGA/DedupHWModule_HLS/vivado.log
# Journal file: /home/insujang/cs710/HEAD/FPGA/DedupHWModule_HLS/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.srcs/sources_1/bd/DedupDMADesign/DedupDMADesign.bd}
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  DedupDMADesign_dedup_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:hls:dedup:1.0 [get_ips  DedupDMADesign_dedup_0_0] -log ip_upgrade.log
report_ip_status -name ip_status 
validate_bd_design
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.runs/impl_1/DedupDMADesign_wrapper.sysdef /home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.sdk/DedupDMADesign_wrapper.hdf

startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {110.000000}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
