// Seed: 1773052710
module module_0 (
    input tri id_0,
    input supply0 id_1
);
  wire [1 : -1] id_3;
  assign module_1.id_5 = 0;
  wire id_4;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    output wire id_2,
    input tri0 id_3,
    input tri id_4,
    input supply1 id_5
    , id_20,
    output wire id_6,
    output supply0 id_7,
    output uwire id_8,
    input wand id_9,
    input tri0 id_10,
    input supply0 id_11,
    output wand id_12,
    input uwire id_13,
    output tri1 id_14,
    output tri0 id_15,
    output wor id_16,
    input tri1 id_17,
    input wor id_18
);
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_13
  );
endmodule
