Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri May 12 16:25:13 2023
| Host         : LAPTOP-QMFKIQEN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file arbiter_control_sets_placed.rpt
| Design       : arbiter
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           15 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              37 |           10 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+---------------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal      |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+-------------------------+---------------------------------+------------------+----------------+
|  dis/freq      |                         | dis/anode_number[0]             |                1 |              1 |
|  CLK_IBUF_BUFG | but/cnt[15]_i_1__0_n_0  |                                 |                1 |              1 |
|  CLK_IBUF_BUFG | rst_but/cnt[15]_i_1_n_0 |                                 |                1 |              1 |
|  but/CLK       |                         | rst_but/AR[0]                   |                1 |              3 |
|  but/CLK       | chosen_sw               |                                 |                1 |              6 |
|  dis/freq      |                         | dis/converter_input_reg_n_0_[3] |                1 |              6 |
|  dis/freq      |                         |                                 |                2 |              7 |
|  but/CLK       |                         |                                 |                3 |              8 |
|  CLK_IBUF_BUFG |                         | but/cnt[15]_i_1__0_n_0          |                4 |             15 |
|  CLK_IBUF_BUFG |                         | rst_but/cnt[15]_i_1_n_0         |                4 |             15 |
|  CLK_IBUF_BUFG |                         |                                 |               10 |             23 |
+----------------+-------------------------+---------------------------------+------------------+----------------+


