 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: sch2                                Date: 11- 7-2023,  8:12AM
Device Used: XC9572XL-10-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
16 /72  ( 22%) 169 /360  ( 47%) 45 /216 ( 21%)   0  /72  (  0%) 16 /34  ( 47%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           4/18        9/54       64/90       2/ 9
FB2           3/18        9/54       15/90       8/ 9
FB3           2/18       13/54       46/90       2/ 9
FB4           7/18       14/54       44/90       4/ 7
             -----       -----       -----      -----    
             16/72       45/216     169/360     16/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    8           8    |  I/O              :    12      28
Output        :    8           8    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     16          16

** Power Data **

There are 16 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'sch2.ise'.
WARNING:Cpld:896 - Unable to map all desired signals into function block, FB4,
   because too many function block product terms are required. Buffering output
   signal Y2 to allow all signals assigned to this function block to be placed.
*************************  Summary of Mapped Logic  ************************

** 8 Outputs **

Signal                                          Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                            Pts   Inps          No.  Type    Use     Mode Rate State
overflow1                                       22    8     FB1_5   2    I/O     O       STD  FAST 
overflow0                                       18    8     FB1_11  6    GCK/I/O O       STD  FAST 
Y0                                              2     2     FB2_2   35   I/O     O       STD  FAST 
carry1                                          21    10    FB3_5   12   I/O     O       STD  FAST 
carry0                                          15    8     FB4_11  28   I/O     O       STD  FAST 
Y1                                              2     8     FB4_14  29   I/O     O       STD  FAST 
Y2                                              1     1     FB4_15  33   I/O     O       STD  FAST 
Y3                                              6     10    FB4_17  34   I/O     O       STD  FAST 

** 8 Buried Nodes **

Signal                                          Total Total Loc     Pwr  Reg Init
Name                                            Pts   Inps          Mode State
$OpTx$DEC_Y1_OBUF$0                             13    9     FB1_1   STD  
$OpTx$XLXI_3/XLXN_37/XLXI_3/XLXN_37_D2_INV$242  11    8     FB1_18  STD  
XLXI_1/X2/XLXI_1/X2_D                           2     2     FB2_17  STD  
XLXN_46/XLXN_46_D                               11    8     FB2_18  STD  
Y2_BUFR                                         25    13    FB3_16  STD  
XLXN_45/XLXN_45_D                               16    6     FB4_1   STD  
XLXI_1/X1/XLXI_1/X1_D                           2     2     FB4_13  STD  
$OpTx$DEC_Y1_OBUF$1                             2     8     FB4_16  STD  

** 8 Inputs **

Signal                                          Loc     Pin  Pin     Pin     
Name                                                    No.  Type    Use     
A<1>                                            FB2_5   36   I/O     I
A<0>                                            FB2_6   37   I/O     I
B<3>                                            FB2_8   38   I/O     I
A<3>                                            FB2_9   39   GSR/I/O I
B<1>                                            FB2_11  40   GTS/I/O I
B<0>                                            FB2_14  42   GTS/I/O I
B<2>                                            FB2_15  43   I/O     I
A<2>                                            FB3_16  24   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
$OpTx$DEC_Y1_OBUF$0  13       8<-   0   0     FB1_1         (b)     (b)
(unused)              0       0   /\5   0     FB1_2   1     I/O     (b)
(unused)              0       0   \/5   0     FB1_3         (b)     (b)
(unused)              0       0   \/5   0     FB1_4         (b)     (b)
overflow1            22      17<-   0   0     FB1_5   2     I/O     O
(unused)              0       0   /\5   0     FB1_6   3     I/O     (b)
(unused)              0       0   /\2   3     FB1_7         (b)     (b)
(unused)              0       0     0   5     FB1_8   4     I/O     
(unused)              0       0   \/2   3     FB1_9   5     GCK/I/O (b)
(unused)              0       0   \/5   0     FB1_10        (b)     (b)
overflow0            18      13<-   0   0     FB1_11  6     GCK/I/O O
(unused)              0       0   /\5   0     FB1_12        (b)     (b)
(unused)              0       0   /\1   4     FB1_13        (b)     (b)
(unused)              0       0     0   5     FB1_14  7     GCK/I/O 
(unused)              0       0     0   5     FB1_15  8     I/O     
(unused)              0       0   \/4   1     FB1_16        (b)     (b)
(unused)              0       0   \/5   0     FB1_17  9     I/O     (b)
$OpTx$XLXI_3/XLXN_37/XLXI_3/XLXN_37_D2_INV$242
                     11       9<- \/3   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$XLXI_3/XLXN_37/XLXI_3/XLXN_37_D2_INV$242   4: A<2>               7: B<1> 
  2: A<0>                                             5: A<3>               8: B<2> 
  3: A<1>                                             6: B<0>               9: B<3> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
$OpTx$DEC_Y1_OBUF$0  XXXXXXXXX............................... 9
overflow1            .XXXXXXXX............................... 8
overflow0            .XXXXXXXX............................... 8
$OpTx$XLXI_3/XLXN_37/XLXI_3/XLXN_37_D2_INV$242 
                     .XXXXXXXX............................... 8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\4   1     FB2_1         (b)     (b)
Y0                    2       0     0   3     FB2_2   35    I/O     O
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     I
(unused)              0       0     0   5     FB2_6   37    I/O     I
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   38    I/O     I
(unused)              0       0     0   5     FB2_9   39    GSR/I/O I
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  40    GTS/I/O I
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  42    GTS/I/O I
(unused)              0       0     0   5     FB2_15  43    I/O     I
(unused)              0       0     0   5     FB2_16        (b)     
XLXI_1/X2/XLXI_1/X2_D
                      2       0   \/2   1     FB2_17  44    I/O     (b)
XLXN_46/XLXN_46_D    11       6<-   0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A<0>               4: A<3>               7: B<2> 
  2: A<1>               5: B<0>               8: B<3> 
  3: A<2>               6: B<1>               9: XLXI_1/X2/XLXI_1/X2_D 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Y0                   X...X................................... 2
XLXI_1/X2/XLXI_1/X2_D 
                     ..X...X................................. 2
XLXN_46/XLXN_46_D    XX.XXXXXX............................... 8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               13/41
Number of signals used by logic mapping into function block:  13
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   11    I/O     
(unused)              0       0   \/5   0     FB3_3         (b)     (b)
(unused)              0       0   \/5   0     FB3_4         (b)     (b)
carry1               21      16<-   0   0     FB3_5   12    I/O     O
(unused)              0       0   /\5   0     FB3_6         (b)     (b)
(unused)              0       0   /\1   4     FB3_7         (b)     (b)
(unused)              0       0     0   5     FB3_8   13    I/O     
(unused)              0       0     0   5     FB3_9   14    I/O     
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  18    I/O     
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0   \/5   0     FB3_14  19    I/O     (b)
(unused)              0       0   \/5   0     FB3_15  20    I/O     (b)
Y2_BUFR              25      20<-   0   0     FB3_16  24    I/O     I
(unused)              0       0   /\5   0     FB3_17  22    I/O     (b)
(unused)              0       0   /\5   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$XLXI_3/XLXN_37/XLXI_3/XLXN_37_D2_INV$242   6: B<0>              10: XLXI_1/X1/XLXI_1/X1_D 
  2: A<0>                                             7: B<1>              11: XLXI_1/X2/XLXI_1/X2_D 
  3: A<1>                                             8: B<2>              12: XLXN_45/XLXN_45_D 
  4: A<2>                                             9: B<3>              13: XLXN_46/XLXN_46_D 
  5: A<3>                                           

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
carry1               XXX.XXXXX.XX............................ 10
Y2_BUFR              XXXXXXXXXXXXX........................... 13
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               14/40
Number of signals used by logic mapping into function block:  14
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
XLXN_45/XLXN_45_D    16      11<-   0   0     FB4_1         (b)     (b)
(unused)              0       0   /\5   0     FB4_2   25    I/O     (b)
(unused)              0       0   /\1   4     FB4_3         (b)     (b)
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0   \/5   0     FB4_10        (b)     (b)
carry0               15      10<-   0   0     FB4_11  28    I/O     O
(unused)              0       0   /\5   0     FB4_12        (b)     (b)
XLXI_1/X1/XLXI_1/X1_D
                      2       0     0   3     FB4_13        (b)     (b)
Y1                    2       0     0   3     FB4_14  29    I/O     O
Y2                    1       0     0   4     FB4_15  33    I/O     O
$OpTx$DEC_Y1_OBUF$1   2       0   \/1   2     FB4_16        (b)     (b)
Y3                    6       1<-   0   0     FB4_17  34    I/O     O
(unused)              0       0   \/5   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$DEC_Y1_OBUF$0                              6: A<2>              11: B<3> 
  2: $OpTx$DEC_Y1_OBUF$1                              7: A<3>              12: XLXN_45/XLXN_45_D 
  3: $OpTx$XLXI_3/XLXN_37/XLXI_3/XLXN_37_D2_INV$242   8: B<0>              13: XLXN_46/XLXN_46_D 
  4: A<0>                                             9: B<1>              14: Y2_BUFR 
  5: A<1>                                            10: B<2>             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXN_45/XLXN_45_D    ...XXX.XXX.............................. 6
carry0               ...XXXXXXXX............................. 8
XLXI_1/X1/XLXI_1/X1_D 
                     ....X...X............................... 2
Y1                   .X.XXXXXX.X............................. 8
Y2                   .............X.......................... 1
$OpTx$DEC_Y1_OBUF$1  X..XXXXXX.X............................. 8
Y3                   ..XXXXXXXX.XX........................... 10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$DEC_Y1_OBUF$0 <= ((NOT $OpTx$XLXI_3/XLXN_37/XLXI_3/XLXN_37_D2_INV$242)
	OR (NOT B(0) AND NOT B(1) AND NOT A(1) AND NOT B(3) AND NOT B(2) AND NOT A(2))
	OR (NOT B(0) AND NOT B(1) AND NOT A(1) AND NOT A(3) AND NOT B(2) AND NOT A(2))
	OR (NOT A(0) AND NOT B(1) AND NOT A(1) AND NOT B(3) AND NOT B(2) AND NOT A(2))
	OR (B(0) AND A(0) AND B(1) AND NOT A(1) AND NOT B(3) AND NOT A(3) AND 
	NOT B(2))
	OR (B(0) AND A(0) AND NOT B(1) AND A(1) AND NOT B(3) AND NOT A(3) AND 
	NOT B(2))
	OR (NOT B(0) AND B(1) AND A(1) AND NOT B(3) AND NOT A(3) AND NOT A(2))
	OR (NOT A(0) AND B(1) AND A(1) AND NOT B(3) AND NOT A(3) AND NOT A(2))
	OR (NOT A(0) AND NOT B(1) AND NOT A(1) AND NOT A(3) AND NOT B(2) AND NOT A(2))
	OR (NOT B(0) AND NOT B(1) AND NOT A(1) AND NOT B(3) AND NOT A(3))
	OR (NOT A(0) AND NOT B(1) AND NOT A(1) AND NOT B(3) AND NOT A(3))
	OR (NOT B(0) AND B(1) AND A(1) AND NOT B(3) AND NOT A(3) AND NOT B(2))
	OR (NOT A(0) AND B(1) AND A(1) AND NOT B(3) AND NOT A(3) AND NOT B(2)));


$OpTx$DEC_Y1_OBUF$1 <= (($OpTx$DEC_Y1_OBUF$0)
	OR (B(0) AND A(0) AND NOT B(1) AND A(1) AND NOT B(3) AND NOT A(3) AND 
	NOT A(2)));


$OpTx$XLXI_3/XLXN_37/XLXI_3/XLXN_37_D2_INV$242 <= ((EXP16_.EXP)
	OR (B(0) AND A(0) AND B(1) AND NOT A(1))
	OR (B(0) AND A(0) AND NOT B(1) AND A(1))
	OR (NOT B(1) AND NOT B(3) AND NOT A(3) AND NOT B(2))
	OR (NOT B(1) AND NOT B(3) AND NOT A(3) AND NOT A(2))
	OR (NOT A(1) AND NOT B(3) AND NOT A(3) AND NOT B(2))
	OR (NOT B(0) AND NOT B(1) AND NOT A(1))
	OR (NOT A(0) AND NOT B(1) AND NOT A(1)));




















































XLXI_1/X1/XLXI_1/X1_D <= A(1)
	 XOR 
XLXI_1/X1/XLXI_1/X1_D <= B(1);


XLXI_1/X2/XLXI_1/X2_D <= A(2)
	 XOR 
XLXI_1/X2/XLXI_1/X2_D <= B(2);


XLXN_45/XLXN_45_D <= ((EXP28_.EXP)
	OR (NOT B(0) AND NOT A(1) AND B(2) AND NOT A(2))
	OR (NOT B(0) AND NOT A(1) AND NOT B(2) AND A(2))
	OR (B(1) AND A(1) AND B(2) AND A(2))
	OR (B(1) AND A(1) AND NOT B(2) AND NOT A(2))
	OR (NOT B(1) AND NOT A(1) AND B(2) AND NOT A(2))
	OR (NOT B(0) AND NOT B(1) AND B(2) AND NOT A(2))
	OR (NOT B(0) AND NOT B(1) AND NOT B(2) AND A(2))
	OR (NOT A(0) AND NOT A(1) AND B(2) AND NOT A(2))
	OR (B(0) AND A(0) AND B(1) AND B(2) AND A(2))
	OR (B(0) AND A(0) AND B(1) AND NOT B(2) AND NOT A(2))
	OR (NOT A(0) AND NOT B(1) AND B(2) AND NOT A(2))
	OR (NOT A(0) AND NOT B(1) AND NOT B(2) AND A(2))
	OR (NOT A(0) AND NOT A(1) AND NOT B(2) AND A(2))
	OR (B(0) AND A(0) AND A(1) AND B(2) AND A(2))
	OR (B(0) AND A(0) AND A(1) AND NOT B(2) AND NOT A(2)));


XLXN_46/XLXN_46_D <= NOT (A(3)
	 XOR 
XLXN_46/XLXN_46_D <= NOT (((B(1) AND A(1) AND B(3) AND XLXI_1/X2/XLXI_1/X2_D)
	OR (NOT B(1) AND NOT A(1) AND NOT B(3) AND XLXI_1/X2/XLXI_1/X2_D)
	OR (B(0) AND A(0) AND B(1) AND B(3) AND 
	XLXI_1/X2/XLXI_1/X2_D)
	OR (B(0) AND A(0) AND A(1) AND B(3) AND 
	XLXI_1/X2/XLXI_1/X2_D)
	OR (NOT B(0) AND NOT B(1) AND NOT B(3) AND XLXI_1/X2/XLXI_1/X2_D)
	OR (NOT B(0) AND NOT A(1) AND NOT B(3) AND XLXI_1/X2/XLXI_1/X2_D)
	OR (B(3) AND B(2) AND NOT XLXI_1/X2/XLXI_1/X2_D)
	OR (NOT B(3) AND NOT B(2) AND NOT XLXI_1/X2/XLXI_1/X2_D)
	OR (NOT A(0) AND NOT B(1) AND NOT B(3) AND XLXI_1/X2/XLXI_1/X2_D)
	OR (NOT A(0) AND NOT A(1) AND NOT B(3) AND XLXI_1/X2/XLXI_1/X2_D)));


Y0 <= A(0)
	 XOR 
Y0 <= B(0);


Y1 <= NOT ((($OpTx$DEC_Y1_OBUF$1)
	OR (B(0) AND A(0) AND B(1) AND NOT A(1) AND NOT B(3) AND NOT A(3) AND 
	NOT A(2))));


Y2 <= Y2_BUFR;


Y2_BUFR <= ((EXP23_.EXP)
	OR (NOT B(0) AND NOT B(1) AND A(1) AND XLXN_45/XLXN_45_D)
	OR (NOT A(0) AND NOT B(1) AND A(1) AND XLXN_45/XLXN_45_D)
	OR (B(3) AND A(3) AND NOT XLXN_45/XLXN_45_D AND 
	$OpTx$XLXI_3/XLXN_37/XLXI_3/XLXN_37_D2_INV$242)
	OR (B(1) AND NOT B(3) AND A(3) AND XLXI_1/X2/XLXI_1/X2_D AND 
	$OpTx$XLXI_3/XLXN_37/XLXI_3/XLXN_37_D2_INV$242 AND NOT XLXI_1/X1/XLXI_1/X1_D)
	OR (B(0) AND A(0) AND B(1) AND NOT A(3) AND NOT A(2) AND 
	NOT XLXN_46/XLXN_46_D AND $OpTx$XLXI_3/XLXN_37/XLXI_3/XLXN_37_D2_INV$242)
	OR (EXP26_.EXP)
	OR (NOT B(0) AND B(1) AND NOT A(1) AND XLXN_45/XLXN_45_D)
	OR (NOT A(0) AND B(1) AND NOT A(1) AND XLXN_45/XLXN_45_D)
	OR (B(0) AND A(0) AND B(1) AND A(1) AND XLXN_45/XLXN_45_D)
	OR (B(3) AND B(2) AND NOT XLXI_1/X2/XLXI_1/X2_D AND 
	NOT XLXN_45/XLXN_45_D AND $OpTx$XLXI_3/XLXN_37/XLXI_3/XLXN_37_D2_INV$242)
	OR (A(3) AND B(2) AND NOT XLXI_1/X2/XLXI_1/X2_D AND 
	NOT XLXN_45/XLXN_45_D AND $OpTx$XLXI_3/XLXN_37/XLXI_3/XLXN_37_D2_INV$242)
	OR (A(1) AND NOT A(3) AND NOT B(2) AND NOT XLXN_46/XLXN_46_D AND 
	XLXN_45/XLXN_45_D AND $OpTx$XLXI_3/XLXN_37/XLXI_3/XLXN_37_D2_INV$242)
	OR (A(1) AND NOT A(3) AND NOT A(2) AND NOT XLXN_46/XLXN_46_D AND 
	XLXN_45/XLXN_45_D AND $OpTx$XLXI_3/XLXN_37/XLXI_3/XLXN_37_D2_INV$242)
	OR (B(0) AND A(0) AND B(1) AND NOT A(3) AND NOT B(2) AND 
	NOT XLXN_46/XLXN_46_D AND $OpTx$XLXI_3/XLXN_37/XLXI_3/XLXN_37_D2_INV$242)
	OR (B(0) AND A(0) AND B(1) AND NOT B(2) AND NOT XLXN_46/XLXN_46_D AND 
	NOT XLXN_45/XLXN_45_D AND $OpTx$XLXI_3/XLXN_37/XLXI_3/XLXN_37_D2_INV$242)
	OR (B(0) AND A(0) AND NOT B(3) AND A(3) AND 
	XLXI_1/X2/XLXI_1/X2_D AND $OpTx$XLXI_3/XLXN_37/XLXI_3/XLXN_37_D2_INV$242 AND 
	XLXI_1/X1/XLXI_1/X1_D));


Y3 <= ((B(0) AND A(0) AND B(1) AND B(2) AND A(2) AND 
	NOT XLXN_46/XLXN_46_D)
	OR (NOT XLXN_46/XLXN_46_D AND 
	NOT $OpTx$XLXI_3/XLXN_37/XLXI_3/XLXN_37_D2_INV$242)
	OR (A(3) AND NOT XLXN_46/XLXN_46_D AND XLXN_45/XLXN_45_D)
	OR (XLXN_46/XLXN_46_D AND NOT XLXN_45/XLXN_45_D AND 
	$OpTx$XLXI_3/XLXN_37/XLXI_3/XLXN_37_D2_INV$242)
	OR (B(1) AND A(1) AND B(2) AND A(2) AND NOT XLXN_46/XLXN_46_D)
	OR (B(0) AND A(0) AND A(1) AND B(2) AND A(2) AND 
	NOT XLXN_46/XLXN_46_D));


carry0 <= NOT (((NOT B(0) AND NOT B(3) AND NOT A(3) AND NOT B(2))
	OR (NOT B(1) AND NOT B(3) AND NOT A(3) AND NOT B(2))
	OR (NOT A(1) AND NOT B(3) AND NOT A(3) AND NOT B(2))
	OR (NOT B(3) AND NOT A(3) AND NOT B(2) AND NOT A(2))
	OR (NOT A(0) AND NOT B(1) AND NOT A(1) AND NOT B(3) AND NOT A(3))
	OR (NOT B(0) AND NOT B(1) AND NOT A(1) AND NOT B(3) AND NOT A(3))
	OR (NOT B(0) AND NOT B(1) AND NOT A(1) AND NOT B(3) AND NOT B(2) AND NOT A(2))
	OR (NOT B(0) AND NOT B(1) AND NOT A(1) AND NOT A(3) AND NOT B(2) AND NOT A(2))
	OR (NOT A(0) AND NOT B(1) AND NOT A(1) AND NOT B(3) AND NOT B(2) AND NOT A(2))
	OR (NOT A(0) AND NOT B(1) AND NOT A(1) AND NOT A(3) AND NOT B(2) AND NOT A(2))
	OR (NOT B(0) AND NOT B(3) AND NOT A(3) AND NOT A(2))
	OR (NOT A(0) AND NOT B(3) AND NOT A(3) AND NOT B(2))
	OR (NOT A(0) AND NOT B(3) AND NOT A(3) AND NOT A(2))
	OR (NOT B(1) AND NOT B(3) AND NOT A(3) AND NOT A(2))
	OR (NOT A(1) AND NOT B(3) AND NOT A(3) AND NOT A(2))));


carry1 <= NOT (((EXP19_.EXP)
	OR (NOT B(0) AND NOT A(1) AND B(3) AND A(3) AND 
	XLXI_1/X2/XLXI_1/X2_D)
	OR (NOT B(0) AND NOT A(1) AND NOT B(3) AND NOT A(3) AND 
	XLXI_1/X2/XLXI_1/X2_D)
	OR (NOT A(0) AND NOT A(1) AND B(3) AND A(3) AND 
	XLXI_1/X2/XLXI_1/X2_D)
	OR (NOT A(0) AND NOT A(1) AND NOT B(3) AND NOT A(3) AND 
	XLXI_1/X2/XLXI_1/X2_D)
	OR (B(1) AND A(1) AND B(3) AND NOT A(3) AND 
	XLXI_1/X2/XLXI_1/X2_D)
	OR (EXP22_.EXP)
	OR (NOT B(0) AND NOT B(1) AND B(3) AND A(3) AND 
	XLXI_1/X2/XLXI_1/X2_D)
	OR (NOT B(0) AND NOT B(1) AND NOT B(3) AND NOT A(3) AND 
	XLXI_1/X2/XLXI_1/X2_D)
	OR (NOT A(0) AND NOT B(1) AND B(3) AND A(3) AND 
	XLXI_1/X2/XLXI_1/X2_D)
	OR (NOT A(0) AND NOT B(1) AND NOT B(3) AND NOT A(3) AND 
	XLXI_1/X2/XLXI_1/X2_D)
	OR (B(1) AND A(1) AND NOT B(3) AND A(3) AND 
	XLXI_1/X2/XLXI_1/X2_D)
	OR (NOT XLXN_45/XLXN_45_D AND 
	$OpTx$XLXI_3/XLXN_37/XLXI_3/XLXN_37_D2_INV$242)
	OR (B(3) AND A(3) AND NOT B(2) AND NOT XLXI_1/X2/XLXI_1/X2_D)
	OR (B(3) AND NOT A(3) AND B(2) AND NOT XLXI_1/X2/XLXI_1/X2_D)
	OR (NOT B(3) AND A(3) AND B(2) AND NOT XLXI_1/X2/XLXI_1/X2_D)
	OR (NOT B(3) AND NOT A(3) AND NOT B(2) AND NOT XLXI_1/X2/XLXI_1/X2_D)));


overflow0 <= ((EXP12_.EXP)
	OR (B(3) AND A(3) AND NOT B(2) AND NOT A(2))
	OR (NOT B(3) AND NOT A(3) AND B(2) AND A(2))
	OR (NOT B(0) AND NOT A(1) AND B(3) AND A(3) AND NOT A(2))
	OR (NOT A(0) AND NOT A(1) AND B(3) AND A(3) AND NOT A(2))
	OR (B(1) AND A(1) AND NOT B(3) AND NOT A(3) AND B(2))
	OR (EXP15_.EXP)
	OR (NOT B(0) AND NOT B(1) AND B(3) AND A(3) AND NOT A(2))
	OR (NOT B(0) AND NOT A(1) AND B(3) AND A(3) AND NOT B(2))
	OR (NOT A(0) AND NOT B(1) AND B(3) AND A(3) AND NOT A(2))
	OR (NOT A(0) AND NOT A(1) AND B(3) AND A(3) AND NOT B(2))
	OR (NOT B(1) AND NOT A(1) AND B(3) AND A(3) AND NOT A(2))
	OR (B(1) AND A(1) AND NOT B(3) AND NOT A(3) AND A(2))
	OR (B(0) AND A(0) AND B(1) AND NOT B(3) AND NOT A(3) AND B(2))
	OR (B(0) AND A(0) AND B(1) AND NOT B(3) AND NOT A(3) AND A(2))
	OR (B(0) AND A(0) AND A(1) AND NOT B(3) AND NOT A(3) AND B(2))
	OR (B(0) AND A(0) AND A(1) AND NOT B(3) AND NOT A(3) AND A(2)));


overflow1 <= ((EXP8_.EXP)
	OR (NOT B(0) AND NOT B(1) AND A(1) AND B(3) AND A(3) AND NOT B(2))
	OR (NOT B(0) AND NOT B(1) AND B(3) AND A(3) AND B(2) AND NOT A(2))
	OR (NOT B(0) AND NOT A(1) AND B(3) AND A(3) AND B(2) AND NOT A(2))
	OR (NOT A(0) AND NOT B(1) AND A(1) AND B(3) AND A(3) AND NOT B(2))
	OR (NOT B(1) AND NOT A(1) AND B(3) AND A(3) AND NOT B(2) AND A(2))
	OR (EXP11_.EXP)
	OR (B(1) AND B(3) AND A(3) AND NOT B(2) AND NOT A(2))
	OR (B(1) AND B(3) AND NOT A(3) AND B(2) AND A(2))
	OR (A(1) AND B(3) AND NOT A(3) AND B(2) AND A(2))
	OR (A(1) AND NOT B(3) AND A(3) AND B(2) AND A(2))
	OR (NOT B(1) AND NOT A(1) AND B(3) AND A(3) AND B(2) AND NOT A(2))
	OR (B(0) AND A(0) AND B(3) AND A(3) AND NOT B(2) AND NOT A(2))
	OR (NOT B(0) AND NOT A(1) AND B(3) AND A(3) AND NOT B(2) AND A(2))
	OR (NOT A(0) AND NOT B(1) AND B(3) AND A(3) AND B(2) AND NOT A(2))
	OR (NOT A(0) AND NOT A(1) AND B(3) AND A(3) AND B(2) AND NOT A(2))
	OR (NOT A(0) AND NOT A(1) AND B(3) AND A(3) AND NOT B(2) AND A(2)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11       XC9572XL-10-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 GND                           
  2 overflow1                        24 A<2>                          
  3 KPR                              25 KPR                           
  4 KPR                              26 KPR                           
  5 KPR                              27 KPR                           
  6 overflow0                        28 carry0                        
  7 KPR                              29 Y1                            
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 KPR                              33 Y2                            
 12 carry1                           34 Y3                            
 13 KPR                              35 Y0                            
 14 KPR                              36 A<1>                          
 15 TDI                              37 A<0>                          
 16 TMS                              38 B<3>                          
 17 TCK                              39 A<3>                          
 18 KPR                              40 B<1>                          
 19 KPR                              41 VCC                           
 20 KPR                              42 B<0>                          
 21 VCC                              43 B<2>                          
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
