#Digital Logic Tile Board Project
>Spring 2017 Senior Project
>Cal Poly CPE Department
>Authors: Tristan Lennertz & Andrew Wheeler
>Implemented for the MSP430 Family

#Please see Project Report for detailed information on this project.

#Code Files
>main: The main state machine loop, inits, terminal interface and commands, and ISRs
>tiles: Pertains to addressing, selecting, reading, and determining the types of the tiles on the board
>graph: Involves the creation and traversal of the graph that underlies and represents the digital circuit


