# CS61CPU
project 3  

This is my solution repository for UCB CS61C project3: design a two-pipelined CPU for RISC-V.

Here is the project link which give you all the guidance and skeleton code.

https://inst.eecs.berkeley.edu/~cs61c/sp22/projects/proj3/