Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Fri Feb 17 17:06:14 2017
| Host             : DESKTOP-QUJLBQI running 64-bit major release  (build 9200)
| Command          : report_power -file image_processor_power_routed.rpt -pb image_processor_power_summary_routed.pb -rpx image_processor_power_routed.rpx
| Design           : image_processor
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 8.204 |
| Dynamic (W)              | 8.051 |
| Device Static (W)        | 0.153 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 47.6  |
| Junction Temperature (C) | 62.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     0.587 |      511 |       --- |             --- |
|   LUT as Logic          |     0.552 |      194 |     63400 |            0.31 |
|   Register              |     0.017 |      190 |    126800 |            0.15 |
|   LUT as Shift Register |     0.012 |       16 |     19000 |            0.08 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   CARRY4                |    <0.001 |        8 |     15850 |            0.05 |
|   Others                |     0.000 |       27 |       --- |             --- |
| Signals                 |     0.791 |      527 |       --- |             --- |
| Block RAM               |     0.016 |      0.5 |       135 |            0.37 |
| DSPs                    |     2.640 |        3 |       240 |            1.25 |
| I/O                     |     4.017 |       47 |       210 |           22.38 |
| Static Power            |     0.153 |          |           |                 |
| Total                   |     8.204 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     4.202 |       4.137 |      0.065 |
| Vccaux    |       1.800 |     0.344 |       0.320 |      0.024 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     1.857 |       1.853 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------+-----------+
| Name                                                   | Power (W) |
+--------------------------------------------------------+-----------+
| image_processor                                        |     8.051 |
|   edge_pixels                                          |     0.157 |
|     U0                                                 |     0.157 |
|       inst_fifo_gen                                    |     0.157 |
|         gconvfifo.rf                                   |     0.157 |
|           grf.rf                                       |     0.157 |
|             gntv_or_sync_fifo.gl0.rd                   |     0.064 |
|               grss.rsts                                |     0.005 |
|                 c1                                     |    <0.001 |
|                 c2                                     |    <0.001 |
|               rpntr                                    |     0.059 |
|             gntv_or_sync_fifo.gl0.wr                   |     0.015 |
|               gwss.wsts                                |     0.002 |
|                 c0                                     |     0.001 |
|                 c1                                     |    <0.001 |
|               wpntr                                    |     0.014 |
|             gntv_or_sync_fifo.mem                      |     0.077 |
|               gbm.gbmg.gbmga.ngecc.bmg                 |     0.077 |
|                 inst_blk_mem_gen                       |     0.077 |
|                   gnbram.gnativebmg.native_blk_mem_gen |     0.077 |
|                     valid.cstr                         |     0.077 |
|                       ramloop[0].ram.r                 |     0.077 |
|                         prim_noinit.ram                |     0.077 |
+--------------------------------------------------------+-----------+


