
Starting:    C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
Hostname:    MSPC1
Date:        Tue Oct 31 18:32:46 2017
Version:     L-2016.09M-2

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log top_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\top.srr"

Running: synthesis in foreground



Running top_syn|synthesis


Running: compile (Compile) on top_syn|synthesis
# Tue Oct 31 18:32:47 2017


Running: compile_flow (Compile Process) on top_syn|synthesis
# Tue Oct 31 18:32:47 2017


Running: compiler (Compile Input) on top_syn|synthesis
# Tue Oct 31 18:32:47 2017

Copied C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\synwork\top_comp.srs to C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\top.srs


compiler completed
# Tue Oct 31 18:32:48 2017

Return Code: 0
Run Time:00h:00m:01s


Running: multi_srs_gen (Multi-srs Generator) on top_syn|synthesis
# Tue Oct 31 18:32:48 2017


multi_srs_gen completed
# Tue Oct 31 18:32:48 2017

Return Code: 0
Run Time:00h:00m:00s

Copied C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\synwork\top_mult.srs to C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\top.srs

Complete: Compile Process on top_syn|synthesis


Running: premap (Pre-mapping) on top_syn|synthesis
# Tue Oct 31 18:32:48 2017


premap completed with warnings
# Tue Oct 31 18:32:49 2017

Return Code: 1
Run Time:00h:00m:01s

Complete: Compile on top_syn|synthesis


Running: map (Map) on top_syn|synthesis
# Tue Oct 31 18:32:49 2017

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on top_syn|synthesis
# Tue Oct 31 18:32:49 2017

Copied C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\synwork\top_m.srm to C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\top.srm


fpga_mapper completed with warnings
# Tue Oct 31 18:32:50 2017

Return Code: 1
Run Time:00h:00m:01s

Complete: Map on top_syn|synthesis

Complete: Logic Synthesis on top_syn|synthesis

TCL script complete: "top_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

