
FreeRTOS_SecureIOToggle_TrustZone_NonSecure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08040000  08040000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009060  08040200  08040200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000758  08049260  08049260  0000a260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080499b8  080499b8  0000b0a0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080499b8  080499b8  0000a9b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080499c0  080499c0  0000b0a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080499c0  080499c0  0000a9c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  080499c8  080499c8  0000a9c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a0  20018000  080499d0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000039a0  200180a0  08049a70  0000b0a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2001ba40  08049a70  0000ba40  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000b0a0  2**0
                  CONTENTS, READONLY
 12 .debug_line   00021275  00000000  00000000  0000b0d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 000000b1  00000000  00000000  0002c34b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   00020d59  00000000  00000000  0002c3fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004766  00000000  00000000  0004d155  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001c60  00000000  00000000  000518c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0011856c  00000000  00000000  00053520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000015f9  00000000  00000000  0016ba8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002cc31  00000000  00000000  0016d085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00199cb6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007e24  00000000  00000000  00199cfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08040200 <__do_global_dtors_aux>:
 8040200:	b510      	push	{r4, lr}
 8040202:	4c05      	ldr	r4, [pc, #20]	@ (8040218 <__do_global_dtors_aux+0x18>)
 8040204:	7823      	ldrb	r3, [r4, #0]
 8040206:	b933      	cbnz	r3, 8040216 <__do_global_dtors_aux+0x16>
 8040208:	4b04      	ldr	r3, [pc, #16]	@ (804021c <__do_global_dtors_aux+0x1c>)
 804020a:	b113      	cbz	r3, 8040212 <__do_global_dtors_aux+0x12>
 804020c:	4804      	ldr	r0, [pc, #16]	@ (8040220 <__do_global_dtors_aux+0x20>)
 804020e:	f3af 8000 	nop.w
 8040212:	2301      	movs	r3, #1
 8040214:	7023      	strb	r3, [r4, #0]
 8040216:	bd10      	pop	{r4, pc}
 8040218:	200180a0 	.word	0x200180a0
 804021c:	00000000 	.word	0x00000000
 8040220:	08049204 	.word	0x08049204

08040224 <frame_dummy>:
 8040224:	b508      	push	{r3, lr}
 8040226:	4b03      	ldr	r3, [pc, #12]	@ (8040234 <frame_dummy+0x10>)
 8040228:	b11b      	cbz	r3, 8040232 <frame_dummy+0xe>
 804022a:	4903      	ldr	r1, [pc, #12]	@ (8040238 <frame_dummy+0x14>)
 804022c:	4803      	ldr	r0, [pc, #12]	@ (804023c <frame_dummy+0x18>)
 804022e:	f3af 8000 	nop.w
 8040232:	bd08      	pop	{r3, pc}
 8040234:	00000000 	.word	0x00000000
 8040238:	200180a4 	.word	0x200180a4
 804023c:	08049204 	.word	0x08049204

08040240 <__aeabi_uldivmod>:
 8040240:	b953      	cbnz	r3, 8040258 <__aeabi_uldivmod+0x18>
 8040242:	b94a      	cbnz	r2, 8040258 <__aeabi_uldivmod+0x18>
 8040244:	2900      	cmp	r1, #0
 8040246:	bf08      	it	eq
 8040248:	2800      	cmpeq	r0, #0
 804024a:	bf1c      	itt	ne
 804024c:	f04f 31ff 	movne.w	r1, #4294967295
 8040250:	f04f 30ff 	movne.w	r0, #4294967295
 8040254:	f000 b9b0 	b.w	80405b8 <__aeabi_idiv0>
 8040258:	f1ad 0c08 	sub.w	ip, sp, #8
 804025c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8040260:	f000 f806 	bl	8040270 <__udivmoddi4>
 8040264:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 804026c:	b004      	add	sp, #16
 804026e:	4770      	bx	lr

08040270 <__udivmoddi4>:
 8040270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8040274:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8040276:	4688      	mov	r8, r1
 8040278:	4604      	mov	r4, r0
 804027a:	468e      	mov	lr, r1
 804027c:	2b00      	cmp	r3, #0
 804027e:	d14a      	bne.n	8040316 <__udivmoddi4+0xa6>
 8040280:	428a      	cmp	r2, r1
 8040282:	4617      	mov	r7, r2
 8040284:	d95f      	bls.n	8040346 <__udivmoddi4+0xd6>
 8040286:	fab2 f682 	clz	r6, r2
 804028a:	b14e      	cbz	r6, 80402a0 <__udivmoddi4+0x30>
 804028c:	f1c6 0320 	rsb	r3, r6, #32
 8040290:	fa01 fe06 	lsl.w	lr, r1, r6
 8040294:	40b7      	lsls	r7, r6
 8040296:	40b4      	lsls	r4, r6
 8040298:	fa20 f303 	lsr.w	r3, r0, r3
 804029c:	ea43 0e0e 	orr.w	lr, r3, lr
 80402a0:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80402a4:	fa1f fc87 	uxth.w	ip, r7
 80402a8:	0c23      	lsrs	r3, r4, #16
 80402aa:	fbbe f1f8 	udiv	r1, lr, r8
 80402ae:	fb08 ee11 	mls	lr, r8, r1, lr
 80402b2:	fb01 f20c 	mul.w	r2, r1, ip
 80402b6:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80402ba:	429a      	cmp	r2, r3
 80402bc:	d907      	bls.n	80402ce <__udivmoddi4+0x5e>
 80402be:	18fb      	adds	r3, r7, r3
 80402c0:	f101 30ff 	add.w	r0, r1, #4294967295
 80402c4:	d202      	bcs.n	80402cc <__udivmoddi4+0x5c>
 80402c6:	429a      	cmp	r2, r3
 80402c8:	f200 8154 	bhi.w	8040574 <__udivmoddi4+0x304>
 80402cc:	4601      	mov	r1, r0
 80402ce:	1a9b      	subs	r3, r3, r2
 80402d0:	b2a2      	uxth	r2, r4
 80402d2:	fbb3 f0f8 	udiv	r0, r3, r8
 80402d6:	fb08 3310 	mls	r3, r8, r0, r3
 80402da:	fb00 fc0c 	mul.w	ip, r0, ip
 80402de:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80402e2:	4594      	cmp	ip, r2
 80402e4:	d90b      	bls.n	80402fe <__udivmoddi4+0x8e>
 80402e6:	18ba      	adds	r2, r7, r2
 80402e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80402ec:	bf2c      	ite	cs
 80402ee:	2401      	movcs	r4, #1
 80402f0:	2400      	movcc	r4, #0
 80402f2:	4594      	cmp	ip, r2
 80402f4:	d902      	bls.n	80402fc <__udivmoddi4+0x8c>
 80402f6:	2c00      	cmp	r4, #0
 80402f8:	f000 813f 	beq.w	804057a <__udivmoddi4+0x30a>
 80402fc:	4618      	mov	r0, r3
 80402fe:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8040302:	eba2 020c 	sub.w	r2, r2, ip
 8040306:	2100      	movs	r1, #0
 8040308:	b11d      	cbz	r5, 8040312 <__udivmoddi4+0xa2>
 804030a:	40f2      	lsrs	r2, r6
 804030c:	2300      	movs	r3, #0
 804030e:	e9c5 2300 	strd	r2, r3, [r5]
 8040312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8040316:	428b      	cmp	r3, r1
 8040318:	d905      	bls.n	8040326 <__udivmoddi4+0xb6>
 804031a:	b10d      	cbz	r5, 8040320 <__udivmoddi4+0xb0>
 804031c:	e9c5 0100 	strd	r0, r1, [r5]
 8040320:	2100      	movs	r1, #0
 8040322:	4608      	mov	r0, r1
 8040324:	e7f5      	b.n	8040312 <__udivmoddi4+0xa2>
 8040326:	fab3 f183 	clz	r1, r3
 804032a:	2900      	cmp	r1, #0
 804032c:	d14e      	bne.n	80403cc <__udivmoddi4+0x15c>
 804032e:	4543      	cmp	r3, r8
 8040330:	f0c0 8112 	bcc.w	8040558 <__udivmoddi4+0x2e8>
 8040334:	4282      	cmp	r2, r0
 8040336:	f240 810f 	bls.w	8040558 <__udivmoddi4+0x2e8>
 804033a:	4608      	mov	r0, r1
 804033c:	2d00      	cmp	r5, #0
 804033e:	d0e8      	beq.n	8040312 <__udivmoddi4+0xa2>
 8040340:	e9c5 4e00 	strd	r4, lr, [r5]
 8040344:	e7e5      	b.n	8040312 <__udivmoddi4+0xa2>
 8040346:	2a00      	cmp	r2, #0
 8040348:	f000 80ac 	beq.w	80404a4 <__udivmoddi4+0x234>
 804034c:	fab2 f682 	clz	r6, r2
 8040350:	2e00      	cmp	r6, #0
 8040352:	f040 80bb 	bne.w	80404cc <__udivmoddi4+0x25c>
 8040356:	1a8b      	subs	r3, r1, r2
 8040358:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 804035c:	b2bc      	uxth	r4, r7
 804035e:	2101      	movs	r1, #1
 8040360:	0c02      	lsrs	r2, r0, #16
 8040362:	b280      	uxth	r0, r0
 8040364:	fbb3 fcfe 	udiv	ip, r3, lr
 8040368:	fb0e 331c 	mls	r3, lr, ip, r3
 804036c:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8040370:	fb04 f20c 	mul.w	r2, r4, ip
 8040374:	429a      	cmp	r2, r3
 8040376:	d90e      	bls.n	8040396 <__udivmoddi4+0x126>
 8040378:	18fb      	adds	r3, r7, r3
 804037a:	f10c 38ff 	add.w	r8, ip, #4294967295
 804037e:	bf2c      	ite	cs
 8040380:	f04f 0901 	movcs.w	r9, #1
 8040384:	f04f 0900 	movcc.w	r9, #0
 8040388:	429a      	cmp	r2, r3
 804038a:	d903      	bls.n	8040394 <__udivmoddi4+0x124>
 804038c:	f1b9 0f00 	cmp.w	r9, #0
 8040390:	f000 80ec 	beq.w	804056c <__udivmoddi4+0x2fc>
 8040394:	46c4      	mov	ip, r8
 8040396:	1a9b      	subs	r3, r3, r2
 8040398:	fbb3 f8fe 	udiv	r8, r3, lr
 804039c:	fb0e 3318 	mls	r3, lr, r8, r3
 80403a0:	fb04 f408 	mul.w	r4, r4, r8
 80403a4:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80403a8:	4294      	cmp	r4, r2
 80403aa:	d90b      	bls.n	80403c4 <__udivmoddi4+0x154>
 80403ac:	18ba      	adds	r2, r7, r2
 80403ae:	f108 33ff 	add.w	r3, r8, #4294967295
 80403b2:	bf2c      	ite	cs
 80403b4:	2001      	movcs	r0, #1
 80403b6:	2000      	movcc	r0, #0
 80403b8:	4294      	cmp	r4, r2
 80403ba:	d902      	bls.n	80403c2 <__udivmoddi4+0x152>
 80403bc:	2800      	cmp	r0, #0
 80403be:	f000 80d1 	beq.w	8040564 <__udivmoddi4+0x2f4>
 80403c2:	4698      	mov	r8, r3
 80403c4:	1b12      	subs	r2, r2, r4
 80403c6:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 80403ca:	e79d      	b.n	8040308 <__udivmoddi4+0x98>
 80403cc:	f1c1 0620 	rsb	r6, r1, #32
 80403d0:	408b      	lsls	r3, r1
 80403d2:	fa08 f401 	lsl.w	r4, r8, r1
 80403d6:	fa00 f901 	lsl.w	r9, r0, r1
 80403da:	fa22 f706 	lsr.w	r7, r2, r6
 80403de:	fa28 f806 	lsr.w	r8, r8, r6
 80403e2:	408a      	lsls	r2, r1
 80403e4:	431f      	orrs	r7, r3
 80403e6:	fa20 f306 	lsr.w	r3, r0, r6
 80403ea:	0c38      	lsrs	r0, r7, #16
 80403ec:	4323      	orrs	r3, r4
 80403ee:	fa1f fc87 	uxth.w	ip, r7
 80403f2:	0c1c      	lsrs	r4, r3, #16
 80403f4:	fbb8 fef0 	udiv	lr, r8, r0
 80403f8:	fb00 881e 	mls	r8, r0, lr, r8
 80403fc:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8040400:	fb0e f80c 	mul.w	r8, lr, ip
 8040404:	45a0      	cmp	r8, r4
 8040406:	d90e      	bls.n	8040426 <__udivmoddi4+0x1b6>
 8040408:	193c      	adds	r4, r7, r4
 804040a:	f10e 3aff 	add.w	sl, lr, #4294967295
 804040e:	bf2c      	ite	cs
 8040410:	f04f 0b01 	movcs.w	fp, #1
 8040414:	f04f 0b00 	movcc.w	fp, #0
 8040418:	45a0      	cmp	r8, r4
 804041a:	d903      	bls.n	8040424 <__udivmoddi4+0x1b4>
 804041c:	f1bb 0f00 	cmp.w	fp, #0
 8040420:	f000 80b8 	beq.w	8040594 <__udivmoddi4+0x324>
 8040424:	46d6      	mov	lr, sl
 8040426:	eba4 0408 	sub.w	r4, r4, r8
 804042a:	fa1f f883 	uxth.w	r8, r3
 804042e:	fbb4 f3f0 	udiv	r3, r4, r0
 8040432:	fb00 4413 	mls	r4, r0, r3, r4
 8040436:	fb03 fc0c 	mul.w	ip, r3, ip
 804043a:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 804043e:	45a4      	cmp	ip, r4
 8040440:	d90e      	bls.n	8040460 <__udivmoddi4+0x1f0>
 8040442:	193c      	adds	r4, r7, r4
 8040444:	f103 30ff 	add.w	r0, r3, #4294967295
 8040448:	bf2c      	ite	cs
 804044a:	f04f 0801 	movcs.w	r8, #1
 804044e:	f04f 0800 	movcc.w	r8, #0
 8040452:	45a4      	cmp	ip, r4
 8040454:	d903      	bls.n	804045e <__udivmoddi4+0x1ee>
 8040456:	f1b8 0f00 	cmp.w	r8, #0
 804045a:	f000 809f 	beq.w	804059c <__udivmoddi4+0x32c>
 804045e:	4603      	mov	r3, r0
 8040460:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8040464:	eba4 040c 	sub.w	r4, r4, ip
 8040468:	fba0 ec02 	umull	lr, ip, r0, r2
 804046c:	4564      	cmp	r4, ip
 804046e:	4673      	mov	r3, lr
 8040470:	46e0      	mov	r8, ip
 8040472:	d302      	bcc.n	804047a <__udivmoddi4+0x20a>
 8040474:	d107      	bne.n	8040486 <__udivmoddi4+0x216>
 8040476:	45f1      	cmp	r9, lr
 8040478:	d205      	bcs.n	8040486 <__udivmoddi4+0x216>
 804047a:	ebbe 0302 	subs.w	r3, lr, r2
 804047e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8040482:	3801      	subs	r0, #1
 8040484:	46e0      	mov	r8, ip
 8040486:	b15d      	cbz	r5, 80404a0 <__udivmoddi4+0x230>
 8040488:	ebb9 0203 	subs.w	r2, r9, r3
 804048c:	eb64 0408 	sbc.w	r4, r4, r8
 8040490:	fa04 f606 	lsl.w	r6, r4, r6
 8040494:	fa22 f301 	lsr.w	r3, r2, r1
 8040498:	40cc      	lsrs	r4, r1
 804049a:	431e      	orrs	r6, r3
 804049c:	e9c5 6400 	strd	r6, r4, [r5]
 80404a0:	2100      	movs	r1, #0
 80404a2:	e736      	b.n	8040312 <__udivmoddi4+0xa2>
 80404a4:	fbb1 fcf2 	udiv	ip, r1, r2
 80404a8:	0c01      	lsrs	r1, r0, #16
 80404aa:	4614      	mov	r4, r2
 80404ac:	b280      	uxth	r0, r0
 80404ae:	4696      	mov	lr, r2
 80404b0:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80404b4:	2620      	movs	r6, #32
 80404b6:	4690      	mov	r8, r2
 80404b8:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 80404bc:	4610      	mov	r0, r2
 80404be:	fbb1 f1f2 	udiv	r1, r1, r2
 80404c2:	eba3 0308 	sub.w	r3, r3, r8
 80404c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80404ca:	e74b      	b.n	8040364 <__udivmoddi4+0xf4>
 80404cc:	40b7      	lsls	r7, r6
 80404ce:	f1c6 0320 	rsb	r3, r6, #32
 80404d2:	fa01 f206 	lsl.w	r2, r1, r6
 80404d6:	fa21 f803 	lsr.w	r8, r1, r3
 80404da:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80404de:	fa20 f303 	lsr.w	r3, r0, r3
 80404e2:	b2bc      	uxth	r4, r7
 80404e4:	40b0      	lsls	r0, r6
 80404e6:	4313      	orrs	r3, r2
 80404e8:	0c02      	lsrs	r2, r0, #16
 80404ea:	0c19      	lsrs	r1, r3, #16
 80404ec:	b280      	uxth	r0, r0
 80404ee:	fbb8 f9fe 	udiv	r9, r8, lr
 80404f2:	fb0e 8819 	mls	r8, lr, r9, r8
 80404f6:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80404fa:	fb09 f804 	mul.w	r8, r9, r4
 80404fe:	4588      	cmp	r8, r1
 8040500:	d951      	bls.n	80405a6 <__udivmoddi4+0x336>
 8040502:	1879      	adds	r1, r7, r1
 8040504:	f109 3cff 	add.w	ip, r9, #4294967295
 8040508:	bf2c      	ite	cs
 804050a:	f04f 0a01 	movcs.w	sl, #1
 804050e:	f04f 0a00 	movcc.w	sl, #0
 8040512:	4588      	cmp	r8, r1
 8040514:	d902      	bls.n	804051c <__udivmoddi4+0x2ac>
 8040516:	f1ba 0f00 	cmp.w	sl, #0
 804051a:	d031      	beq.n	8040580 <__udivmoddi4+0x310>
 804051c:	eba1 0108 	sub.w	r1, r1, r8
 8040520:	fbb1 f9fe 	udiv	r9, r1, lr
 8040524:	fb09 f804 	mul.w	r8, r9, r4
 8040528:	fb0e 1119 	mls	r1, lr, r9, r1
 804052c:	b29b      	uxth	r3, r3
 804052e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8040532:	4543      	cmp	r3, r8
 8040534:	d235      	bcs.n	80405a2 <__udivmoddi4+0x332>
 8040536:	18fb      	adds	r3, r7, r3
 8040538:	f109 31ff 	add.w	r1, r9, #4294967295
 804053c:	bf2c      	ite	cs
 804053e:	f04f 0a01 	movcs.w	sl, #1
 8040542:	f04f 0a00 	movcc.w	sl, #0
 8040546:	4543      	cmp	r3, r8
 8040548:	d2bb      	bcs.n	80404c2 <__udivmoddi4+0x252>
 804054a:	f1ba 0f00 	cmp.w	sl, #0
 804054e:	d1b8      	bne.n	80404c2 <__udivmoddi4+0x252>
 8040550:	f1a9 0102 	sub.w	r1, r9, #2
 8040554:	443b      	add	r3, r7
 8040556:	e7b4      	b.n	80404c2 <__udivmoddi4+0x252>
 8040558:	1a84      	subs	r4, r0, r2
 804055a:	eb68 0203 	sbc.w	r2, r8, r3
 804055e:	2001      	movs	r0, #1
 8040560:	4696      	mov	lr, r2
 8040562:	e6eb      	b.n	804033c <__udivmoddi4+0xcc>
 8040564:	443a      	add	r2, r7
 8040566:	f1a8 0802 	sub.w	r8, r8, #2
 804056a:	e72b      	b.n	80403c4 <__udivmoddi4+0x154>
 804056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8040570:	443b      	add	r3, r7
 8040572:	e710      	b.n	8040396 <__udivmoddi4+0x126>
 8040574:	3902      	subs	r1, #2
 8040576:	443b      	add	r3, r7
 8040578:	e6a9      	b.n	80402ce <__udivmoddi4+0x5e>
 804057a:	443a      	add	r2, r7
 804057c:	3802      	subs	r0, #2
 804057e:	e6be      	b.n	80402fe <__udivmoddi4+0x8e>
 8040580:	eba7 0808 	sub.w	r8, r7, r8
 8040584:	f1a9 0c02 	sub.w	ip, r9, #2
 8040588:	4441      	add	r1, r8
 804058a:	fbb1 f9fe 	udiv	r9, r1, lr
 804058e:	fb09 f804 	mul.w	r8, r9, r4
 8040592:	e7c9      	b.n	8040528 <__udivmoddi4+0x2b8>
 8040594:	f1ae 0e02 	sub.w	lr, lr, #2
 8040598:	443c      	add	r4, r7
 804059a:	e744      	b.n	8040426 <__udivmoddi4+0x1b6>
 804059c:	3b02      	subs	r3, #2
 804059e:	443c      	add	r4, r7
 80405a0:	e75e      	b.n	8040460 <__udivmoddi4+0x1f0>
 80405a2:	4649      	mov	r1, r9
 80405a4:	e78d      	b.n	80404c2 <__udivmoddi4+0x252>
 80405a6:	eba1 0108 	sub.w	r1, r1, r8
 80405aa:	46cc      	mov	ip, r9
 80405ac:	fbb1 f9fe 	udiv	r9, r1, lr
 80405b0:	fb09 f804 	mul.w	r8, r9, r4
 80405b4:	e7b8      	b.n	8040528 <__udivmoddi4+0x2b8>
 80405b6:	bf00      	nop

080405b8 <__aeabi_idiv0>:
 80405b8:	4770      	bx	lr
 80405ba:	bf00      	nop

080405bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80405bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80405f4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80405c0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80405c2:	e003      	b.n	80405cc <LoopCopyDataInit>

080405c4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80405c4:	4b0c      	ldr	r3, [pc, #48]	@ (80405f8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80405c6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80405c8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80405ca:	3104      	adds	r1, #4

080405cc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80405cc:	480b      	ldr	r0, [pc, #44]	@ (80405fc <LoopForever+0xa>)
	ldr	r3, =_edata
 80405ce:	4b0c      	ldr	r3, [pc, #48]	@ (8040600 <LoopForever+0xe>)
	adds	r2, r0, r1
 80405d0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80405d2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80405d4:	d3f6      	bcc.n	80405c4 <CopyDataInit>
	ldr	r2, =_sbss
 80405d6:	4a0b      	ldr	r2, [pc, #44]	@ (8040604 <LoopForever+0x12>)
	b	LoopFillZerobss
 80405d8:	e002      	b.n	80405e0 <LoopFillZerobss>

080405da <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80405da:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80405dc:	f842 3b04 	str.w	r3, [r2], #4

080405e0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80405e0:	4b09      	ldr	r3, [pc, #36]	@ (8040608 <LoopForever+0x16>)
	cmp	r2, r3
 80405e2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80405e4:	d3f9      	bcc.n	80405da <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80405e6:	f000 fd8b 	bl	8041100 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80405ea:	f008 f8bf 	bl	804876c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80405ee:	f000 f819 	bl	8040624 <main>

080405f2 <LoopForever>:

LoopForever:
    b LoopForever
 80405f2:	e7fe      	b.n	80405f2 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80405f4:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 80405f8:	080499d0 	.word	0x080499d0
	ldr	r0, =_sdata
 80405fc:	20018000 	.word	0x20018000
	ldr	r3, =_edata
 8040600:	200180a0 	.word	0x200180a0
	ldr	r2, =_sbss
 8040604:	200180a0 	.word	0x200180a0
	ldr	r3, = _ebss
 8040608:	2001ba40 	.word	0x2001ba40

0804060c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 804060c:	e7fe      	b.n	804060c <ADC1_2_IRQHandler>

0804060e <vApplicationStackOverflowHook>:
/* Hook prototypes */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 804060e:	b480      	push	{r7}
 8040610:	b083      	sub	sp, #12
 8040612:	af00      	add	r7, sp, #0
 8040614:	6078      	str	r0, [r7, #4]
 8040616:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8040618:	bf00      	nop
 804061a:	370c      	adds	r7, #12
 804061c:	46bd      	mov	sp, r7
 804061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040622:	4770      	bx	lr

08040624 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8040624:	b580      	push	{r7, lr}
 8040626:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8040628:	f000 fd7e 	bl	8041128 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 804062c:	f000 f82e 	bl	804068c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8040630:	f000 f918 	bl	8040864 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8040634:	f000 f8ca 	bl	80407cc <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 8040638:	f000 f87a 	bl	8040730 <MX_TIM2_Init>
  HAL_TIM_Base_Start(&htim2);
 804063c:	480e      	ldr	r0, [pc, #56]	@ (8040678 <main+0x54>)
 804063e:	f003 f849 	bl	80436d4 <HAL_TIM_Base_Start>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8040642:	f004 ffe7 	bl	8045614 <osKernelInitialize>

  uart_mutex = xSemaphoreCreateMutex();
 8040646:	2001      	movs	r0, #1
 8040648:	f005 ff0e 	bl	8046468 <xQueueCreateMutex>
 804064c:	4603      	mov	r3, r0
 804064e:	4a0b      	ldr	r2, [pc, #44]	@ (804067c <main+0x58>)
 8040650:	6013      	str	r3, [r2, #0]
  if (uart_mutex == NULL) {
 8040652:	4b0a      	ldr	r3, [pc, #40]	@ (804067c <main+0x58>)
 8040654:	681b      	ldr	r3, [r3, #0]
 8040656:	2b00      	cmp	r3, #0
 8040658:	d101      	bne.n	804065e <main+0x3a>
      Error_Handler();  // Or handle the error gracefully
 804065a:	f000 fb65 	bl	8040d28 <Error_Handler>
//  LEDThreadHandleHandle = osThreadNew(LED_Thread, NULL, &LEDThreadHandle_attributes);

  /* creation of myTask02 */
//  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);

  myTask02Handle = osThreadNew(StartTask08, NULL, &myTask02_attributes);
 804065e:	4a08      	ldr	r2, [pc, #32]	@ (8040680 <main+0x5c>)
 8040660:	2100      	movs	r1, #0
 8040662:	4808      	ldr	r0, [pc, #32]	@ (8040684 <main+0x60>)
 8040664:	f005 f835 	bl	80456d2 <osThreadNew>
 8040668:	4603      	mov	r3, r0
 804066a:	4a07      	ldr	r2, [pc, #28]	@ (8040688 <main+0x64>)
 804066c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 804066e:	f004 fff5 	bl	804565c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8040672:	bf00      	nop
 8040674:	e7fd      	b.n	8040672 <main+0x4e>
 8040676:	bf00      	nop
 8040678:	200180c0 	.word	0x200180c0
 804067c:	200180bc 	.word	0x200180bc
 8040680:	080498e0 	.word	0x080498e0
 8040684:	08040901 	.word	0x08040901
 8040688:	200181a0 	.word	0x200181a0

0804068c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 804068c:	b580      	push	{r7, lr}
 804068e:	b098      	sub	sp, #96	@ 0x60
 8040690:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8040692:	f107 0318 	add.w	r3, r7, #24
 8040696:	2248      	movs	r2, #72	@ 0x48
 8040698:	2100      	movs	r1, #0
 804069a:	4618      	mov	r0, r3
 804069c:	f008 f812 	bl	80486c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80406a0:	1d3b      	adds	r3, r7, #4
 80406a2:	2200      	movs	r2, #0
 80406a4:	601a      	str	r2, [r3, #0]
 80406a6:	605a      	str	r2, [r3, #4]
 80406a8:	609a      	str	r2, [r3, #8]
 80406aa:	60da      	str	r2, [r3, #12]
 80406ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 80406ae:	2000      	movs	r0, #0
 80406b0:	f001 fa2a 	bl	8041b08 <HAL_PWREx_ControlVoltageScaling>
 80406b4:	4603      	mov	r3, r0
 80406b6:	2b00      	cmp	r3, #0
 80406b8:	d001      	beq.n	80406be <SystemClock_Config+0x32>
  {
    Error_Handler();
 80406ba:	f000 fb35 	bl	8040d28 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80406be:	2310      	movs	r3, #16
 80406c0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80406c2:	2301      	movs	r3, #1
 80406c4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80406c6:	2300      	movs	r3, #0
 80406c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80406ca:	2360      	movs	r3, #96	@ 0x60
 80406cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80406ce:	2302      	movs	r3, #2
 80406d0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80406d2:	2301      	movs	r3, #1
 80406d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 80406d6:	2301      	movs	r3, #1
 80406d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLN = 55;
 80406da:	2337      	movs	r3, #55	@ 0x37
 80406dc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80406de:	2307      	movs	r3, #7
 80406e0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80406e2:	2302      	movs	r3, #2
 80406e4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80406e6:	2302      	movs	r3, #2
 80406e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80406ea:	f107 0318 	add.w	r3, r7, #24
 80406ee:	4618      	mov	r0, r3
 80406f0:	f001 fa9a 	bl	8041c28 <HAL_RCC_OscConfig>
 80406f4:	4603      	mov	r3, r0
 80406f6:	2b00      	cmp	r3, #0
 80406f8:	d001      	beq.n	80406fe <SystemClock_Config+0x72>
  {
    Error_Handler();
 80406fa:	f000 fb15 	bl	8040d28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80406fe:	230f      	movs	r3, #15
 8040700:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8040702:	2303      	movs	r3, #3
 8040704:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8040706:	2300      	movs	r3, #0
 8040708:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 804070a:	2300      	movs	r3, #0
 804070c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 804070e:	2300      	movs	r3, #0
 8040710:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8040712:	1d3b      	adds	r3, r7, #4
 8040714:	2105      	movs	r1, #5
 8040716:	4618      	mov	r0, r3
 8040718:	f001 ff5c 	bl	80425d4 <HAL_RCC_ClockConfig>
 804071c:	4603      	mov	r3, r0
 804071e:	2b00      	cmp	r3, #0
 8040720:	d001      	beq.n	8040726 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8040722:	f000 fb01 	bl	8040d28 <Error_Handler>
  }
}
 8040726:	bf00      	nop
 8040728:	3760      	adds	r7, #96	@ 0x60
 804072a:	46bd      	mov	sp, r7
 804072c:	bd80      	pop	{r7, pc}
	...

08040730 <MX_TIM2_Init>:


static void MX_TIM2_Init(void)
{
 8040730:	b580      	push	{r7, lr}
 8040732:	b088      	sub	sp, #32
 8040734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8040736:	f107 0310 	add.w	r3, r7, #16
 804073a:	2200      	movs	r2, #0
 804073c:	601a      	str	r2, [r3, #0]
 804073e:	605a      	str	r2, [r3, #4]
 8040740:	609a      	str	r2, [r3, #8]
 8040742:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8040744:	1d3b      	adds	r3, r7, #4
 8040746:	2200      	movs	r2, #0
 8040748:	601a      	str	r2, [r3, #0]
 804074a:	605a      	str	r2, [r3, #4]
 804074c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 804074e:	4b1e      	ldr	r3, [pc, #120]	@ (80407c8 <MX_TIM2_Init+0x98>)
 8040750:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8040754:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 799; //799
 8040756:	4b1c      	ldr	r3, [pc, #112]	@ (80407c8 <MX_TIM2_Init+0x98>)
 8040758:	f240 321f 	movw	r2, #799	@ 0x31f
 804075c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 804075e:	4b1a      	ldr	r3, [pc, #104]	@ (80407c8 <MX_TIM2_Init+0x98>)
 8040760:	2200      	movs	r2, #0
 8040762:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFFFFFF;
 8040764:	4b18      	ldr	r3, [pc, #96]	@ (80407c8 <MX_TIM2_Init+0x98>)
 8040766:	f04f 32ff 	mov.w	r2, #4294967295
 804076a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 804076c:	4b16      	ldr	r3, [pc, #88]	@ (80407c8 <MX_TIM2_Init+0x98>)
 804076e:	2200      	movs	r2, #0
 8040770:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8040772:	4b15      	ldr	r3, [pc, #84]	@ (80407c8 <MX_TIM2_Init+0x98>)
 8040774:	2200      	movs	r2, #0
 8040776:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8040778:	4813      	ldr	r0, [pc, #76]	@ (80407c8 <MX_TIM2_Init+0x98>)
 804077a:	f002 ff53 	bl	8043624 <HAL_TIM_Base_Init>
 804077e:	4603      	mov	r3, r0
 8040780:	2b00      	cmp	r3, #0
 8040782:	d001      	beq.n	8040788 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8040784:	f000 fad0 	bl	8040d28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8040788:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 804078c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 804078e:	f107 0310 	add.w	r3, r7, #16
 8040792:	4619      	mov	r1, r3
 8040794:	480c      	ldr	r0, [pc, #48]	@ (80407c8 <MX_TIM2_Init+0x98>)
 8040796:	f003 f97c 	bl	8043a92 <HAL_TIM_ConfigClockSource>
 804079a:	4603      	mov	r3, r0
 804079c:	2b00      	cmp	r3, #0
 804079e:	d001      	beq.n	80407a4 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80407a0:	f000 fac2 	bl	8040d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80407a4:	2300      	movs	r3, #0
 80407a6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80407a8:	2300      	movs	r3, #0
 80407aa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80407ac:	1d3b      	adds	r3, r7, #4
 80407ae:	4619      	mov	r1, r3
 80407b0:	4805      	ldr	r0, [pc, #20]	@ (80407c8 <MX_TIM2_Init+0x98>)
 80407b2:	f003 fba1 	bl	8043ef8 <HAL_TIMEx_MasterConfigSynchronization>
 80407b6:	4603      	mov	r3, r0
 80407b8:	2b00      	cmp	r3, #0
 80407ba:	d001      	beq.n	80407c0 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80407bc:	f000 fab4 	bl	8040d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80407c0:	bf00      	nop
 80407c2:	3720      	adds	r7, #32
 80407c4:	46bd      	mov	sp, r7
 80407c6:	bd80      	pop	{r7, pc}
 80407c8:	200180c0 	.word	0x200180c0

080407cc <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80407cc:	b580      	push	{r7, lr}
 80407ce:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80407d0:	4b22      	ldr	r3, [pc, #136]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 80407d2:	4a23      	ldr	r2, [pc, #140]	@ (8040860 <MX_LPUART1_UART_Init+0x94>)
 80407d4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80407d6:	4b21      	ldr	r3, [pc, #132]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 80407d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80407dc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80407de:	4b1f      	ldr	r3, [pc, #124]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 80407e0:	2200      	movs	r2, #0
 80407e2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80407e4:	4b1d      	ldr	r3, [pc, #116]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 80407e6:	2200      	movs	r2, #0
 80407e8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80407ea:	4b1c      	ldr	r3, [pc, #112]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 80407ec:	2200      	movs	r2, #0
 80407ee:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80407f0:	4b1a      	ldr	r3, [pc, #104]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 80407f2:	220c      	movs	r2, #12
 80407f4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80407f6:	4b19      	ldr	r3, [pc, #100]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 80407f8:	2200      	movs	r2, #0
 80407fa:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80407fc:	4b17      	ldr	r3, [pc, #92]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 80407fe:	2200      	movs	r2, #0
 8040800:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8040802:	4b16      	ldr	r3, [pc, #88]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 8040804:	2200      	movs	r2, #0
 8040806:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8040808:	4b14      	ldr	r3, [pc, #80]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 804080a:	2200      	movs	r2, #0
 804080c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 804080e:	4b13      	ldr	r3, [pc, #76]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 8040810:	2200      	movs	r2, #0
 8040812:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8040814:	4811      	ldr	r0, [pc, #68]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 8040816:	f003 fc15 	bl	8044044 <HAL_UART_Init>
 804081a:	4603      	mov	r3, r0
 804081c:	2b00      	cmp	r3, #0
 804081e:	d001      	beq.n	8040824 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8040820:	f000 fa82 	bl	8040d28 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8040824:	2100      	movs	r1, #0
 8040826:	480d      	ldr	r0, [pc, #52]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 8040828:	f004 fde5 	bl	80453f6 <HAL_UARTEx_SetTxFifoThreshold>
 804082c:	4603      	mov	r3, r0
 804082e:	2b00      	cmp	r3, #0
 8040830:	d001      	beq.n	8040836 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8040832:	f000 fa79 	bl	8040d28 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8040836:	2100      	movs	r1, #0
 8040838:	4808      	ldr	r0, [pc, #32]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 804083a:	f004 fe1a 	bl	8045472 <HAL_UARTEx_SetRxFifoThreshold>
 804083e:	4603      	mov	r3, r0
 8040840:	2b00      	cmp	r3, #0
 8040842:	d001      	beq.n	8040848 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8040844:	f000 fa70 	bl	8040d28 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8040848:	4804      	ldr	r0, [pc, #16]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 804084a:	f004 fd9b 	bl	8045384 <HAL_UARTEx_DisableFifoMode>
 804084e:	4603      	mov	r3, r0
 8040850:	2b00      	cmp	r3, #0
 8040852:	d001      	beq.n	8040858 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8040854:	f000 fa68 	bl	8040d28 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8040858:	bf00      	nop
 804085a:	bd80      	pop	{r7, pc}
 804085c:	2001810c 	.word	0x2001810c
 8040860:	40008000 	.word	0x40008000

08040864 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8040864:	b580      	push	{r7, lr}
 8040866:	b082      	sub	sp, #8
 8040868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 804086a:	4b09      	ldr	r3, [pc, #36]	@ (8040890 <MX_GPIO_Init+0x2c>)
 804086c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 804086e:	4a08      	ldr	r2, [pc, #32]	@ (8040890 <MX_GPIO_Init+0x2c>)
 8040870:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8040874:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8040876:	4b06      	ldr	r3, [pc, #24]	@ (8040890 <MX_GPIO_Init+0x2c>)
 8040878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 804087a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 804087e:	607b      	str	r3, [r7, #4]
 8040880:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8040882:	f001 f99d 	bl	8041bc0 <HAL_PWREx_EnableVddIO2>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8040886:	bf00      	nop
 8040888:	3708      	adds	r7, #8
 804088a:	46bd      	mov	sp, r7
 804088c:	bd80      	pop	{r7, pc}
 804088e:	bf00      	nop
 8040890:	40021000 	.word	0x40021000

08040894 <__io_putchar>:
		Error_Handler();
	}


	int __io_putchar(int ch)
	{
 8040894:	b580      	push	{r7, lr}
 8040896:	b082      	sub	sp, #8
 8040898:	af00      	add	r7, sp, #0
 804089a:	6078      	str	r0, [r7, #4]
	    HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 804089c:	1d39      	adds	r1, r7, #4
 804089e:	f04f 33ff 	mov.w	r3, #4294967295
 80408a2:	2201      	movs	r2, #1
 80408a4:	4803      	ldr	r0, [pc, #12]	@ (80408b4 <__io_putchar+0x20>)
 80408a6:	f003 fc1d 	bl	80440e4 <HAL_UART_Transmit>
	    return ch;
 80408aa:	687b      	ldr	r3, [r7, #4]
	}
 80408ac:	4618      	mov	r0, r3
 80408ae:	3708      	adds	r7, #8
 80408b0:	46bd      	mov	sp, r7
 80408b2:	bd80      	pop	{r7, pc}
 80408b4:	2001810c 	.word	0x2001810c

080408b8 <EraseFlashPages_256KB>:
}


// ใน normal_code
HAL_StatusTypeDef EraseFlashPages_256KB(void)
{
 80408b8:	b580      	push	{r7, lr}
 80408ba:	b086      	sub	sp, #24
 80408bc:	af00      	add	r7, sp, #0
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t PAGEError = 0;
 80408be:	2300      	movs	r3, #0
 80408c0:	603b      	str	r3, [r7, #0]
    HAL_StatusTypeDef status;

    // ========== Erase Pages 1-127 (254KB) ==========
    HAL_FLASH_Unlock();
 80408c2:	f000 fe07 	bl	80414d4 <HAL_FLASH_Unlock>

    EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80408c6:	2302      	movs	r3, #2
 80408c8:	607b      	str	r3, [r7, #4]
    EraseInitStruct.Banks = FLASH_BANK_2;
 80408ca:	2302      	movs	r3, #2
 80408cc:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Page = 64;        // Start from Page 1
 80408ce:	2340      	movs	r3, #64	@ 0x40
 80408d0:	60fb      	str	r3, [r7, #12]
    EraseInitStruct.NbPages = 64;   // Erase 127 pages (254KB)
 80408d2:	2340      	movs	r3, #64	@ 0x40
 80408d4:	613b      	str	r3, [r7, #16]

    status = HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError);
 80408d6:	463a      	mov	r2, r7
 80408d8:	1d3b      	adds	r3, r7, #4
 80408da:	4611      	mov	r1, r2
 80408dc:	4618      	mov	r0, r3
 80408de:	f000 fe7d 	bl	80415dc <HAL_FLASHEx_Erase>
 80408e2:	4603      	mov	r3, r0
 80408e4:	75fb      	strb	r3, [r7, #23]

    HAL_FLASH_Lock();
 80408e6:	f000 fe17 	bl	8041518 <HAL_FLASH_Lock>

    if (status != HAL_OK) {
 80408ea:	7dfb      	ldrb	r3, [r7, #23]
 80408ec:	2b00      	cmp	r3, #0
 80408ee:	d001      	beq.n	80408f4 <EraseFlashPages_256KB+0x3c>
        // PAGEError contains faulty page
        return status;
 80408f0:	7dfb      	ldrb	r3, [r7, #23]
 80408f2:	e000      	b.n	80408f6 <EraseFlashPages_256KB+0x3e>
    }

    return HAL_OK;
 80408f4:	2300      	movs	r3, #0
}
 80408f6:	4618      	mov	r0, r3
 80408f8:	3718      	adds	r7, #24
 80408fa:	46bd      	mov	sp, r7
 80408fc:	bd80      	pop	{r7, pc}
	...

08040900 <StartTask08>:
    buffer[j] = '\0';
}


void StartTask08(void *argument)
{
 8040900:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8040904:	b0a8      	sub	sp, #160	@ 0xa0
 8040906:	af00      	add	r7, sp, #0
 8040908:	6378      	str	r0, [r7, #52]	@ 0x34
    (void) argument;
    portALLOCATE_SECURE_CONTEXT(4096);
 804090a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 804090e:	f005 fc83 	bl	8046218 <vPortAllocateSecureContext>
    osDelay(2000);
 8040912:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8040916:	f004 ff6f 	bl	80457f8 <osDelay>

    // Freeze TIM2 when debugger halts (for debugging convenience)
    __HAL_DBGMCU_FREEZE_TIM2();
 804091a:	4b63      	ldr	r3, [pc, #396]	@ (8040aa8 <StartTask08+0x1a8>)
 804091c:	689b      	ldr	r3, [r3, #8]
 804091e:	4a62      	ldr	r2, [pc, #392]	@ (8040aa8 <StartTask08+0x1a8>)
 8040920:	f043 0301 	orr.w	r3, r3, #1
 8040924:	6093      	str	r3, [r2, #8]

    // Ensure TIM2 is started
    HAL_TIM_Base_Start(&htim2);
 8040926:	4861      	ldr	r0, [pc, #388]	@ (8040aac <StartTask08+0x1ac>)
 8040928:	f002 fed4 	bl	80436d4 <HAL_TIM_Base_Start>

    HAL_StatusTypeDef erase_status;
    uint32_t total_words = 16384;  // (128KB / 8)
 804092c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8040930:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    for(;;)
    {
        // Reset counters for this iteration
        uint32_t success_words = 0;
 8040934:	2300      	movs	r3, #0
 8040936:	643b      	str	r3, [r7, #64]	@ 0x40
        uint32_t failed_words = 0;
 8040938:	2300      	movs	r3, #0
 804093a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        // ================================================================
        // STEP 1: ERASE MEASUREMENT (Both RTOS ticks and TIM2)
        // ================================================================

        // Capture erase start timestamps
        uint32_t erase_rtos_start = osKernelGetTickCount();
 804093c:	f004 feb4 	bl	80456a8 <osKernelGetTickCount>
 8040940:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
        uint32_t erase_tim2_start = __HAL_TIM_GET_COUNTER(&htim2);
 8040944:	4b59      	ldr	r3, [pc, #356]	@ (8040aac <StartTask08+0x1ac>)
 8040946:	681b      	ldr	r3, [r3, #0]
 8040948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 804094a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

        erase_status = EraseFlashPages_256KB();
 804094e:	f7ff ffb3 	bl	80408b8 <EraseFlashPages_256KB>
 8040952:	4603      	mov	r3, r0
 8040954:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

        // Capture erase end timestamps immediately
        uint32_t erase_tim2_end = __HAL_TIM_GET_COUNTER(&htim2);
 8040958:	4b54      	ldr	r3, [pc, #336]	@ (8040aac <StartTask08+0x1ac>)
 804095a:	681b      	ldr	r3, [r3, #0]
 804095c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 804095e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        uint32_t erase_rtos_end = osKernelGetTickCount();
 8040962:	f004 fea1 	bl	80456a8 <osKernelGetTickCount>
 8040966:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80

        if (erase_status != HAL_OK) {
 804096a:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 804096e:	2b00      	cmp	r3, #0
 8040970:	d017      	beq.n	80409a2 <StartTask08+0xa2>
            if (xSemaphoreTake(uart_mutex, pdMS_TO_TICKS(100)) == pdTRUE) {
 8040972:	4b4f      	ldr	r3, [pc, #316]	@ (8040ab0 <StartTask08+0x1b0>)
 8040974:	681b      	ldr	r3, [r3, #0]
 8040976:	2164      	movs	r1, #100	@ 0x64
 8040978:	4618      	mov	r0, r3
 804097a:	f005 ff8a 	bl	8046892 <xQueueSemaphoreTake>
 804097e:	4603      	mov	r3, r0
 8040980:	2b01      	cmp	r3, #1
 8040982:	d109      	bne.n	8040998 <StartTask08+0x98>
                printf("❌ ERASE FAILED!\r\n");
 8040984:	484b      	ldr	r0, [pc, #300]	@ (8040ab4 <StartTask08+0x1b4>)
 8040986:	f007 fdbd 	bl	8048504 <puts>
                xSemaphoreGive(uart_mutex);
 804098a:	4b49      	ldr	r3, [pc, #292]	@ (8040ab0 <StartTask08+0x1b0>)
 804098c:	6818      	ldr	r0, [r3, #0]
 804098e:	2300      	movs	r3, #0
 8040990:	2200      	movs	r2, #0
 8040992:	2100      	movs	r1, #0
 8040994:	f005 fd80 	bl	8046498 <xQueueGenericSend>
            }
            osDelay(10000);
 8040998:	f242 7010 	movw	r0, #10000	@ 0x2710
 804099c:	f004 ff2c 	bl	80457f8 <osDelay>
 80409a0:	e7c8      	b.n	8040934 <StartTask08+0x34>
            continue;
        }

        // Calculate erase elapsed times
        uint32_t erase_rtos_ms = erase_rtos_end - erase_rtos_start;
 80409a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80409a6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80409aa:	1ad3      	subs	r3, r2, r3
 80409ac:	67fb      	str	r3, [r7, #124]	@ 0x7c

        // TIM2 erase time with overflow handling (microseconds)
        uint32_t erase_tim2_us;
        if (erase_tim2_end >= erase_tim2_start) {
 80409ae:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80409b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80409b6:	429a      	cmp	r2, r3
 80409b8:	d307      	bcc.n	80409ca <StartTask08+0xca>
            erase_tim2_us = erase_tim2_end - erase_tim2_start;
 80409ba:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80409be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80409c2:	1ad3      	subs	r3, r2, r3
 80409c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80409c8:	e006      	b.n	80409d8 <StartTask08+0xd8>
        } else {
            // Handle 32-bit overflow
            erase_tim2_us = (0xFFFFFFFF - erase_tim2_start) + erase_tim2_end + 1;
 80409ca:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80409ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80409d2:	1ad3      	subs	r3, r2, r3
 80409d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        // Convert to nanoseconds
        uint64_t erase_tim2_ns = (uint64_t)erase_tim2_us * 1000ULL;
 80409d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80409dc:	2200      	movs	r2, #0
 80409de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80409e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80409e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80409e6:	f04f 0000 	mov.w	r0, #0
 80409ea:	f04f 0100 	mov.w	r1, #0
 80409ee:	0159      	lsls	r1, r3, #5
 80409f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80409f4:	0150      	lsls	r0, r2, #5
 80409f6:	4602      	mov	r2, r0
 80409f8:	460b      	mov	r3, r1
 80409fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80409fc:	1a54      	subs	r4, r2, r1
 80409fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8040a00:	eb63 0501 	sbc.w	r5, r3, r1
 8040a04:	f04f 0200 	mov.w	r2, #0
 8040a08:	f04f 0300 	mov.w	r3, #0
 8040a0c:	00ab      	lsls	r3, r5, #2
 8040a0e:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8040a12:	00a2      	lsls	r2, r4, #2
 8040a14:	4614      	mov	r4, r2
 8040a16:	461d      	mov	r5, r3
 8040a18:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8040a1c:	460b      	mov	r3, r1
 8040a1e:	18e3      	adds	r3, r4, r3
 8040a20:	613b      	str	r3, [r7, #16]
 8040a22:	4613      	mov	r3, r2
 8040a24:	eb45 0303 	adc.w	r3, r5, r3
 8040a28:	617b      	str	r3, [r7, #20]
 8040a2a:	f04f 0200 	mov.w	r2, #0
 8040a2e:	f04f 0300 	mov.w	r3, #0
 8040a32:	6979      	ldr	r1, [r7, #20]
 8040a34:	00cb      	lsls	r3, r1, #3
 8040a36:	6939      	ldr	r1, [r7, #16]
 8040a38:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8040a3c:	6939      	ldr	r1, [r7, #16]
 8040a3e:	00ca      	lsls	r2, r1, #3
 8040a40:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8040a44:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70

        // Calculate sub-millisecond precision for erase
        uint32_t erase_sub_ms_us = erase_tim2_us % 1000;
 8040a48:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8040a4c:	4b1a      	ldr	r3, [pc, #104]	@ (8040ab8 <StartTask08+0x1b8>)
 8040a4e:	fba3 2301 	umull	r2, r3, r3, r1
 8040a52:	099a      	lsrs	r2, r3, #6
 8040a54:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8040a58:	fb02 f303 	mul.w	r3, r2, r3
 8040a5c:	1acb      	subs	r3, r1, r3
 8040a5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
        // ================================================================
        // STEP 2: WRITE MEASUREMENT (Both RTOS ticks and TIM2)
        // ================================================================

        // Capture write start timestamps
        uint32_t write_rtos_start = osKernelGetTickCount();
 8040a60:	f004 fe22 	bl	80456a8 <osKernelGetTickCount>
 8040a64:	66b8      	str	r0, [r7, #104]	@ 0x68
        uint32_t write_tim2_start = __HAL_TIM_GET_COUNTER(&htim2);
 8040a66:	4b11      	ldr	r3, [pc, #68]	@ (8040aac <StartTask08+0x1ac>)
 8040a68:	681b      	ldr	r3, [r3, #0]
 8040a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8040a6c:	667b      	str	r3, [r7, #100]	@ 0x64

        // === Execute secure flash write operation ===
        Secure_WriteFlash_128KB(&success_words, &failed_words);
 8040a6e:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8040a72:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8040a76:	4611      	mov	r1, r2
 8040a78:	4618      	mov	r0, r3
 8040a7a:	f008 fbe1 	bl	8049240 <__Secure_WriteFlash_128KB_veneer>

        // Capture write end timestamps immediately
        uint32_t write_tim2_end = __HAL_TIM_GET_COUNTER(&htim2);
 8040a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8040aac <StartTask08+0x1ac>)
 8040a80:	681b      	ldr	r3, [r3, #0]
 8040a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8040a84:	663b      	str	r3, [r7, #96]	@ 0x60
        uint32_t write_rtos_end = osKernelGetTickCount();
 8040a86:	f004 fe0f 	bl	80456a8 <osKernelGetTickCount>
 8040a8a:	65f8      	str	r0, [r7, #92]	@ 0x5c
        // ================================================================
        // STEP 3: CALCULATE WRITE ELAPSED TIMES
        // ================================================================

        // RTOS tick time (milliseconds)
        uint32_t write_rtos_ms = write_rtos_end - write_rtos_start;
 8040a8c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8040a8e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8040a90:	1ad3      	subs	r3, r2, r3
 8040a92:	65bb      	str	r3, [r7, #88]	@ 0x58

        // TIM2 time with overflow handling (microseconds)
        uint32_t write_tim2_us;
        if (write_tim2_end >= write_tim2_start) {
 8040a94:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8040a96:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8040a98:	429a      	cmp	r2, r3
 8040a9a:	d30f      	bcc.n	8040abc <StartTask08+0x1bc>
            write_tim2_us = write_tim2_end - write_tim2_start;
 8040a9c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8040a9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8040aa0:	1ad3      	subs	r3, r2, r3
 8040aa2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8040aa6:	e00e      	b.n	8040ac6 <StartTask08+0x1c6>
 8040aa8:	e0044000 	.word	0xe0044000
 8040aac:	200180c0 	.word	0x200180c0
 8040ab0:	200180bc 	.word	0x200180bc
 8040ab4:	0804929c 	.word	0x0804929c
 8040ab8:	10624dd3 	.word	0x10624dd3
        } else {
            // Handle 32-bit overflow
            write_tim2_us = (0xFFFFFFFF - write_tim2_start) + write_tim2_end + 1;
 8040abc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8040abe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8040ac0:	1ad3      	subs	r3, r2, r3
 8040ac2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
        }

        // Convert to nanoseconds for comparison with Zephyr
        uint64_t write_tim2_ns = (uint64_t)write_tim2_us * 1000ULL;
 8040ac6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8040aca:	2200      	movs	r2, #0
 8040acc:	623b      	str	r3, [r7, #32]
 8040ace:	627a      	str	r2, [r7, #36]	@ 0x24
 8040ad0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8040ad4:	f04f 0000 	mov.w	r0, #0
 8040ad8:	f04f 0100 	mov.w	r1, #0
 8040adc:	0159      	lsls	r1, r3, #5
 8040ade:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8040ae2:	0150      	lsls	r0, r2, #5
 8040ae4:	4602      	mov	r2, r0
 8040ae6:	460b      	mov	r3, r1
 8040ae8:	6a39      	ldr	r1, [r7, #32]
 8040aea:	ebb2 0801 	subs.w	r8, r2, r1
 8040aee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8040af0:	eb63 0901 	sbc.w	r9, r3, r1
 8040af4:	f04f 0200 	mov.w	r2, #0
 8040af8:	f04f 0300 	mov.w	r3, #0
 8040afc:	ea4f 0389 	mov.w	r3, r9, lsl #2
 8040b00:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 8040b04:	ea4f 0288 	mov.w	r2, r8, lsl #2
 8040b08:	4690      	mov	r8, r2
 8040b0a:	4699      	mov	r9, r3
 8040b0c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8040b10:	460b      	mov	r3, r1
 8040b12:	eb18 0303 	adds.w	r3, r8, r3
 8040b16:	60bb      	str	r3, [r7, #8]
 8040b18:	4613      	mov	r3, r2
 8040b1a:	eb49 0303 	adc.w	r3, r9, r3
 8040b1e:	60fb      	str	r3, [r7, #12]
 8040b20:	f04f 0200 	mov.w	r2, #0
 8040b24:	f04f 0300 	mov.w	r3, #0
 8040b28:	68f9      	ldr	r1, [r7, #12]
 8040b2a:	00cb      	lsls	r3, r1, #3
 8040b2c:	68b9      	ldr	r1, [r7, #8]
 8040b2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8040b32:	68b9      	ldr	r1, [r7, #8]
 8040b34:	00ca      	lsls	r2, r1, #3
 8040b36:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8040b3a:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50

        // Calculate sub-millisecond precision for write
        uint32_t write_sub_ms_us = write_tim2_us % 1000;
 8040b3e:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8040b42:	4b5b      	ldr	r3, [pc, #364]	@ (8040cb0 <StartTask08+0x3b0>)
 8040b44:	fba3 2301 	umull	r2, r3, r3, r1
 8040b48:	099a      	lsrs	r2, r3, #6
 8040b4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8040b4e:	fb02 f303 	mul.w	r3, r2, r3
 8040b52:	1acb      	subs	r3, r1, r3
 8040b54:	64fb      	str	r3, [r7, #76]	@ 0x4c

        // ================================================================
        // STEP 4: PRINT RESULTS
        // ================================================================
        if (xSemaphoreTake(uart_mutex, pdMS_TO_TICKS(100)) == pdTRUE)
 8040b56:	4b57      	ldr	r3, [pc, #348]	@ (8040cb4 <StartTask08+0x3b4>)
 8040b58:	681b      	ldr	r3, [r3, #0]
 8040b5a:	2164      	movs	r1, #100	@ 0x64
 8040b5c:	4618      	mov	r0, r3
 8040b5e:	f005 fe98 	bl	8046892 <xQueueSemaphoreTake>
 8040b62:	4603      	mov	r3, r0
 8040b64:	2b01      	cmp	r3, #1
 8040b66:	f040 809e 	bne.w	8040ca6 <StartTask08+0x3a6>
        {
            printf("\r\n=== Hot Patch Timing Measurement ===\r\n");
 8040b6a:	4853      	ldr	r0, [pc, #332]	@ (8040cb8 <StartTask08+0x3b8>)
 8040b6c:	f007 fcca 	bl	8048504 <puts>
            printf("\n--- ERASE PHASE ---\n");
 8040b70:	4852      	ldr	r0, [pc, #328]	@ (8040cbc <StartTask08+0x3bc>)
 8040b72:	f007 fcc7 	bl	8048504 <puts>
            printf("Erase time:      %5lu ms  (RTOS)\r\n", erase_rtos_ms);
 8040b76:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8040b78:	4851      	ldr	r0, [pc, #324]	@ (8040cc0 <StartTask08+0x3c0>)
 8040b7a:	f007 fc5b 	bl	8048434 <iprintf>
            printf("Erase time:      %5lu us  (TIM2)\r\n", erase_tim2_us);
 8040b7e:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8040b82:	4850      	ldr	r0, [pc, #320]	@ (8040cc4 <StartTask08+0x3c4>)
 8040b84:	f007 fc56 	bl	8048434 <iprintf>
            printf("Erase time:      %5llu ns  (TIM2)\r\n", erase_tim2_ns);
 8040b88:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8040b8c:	484e      	ldr	r0, [pc, #312]	@ (8040cc8 <StartTask08+0x3c8>)
 8040b8e:	f007 fc51 	bl	8048434 <iprintf>
            printf("Sub-ms detail:   %5lu us  (lost by RTOS)\r\n", erase_sub_ms_us);
 8040b92:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8040b94:	484d      	ldr	r0, [pc, #308]	@ (8040ccc <StartTask08+0x3cc>)
 8040b96:	f007 fc4d 	bl	8048434 <iprintf>

            printf("\n--- WRITE PHASE ---\n");
 8040b9a:	484d      	ldr	r0, [pc, #308]	@ (8040cd0 <StartTask08+0x3d0>)
 8040b9c:	f007 fcb2 	bl	8048504 <puts>
            printf("Write time:      %5lu ms  (RTOS)\r\n", write_rtos_ms);
 8040ba0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8040ba2:	484c      	ldr	r0, [pc, #304]	@ (8040cd4 <StartTask08+0x3d4>)
 8040ba4:	f007 fc46 	bl	8048434 <iprintf>
            printf("Write time:      %5lu us  (TIM2)\r\n", write_tim2_us);
 8040ba8:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8040bac:	484a      	ldr	r0, [pc, #296]	@ (8040cd8 <StartTask08+0x3d8>)
 8040bae:	f007 fc41 	bl	8048434 <iprintf>
            printf("Write time:      %5llu ns  (TIM2)\r\n", write_tim2_ns);
 8040bb2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8040bb6:	4849      	ldr	r0, [pc, #292]	@ (8040cdc <StartTask08+0x3dc>)
 8040bb8:	f007 fc3c 	bl	8048434 <iprintf>
            printf("Sub-ms detail:   %5lu us  (lost by RTOS)\r\n", write_sub_ms_us);
 8040bbc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8040bbe:	4843      	ldr	r0, [pc, #268]	@ (8040ccc <StartTask08+0x3cc>)
 8040bc0:	f007 fc38 	bl	8048434 <iprintf>

            printf("\n--- TOTAL TIME ---\n");
 8040bc4:	4846      	ldr	r0, [pc, #280]	@ (8040ce0 <StartTask08+0x3e0>)
 8040bc6:	f007 fc9d 	bl	8048504 <puts>
            uint32_t total_rtos_ms = erase_rtos_ms + write_rtos_ms;
 8040bca:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8040bcc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8040bce:	4413      	add	r3, r2
 8040bd0:	64bb      	str	r3, [r7, #72]	@ 0x48
            uint32_t total_tim2_us = erase_tim2_us + write_tim2_us;
 8040bd2:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8040bd6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8040bda:	4413      	add	r3, r2
 8040bdc:	647b      	str	r3, [r7, #68]	@ 0x44
            printf("Total time:      %5lu ms  (RTOS)\r\n", total_rtos_ms);
 8040bde:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8040be0:	4840      	ldr	r0, [pc, #256]	@ (8040ce4 <StartTask08+0x3e4>)
 8040be2:	f007 fc27 	bl	8048434 <iprintf>
            printf("Total time:      %5lu us  (TIM2)\r\n", total_tim2_us);
 8040be6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8040be8:	483f      	ldr	r0, [pc, #252]	@ (8040ce8 <StartTask08+0x3e8>)
 8040bea:	f007 fc23 	bl	8048434 <iprintf>
            printf("Total time:      %5llu ns  (TIM2)\r\n", (uint64_t)total_tim2_us * 1000ULL);
 8040bee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8040bf0:	2200      	movs	r2, #0
 8040bf2:	61bb      	str	r3, [r7, #24]
 8040bf4:	61fa      	str	r2, [r7, #28]
 8040bf6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8040bfa:	f04f 0000 	mov.w	r0, #0
 8040bfe:	f04f 0100 	mov.w	r1, #0
 8040c02:	0159      	lsls	r1, r3, #5
 8040c04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8040c08:	0150      	lsls	r0, r2, #5
 8040c0a:	4602      	mov	r2, r0
 8040c0c:	460b      	mov	r3, r1
 8040c0e:	69b9      	ldr	r1, [r7, #24]
 8040c10:	ebb2 0a01 	subs.w	sl, r2, r1
 8040c14:	69f9      	ldr	r1, [r7, #28]
 8040c16:	eb63 0b01 	sbc.w	fp, r3, r1
 8040c1a:	f04f 0200 	mov.w	r2, #0
 8040c1e:	f04f 0300 	mov.w	r3, #0
 8040c22:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8040c26:	ea43 739a 	orr.w	r3, r3, sl, lsr #30
 8040c2a:	ea4f 028a 	mov.w	r2, sl, lsl #2
 8040c2e:	4692      	mov	sl, r2
 8040c30:	469b      	mov	fp, r3
 8040c32:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8040c36:	460b      	mov	r3, r1
 8040c38:	eb1a 0303 	adds.w	r3, sl, r3
 8040c3c:	603b      	str	r3, [r7, #0]
 8040c3e:	4613      	mov	r3, r2
 8040c40:	eb4b 0303 	adc.w	r3, fp, r3
 8040c44:	607b      	str	r3, [r7, #4]
 8040c46:	f04f 0200 	mov.w	r2, #0
 8040c4a:	f04f 0300 	mov.w	r3, #0
 8040c4e:	6879      	ldr	r1, [r7, #4]
 8040c50:	00cb      	lsls	r3, r1, #3
 8040c52:	6839      	ldr	r1, [r7, #0]
 8040c54:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8040c58:	6839      	ldr	r1, [r7, #0]
 8040c5a:	00ca      	lsls	r2, r1, #3
 8040c5c:	e9c7 2300 	strd	r2, r3, [r7]
 8040c60:	4822      	ldr	r0, [pc, #136]	@ (8040cec <StartTask08+0x3ec>)
 8040c62:	f007 fbe7 	bl	8048434 <iprintf>

            printf("\n--- STATUS ---\n");
 8040c66:	4822      	ldr	r0, [pc, #136]	@ (8040cf0 <StartTask08+0x3f0>)
 8040c68:	f007 fc4c 	bl	8048504 <puts>
            if (success_words == total_words) {
 8040c6c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8040c6e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8040c72:	4293      	cmp	r3, r2
 8040c74:	d103      	bne.n	8040c7e <StartTask08+0x37e>
                printf("Status:          SUCCESS ✅\r\n");
 8040c76:	481f      	ldr	r0, [pc, #124]	@ (8040cf4 <StartTask08+0x3f4>)
 8040c78:	f007 fc44 	bl	8048504 <puts>
 8040c7c:	e009      	b.n	8040c92 <StartTask08+0x392>
            } else {
                printf("Status:          FAILED ❌\r\n");
 8040c7e:	481e      	ldr	r0, [pc, #120]	@ (8040cf8 <StartTask08+0x3f8>)
 8040c80:	f007 fc40 	bl	8048504 <puts>
                printf("Success/Total:   %lu / %lu words\r\n", success_words, total_words);
 8040c84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8040c86:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8040c8a:	4619      	mov	r1, r3
 8040c8c:	481b      	ldr	r0, [pc, #108]	@ (8040cfc <StartTask08+0x3fc>)
 8040c8e:	f007 fbd1 	bl	8048434 <iprintf>
            }

            printf("========================================\r\n\r\n");
 8040c92:	481b      	ldr	r0, [pc, #108]	@ (8040d00 <StartTask08+0x400>)
 8040c94:	f007 fc36 	bl	8048504 <puts>
            xSemaphoreGive(uart_mutex);
 8040c98:	4b06      	ldr	r3, [pc, #24]	@ (8040cb4 <StartTask08+0x3b4>)
 8040c9a:	6818      	ldr	r0, [r3, #0]
 8040c9c:	2300      	movs	r3, #0
 8040c9e:	2200      	movs	r2, #0
 8040ca0:	2100      	movs	r1, #0
 8040ca2:	f005 fbf9 	bl	8046498 <xQueueGenericSend>
        }

        osDelay(10000);
 8040ca6:	f242 7010 	movw	r0, #10000	@ 0x2710
 8040caa:	f004 fda5 	bl	80457f8 <osDelay>
    {
 8040cae:	e641      	b.n	8040934 <StartTask08+0x34>
 8040cb0:	10624dd3 	.word	0x10624dd3
 8040cb4:	200180bc 	.word	0x200180bc
 8040cb8:	080492b0 	.word	0x080492b0
 8040cbc:	080492d8 	.word	0x080492d8
 8040cc0:	080492f0 	.word	0x080492f0
 8040cc4:	08049314 	.word	0x08049314
 8040cc8:	08049338 	.word	0x08049338
 8040ccc:	0804935c 	.word	0x0804935c
 8040cd0:	08049388 	.word	0x08049388
 8040cd4:	080493a0 	.word	0x080493a0
 8040cd8:	080493c4 	.word	0x080493c4
 8040cdc:	080493e8 	.word	0x080493e8
 8040ce0:	0804940c 	.word	0x0804940c
 8040ce4:	08049420 	.word	0x08049420
 8040ce8:	08049444 	.word	0x08049444
 8040cec:	08049468 	.word	0x08049468
 8040cf0:	0804948c 	.word	0x0804948c
 8040cf4:	0804949c 	.word	0x0804949c
 8040cf8:	080494bc 	.word	0x080494bc
 8040cfc:	080494dc 	.word	0x080494dc
 8040d00:	08049500 	.word	0x08049500

08040d04 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8040d04:	b580      	push	{r7, lr}
 8040d06:	b082      	sub	sp, #8
 8040d08:	af00      	add	r7, sp, #0
 8040d0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8040d0c:	687b      	ldr	r3, [r7, #4]
 8040d0e:	681b      	ldr	r3, [r3, #0]
 8040d10:	4a04      	ldr	r2, [pc, #16]	@ (8040d24 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8040d12:	4293      	cmp	r3, r2
 8040d14:	d101      	bne.n	8040d1a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8040d16:	f000 fa21 	bl	804115c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8040d1a:	bf00      	nop
 8040d1c:	3708      	adds	r7, #8
 8040d1e:	46bd      	mov	sp, r7
 8040d20:	bd80      	pop	{r7, pc}
 8040d22:	bf00      	nop
 8040d24:	40001000 	.word	0x40001000

08040d28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8040d28:	b580      	push	{r7, lr}
 8040d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
		/* LED3 on */
		BSP_LED_On(LED3);
 8040d2c:	2002      	movs	r0, #2
 8040d2e:	f000 f9cd 	bl	80410cc <BSP_LED_On>

		/* Infinite loop */
		while (1) {
 8040d32:	bf00      	nop
 8040d34:	e7fd      	b.n	8040d32 <Error_Handler+0xa>
	...

08040d38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8040d38:	b580      	push	{r7, lr}
 8040d3a:	b082      	sub	sp, #8
 8040d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8040d3e:	4b11      	ldr	r3, [pc, #68]	@ (8040d84 <HAL_MspInit+0x4c>)
 8040d40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8040d42:	4a10      	ldr	r2, [pc, #64]	@ (8040d84 <HAL_MspInit+0x4c>)
 8040d44:	f043 0301 	orr.w	r3, r3, #1
 8040d48:	6613      	str	r3, [r2, #96]	@ 0x60
 8040d4a:	4b0e      	ldr	r3, [pc, #56]	@ (8040d84 <HAL_MspInit+0x4c>)
 8040d4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8040d4e:	f003 0301 	and.w	r3, r3, #1
 8040d52:	607b      	str	r3, [r7, #4]
 8040d54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8040d56:	4b0b      	ldr	r3, [pc, #44]	@ (8040d84 <HAL_MspInit+0x4c>)
 8040d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8040d5a:	4a0a      	ldr	r2, [pc, #40]	@ (8040d84 <HAL_MspInit+0x4c>)
 8040d5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8040d60:	6593      	str	r3, [r2, #88]	@ 0x58
 8040d62:	4b08      	ldr	r3, [pc, #32]	@ (8040d84 <HAL_MspInit+0x4c>)
 8040d64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8040d66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8040d6a:	603b      	str	r3, [r7, #0]
 8040d6c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 7, 0);
 8040d6e:	2200      	movs	r2, #0
 8040d70:	2107      	movs	r1, #7
 8040d72:	f06f 0001 	mvn.w	r0, #1
 8040d76:	f000 fac9 	bl	804130c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8040d7a:	bf00      	nop
 8040d7c:	3708      	adds	r7, #8
 8040d7e:	46bd      	mov	sp, r7
 8040d80:	bd80      	pop	{r7, pc}
 8040d82:	bf00      	nop
 8040d84:	40021000 	.word	0x40021000

08040d88 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8040d88:	b580      	push	{r7, lr}
 8040d8a:	b0ae      	sub	sp, #184	@ 0xb8
 8040d8c:	af00      	add	r7, sp, #0
 8040d8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8040d90:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8040d94:	2200      	movs	r2, #0
 8040d96:	601a      	str	r2, [r3, #0]
 8040d98:	605a      	str	r2, [r3, #4]
 8040d9a:	609a      	str	r2, [r3, #8]
 8040d9c:	60da      	str	r2, [r3, #12]
 8040d9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8040da0:	f107 0310 	add.w	r3, r7, #16
 8040da4:	2294      	movs	r2, #148	@ 0x94
 8040da6:	2100      	movs	r1, #0
 8040da8:	4618      	mov	r0, r3
 8040daa:	f007 fc8b 	bl	80486c4 <memset>
  if(huart->Instance==LPUART1)
 8040dae:	687b      	ldr	r3, [r7, #4]
 8040db0:	681b      	ldr	r3, [r3, #0]
 8040db2:	4a26      	ldr	r2, [pc, #152]	@ (8040e4c <HAL_UART_MspInit+0xc4>)
 8040db4:	4293      	cmp	r3, r2
 8040db6:	d145      	bne.n	8040e44 <HAL_UART_MspInit+0xbc>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8040db8:	2320      	movs	r3, #32
 8040dba:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8040dbc:	2300      	movs	r3, #0
 8040dbe:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8040dc0:	f107 0310 	add.w	r3, r7, #16
 8040dc4:	4618      	mov	r0, r3
 8040dc6:	f001 ff17 	bl	8042bf8 <HAL_RCCEx_PeriphCLKConfig>
 8040dca:	4603      	mov	r3, r0
 8040dcc:	2b00      	cmp	r3, #0
 8040dce:	d001      	beq.n	8040dd4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8040dd0:	f7ff ffaa 	bl	8040d28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8040dd4:	4b1e      	ldr	r3, [pc, #120]	@ (8040e50 <HAL_UART_MspInit+0xc8>)
 8040dd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8040dd8:	4a1d      	ldr	r2, [pc, #116]	@ (8040e50 <HAL_UART_MspInit+0xc8>)
 8040dda:	f043 0301 	orr.w	r3, r3, #1
 8040dde:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8040de0:	4b1b      	ldr	r3, [pc, #108]	@ (8040e50 <HAL_UART_MspInit+0xc8>)
 8040de2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8040de4:	f003 0301 	and.w	r3, r3, #1
 8040de8:	60fb      	str	r3, [r7, #12]
 8040dea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8040dec:	4b18      	ldr	r3, [pc, #96]	@ (8040e50 <HAL_UART_MspInit+0xc8>)
 8040dee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8040df0:	4a17      	ldr	r2, [pc, #92]	@ (8040e50 <HAL_UART_MspInit+0xc8>)
 8040df2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8040df6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8040df8:	4b15      	ldr	r3, [pc, #84]	@ (8040e50 <HAL_UART_MspInit+0xc8>)
 8040dfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8040dfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8040e00:	60bb      	str	r3, [r7, #8]
 8040e02:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8040e04:	f000 fedc 	bl	8041bc0 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8040e08:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8040e0c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8040e10:	2302      	movs	r3, #2
 8040e12:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8040e16:	2300      	movs	r3, #0
 8040e18:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8040e1c:	2300      	movs	r3, #0
 8040e1e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8040e22:	2308      	movs	r3, #8
 8040e24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8040e28:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8040e2c:	4619      	mov	r1, r3
 8040e2e:	4809      	ldr	r0, [pc, #36]	@ (8040e54 <HAL_UART_MspInit+0xcc>)
 8040e30:	f000 fcc4 	bl	80417bc <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 5, 0);
 8040e34:	2200      	movs	r2, #0
 8040e36:	2105      	movs	r1, #5
 8040e38:	2042      	movs	r0, #66	@ 0x42
 8040e3a:	f000 fa67 	bl	804130c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8040e3e:	2042      	movs	r0, #66	@ 0x42
 8040e40:	f000 fa7e 	bl	8041340 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8040e44:	bf00      	nop
 8040e46:	37b8      	adds	r7, #184	@ 0xb8
 8040e48:	46bd      	mov	sp, r7
 8040e4a:	bd80      	pop	{r7, pc}
 8040e4c:	40008000 	.word	0x40008000
 8040e50:	40021000 	.word	0x40021000
 8040e54:	42021800 	.word	0x42021800

08040e58 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8040e58:	b580      	push	{r7, lr}
 8040e5a:	b084      	sub	sp, #16
 8040e5c:	af00      	add	r7, sp, #0
 8040e5e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance == TIM2)
 8040e60:	687b      	ldr	r3, [r7, #4]
 8040e62:	681b      	ldr	r3, [r3, #0]
 8040e64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8040e68:	d113      	bne.n	8040e92 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* Enable peripheral clock */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8040e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8040e9c <HAL_TIM_Base_MspInit+0x44>)
 8040e6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8040e6e:	4a0b      	ldr	r2, [pc, #44]	@ (8040e9c <HAL_TIM_Base_MspInit+0x44>)
 8040e70:	f043 0301 	orr.w	r3, r3, #1
 8040e74:	6593      	str	r3, [r2, #88]	@ 0x58
 8040e76:	4b09      	ldr	r3, [pc, #36]	@ (8040e9c <HAL_TIM_Base_MspInit+0x44>)
 8040e78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8040e7a:	f003 0301 	and.w	r3, r3, #1
 8040e7e:	60fb      	str	r3, [r7, #12]
 8040e80:	68fb      	ldr	r3, [r7, #12]

    /* If you use interrupt: */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8040e82:	2200      	movs	r2, #0
 8040e84:	2105      	movs	r1, #5
 8040e86:	202d      	movs	r0, #45	@ 0x2d
 8040e88:	f000 fa40 	bl	804130c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8040e8c:	202d      	movs	r0, #45	@ 0x2d
 8040e8e:	f000 fa57 	bl	8041340 <HAL_NVIC_EnableIRQ>
  }
}
 8040e92:	bf00      	nop
 8040e94:	3710      	adds	r7, #16
 8040e96:	46bd      	mov	sp, r7
 8040e98:	bd80      	pop	{r7, pc}
 8040e9a:	bf00      	nop
 8040e9c:	40021000 	.word	0x40021000

08040ea0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8040ea0:	b580      	push	{r7, lr}
 8040ea2:	b08c      	sub	sp, #48	@ 0x30
 8040ea4:	af00      	add	r7, sp, #0
 8040ea6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8040ea8:	2300      	movs	r3, #0
 8040eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              uwPrescalerValue = 0;
 8040eac:	2300      	movs	r3, #0
 8040eae:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority ,0);
 8040eb0:	2200      	movs	r2, #0
 8040eb2:	6879      	ldr	r1, [r7, #4]
 8040eb4:	2031      	movs	r0, #49	@ 0x31
 8040eb6:	f000 fa29 	bl	804130c <HAL_NVIC_SetPriority>
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8040eba:	2031      	movs	r0, #49	@ 0x31
 8040ebc:	f000 fa40 	bl	8041340 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8040ec0:	4b1e      	ldr	r3, [pc, #120]	@ (8040f3c <HAL_InitTick+0x9c>)
 8040ec2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8040ec4:	4a1d      	ldr	r2, [pc, #116]	@ (8040f3c <HAL_InitTick+0x9c>)
 8040ec6:	f043 0310 	orr.w	r3, r3, #16
 8040eca:	6593      	str	r3, [r2, #88]	@ 0x58
 8040ecc:	4b1b      	ldr	r3, [pc, #108]	@ (8040f3c <HAL_InitTick+0x9c>)
 8040ece:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8040ed0:	f003 0310 	and.w	r3, r3, #16
 8040ed4:	60fb      	str	r3, [r7, #12]
 8040ed6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8040ed8:	f107 0210 	add.w	r2, r7, #16
 8040edc:	f107 0314 	add.w	r3, r7, #20
 8040ee0:	4611      	mov	r1, r2
 8040ee2:	4618      	mov	r0, r3
 8040ee4:	f001 fd86 	bl	80429f4 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8040ee8:	f001 fd5c 	bl	80429a4 <HAL_RCC_GetPCLK1Freq>
 8040eec:	62f8      	str	r0, [r7, #44]	@ 0x2c

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8040eee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8040ef0:	4a13      	ldr	r2, [pc, #76]	@ (8040f40 <HAL_InitTick+0xa0>)
 8040ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8040ef6:	0c9b      	lsrs	r3, r3, #18
 8040ef8:	3b01      	subs	r3, #1
 8040efa:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8040efc:	4b11      	ldr	r3, [pc, #68]	@ (8040f44 <HAL_InitTick+0xa4>)
 8040efe:	4a12      	ldr	r2, [pc, #72]	@ (8040f48 <HAL_InitTick+0xa8>)
 8040f00:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8040f02:	4b10      	ldr	r3, [pc, #64]	@ (8040f44 <HAL_InitTick+0xa4>)
 8040f04:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8040f08:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8040f0a:	4a0e      	ldr	r2, [pc, #56]	@ (8040f44 <HAL_InitTick+0xa4>)
 8040f0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8040f0e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8040f10:	4b0c      	ldr	r3, [pc, #48]	@ (8040f44 <HAL_InitTick+0xa4>)
 8040f12:	2200      	movs	r2, #0
 8040f14:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8040f16:	4b0b      	ldr	r3, [pc, #44]	@ (8040f44 <HAL_InitTick+0xa4>)
 8040f18:	2200      	movs	r2, #0
 8040f1a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8040f1c:	4809      	ldr	r0, [pc, #36]	@ (8040f44 <HAL_InitTick+0xa4>)
 8040f1e:	f002 fb81 	bl	8043624 <HAL_TIM_Base_Init>
 8040f22:	4603      	mov	r3, r0
 8040f24:	2b00      	cmp	r3, #0
 8040f26:	d104      	bne.n	8040f32 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8040f28:	4806      	ldr	r0, [pc, #24]	@ (8040f44 <HAL_InitTick+0xa4>)
 8040f2a:	f002 fc3b 	bl	80437a4 <HAL_TIM_Base_Start_IT>
 8040f2e:	4603      	mov	r3, r0
 8040f30:	e000      	b.n	8040f34 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8040f32:	2301      	movs	r3, #1
}
 8040f34:	4618      	mov	r0, r3
 8040f36:	3730      	adds	r7, #48	@ 0x30
 8040f38:	46bd      	mov	sp, r7
 8040f3a:	bd80      	pop	{r7, pc}
 8040f3c:	40021000 	.word	0x40021000
 8040f40:	431bde83 	.word	0x431bde83
 8040f44:	200181a4 	.word	0x200181a4
 8040f48:	40001000 	.word	0x40001000

08040f4c <MemManage_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8040f4c:	b480      	push	{r7}
 8040f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8040f50:	bf00      	nop
 8040f52:	e7fd      	b.n	8040f50 <MemManage_Handler+0x4>

08040f54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8040f54:	b480      	push	{r7}
 8040f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8040f58:	bf00      	nop
 8040f5a:	e7fd      	b.n	8040f58 <UsageFault_Handler+0x4>

08040f5c <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8040f5c:	b580      	push	{r7, lr}
 8040f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8040f60:	4802      	ldr	r0, [pc, #8]	@ (8040f6c <TIM6_IRQHandler+0x10>)
 8040f62:	f002 fc8f 	bl	8043884 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8040f66:	bf00      	nop
 8040f68:	bd80      	pop	{r7, pc}
 8040f6a:	bf00      	nop
 8040f6c:	200181a4 	.word	0x200181a4

08040f70 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt / LPUART1 wake-up interrupt through EXTI line 31.
  */
void LPUART1_IRQHandler(void)
{
 8040f70:	b580      	push	{r7, lr}
 8040f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8040f74:	4802      	ldr	r0, [pc, #8]	@ (8040f80 <LPUART1_IRQHandler+0x10>)
 8040f76:	f003 f943 	bl	8044200 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8040f7a:	bf00      	nop
 8040f7c:	bd80      	pop	{r7, pc}
 8040f7e:	bf00      	nop
 8040f80:	2001810c 	.word	0x2001810c

08040f84 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8040f84:	b580      	push	{r7, lr}
 8040f86:	b086      	sub	sp, #24
 8040f88:	af00      	add	r7, sp, #0
 8040f8a:	60f8      	str	r0, [r7, #12]
 8040f8c:	60b9      	str	r1, [r7, #8]
 8040f8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8040f90:	2300      	movs	r3, #0
 8040f92:	617b      	str	r3, [r7, #20]
 8040f94:	e00a      	b.n	8040fac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8040f96:	f3af 8000 	nop.w
 8040f9a:	4601      	mov	r1, r0
 8040f9c:	68bb      	ldr	r3, [r7, #8]
 8040f9e:	1c5a      	adds	r2, r3, #1
 8040fa0:	60ba      	str	r2, [r7, #8]
 8040fa2:	b2ca      	uxtb	r2, r1
 8040fa4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8040fa6:	697b      	ldr	r3, [r7, #20]
 8040fa8:	3301      	adds	r3, #1
 8040faa:	617b      	str	r3, [r7, #20]
 8040fac:	697a      	ldr	r2, [r7, #20]
 8040fae:	687b      	ldr	r3, [r7, #4]
 8040fb0:	429a      	cmp	r2, r3
 8040fb2:	dbf0      	blt.n	8040f96 <_read+0x12>
  }

  return len;
 8040fb4:	687b      	ldr	r3, [r7, #4]
}
 8040fb6:	4618      	mov	r0, r3
 8040fb8:	3718      	adds	r7, #24
 8040fba:	46bd      	mov	sp, r7
 8040fbc:	bd80      	pop	{r7, pc}

08040fbe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8040fbe:	b580      	push	{r7, lr}
 8040fc0:	b086      	sub	sp, #24
 8040fc2:	af00      	add	r7, sp, #0
 8040fc4:	60f8      	str	r0, [r7, #12]
 8040fc6:	60b9      	str	r1, [r7, #8]
 8040fc8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8040fca:	2300      	movs	r3, #0
 8040fcc:	617b      	str	r3, [r7, #20]
 8040fce:	e009      	b.n	8040fe4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8040fd0:	68bb      	ldr	r3, [r7, #8]
 8040fd2:	1c5a      	adds	r2, r3, #1
 8040fd4:	60ba      	str	r2, [r7, #8]
 8040fd6:	781b      	ldrb	r3, [r3, #0]
 8040fd8:	4618      	mov	r0, r3
 8040fda:	f7ff fc5b 	bl	8040894 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8040fde:	697b      	ldr	r3, [r7, #20]
 8040fe0:	3301      	adds	r3, #1
 8040fe2:	617b      	str	r3, [r7, #20]
 8040fe4:	697a      	ldr	r2, [r7, #20]
 8040fe6:	687b      	ldr	r3, [r7, #4]
 8040fe8:	429a      	cmp	r2, r3
 8040fea:	dbf1      	blt.n	8040fd0 <_write+0x12>
  }
  return len;
 8040fec:	687b      	ldr	r3, [r7, #4]
}
 8040fee:	4618      	mov	r0, r3
 8040ff0:	3718      	adds	r7, #24
 8040ff2:	46bd      	mov	sp, r7
 8040ff4:	bd80      	pop	{r7, pc}

08040ff6 <_close>:

int _close(int file)
{
 8040ff6:	b480      	push	{r7}
 8040ff8:	b083      	sub	sp, #12
 8040ffa:	af00      	add	r7, sp, #0
 8040ffc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8040ffe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8041002:	4618      	mov	r0, r3
 8041004:	370c      	adds	r7, #12
 8041006:	46bd      	mov	sp, r7
 8041008:	f85d 7b04 	ldr.w	r7, [sp], #4
 804100c:	4770      	bx	lr

0804100e <_fstat>:


int _fstat(int file, struct stat *st)
{
 804100e:	b480      	push	{r7}
 8041010:	b083      	sub	sp, #12
 8041012:	af00      	add	r7, sp, #0
 8041014:	6078      	str	r0, [r7, #4]
 8041016:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8041018:	683b      	ldr	r3, [r7, #0]
 804101a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 804101e:	605a      	str	r2, [r3, #4]
  return 0;
 8041020:	2300      	movs	r3, #0
}
 8041022:	4618      	mov	r0, r3
 8041024:	370c      	adds	r7, #12
 8041026:	46bd      	mov	sp, r7
 8041028:	f85d 7b04 	ldr.w	r7, [sp], #4
 804102c:	4770      	bx	lr

0804102e <_isatty>:

int _isatty(int file)
{
 804102e:	b480      	push	{r7}
 8041030:	b083      	sub	sp, #12
 8041032:	af00      	add	r7, sp, #0
 8041034:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8041036:	2301      	movs	r3, #1
}
 8041038:	4618      	mov	r0, r3
 804103a:	370c      	adds	r7, #12
 804103c:	46bd      	mov	sp, r7
 804103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041042:	4770      	bx	lr

08041044 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8041044:	b480      	push	{r7}
 8041046:	b085      	sub	sp, #20
 8041048:	af00      	add	r7, sp, #0
 804104a:	60f8      	str	r0, [r7, #12]
 804104c:	60b9      	str	r1, [r7, #8]
 804104e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8041050:	2300      	movs	r3, #0
}
 8041052:	4618      	mov	r0, r3
 8041054:	3714      	adds	r7, #20
 8041056:	46bd      	mov	sp, r7
 8041058:	f85d 7b04 	ldr.w	r7, [sp], #4
 804105c:	4770      	bx	lr
	...

08041060 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8041060:	b580      	push	{r7, lr}
 8041062:	b086      	sub	sp, #24
 8041064:	af00      	add	r7, sp, #0
 8041066:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8041068:	4a14      	ldr	r2, [pc, #80]	@ (80410bc <_sbrk+0x5c>)
 804106a:	4b15      	ldr	r3, [pc, #84]	@ (80410c0 <_sbrk+0x60>)
 804106c:	1ad3      	subs	r3, r2, r3
 804106e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8041070:	697b      	ldr	r3, [r7, #20]
 8041072:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8041074:	4b13      	ldr	r3, [pc, #76]	@ (80410c4 <_sbrk+0x64>)
 8041076:	681b      	ldr	r3, [r3, #0]
 8041078:	2b00      	cmp	r3, #0
 804107a:	d102      	bne.n	8041082 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 804107c:	4b11      	ldr	r3, [pc, #68]	@ (80410c4 <_sbrk+0x64>)
 804107e:	4a12      	ldr	r2, [pc, #72]	@ (80410c8 <_sbrk+0x68>)
 8041080:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8041082:	4b10      	ldr	r3, [pc, #64]	@ (80410c4 <_sbrk+0x64>)
 8041084:	681a      	ldr	r2, [r3, #0]
 8041086:	687b      	ldr	r3, [r7, #4]
 8041088:	4413      	add	r3, r2
 804108a:	693a      	ldr	r2, [r7, #16]
 804108c:	429a      	cmp	r2, r3
 804108e:	d207      	bcs.n	80410a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8041090:	f007 fb66 	bl	8048760 <__errno>
 8041094:	4603      	mov	r3, r0
 8041096:	220c      	movs	r2, #12
 8041098:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 804109a:	f04f 33ff 	mov.w	r3, #4294967295
 804109e:	e009      	b.n	80410b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80410a0:	4b08      	ldr	r3, [pc, #32]	@ (80410c4 <_sbrk+0x64>)
 80410a2:	681b      	ldr	r3, [r3, #0]
 80410a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80410a6:	4b07      	ldr	r3, [pc, #28]	@ (80410c4 <_sbrk+0x64>)
 80410a8:	681a      	ldr	r2, [r3, #0]
 80410aa:	687b      	ldr	r3, [r7, #4]
 80410ac:	4413      	add	r3, r2
 80410ae:	4a05      	ldr	r2, [pc, #20]	@ (80410c4 <_sbrk+0x64>)
 80410b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80410b2:	68fb      	ldr	r3, [r7, #12]
}
 80410b4:	4618      	mov	r0, r3
 80410b6:	3718      	adds	r7, #24
 80410b8:	46bd      	mov	sp, r7
 80410ba:	bd80      	pop	{r7, pc}
 80410bc:	20030000 	.word	0x20030000
 80410c0:	00000400 	.word	0x00000400
 80410c4:	200181f0 	.word	0x200181f0
 80410c8:	2001ba40 	.word	0x2001ba40

080410cc <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP error code
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 80410cc:	b580      	push	{r7, lr}
 80410ce:	b082      	sub	sp, #8
 80410d0:	af00      	add	r7, sp, #0
 80410d2:	4603      	mov	r3, r0
 80410d4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 80410d6:	79fb      	ldrb	r3, [r7, #7]
 80410d8:	4a07      	ldr	r2, [pc, #28]	@ (80410f8 <BSP_LED_On+0x2c>)
 80410da:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80410de:	79fb      	ldrb	r3, [r7, #7]
 80410e0:	4a06      	ldr	r2, [pc, #24]	@ (80410fc <BSP_LED_On+0x30>)
 80410e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80410e6:	2201      	movs	r2, #1
 80410e8:	4619      	mov	r1, r3
 80410ea:	f000 fce7 	bl	8041abc <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80410ee:	2300      	movs	r3, #0
}
 80410f0:	4618      	mov	r0, r3
 80410f2:	3708      	adds	r7, #8
 80410f4:	46bd      	mov	sp, r7
 80410f6:	bd80      	pop	{r7, pc}
 80410f8:	20018008 	.word	0x20018008
 80410fc:	20018000 	.word	0x20018000

08041100 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8041100:	b480      	push	{r7}
 8041102:	af00      	add	r7, sp, #0
#endif

  /* Non-secure main application shall call SystemCoreClockUpdate() to update */
  /* the SystemCoreClock variable to insure non-secure application relies on  */
  /* the initial clock reference set by secure application.                   */
}
 8041104:	bf00      	nop
 8041106:	46bd      	mov	sp, r7
 8041108:	f85d 7b04 	ldr.w	r7, [sp], #4
 804110c:	4770      	bx	lr
	...

08041110 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8041110:	b580      	push	{r7, lr}
 8041112:	af00      	add	r7, sp, #0
  /* Get the SystemCoreClock value from the secure domain */
  SystemCoreClock = SECURE_SystemCoreClockUpdate();
 8041114:	f008 f884 	bl	8049220 <__SECURE_SystemCoreClockUpdate_veneer>
 8041118:	4603      	mov	r3, r0
 804111a:	4a02      	ldr	r2, [pc, #8]	@ (8041124 <SystemCoreClockUpdate+0x14>)
 804111c:	6013      	str	r3, [r2, #0]
}
 804111e:	bf00      	nop
 8041120:	bd80      	pop	{r7, pc}
 8041122:	bf00      	nop
 8041124:	20018014 	.word	0x20018014

08041128 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8041128:	b580      	push	{r7, lr}
 804112a:	b082      	sub	sp, #8
 804112c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 804112e:	2300      	movs	r3, #0
 8041130:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8041132:	2004      	movs	r0, #4
 8041134:	f000 f8df 	bl	80412f6 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 8041138:	f7ff ffea 	bl	8041110 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 804113c:	2000      	movs	r0, #0
 804113e:	f7ff feaf 	bl	8040ea0 <HAL_InitTick>
 8041142:	4603      	mov	r3, r0
 8041144:	2b00      	cmp	r3, #0
 8041146:	d002      	beq.n	804114e <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 8041148:	2301      	movs	r3, #1
 804114a:	71fb      	strb	r3, [r7, #7]
 804114c:	e001      	b.n	8041152 <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 804114e:	f7ff fdf3 	bl	8040d38 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8041152:	79fb      	ldrb	r3, [r7, #7]
}
 8041154:	4618      	mov	r0, r3
 8041156:	3708      	adds	r7, #8
 8041158:	46bd      	mov	sp, r7
 804115a:	bd80      	pop	{r7, pc}

0804115c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 804115c:	b480      	push	{r7}
 804115e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8041160:	4b06      	ldr	r3, [pc, #24]	@ (804117c <HAL_IncTick+0x20>)
 8041162:	781b      	ldrb	r3, [r3, #0]
 8041164:	461a      	mov	r2, r3
 8041166:	4b06      	ldr	r3, [pc, #24]	@ (8041180 <HAL_IncTick+0x24>)
 8041168:	681b      	ldr	r3, [r3, #0]
 804116a:	4413      	add	r3, r2
 804116c:	4a04      	ldr	r2, [pc, #16]	@ (8041180 <HAL_IncTick+0x24>)
 804116e:	6013      	str	r3, [r2, #0]
}
 8041170:	bf00      	nop
 8041172:	46bd      	mov	sp, r7
 8041174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041178:	4770      	bx	lr
 804117a:	bf00      	nop
 804117c:	2001801c 	.word	0x2001801c
 8041180:	200181f4 	.word	0x200181f4

08041184 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8041184:	b480      	push	{r7}
 8041186:	af00      	add	r7, sp, #0
  return uwTick;
 8041188:	4b03      	ldr	r3, [pc, #12]	@ (8041198 <HAL_GetTick+0x14>)
 804118a:	681b      	ldr	r3, [r3, #0]
}
 804118c:	4618      	mov	r0, r3
 804118e:	46bd      	mov	sp, r7
 8041190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041194:	4770      	bx	lr
 8041196:	bf00      	nop
 8041198:	200181f4 	.word	0x200181f4

0804119c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 804119c:	b480      	push	{r7}
 804119e:	b085      	sub	sp, #20
 80411a0:	af00      	add	r7, sp, #0
 80411a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80411a4:	687b      	ldr	r3, [r7, #4]
 80411a6:	f003 0307 	and.w	r3, r3, #7
 80411aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80411ac:	4b0c      	ldr	r3, [pc, #48]	@ (80411e0 <__NVIC_SetPriorityGrouping+0x44>)
 80411ae:	68db      	ldr	r3, [r3, #12]
 80411b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80411b2:	68ba      	ldr	r2, [r7, #8]
 80411b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80411b8:	4013      	ands	r3, r2
 80411ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80411bc:	68fb      	ldr	r3, [r7, #12]
 80411be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80411c0:	68bb      	ldr	r3, [r7, #8]
 80411c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80411c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80411c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80411cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80411ce:	4a04      	ldr	r2, [pc, #16]	@ (80411e0 <__NVIC_SetPriorityGrouping+0x44>)
 80411d0:	68bb      	ldr	r3, [r7, #8]
 80411d2:	60d3      	str	r3, [r2, #12]
}
 80411d4:	bf00      	nop
 80411d6:	3714      	adds	r7, #20
 80411d8:	46bd      	mov	sp, r7
 80411da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80411de:	4770      	bx	lr
 80411e0:	e000ed00 	.word	0xe000ed00

080411e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80411e4:	b480      	push	{r7}
 80411e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80411e8:	4b04      	ldr	r3, [pc, #16]	@ (80411fc <__NVIC_GetPriorityGrouping+0x18>)
 80411ea:	68db      	ldr	r3, [r3, #12]
 80411ec:	0a1b      	lsrs	r3, r3, #8
 80411ee:	f003 0307 	and.w	r3, r3, #7
}
 80411f2:	4618      	mov	r0, r3
 80411f4:	46bd      	mov	sp, r7
 80411f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80411fa:	4770      	bx	lr
 80411fc:	e000ed00 	.word	0xe000ed00

08041200 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8041200:	b480      	push	{r7}
 8041202:	b083      	sub	sp, #12
 8041204:	af00      	add	r7, sp, #0
 8041206:	4603      	mov	r3, r0
 8041208:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 804120a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 804120e:	2b00      	cmp	r3, #0
 8041210:	db0b      	blt.n	804122a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8041212:	79fb      	ldrb	r3, [r7, #7]
 8041214:	f003 021f 	and.w	r2, r3, #31
 8041218:	4907      	ldr	r1, [pc, #28]	@ (8041238 <__NVIC_EnableIRQ+0x38>)
 804121a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 804121e:	095b      	lsrs	r3, r3, #5
 8041220:	2001      	movs	r0, #1
 8041222:	fa00 f202 	lsl.w	r2, r0, r2
 8041226:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 804122a:	bf00      	nop
 804122c:	370c      	adds	r7, #12
 804122e:	46bd      	mov	sp, r7
 8041230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041234:	4770      	bx	lr
 8041236:	bf00      	nop
 8041238:	e000e100 	.word	0xe000e100

0804123c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 804123c:	b480      	push	{r7}
 804123e:	b083      	sub	sp, #12
 8041240:	af00      	add	r7, sp, #0
 8041242:	4603      	mov	r3, r0
 8041244:	6039      	str	r1, [r7, #0]
 8041246:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8041248:	f997 3007 	ldrsb.w	r3, [r7, #7]
 804124c:	2b00      	cmp	r3, #0
 804124e:	db0a      	blt.n	8041266 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8041250:	683b      	ldr	r3, [r7, #0]
 8041252:	b2da      	uxtb	r2, r3
 8041254:	490c      	ldr	r1, [pc, #48]	@ (8041288 <__NVIC_SetPriority+0x4c>)
 8041256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 804125a:	0152      	lsls	r2, r2, #5
 804125c:	b2d2      	uxtb	r2, r2
 804125e:	440b      	add	r3, r1
 8041260:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8041264:	e00a      	b.n	804127c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8041266:	683b      	ldr	r3, [r7, #0]
 8041268:	b2da      	uxtb	r2, r3
 804126a:	4908      	ldr	r1, [pc, #32]	@ (804128c <__NVIC_SetPriority+0x50>)
 804126c:	79fb      	ldrb	r3, [r7, #7]
 804126e:	f003 030f 	and.w	r3, r3, #15
 8041272:	3b04      	subs	r3, #4
 8041274:	0152      	lsls	r2, r2, #5
 8041276:	b2d2      	uxtb	r2, r2
 8041278:	440b      	add	r3, r1
 804127a:	761a      	strb	r2, [r3, #24]
}
 804127c:	bf00      	nop
 804127e:	370c      	adds	r7, #12
 8041280:	46bd      	mov	sp, r7
 8041282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041286:	4770      	bx	lr
 8041288:	e000e100 	.word	0xe000e100
 804128c:	e000ed00 	.word	0xe000ed00

08041290 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8041290:	b480      	push	{r7}
 8041292:	b089      	sub	sp, #36	@ 0x24
 8041294:	af00      	add	r7, sp, #0
 8041296:	60f8      	str	r0, [r7, #12]
 8041298:	60b9      	str	r1, [r7, #8]
 804129a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 804129c:	68fb      	ldr	r3, [r7, #12]
 804129e:	f003 0307 	and.w	r3, r3, #7
 80412a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80412a4:	69fb      	ldr	r3, [r7, #28]
 80412a6:	f1c3 0307 	rsb	r3, r3, #7
 80412aa:	2b03      	cmp	r3, #3
 80412ac:	bf28      	it	cs
 80412ae:	2303      	movcs	r3, #3
 80412b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80412b2:	69fb      	ldr	r3, [r7, #28]
 80412b4:	3303      	adds	r3, #3
 80412b6:	2b06      	cmp	r3, #6
 80412b8:	d902      	bls.n	80412c0 <NVIC_EncodePriority+0x30>
 80412ba:	69fb      	ldr	r3, [r7, #28]
 80412bc:	3b04      	subs	r3, #4
 80412be:	e000      	b.n	80412c2 <NVIC_EncodePriority+0x32>
 80412c0:	2300      	movs	r3, #0
 80412c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80412c4:	f04f 32ff 	mov.w	r2, #4294967295
 80412c8:	69bb      	ldr	r3, [r7, #24]
 80412ca:	fa02 f303 	lsl.w	r3, r2, r3
 80412ce:	43da      	mvns	r2, r3
 80412d0:	68bb      	ldr	r3, [r7, #8]
 80412d2:	401a      	ands	r2, r3
 80412d4:	697b      	ldr	r3, [r7, #20]
 80412d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80412d8:	f04f 31ff 	mov.w	r1, #4294967295
 80412dc:	697b      	ldr	r3, [r7, #20]
 80412de:	fa01 f303 	lsl.w	r3, r1, r3
 80412e2:	43d9      	mvns	r1, r3
 80412e4:	687b      	ldr	r3, [r7, #4]
 80412e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80412e8:	4313      	orrs	r3, r2
         );
}
 80412ea:	4618      	mov	r0, r3
 80412ec:	3724      	adds	r7, #36	@ 0x24
 80412ee:	46bd      	mov	sp, r7
 80412f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80412f4:	4770      	bx	lr

080412f6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80412f6:	b580      	push	{r7, lr}
 80412f8:	b082      	sub	sp, #8
 80412fa:	af00      	add	r7, sp, #0
 80412fc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80412fe:	6878      	ldr	r0, [r7, #4]
 8041300:	f7ff ff4c 	bl	804119c <__NVIC_SetPriorityGrouping>
}
 8041304:	bf00      	nop
 8041306:	3708      	adds	r7, #8
 8041308:	46bd      	mov	sp, r7
 804130a:	bd80      	pop	{r7, pc}

0804130c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 804130c:	b580      	push	{r7, lr}
 804130e:	b086      	sub	sp, #24
 8041310:	af00      	add	r7, sp, #0
 8041312:	4603      	mov	r3, r0
 8041314:	60b9      	str	r1, [r7, #8]
 8041316:	607a      	str	r2, [r7, #4]
 8041318:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 804131a:	f7ff ff63 	bl	80411e4 <__NVIC_GetPriorityGrouping>
 804131e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8041320:	687a      	ldr	r2, [r7, #4]
 8041322:	68b9      	ldr	r1, [r7, #8]
 8041324:	6978      	ldr	r0, [r7, #20]
 8041326:	f7ff ffb3 	bl	8041290 <NVIC_EncodePriority>
 804132a:	4602      	mov	r2, r0
 804132c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8041330:	4611      	mov	r1, r2
 8041332:	4618      	mov	r0, r3
 8041334:	f7ff ff82 	bl	804123c <__NVIC_SetPriority>
}
 8041338:	bf00      	nop
 804133a:	3718      	adds	r7, #24
 804133c:	46bd      	mov	sp, r7
 804133e:	bd80      	pop	{r7, pc}

08041340 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8041340:	b580      	push	{r7, lr}
 8041342:	b082      	sub	sp, #8
 8041344:	af00      	add	r7, sp, #0
 8041346:	4603      	mov	r3, r0
 8041348:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 804134a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 804134e:	4618      	mov	r0, r3
 8041350:	f7ff ff56 	bl	8041200 <__NVIC_EnableIRQ>
}
 8041354:	bf00      	nop
 8041356:	3708      	adds	r7, #8
 8041358:	46bd      	mov	sp, r7
 804135a:	bd80      	pop	{r7, pc}

0804135c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 804135c:	b480      	push	{r7}
 804135e:	b085      	sub	sp, #20
 8041360:	af00      	add	r7, sp, #0
 8041362:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8041364:	2300      	movs	r3, #0
 8041366:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8041368:	687b      	ldr	r3, [r7, #4]
 804136a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 804136e:	b2db      	uxtb	r3, r3
 8041370:	2b02      	cmp	r3, #2
 8041372:	d008      	beq.n	8041386 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8041374:	687b      	ldr	r3, [r7, #4]
 8041376:	2204      	movs	r2, #4
 8041378:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 804137a:	687b      	ldr	r3, [r7, #4]
 804137c:	2200      	movs	r2, #0
 804137e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8041382:	2301      	movs	r3, #1
 8041384:	e040      	b.n	8041408 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8041386:	687b      	ldr	r3, [r7, #4]
 8041388:	681b      	ldr	r3, [r3, #0]
 804138a:	681a      	ldr	r2, [r3, #0]
 804138c:	687b      	ldr	r3, [r7, #4]
 804138e:	681b      	ldr	r3, [r3, #0]
 8041390:	f022 020e 	bic.w	r2, r2, #14
 8041394:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8041396:	687b      	ldr	r3, [r7, #4]
 8041398:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 804139a:	681a      	ldr	r2, [r3, #0]
 804139c:	687b      	ldr	r3, [r7, #4]
 804139e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80413a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80413a4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80413a6:	687b      	ldr	r3, [r7, #4]
 80413a8:	681b      	ldr	r3, [r3, #0]
 80413aa:	681a      	ldr	r2, [r3, #0]
 80413ac:	687b      	ldr	r3, [r7, #4]
 80413ae:	681b      	ldr	r3, [r3, #0]
 80413b0:	f022 0201 	bic.w	r2, r2, #1
 80413b4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80413b6:	687b      	ldr	r3, [r7, #4]
 80413b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80413ba:	f003 021c 	and.w	r2, r3, #28
 80413be:	687b      	ldr	r3, [r7, #4]
 80413c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80413c2:	2101      	movs	r1, #1
 80413c4:	fa01 f202 	lsl.w	r2, r1, r2
 80413c8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80413ca:	687b      	ldr	r3, [r7, #4]
 80413cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80413ce:	687a      	ldr	r2, [r7, #4]
 80413d0:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80413d2:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80413d4:	687b      	ldr	r3, [r7, #4]
 80413d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80413d8:	2b00      	cmp	r3, #0
 80413da:	d00c      	beq.n	80413f6 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80413dc:	687b      	ldr	r3, [r7, #4]
 80413de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80413e0:	681a      	ldr	r2, [r3, #0]
 80413e2:	687b      	ldr	r3, [r7, #4]
 80413e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80413e6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80413ea:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80413ec:	687b      	ldr	r3, [r7, #4]
 80413ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80413f0:	687a      	ldr	r2, [r7, #4]
 80413f2:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 80413f4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80413f6:	687b      	ldr	r3, [r7, #4]
 80413f8:	2201      	movs	r2, #1
 80413fa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80413fe:	687b      	ldr	r3, [r7, #4]
 8041400:	2200      	movs	r2, #0
 8041402:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8041406:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8041408:	4618      	mov	r0, r3
 804140a:	3714      	adds	r7, #20
 804140c:	46bd      	mov	sp, r7
 804140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041412:	4770      	bx	lr

08041414 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8041414:	b580      	push	{r7, lr}
 8041416:	b084      	sub	sp, #16
 8041418:	af00      	add	r7, sp, #0
 804141a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 804141c:	2300      	movs	r3, #0
 804141e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8041420:	687b      	ldr	r3, [r7, #4]
 8041422:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8041426:	b2db      	uxtb	r3, r3
 8041428:	2b02      	cmp	r3, #2
 804142a:	d005      	beq.n	8041438 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 804142c:	687b      	ldr	r3, [r7, #4]
 804142e:	2204      	movs	r2, #4
 8041430:	645a      	str	r2, [r3, #68]	@ 0x44

    status = HAL_ERROR;
 8041432:	2301      	movs	r3, #1
 8041434:	73fb      	strb	r3, [r7, #15]
 8041436:	e047      	b.n	80414c8 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8041438:	687b      	ldr	r3, [r7, #4]
 804143a:	681b      	ldr	r3, [r3, #0]
 804143c:	681a      	ldr	r2, [r3, #0]
 804143e:	687b      	ldr	r3, [r7, #4]
 8041440:	681b      	ldr	r3, [r3, #0]
 8041442:	f022 020e 	bic.w	r2, r2, #14
 8041446:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8041448:	687b      	ldr	r3, [r7, #4]
 804144a:	681b      	ldr	r3, [r3, #0]
 804144c:	681a      	ldr	r2, [r3, #0]
 804144e:	687b      	ldr	r3, [r7, #4]
 8041450:	681b      	ldr	r3, [r3, #0]
 8041452:	f022 0201 	bic.w	r2, r2, #1
 8041456:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8041458:	687b      	ldr	r3, [r7, #4]
 804145a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 804145c:	681a      	ldr	r2, [r3, #0]
 804145e:	687b      	ldr	r3, [r7, #4]
 8041460:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8041462:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8041466:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8041468:	687b      	ldr	r3, [r7, #4]
 804146a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 804146c:	f003 021c 	and.w	r2, r3, #28
 8041470:	687b      	ldr	r3, [r7, #4]
 8041472:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8041474:	2101      	movs	r1, #1
 8041476:	fa01 f202 	lsl.w	r2, r1, r2
 804147a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 804147c:	687b      	ldr	r3, [r7, #4]
 804147e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8041480:	687a      	ldr	r2, [r7, #4]
 8041482:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8041484:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8041486:	687b      	ldr	r3, [r7, #4]
 8041488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 804148a:	2b00      	cmp	r3, #0
 804148c:	d00c      	beq.n	80414a8 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 804148e:	687b      	ldr	r3, [r7, #4]
 8041490:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8041492:	681a      	ldr	r2, [r3, #0]
 8041494:	687b      	ldr	r3, [r7, #4]
 8041496:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8041498:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 804149c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 804149e:	687b      	ldr	r3, [r7, #4]
 80414a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80414a2:	687a      	ldr	r2, [r7, #4]
 80414a4:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 80414a6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80414a8:	687b      	ldr	r3, [r7, #4]
 80414aa:	2201      	movs	r2, #1
 80414ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80414b0:	687b      	ldr	r3, [r7, #4]
 80414b2:	2200      	movs	r2, #0
 80414b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80414b8:	687b      	ldr	r3, [r7, #4]
 80414ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80414bc:	2b00      	cmp	r3, #0
 80414be:	d003      	beq.n	80414c8 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80414c0:	687b      	ldr	r3, [r7, #4]
 80414c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80414c4:	6878      	ldr	r0, [r7, #4]
 80414c6:	4798      	blx	r3
    }
  }
  return status;
 80414c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80414ca:	4618      	mov	r0, r3
 80414cc:	3710      	adds	r7, #16
 80414ce:	46bd      	mov	sp, r7
 80414d0:	bd80      	pop	{r7, pc}
	...

080414d4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80414d4:	b480      	push	{r7}
 80414d6:	b083      	sub	sp, #12
 80414d8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80414da:	2300      	movs	r3, #0
 80414dc:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK) != 0u)
 80414de:	4b0b      	ldr	r3, [pc, #44]	@ (804150c <HAL_FLASH_Unlock+0x38>)
 80414e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80414e2:	2b00      	cmp	r3, #0
 80414e4:	da0b      	bge.n	80414fe <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 80414e6:	4b09      	ldr	r3, [pc, #36]	@ (804150c <HAL_FLASH_Unlock+0x38>)
 80414e8:	4a09      	ldr	r2, [pc, #36]	@ (8041510 <HAL_FLASH_Unlock+0x3c>)
 80414ea:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 80414ec:	4b07      	ldr	r3, [pc, #28]	@ (804150c <HAL_FLASH_Unlock+0x38>)
 80414ee:	4a09      	ldr	r2, [pc, #36]	@ (8041514 <HAL_FLASH_Unlock+0x40>)
 80414f0:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK) != 0u)
 80414f2:	4b06      	ldr	r3, [pc, #24]	@ (804150c <HAL_FLASH_Unlock+0x38>)
 80414f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80414f6:	2b00      	cmp	r3, #0
 80414f8:	da01      	bge.n	80414fe <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80414fa:	2301      	movs	r3, #1
 80414fc:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
#endif

  return status;
 80414fe:	79fb      	ldrb	r3, [r7, #7]
}
 8041500:	4618      	mov	r0, r3
 8041502:	370c      	adds	r7, #12
 8041504:	46bd      	mov	sp, r7
 8041506:	f85d 7b04 	ldr.w	r7, [sp], #4
 804150a:	4770      	bx	lr
 804150c:	40022000 	.word	0x40022000
 8041510:	45670123 	.word	0x45670123
 8041514:	cdef89ab 	.word	0xcdef89ab

08041518 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8041518:	b480      	push	{r7}
 804151a:	b083      	sub	sp, #12
 804151c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 804151e:	2301      	movs	r3, #1
 8041520:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK);
 8041522:	4b09      	ldr	r3, [pc, #36]	@ (8041548 <HAL_FLASH_Lock+0x30>)
 8041524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8041526:	4a08      	ldr	r2, [pc, #32]	@ (8041548 <HAL_FLASH_Lock+0x30>)
 8041528:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 804152c:	6293      	str	r3, [r2, #40]	@ 0x28

  /* verify Flash is locked */
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK) != 0u)
 804152e:	4b06      	ldr	r3, [pc, #24]	@ (8041548 <HAL_FLASH_Lock+0x30>)
 8041530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8041532:	2b00      	cmp	r3, #0
 8041534:	da01      	bge.n	804153a <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 8041536:	2300      	movs	r3, #0
 8041538:	71fb      	strb	r3, [r7, #7]
      status = HAL_OK;
    }
  }
#endif

  return status;
 804153a:	79fb      	ldrb	r3, [r7, #7]
}
 804153c:	4618      	mov	r0, r3
 804153e:	370c      	adds	r7, #12
 8041540:	46bd      	mov	sp, r7
 8041542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041546:	4770      	bx	lr
 8041548:	40022000 	.word	0x40022000

0804154c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 804154c:	b580      	push	{r7, lr}
 804154e:	b086      	sub	sp, #24
 8041550:	af00      	add	r7, sp, #0
 8041552:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t timeout = HAL_GetTick() + Timeout;
 8041554:	f7ff fe16 	bl	8041184 <HAL_GetTick>
 8041558:	4602      	mov	r2, r0
 804155a:	687b      	ldr	r3, [r7, #4]
 804155c:	4413      	add	r3, r2
 804155e:	617b      	str	r3, [r7, #20]
  uint32_t error;
  __IO uint32_t *reg_sr;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8041560:	e00b      	b.n	804157a <FLASH_WaitForLastOperation+0x2e>
  {
    if(Timeout != HAL_MAX_DELAY)
 8041562:	687b      	ldr	r3, [r7, #4]
 8041564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8041568:	d007      	beq.n	804157a <FLASH_WaitForLastOperation+0x2e>
    {
      if(HAL_GetTick() >= timeout)
 804156a:	f7ff fe0b 	bl	8041184 <HAL_GetTick>
 804156e:	4602      	mov	r2, r0
 8041570:	697b      	ldr	r3, [r7, #20]
 8041572:	4293      	cmp	r3, r2
 8041574:	d801      	bhi.n	804157a <FLASH_WaitForLastOperation+0x2e>
      {
        return HAL_TIMEOUT;
 8041576:	2303      	movs	r3, #3
 8041578:	e025      	b.n	80415c6 <FLASH_WaitForLastOperation+0x7a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 804157a:	4b15      	ldr	r3, [pc, #84]	@ (80415d0 <FLASH_WaitForLastOperation+0x84>)
 804157c:	6a1b      	ldr	r3, [r3, #32]
 804157e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8041582:	2b00      	cmp	r3, #0
 8041584:	d1ed      	bne.n	8041562 <FLASH_WaitForLastOperation+0x16>
      }
    }
  }
  
  /* Access to SECSR or NSSR registers depends on operation type */
  reg_sr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECSR) : &(FLASH_NS->NSSR);
 8041586:	4b13      	ldr	r3, [pc, #76]	@ (80415d4 <FLASH_WaitForLastOperation+0x88>)
 8041588:	613b      	str	r3, [r7, #16]

  /* Check FLASH operation error flags */
  error = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 804158a:	693b      	ldr	r3, [r7, #16]
 804158c:	681a      	ldr	r2, [r3, #0]
 804158e:	f242 03fa 	movw	r3, #8442	@ 0x20fa
 8041592:	4013      	ands	r3, r2
 8041594:	60fb      	str	r3, [r7, #12]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
#endif /* __ARM_FEATURE_CMSE */ 

  if(error != 0u)
 8041596:	68fb      	ldr	r3, [r7, #12]
 8041598:	2b00      	cmp	r3, #0
 804159a:	d00a      	beq.n	80415b2 <FLASH_WaitForLastOperation+0x66>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 804159c:	4b0e      	ldr	r3, [pc, #56]	@ (80415d8 <FLASH_WaitForLastOperation+0x8c>)
 804159e:	685a      	ldr	r2, [r3, #4]
 80415a0:	68fb      	ldr	r3, [r7, #12]
 80415a2:	4313      	orrs	r3, r2
 80415a4:	4a0c      	ldr	r2, [pc, #48]	@ (80415d8 <FLASH_WaitForLastOperation+0x8c>)
 80415a6:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    (*reg_sr) = error;
 80415a8:	693b      	ldr	r3, [r7, #16]
 80415aa:	68fa      	ldr	r2, [r7, #12]
 80415ac:	601a      	str	r2, [r3, #0]
    {
      FLASH->NSSR = FLASH_FLAG_OPTWERR;
    }
#endif /* __ARM_FEATURE_CMSE */

    return HAL_ERROR;
 80415ae:	2301      	movs	r3, #1
 80415b0:	e009      	b.n	80415c6 <FLASH_WaitForLastOperation+0x7a>
  }

  /* Check FLASH End of Operation flag  */
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 80415b2:	693b      	ldr	r3, [r7, #16]
 80415b4:	681b      	ldr	r3, [r3, #0]
 80415b6:	f003 0301 	and.w	r3, r3, #1
 80415ba:	2b00      	cmp	r3, #0
 80415bc:	d002      	beq.n	80415c4 <FLASH_WaitForLastOperation+0x78>
  {
    /* Clear FLASH End of Operation pending bit */
    (*reg_sr) = FLASH_FLAG_EOP;
 80415be:	693b      	ldr	r3, [r7, #16]
 80415c0:	2201      	movs	r2, #1
 80415c2:	601a      	str	r2, [r3, #0]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80415c4:	2300      	movs	r3, #0
}
 80415c6:	4618      	mov	r0, r3
 80415c8:	3718      	adds	r7, #24
 80415ca:	46bd      	mov	sp, r7
 80415cc:	bd80      	pop	{r7, pc}
 80415ce:	bf00      	nop
 80415d0:	40022000 	.word	0x40022000
 80415d4:	40022020 	.word	0x40022020
 80415d8:	20018020 	.word	0x20018020

080415dc <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80415dc:	b580      	push	{r7, lr}
 80415de:	b086      	sub	sp, #24
 80415e0:	af00      	add	r7, sp, #0
 80415e2:	6078      	str	r0, [r7, #4]
 80415e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80415e6:	4b33      	ldr	r3, [pc, #204]	@ (80416b4 <HAL_FLASHEx_Erase+0xd8>)
 80415e8:	781b      	ldrb	r3, [r3, #0]
 80415ea:	2b01      	cmp	r3, #1
 80415ec:	d101      	bne.n	80415f2 <HAL_FLASHEx_Erase+0x16>
 80415ee:	2302      	movs	r3, #2
 80415f0:	e05c      	b.n	80416ac <HAL_FLASHEx_Erase+0xd0>
 80415f2:	4b30      	ldr	r3, [pc, #192]	@ (80416b4 <HAL_FLASHEx_Erase+0xd8>)
 80415f4:	2201      	movs	r2, #1
 80415f6:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80415f8:	4b2e      	ldr	r3, [pc, #184]	@ (80416b4 <HAL_FLASHEx_Erase+0xd8>)
 80415fa:	2200      	movs	r2, #0
 80415fc:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80415fe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8041602:	f7ff ffa3 	bl	804154c <FLASH_WaitForLastOperation>
 8041606:	4603      	mov	r3, r0
 8041608:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 804160a:	7dfb      	ldrb	r3, [r7, #23]
 804160c:	2b00      	cmp	r3, #0
 804160e:	d149      	bne.n	80416a4 <HAL_FLASHEx_Erase+0xc8>
  {
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 8041610:	687b      	ldr	r3, [r7, #4]
 8041612:	681b      	ldr	r3, [r3, #0]
 8041614:	4a27      	ldr	r2, [pc, #156]	@ (80416b4 <HAL_FLASHEx_Erase+0xd8>)
 8041616:	6093      	str	r3, [r2, #8]

    reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 8041618:	4b27      	ldr	r3, [pc, #156]	@ (80416b8 <HAL_FLASHEx_Erase+0xdc>)
 804161a:	60fb      	str	r3, [r7, #12]

    if ((pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 804161c:	4b25      	ldr	r3, [pc, #148]	@ (80416b4 <HAL_FLASHEx_Erase+0xd8>)
 804161e:	689b      	ldr	r3, [r3, #8]
 8041620:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8041624:	f248 0204 	movw	r2, #32772	@ 0x8004
 8041628:	4293      	cmp	r3, r2
 804162a:	d10b      	bne.n	8041644 <HAL_FLASHEx_Erase+0x68>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 804162c:	687b      	ldr	r3, [r7, #4]
 804162e:	685b      	ldr	r3, [r3, #4]
 8041630:	4618      	mov	r0, r3
 8041632:	f000 f843 	bl	80416bc <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8041636:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 804163a:	f7ff ff87 	bl	804154c <FLASH_WaitForLastOperation>
 804163e:	4603      	mov	r3, r0
 8041640:	75fb      	strb	r3, [r7, #23]
 8041642:	e025      	b.n	8041690 <HAL_FLASHEx_Erase+0xb4>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8041644:	683b      	ldr	r3, [r7, #0]
 8041646:	f04f 32ff 	mov.w	r2, #4294967295
 804164a:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 804164c:	687b      	ldr	r3, [r7, #4]
 804164e:	689b      	ldr	r3, [r3, #8]
 8041650:	613b      	str	r3, [r7, #16]
 8041652:	e015      	b.n	8041680 <HAL_FLASHEx_Erase+0xa4>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8041654:	687b      	ldr	r3, [r7, #4]
 8041656:	685b      	ldr	r3, [r3, #4]
 8041658:	4619      	mov	r1, r3
 804165a:	6938      	ldr	r0, [r7, #16]
 804165c:	f000 f86a 	bl	8041734 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8041660:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8041664:	f7ff ff72 	bl	804154c <FLASH_WaitForLastOperation>
 8041668:	4603      	mov	r3, r0
 804166a:	75fb      	strb	r3, [r7, #23]

        if (status != HAL_OK)
 804166c:	7dfb      	ldrb	r3, [r7, #23]
 804166e:	2b00      	cmp	r3, #0
 8041670:	d003      	beq.n	804167a <HAL_FLASHEx_Erase+0x9e>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 8041672:	683b      	ldr	r3, [r7, #0]
 8041674:	693a      	ldr	r2, [r7, #16]
 8041676:	601a      	str	r2, [r3, #0]
          break;
 8041678:	e00a      	b.n	8041690 <HAL_FLASHEx_Erase+0xb4>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 804167a:	693b      	ldr	r3, [r7, #16]
 804167c:	3301      	adds	r3, #1
 804167e:	613b      	str	r3, [r7, #16]
 8041680:	687b      	ldr	r3, [r7, #4]
 8041682:	689a      	ldr	r2, [r3, #8]
 8041684:	687b      	ldr	r3, [r7, #4]
 8041686:	68db      	ldr	r3, [r3, #12]
 8041688:	4413      	add	r3, r2
 804168a:	693a      	ldr	r2, [r7, #16]
 804168c:	429a      	cmp	r2, r3
 804168e:	d3e1      	bcc.n	8041654 <HAL_FLASHEx_Erase+0x78>
        }
      }
    }

    /* If the erase operation is completed, disable the associated bits */
    CLEAR_BIT((*reg), (pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK)));
 8041690:	68fb      	ldr	r3, [r7, #12]
 8041692:	681a      	ldr	r2, [r3, #0]
 8041694:	4b07      	ldr	r3, [pc, #28]	@ (80416b4 <HAL_FLASHEx_Erase+0xd8>)
 8041696:	689b      	ldr	r3, [r3, #8]
 8041698:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 804169c:	43db      	mvns	r3, r3
 804169e:	401a      	ands	r2, r3
 80416a0:	68fb      	ldr	r3, [r7, #12]
 80416a2:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80416a4:	4b03      	ldr	r3, [pc, #12]	@ (80416b4 <HAL_FLASHEx_Erase+0xd8>)
 80416a6:	2200      	movs	r2, #0
 80416a8:	701a      	strb	r2, [r3, #0]

  return status;
 80416aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80416ac:	4618      	mov	r0, r3
 80416ae:	3718      	adds	r7, #24
 80416b0:	46bd      	mov	sp, r7
 80416b2:	bd80      	pop	{r7, pc}
 80416b4:	20018020 	.word	0x20018020
 80416b8:	40022028 	.word	0x40022028

080416bc <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80416bc:	b480      	push	{r7}
 80416be:	b085      	sub	sp, #20
 80416c0:	af00      	add	r7, sp, #0
 80416c2:	6078      	str	r0, [r7, #4]
  primask_bit = __get_PRIMASK();
  __disable_irq();
#endif
  
  /* Access to SECCR or NSCR registers depends on operation type */
  reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 80416c4:	4b19      	ldr	r3, [pc, #100]	@ (804172c <FLASH_MassErase+0x70>)
 80416c6:	60fb      	str	r3, [r7, #12]

  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
 80416c8:	4b19      	ldr	r3, [pc, #100]	@ (8041730 <FLASH_MassErase+0x74>)
 80416ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80416cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80416d0:	2b00      	cmp	r3, #0
 80416d2:	d016      	beq.n	8041702 <FLASH_MassErase+0x46>
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 80416d4:	687b      	ldr	r3, [r7, #4]
 80416d6:	f003 0301 	and.w	r3, r3, #1
 80416da:	2b00      	cmp	r3, #0
 80416dc:	d005      	beq.n	80416ea <FLASH_MassErase+0x2e>
    {
      SET_BIT((*reg), FLASH_NSCR_NSMER1);
 80416de:	68fb      	ldr	r3, [r7, #12]
 80416e0:	681b      	ldr	r3, [r3, #0]
 80416e2:	f043 0204 	orr.w	r2, r3, #4
 80416e6:	68fb      	ldr	r3, [r7, #12]
 80416e8:	601a      	str	r2, [r3, #0]
    }

    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 80416ea:	687b      	ldr	r3, [r7, #4]
 80416ec:	f003 0302 	and.w	r3, r3, #2
 80416f0:	2b00      	cmp	r3, #0
 80416f2:	d00e      	beq.n	8041712 <FLASH_MassErase+0x56>
    {
      SET_BIT((*reg), FLASH_NSCR_NSMER2);
 80416f4:	68fb      	ldr	r3, [r7, #12]
 80416f6:	681b      	ldr	r3, [r3, #0]
 80416f8:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 80416fc:	68fb      	ldr	r3, [r7, #12]
 80416fe:	601a      	str	r2, [r3, #0]
 8041700:	e007      	b.n	8041712 <FLASH_MassErase+0x56>
    }
  }
  else
  {
    SET_BIT((*reg), (FLASH_NSCR_NSMER1 | FLASH_NSCR_NSMER2));
 8041702:	68fb      	ldr	r3, [r7, #12]
 8041704:	681b      	ldr	r3, [r3, #0]
 8041706:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 804170a:	f043 0304 	orr.w	r3, r3, #4
 804170e:	68fa      	ldr	r2, [r7, #12]
 8041710:	6013      	str	r3, [r2, #0]
  }

  /* Proceed to erase all sectors */
  SET_BIT((*reg), FLASH_NSCR_NSSTRT);
 8041712:	68fb      	ldr	r3, [r7, #12]
 8041714:	681b      	ldr	r3, [r3, #0]
 8041716:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 804171a:	68fb      	ldr	r3, [r7, #12]
 804171c:	601a      	str	r2, [r3, #0]

#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
#endif
}
 804171e:	bf00      	nop
 8041720:	3714      	adds	r7, #20
 8041722:	46bd      	mov	sp, r7
 8041724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041728:	4770      	bx	lr
 804172a:	bf00      	nop
 804172c:	40022028 	.word	0x40022028
 8041730:	40022000 	.word	0x40022000

08041734 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8041734:	b480      	push	{r7}
 8041736:	b085      	sub	sp, #20
 8041738:	af00      	add	r7, sp, #0
 804173a:	6078      	str	r0, [r7, #4]
 804173c:	6039      	str	r1, [r7, #0]
  primask_bit = __get_PRIMASK();
  __disable_irq();
#endif

  /* Access to SECCR or NSCR registers depends on operation type */
  reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 804173e:	4b1d      	ldr	r3, [pc, #116]	@ (80417b4 <FLASH_PageErase+0x80>)
 8041740:	60fb      	str	r3, [r7, #12]

  if(READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 8041742:	4b1d      	ldr	r3, [pc, #116]	@ (80417b8 <FLASH_PageErase+0x84>)
 8041744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8041746:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 804174a:	2b00      	cmp	r3, #0
 804174c:	d106      	bne.n	804175c <FLASH_PageErase+0x28>
  {
    CLEAR_BIT((*reg), FLASH_NSCR_NSBKER);
 804174e:	68fb      	ldr	r3, [r7, #12]
 8041750:	681b      	ldr	r3, [r3, #0]
 8041752:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8041756:	68fb      	ldr	r3, [r7, #12]
 8041758:	601a      	str	r2, [r3, #0]
 804175a:	e011      	b.n	8041780 <FLASH_PageErase+0x4c>
  }
  else
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 804175c:	683b      	ldr	r3, [r7, #0]
 804175e:	f003 0301 	and.w	r3, r3, #1
 8041762:	2b00      	cmp	r3, #0
 8041764:	d006      	beq.n	8041774 <FLASH_PageErase+0x40>
    {
      CLEAR_BIT((*reg), FLASH_NSCR_NSBKER);
 8041766:	68fb      	ldr	r3, [r7, #12]
 8041768:	681b      	ldr	r3, [r3, #0]
 804176a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 804176e:	68fb      	ldr	r3, [r7, #12]
 8041770:	601a      	str	r2, [r3, #0]
 8041772:	e005      	b.n	8041780 <FLASH_PageErase+0x4c>
    }
    else
    {
      SET_BIT((*reg), FLASH_NSCR_NSBKER);
 8041774:	68fb      	ldr	r3, [r7, #12]
 8041776:	681b      	ldr	r3, [r3, #0]
 8041778:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 804177c:	68fb      	ldr	r3, [r7, #12]
 804177e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Proceed to erase the page */
  MODIFY_REG((*reg), (FLASH_NSCR_NSPNB | FLASH_NSCR_NSPER), ((Page << FLASH_NSCR_NSPNB_Pos) | FLASH_NSCR_NSPER));
 8041780:	68fb      	ldr	r3, [r7, #12]
 8041782:	681b      	ldr	r3, [r3, #0]
 8041784:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 8041788:	f023 0302 	bic.w	r3, r3, #2
 804178c:	687a      	ldr	r2, [r7, #4]
 804178e:	00d2      	lsls	r2, r2, #3
 8041790:	4313      	orrs	r3, r2
 8041792:	f043 0202 	orr.w	r2, r3, #2
 8041796:	68fb      	ldr	r3, [r7, #12]
 8041798:	601a      	str	r2, [r3, #0]
  SET_BIT((*reg), FLASH_NSCR_NSSTRT);
 804179a:	68fb      	ldr	r3, [r7, #12]
 804179c:	681b      	ldr	r3, [r3, #0]
 804179e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80417a2:	68fb      	ldr	r3, [r7, #12]
 80417a4:	601a      	str	r2, [r3, #0]

#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
#endif
}
 80417a6:	bf00      	nop
 80417a8:	3714      	adds	r7, #20
 80417aa:	46bd      	mov	sp, r7
 80417ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80417b0:	4770      	bx	lr
 80417b2:	bf00      	nop
 80417b4:	40022028 	.word	0x40022028
 80417b8:	40022000 	.word	0x40022000

080417bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80417bc:	b480      	push	{r7}
 80417be:	b087      	sub	sp, #28
 80417c0:	af00      	add	r7, sp, #0
 80417c2:	6078      	str	r0, [r7, #4]
 80417c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 80417c6:	2300      	movs	r3, #0
 80417c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80417ca:	e158      	b.n	8041a7e <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80417cc:	683b      	ldr	r3, [r7, #0]
 80417ce:	681a      	ldr	r2, [r3, #0]
 80417d0:	2101      	movs	r1, #1
 80417d2:	697b      	ldr	r3, [r7, #20]
 80417d4:	fa01 f303 	lsl.w	r3, r1, r3
 80417d8:	4013      	ands	r3, r2
 80417da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80417dc:	68fb      	ldr	r3, [r7, #12]
 80417de:	2b00      	cmp	r3, #0
 80417e0:	f000 814a 	beq.w	8041a78 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80417e4:	683b      	ldr	r3, [r7, #0]
 80417e6:	685b      	ldr	r3, [r3, #4]
 80417e8:	f003 0303 	and.w	r3, r3, #3
 80417ec:	2b01      	cmp	r3, #1
 80417ee:	d005      	beq.n	80417fc <HAL_GPIO_Init+0x40>
 80417f0:	683b      	ldr	r3, [r7, #0]
 80417f2:	685b      	ldr	r3, [r3, #4]
 80417f4:	f003 0303 	and.w	r3, r3, #3
 80417f8:	2b02      	cmp	r3, #2
 80417fa:	d130      	bne.n	804185e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80417fc:	687b      	ldr	r3, [r7, #4]
 80417fe:	689b      	ldr	r3, [r3, #8]
 8041800:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8041802:	697b      	ldr	r3, [r7, #20]
 8041804:	005b      	lsls	r3, r3, #1
 8041806:	2203      	movs	r2, #3
 8041808:	fa02 f303 	lsl.w	r3, r2, r3
 804180c:	43db      	mvns	r3, r3
 804180e:	693a      	ldr	r2, [r7, #16]
 8041810:	4013      	ands	r3, r2
 8041812:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8041814:	683b      	ldr	r3, [r7, #0]
 8041816:	68da      	ldr	r2, [r3, #12]
 8041818:	697b      	ldr	r3, [r7, #20]
 804181a:	005b      	lsls	r3, r3, #1
 804181c:	fa02 f303 	lsl.w	r3, r2, r3
 8041820:	693a      	ldr	r2, [r7, #16]
 8041822:	4313      	orrs	r3, r2
 8041824:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8041826:	687b      	ldr	r3, [r7, #4]
 8041828:	693a      	ldr	r2, [r7, #16]
 804182a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 804182c:	687b      	ldr	r3, [r7, #4]
 804182e:	685b      	ldr	r3, [r3, #4]
 8041830:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8041832:	2201      	movs	r2, #1
 8041834:	697b      	ldr	r3, [r7, #20]
 8041836:	fa02 f303 	lsl.w	r3, r2, r3
 804183a:	43db      	mvns	r3, r3
 804183c:	693a      	ldr	r2, [r7, #16]
 804183e:	4013      	ands	r3, r2
 8041840:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8041842:	683b      	ldr	r3, [r7, #0]
 8041844:	685b      	ldr	r3, [r3, #4]
 8041846:	091b      	lsrs	r3, r3, #4
 8041848:	f003 0201 	and.w	r2, r3, #1
 804184c:	697b      	ldr	r3, [r7, #20]
 804184e:	fa02 f303 	lsl.w	r3, r2, r3
 8041852:	693a      	ldr	r2, [r7, #16]
 8041854:	4313      	orrs	r3, r2
 8041856:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8041858:	687b      	ldr	r3, [r7, #4]
 804185a:	693a      	ldr	r2, [r7, #16]
 804185c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 804185e:	683b      	ldr	r3, [r7, #0]
 8041860:	685b      	ldr	r3, [r3, #4]
 8041862:	f003 0303 	and.w	r3, r3, #3
 8041866:	2b03      	cmp	r3, #3
 8041868:	d017      	beq.n	804189a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 804186a:	687b      	ldr	r3, [r7, #4]
 804186c:	68db      	ldr	r3, [r3, #12]
 804186e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8041870:	697b      	ldr	r3, [r7, #20]
 8041872:	005b      	lsls	r3, r3, #1
 8041874:	2203      	movs	r2, #3
 8041876:	fa02 f303 	lsl.w	r3, r2, r3
 804187a:	43db      	mvns	r3, r3
 804187c:	693a      	ldr	r2, [r7, #16]
 804187e:	4013      	ands	r3, r2
 8041880:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8041882:	683b      	ldr	r3, [r7, #0]
 8041884:	689a      	ldr	r2, [r3, #8]
 8041886:	697b      	ldr	r3, [r7, #20]
 8041888:	005b      	lsls	r3, r3, #1
 804188a:	fa02 f303 	lsl.w	r3, r2, r3
 804188e:	693a      	ldr	r2, [r7, #16]
 8041890:	4313      	orrs	r3, r2
 8041892:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8041894:	687b      	ldr	r3, [r7, #4]
 8041896:	693a      	ldr	r2, [r7, #16]
 8041898:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 804189a:	683b      	ldr	r3, [r7, #0]
 804189c:	685b      	ldr	r3, [r3, #4]
 804189e:	f003 0303 	and.w	r3, r3, #3
 80418a2:	2b02      	cmp	r3, #2
 80418a4:	d123      	bne.n	80418ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80418a6:	697b      	ldr	r3, [r7, #20]
 80418a8:	08da      	lsrs	r2, r3, #3
 80418aa:	687b      	ldr	r3, [r7, #4]
 80418ac:	3208      	adds	r2, #8
 80418ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80418b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 80418b4:	697b      	ldr	r3, [r7, #20]
 80418b6:	f003 0307 	and.w	r3, r3, #7
 80418ba:	009b      	lsls	r3, r3, #2
 80418bc:	220f      	movs	r2, #15
 80418be:	fa02 f303 	lsl.w	r3, r2, r3
 80418c2:	43db      	mvns	r3, r3
 80418c4:	693a      	ldr	r2, [r7, #16]
 80418c6:	4013      	ands	r3, r2
 80418c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80418ca:	683b      	ldr	r3, [r7, #0]
 80418cc:	691a      	ldr	r2, [r3, #16]
 80418ce:	697b      	ldr	r3, [r7, #20]
 80418d0:	f003 0307 	and.w	r3, r3, #7
 80418d4:	009b      	lsls	r3, r3, #2
 80418d6:	fa02 f303 	lsl.w	r3, r2, r3
 80418da:	693a      	ldr	r2, [r7, #16]
 80418dc:	4313      	orrs	r3, r2
 80418de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80418e0:	697b      	ldr	r3, [r7, #20]
 80418e2:	08da      	lsrs	r2, r3, #3
 80418e4:	687b      	ldr	r3, [r7, #4]
 80418e6:	3208      	adds	r2, #8
 80418e8:	6939      	ldr	r1, [r7, #16]
 80418ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80418ee:	687b      	ldr	r3, [r7, #4]
 80418f0:	681b      	ldr	r3, [r3, #0]
 80418f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80418f4:	697b      	ldr	r3, [r7, #20]
 80418f6:	005b      	lsls	r3, r3, #1
 80418f8:	2203      	movs	r2, #3
 80418fa:	fa02 f303 	lsl.w	r3, r2, r3
 80418fe:	43db      	mvns	r3, r3
 8041900:	693a      	ldr	r2, [r7, #16]
 8041902:	4013      	ands	r3, r2
 8041904:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8041906:	683b      	ldr	r3, [r7, #0]
 8041908:	685b      	ldr	r3, [r3, #4]
 804190a:	f003 0203 	and.w	r2, r3, #3
 804190e:	697b      	ldr	r3, [r7, #20]
 8041910:	005b      	lsls	r3, r3, #1
 8041912:	fa02 f303 	lsl.w	r3, r2, r3
 8041916:	693a      	ldr	r2, [r7, #16]
 8041918:	4313      	orrs	r3, r2
 804191a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 804191c:	687b      	ldr	r3, [r7, #4]
 804191e:	693a      	ldr	r2, [r7, #16]
 8041920:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8041922:	683b      	ldr	r3, [r7, #0]
 8041924:	685b      	ldr	r3, [r3, #4]
 8041926:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 804192a:	2b00      	cmp	r3, #0
 804192c:	f000 80a4 	beq.w	8041a78 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8041930:	4a5a      	ldr	r2, [pc, #360]	@ (8041a9c <HAL_GPIO_Init+0x2e0>)
 8041932:	697b      	ldr	r3, [r7, #20]
 8041934:	089b      	lsrs	r3, r3, #2
 8041936:	3318      	adds	r3, #24
 8041938:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 804193c:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 804193e:	697b      	ldr	r3, [r7, #20]
 8041940:	f003 0303 	and.w	r3, r3, #3
 8041944:	00db      	lsls	r3, r3, #3
 8041946:	220f      	movs	r2, #15
 8041948:	fa02 f303 	lsl.w	r3, r2, r3
 804194c:	43db      	mvns	r3, r3
 804194e:	693a      	ldr	r2, [r7, #16]
 8041950:	4013      	ands	r3, r2
 8041952:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8041954:	687b      	ldr	r3, [r7, #4]
 8041956:	4a52      	ldr	r2, [pc, #328]	@ (8041aa0 <HAL_GPIO_Init+0x2e4>)
 8041958:	4293      	cmp	r3, r2
 804195a:	d025      	beq.n	80419a8 <HAL_GPIO_Init+0x1ec>
 804195c:	687b      	ldr	r3, [r7, #4]
 804195e:	4a51      	ldr	r2, [pc, #324]	@ (8041aa4 <HAL_GPIO_Init+0x2e8>)
 8041960:	4293      	cmp	r3, r2
 8041962:	d01f      	beq.n	80419a4 <HAL_GPIO_Init+0x1e8>
 8041964:	687b      	ldr	r3, [r7, #4]
 8041966:	4a50      	ldr	r2, [pc, #320]	@ (8041aa8 <HAL_GPIO_Init+0x2ec>)
 8041968:	4293      	cmp	r3, r2
 804196a:	d019      	beq.n	80419a0 <HAL_GPIO_Init+0x1e4>
 804196c:	687b      	ldr	r3, [r7, #4]
 804196e:	4a4f      	ldr	r2, [pc, #316]	@ (8041aac <HAL_GPIO_Init+0x2f0>)
 8041970:	4293      	cmp	r3, r2
 8041972:	d013      	beq.n	804199c <HAL_GPIO_Init+0x1e0>
 8041974:	687b      	ldr	r3, [r7, #4]
 8041976:	4a4e      	ldr	r2, [pc, #312]	@ (8041ab0 <HAL_GPIO_Init+0x2f4>)
 8041978:	4293      	cmp	r3, r2
 804197a:	d00d      	beq.n	8041998 <HAL_GPIO_Init+0x1dc>
 804197c:	687b      	ldr	r3, [r7, #4]
 804197e:	4a4d      	ldr	r2, [pc, #308]	@ (8041ab4 <HAL_GPIO_Init+0x2f8>)
 8041980:	4293      	cmp	r3, r2
 8041982:	d007      	beq.n	8041994 <HAL_GPIO_Init+0x1d8>
 8041984:	687b      	ldr	r3, [r7, #4]
 8041986:	4a4c      	ldr	r2, [pc, #304]	@ (8041ab8 <HAL_GPIO_Init+0x2fc>)
 8041988:	4293      	cmp	r3, r2
 804198a:	d101      	bne.n	8041990 <HAL_GPIO_Init+0x1d4>
 804198c:	2306      	movs	r3, #6
 804198e:	e00c      	b.n	80419aa <HAL_GPIO_Init+0x1ee>
 8041990:	2307      	movs	r3, #7
 8041992:	e00a      	b.n	80419aa <HAL_GPIO_Init+0x1ee>
 8041994:	2305      	movs	r3, #5
 8041996:	e008      	b.n	80419aa <HAL_GPIO_Init+0x1ee>
 8041998:	2304      	movs	r3, #4
 804199a:	e006      	b.n	80419aa <HAL_GPIO_Init+0x1ee>
 804199c:	2303      	movs	r3, #3
 804199e:	e004      	b.n	80419aa <HAL_GPIO_Init+0x1ee>
 80419a0:	2302      	movs	r3, #2
 80419a2:	e002      	b.n	80419aa <HAL_GPIO_Init+0x1ee>
 80419a4:	2301      	movs	r3, #1
 80419a6:	e000      	b.n	80419aa <HAL_GPIO_Init+0x1ee>
 80419a8:	2300      	movs	r3, #0
 80419aa:	697a      	ldr	r2, [r7, #20]
 80419ac:	f002 0203 	and.w	r2, r2, #3
 80419b0:	00d2      	lsls	r2, r2, #3
 80419b2:	4093      	lsls	r3, r2
 80419b4:	693a      	ldr	r2, [r7, #16]
 80419b6:	4313      	orrs	r3, r2
 80419b8:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 80419ba:	4938      	ldr	r1, [pc, #224]	@ (8041a9c <HAL_GPIO_Init+0x2e0>)
 80419bc:	697b      	ldr	r3, [r7, #20]
 80419be:	089b      	lsrs	r3, r3, #2
 80419c0:	3318      	adds	r3, #24
 80419c2:	693a      	ldr	r2, [r7, #16]
 80419c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80419c8:	4b34      	ldr	r3, [pc, #208]	@ (8041a9c <HAL_GPIO_Init+0x2e0>)
 80419ca:	681b      	ldr	r3, [r3, #0]
 80419cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80419ce:	68fb      	ldr	r3, [r7, #12]
 80419d0:	43db      	mvns	r3, r3
 80419d2:	693a      	ldr	r2, [r7, #16]
 80419d4:	4013      	ands	r3, r2
 80419d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80419d8:	683b      	ldr	r3, [r7, #0]
 80419da:	685b      	ldr	r3, [r3, #4]
 80419dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80419e0:	2b00      	cmp	r3, #0
 80419e2:	d003      	beq.n	80419ec <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80419e4:	693a      	ldr	r2, [r7, #16]
 80419e6:	68fb      	ldr	r3, [r7, #12]
 80419e8:	4313      	orrs	r3, r2
 80419ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80419ec:	4a2b      	ldr	r2, [pc, #172]	@ (8041a9c <HAL_GPIO_Init+0x2e0>)
 80419ee:	693b      	ldr	r3, [r7, #16]
 80419f0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80419f2:	4b2a      	ldr	r3, [pc, #168]	@ (8041a9c <HAL_GPIO_Init+0x2e0>)
 80419f4:	685b      	ldr	r3, [r3, #4]
 80419f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80419f8:	68fb      	ldr	r3, [r7, #12]
 80419fa:	43db      	mvns	r3, r3
 80419fc:	693a      	ldr	r2, [r7, #16]
 80419fe:	4013      	ands	r3, r2
 8041a00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8041a02:	683b      	ldr	r3, [r7, #0]
 8041a04:	685b      	ldr	r3, [r3, #4]
 8041a06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8041a0a:	2b00      	cmp	r3, #0
 8041a0c:	d003      	beq.n	8041a16 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8041a0e:	693a      	ldr	r2, [r7, #16]
 8041a10:	68fb      	ldr	r3, [r7, #12]
 8041a12:	4313      	orrs	r3, r2
 8041a14:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8041a16:	4a21      	ldr	r2, [pc, #132]	@ (8041a9c <HAL_GPIO_Init+0x2e0>)
 8041a18:	693b      	ldr	r3, [r7, #16]
 8041a1a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8041a1c:	4b1f      	ldr	r3, [pc, #124]	@ (8041a9c <HAL_GPIO_Init+0x2e0>)
 8041a1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8041a22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8041a24:	68fb      	ldr	r3, [r7, #12]
 8041a26:	43db      	mvns	r3, r3
 8041a28:	693a      	ldr	r2, [r7, #16]
 8041a2a:	4013      	ands	r3, r2
 8041a2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8041a2e:	683b      	ldr	r3, [r7, #0]
 8041a30:	685b      	ldr	r3, [r3, #4]
 8041a32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8041a36:	2b00      	cmp	r3, #0
 8041a38:	d003      	beq.n	8041a42 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8041a3a:	693a      	ldr	r2, [r7, #16]
 8041a3c:	68fb      	ldr	r3, [r7, #12]
 8041a3e:	4313      	orrs	r3, r2
 8041a40:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8041a42:	4a16      	ldr	r2, [pc, #88]	@ (8041a9c <HAL_GPIO_Init+0x2e0>)
 8041a44:	693b      	ldr	r3, [r7, #16]
 8041a46:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
 8041a4a:	4b14      	ldr	r3, [pc, #80]	@ (8041a9c <HAL_GPIO_Init+0x2e0>)
 8041a4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8041a50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8041a52:	68fb      	ldr	r3, [r7, #12]
 8041a54:	43db      	mvns	r3, r3
 8041a56:	693a      	ldr	r2, [r7, #16]
 8041a58:	4013      	ands	r3, r2
 8041a5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8041a5c:	683b      	ldr	r3, [r7, #0]
 8041a5e:	685b      	ldr	r3, [r3, #4]
 8041a60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8041a64:	2b00      	cmp	r3, #0
 8041a66:	d003      	beq.n	8041a70 <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 8041a68:	693a      	ldr	r2, [r7, #16]
 8041a6a:	68fb      	ldr	r3, [r7, #12]
 8041a6c:	4313      	orrs	r3, r2
 8041a6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8041a70:	4a0a      	ldr	r2, [pc, #40]	@ (8041a9c <HAL_GPIO_Init+0x2e0>)
 8041a72:	693b      	ldr	r3, [r7, #16]
 8041a74:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8041a78:	697b      	ldr	r3, [r7, #20]
 8041a7a:	3301      	adds	r3, #1
 8041a7c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8041a7e:	683b      	ldr	r3, [r7, #0]
 8041a80:	681a      	ldr	r2, [r3, #0]
 8041a82:	697b      	ldr	r3, [r7, #20]
 8041a84:	fa22 f303 	lsr.w	r3, r2, r3
 8041a88:	2b00      	cmp	r3, #0
 8041a8a:	f47f ae9f 	bne.w	80417cc <HAL_GPIO_Init+0x10>
  }
}
 8041a8e:	bf00      	nop
 8041a90:	bf00      	nop
 8041a92:	371c      	adds	r7, #28
 8041a94:	46bd      	mov	sp, r7
 8041a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041a9a:	4770      	bx	lr
 8041a9c:	4002f400 	.word	0x4002f400
 8041aa0:	42020000 	.word	0x42020000
 8041aa4:	42020400 	.word	0x42020400
 8041aa8:	42020800 	.word	0x42020800
 8041aac:	42020c00 	.word	0x42020c00
 8041ab0:	42021000 	.word	0x42021000
 8041ab4:	42021400 	.word	0x42021400
 8041ab8:	42021800 	.word	0x42021800

08041abc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8041abc:	b480      	push	{r7}
 8041abe:	b083      	sub	sp, #12
 8041ac0:	af00      	add	r7, sp, #0
 8041ac2:	6078      	str	r0, [r7, #4]
 8041ac4:	460b      	mov	r3, r1
 8041ac6:	807b      	strh	r3, [r7, #2]
 8041ac8:	4613      	mov	r3, r2
 8041aca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8041acc:	787b      	ldrb	r3, [r7, #1]
 8041ace:	2b00      	cmp	r3, #0
 8041ad0:	d003      	beq.n	8041ada <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8041ad2:	887a      	ldrh	r2, [r7, #2]
 8041ad4:	687b      	ldr	r3, [r7, #4]
 8041ad6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8041ad8:	e002      	b.n	8041ae0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8041ada:	887a      	ldrh	r2, [r7, #2]
 8041adc:	687b      	ldr	r3, [r7, #4]
 8041ade:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8041ae0:	bf00      	nop
 8041ae2:	370c      	adds	r7, #12
 8041ae4:	46bd      	mov	sp, r7
 8041ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041aea:	4770      	bx	lr

08041aec <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8041aec:	b480      	push	{r7}
 8041aee:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8041af0:	4b04      	ldr	r3, [pc, #16]	@ (8041b04 <HAL_PWREx_GetVoltageRange+0x18>)
 8041af2:	681b      	ldr	r3, [r3, #0]
 8041af4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8041af8:	4618      	mov	r0, r3
 8041afa:	46bd      	mov	sp, r7
 8041afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041b00:	4770      	bx	lr
 8041b02:	bf00      	nop
 8041b04:	40007000 	.word	0x40007000

08041b08 <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8041b08:	b580      	push	{r7, lr}
 8041b0a:	b084      	sub	sp, #16
 8041b0c:	af00      	add	r7, sp, #0
 8041b0e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8041b10:	4b27      	ldr	r3, [pc, #156]	@ (8041bb0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8041b12:	681b      	ldr	r3, [r3, #0]
 8041b14:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8041b18:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 8041b1a:	f000 f861 	bl	8041be0 <HAL_PWREx_SMPS_GetEffectiveMode>
 8041b1e:	4603      	mov	r3, r0
 8041b20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8041b24:	d101      	bne.n	8041b2a <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 8041b26:	2301      	movs	r3, #1
 8041b28:	e03e      	b.n	8041ba8 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 8041b2a:	4b21      	ldr	r3, [pc, #132]	@ (8041bb0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8041b2c:	68db      	ldr	r3, [r3, #12]
 8041b2e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8041b32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8041b36:	d101      	bne.n	8041b3c <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 8041b38:	2301      	movs	r3, #1
 8041b3a:	e035      	b.n	8041ba8 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8041b3c:	68ba      	ldr	r2, [r7, #8]
 8041b3e:	687b      	ldr	r3, [r7, #4]
 8041b40:	429a      	cmp	r2, r3
 8041b42:	d101      	bne.n	8041b48 <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 8041b44:	2300      	movs	r3, #0
 8041b46:	e02f      	b.n	8041ba8 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8041b48:	4b19      	ldr	r3, [pc, #100]	@ (8041bb0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8041b4a:	681b      	ldr	r3, [r3, #0]
 8041b4c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8041b50:	4917      	ldr	r1, [pc, #92]	@ (8041bb0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8041b52:	687b      	ldr	r3, [r7, #4]
 8041b54:	4313      	orrs	r3, r2
 8041b56:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 8041b58:	4b16      	ldr	r3, [pc, #88]	@ (8041bb4 <HAL_PWREx_ControlVoltageScaling+0xac>)
 8041b5a:	681b      	ldr	r3, [r3, #0]
 8041b5c:	095b      	lsrs	r3, r3, #5
 8041b5e:	4a16      	ldr	r2, [pc, #88]	@ (8041bb8 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8041b60:	fba2 2303 	umull	r2, r3, r2, r3
 8041b64:	09db      	lsrs	r3, r3, #7
 8041b66:	2232      	movs	r2, #50	@ 0x32
 8041b68:	fb02 f303 	mul.w	r3, r2, r3
 8041b6c:	4a13      	ldr	r2, [pc, #76]	@ (8041bbc <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8041b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8041b72:	08db      	lsrs	r3, r3, #3
 8041b74:	3301      	adds	r3, #1
 8041b76:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8041b78:	e002      	b.n	8041b80 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 8041b7a:	68fb      	ldr	r3, [r7, #12]
 8041b7c:	3b01      	subs	r3, #1
 8041b7e:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8041b80:	4b0b      	ldr	r3, [pc, #44]	@ (8041bb0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8041b82:	695b      	ldr	r3, [r3, #20]
 8041b84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8041b88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8041b8c:	d102      	bne.n	8041b94 <HAL_PWREx_ControlVoltageScaling+0x8c>
 8041b8e:	68fb      	ldr	r3, [r7, #12]
 8041b90:	2b00      	cmp	r3, #0
 8041b92:	d1f2      	bne.n	8041b7a <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8041b94:	4b06      	ldr	r3, [pc, #24]	@ (8041bb0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8041b96:	695b      	ldr	r3, [r3, #20]
 8041b98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8041b9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8041ba0:	d101      	bne.n	8041ba6 <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 8041ba2:	2303      	movs	r3, #3
 8041ba4:	e000      	b.n	8041ba8 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 8041ba6:	2300      	movs	r3, #0
}
 8041ba8:	4618      	mov	r0, r3
 8041baa:	3710      	adds	r7, #16
 8041bac:	46bd      	mov	sp, r7
 8041bae:	bd80      	pop	{r7, pc}
 8041bb0:	40007000 	.word	0x40007000
 8041bb4:	20018014 	.word	0x20018014
 8041bb8:	0a7c5ac5 	.word	0x0a7c5ac5
 8041bbc:	cccccccd 	.word	0xcccccccd

08041bc0 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8041bc0:	b480      	push	{r7}
 8041bc2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8041bc4:	4b05      	ldr	r3, [pc, #20]	@ (8041bdc <HAL_PWREx_EnableVddIO2+0x1c>)
 8041bc6:	685b      	ldr	r3, [r3, #4]
 8041bc8:	4a04      	ldr	r2, [pc, #16]	@ (8041bdc <HAL_PWREx_EnableVddIO2+0x1c>)
 8041bca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8041bce:	6053      	str	r3, [r2, #4]
}
 8041bd0:	bf00      	nop
 8041bd2:	46bd      	mov	sp, r7
 8041bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041bd8:	4770      	bx	lr
 8041bda:	bf00      	nop
 8041bdc:	40007000 	.word	0x40007000

08041be0 <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 8041be0:	b480      	push	{r7}
 8041be2:	b083      	sub	sp, #12
 8041be4:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 8041be6:	4b0f      	ldr	r3, [pc, #60]	@ (8041c24 <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 8041be8:	691b      	ldr	r3, [r3, #16]
 8041bea:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 8041bec:	683b      	ldr	r3, [r7, #0]
 8041bee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8041bf2:	2b00      	cmp	r3, #0
 8041bf4:	d003      	beq.n	8041bfe <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 8041bf6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8041bfa:	607b      	str	r3, [r7, #4]
 8041bfc:	e00a      	b.n	8041c14 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 8041bfe:	683b      	ldr	r3, [r7, #0]
 8041c00:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8041c04:	2b00      	cmp	r3, #0
 8041c06:	d103      	bne.n	8041c10 <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 8041c08:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8041c0c:	607b      	str	r3, [r7, #4]
 8041c0e:	e001      	b.n	8041c14 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 8041c10:	2300      	movs	r3, #0
 8041c12:	607b      	str	r3, [r7, #4]
  }

  return mode;
 8041c14:	687b      	ldr	r3, [r7, #4]
}
 8041c16:	4618      	mov	r0, r3
 8041c18:	370c      	adds	r7, #12
 8041c1a:	46bd      	mov	sp, r7
 8041c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041c20:	4770      	bx	lr
 8041c22:	bf00      	nop
 8041c24:	40007000 	.word	0x40007000

08041c28 <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8041c28:	b580      	push	{r7, lr}
 8041c2a:	b088      	sub	sp, #32
 8041c2c:	af00      	add	r7, sp, #0
 8041c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8041c30:	687b      	ldr	r3, [r7, #4]
 8041c32:	2b00      	cmp	r3, #0
 8041c34:	d102      	bne.n	8041c3c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8041c36:	2301      	movs	r3, #1
 8041c38:	f000 bcc2 	b.w	80425c0 <HAL_RCC_OscConfig+0x998>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8041c3c:	4b99      	ldr	r3, [pc, #612]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041c3e:	689b      	ldr	r3, [r3, #8]
 8041c40:	f003 030c 	and.w	r3, r3, #12
 8041c44:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8041c46:	4b97      	ldr	r3, [pc, #604]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041c48:	68db      	ldr	r3, [r3, #12]
 8041c4a:	f003 0303 	and.w	r3, r3, #3
 8041c4e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8041c50:	687b      	ldr	r3, [r7, #4]
 8041c52:	681b      	ldr	r3, [r3, #0]
 8041c54:	f003 0310 	and.w	r3, r3, #16
 8041c58:	2b00      	cmp	r3, #0
 8041c5a:	f000 80e9 	beq.w	8041e30 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8041c5e:	69bb      	ldr	r3, [r7, #24]
 8041c60:	2b00      	cmp	r3, #0
 8041c62:	d006      	beq.n	8041c72 <HAL_RCC_OscConfig+0x4a>
 8041c64:	69bb      	ldr	r3, [r7, #24]
 8041c66:	2b0c      	cmp	r3, #12
 8041c68:	f040 8083 	bne.w	8041d72 <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8041c6c:	697b      	ldr	r3, [r7, #20]
 8041c6e:	2b01      	cmp	r3, #1
 8041c70:	d17f      	bne.n	8041d72 <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8041c72:	4b8c      	ldr	r3, [pc, #560]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041c74:	681b      	ldr	r3, [r3, #0]
 8041c76:	f003 0302 	and.w	r3, r3, #2
 8041c7a:	2b00      	cmp	r3, #0
 8041c7c:	d006      	beq.n	8041c8c <HAL_RCC_OscConfig+0x64>
 8041c7e:	687b      	ldr	r3, [r7, #4]
 8041c80:	69db      	ldr	r3, [r3, #28]
 8041c82:	2b00      	cmp	r3, #0
 8041c84:	d102      	bne.n	8041c8c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8041c86:	2301      	movs	r3, #1
 8041c88:	f000 bc9a 	b.w	80425c0 <HAL_RCC_OscConfig+0x998>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8041c8c:	687b      	ldr	r3, [r7, #4]
 8041c8e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8041c90:	4b84      	ldr	r3, [pc, #528]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041c92:	681b      	ldr	r3, [r3, #0]
 8041c94:	f003 0308 	and.w	r3, r3, #8
 8041c98:	2b00      	cmp	r3, #0
 8041c9a:	d004      	beq.n	8041ca6 <HAL_RCC_OscConfig+0x7e>
 8041c9c:	4b81      	ldr	r3, [pc, #516]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041c9e:	681b      	ldr	r3, [r3, #0]
 8041ca0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8041ca4:	e005      	b.n	8041cb2 <HAL_RCC_OscConfig+0x8a>
 8041ca6:	4b7f      	ldr	r3, [pc, #508]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041ca8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8041cac:	091b      	lsrs	r3, r3, #4
 8041cae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8041cb2:	4293      	cmp	r3, r2
 8041cb4:	d224      	bcs.n	8041d00 <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8041cb6:	687b      	ldr	r3, [r7, #4]
 8041cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041cba:	4618      	mov	r0, r3
 8041cbc:	f000 fecc 	bl	8042a58 <RCC_SetFlashLatencyFromMSIRange>
 8041cc0:	4603      	mov	r3, r0
 8041cc2:	2b00      	cmp	r3, #0
 8041cc4:	d002      	beq.n	8041ccc <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 8041cc6:	2301      	movs	r3, #1
 8041cc8:	f000 bc7a 	b.w	80425c0 <HAL_RCC_OscConfig+0x998>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8041ccc:	4b75      	ldr	r3, [pc, #468]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041cce:	681b      	ldr	r3, [r3, #0]
 8041cd0:	4a74      	ldr	r2, [pc, #464]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041cd2:	f043 0308 	orr.w	r3, r3, #8
 8041cd6:	6013      	str	r3, [r2, #0]
 8041cd8:	4b72      	ldr	r3, [pc, #456]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041cda:	681b      	ldr	r3, [r3, #0]
 8041cdc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8041ce0:	687b      	ldr	r3, [r7, #4]
 8041ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041ce4:	496f      	ldr	r1, [pc, #444]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041ce6:	4313      	orrs	r3, r2
 8041ce8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8041cea:	4b6e      	ldr	r3, [pc, #440]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041cec:	685b      	ldr	r3, [r3, #4]
 8041cee:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8041cf2:	687b      	ldr	r3, [r7, #4]
 8041cf4:	6a1b      	ldr	r3, [r3, #32]
 8041cf6:	021b      	lsls	r3, r3, #8
 8041cf8:	496a      	ldr	r1, [pc, #424]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041cfa:	4313      	orrs	r3, r2
 8041cfc:	604b      	str	r3, [r1, #4]
 8041cfe:	e026      	b.n	8041d4e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8041d00:	4b68      	ldr	r3, [pc, #416]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041d02:	681b      	ldr	r3, [r3, #0]
 8041d04:	4a67      	ldr	r2, [pc, #412]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041d06:	f043 0308 	orr.w	r3, r3, #8
 8041d0a:	6013      	str	r3, [r2, #0]
 8041d0c:	4b65      	ldr	r3, [pc, #404]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041d0e:	681b      	ldr	r3, [r3, #0]
 8041d10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8041d14:	687b      	ldr	r3, [r7, #4]
 8041d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041d18:	4962      	ldr	r1, [pc, #392]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041d1a:	4313      	orrs	r3, r2
 8041d1c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8041d1e:	4b61      	ldr	r3, [pc, #388]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041d20:	685b      	ldr	r3, [r3, #4]
 8041d22:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8041d26:	687b      	ldr	r3, [r7, #4]
 8041d28:	6a1b      	ldr	r3, [r3, #32]
 8041d2a:	021b      	lsls	r3, r3, #8
 8041d2c:	495d      	ldr	r1, [pc, #372]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041d2e:	4313      	orrs	r3, r2
 8041d30:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8041d32:	69bb      	ldr	r3, [r7, #24]
 8041d34:	2b00      	cmp	r3, #0
 8041d36:	d10a      	bne.n	8041d4e <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8041d38:	687b      	ldr	r3, [r7, #4]
 8041d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041d3c:	4618      	mov	r0, r3
 8041d3e:	f000 fe8b 	bl	8042a58 <RCC_SetFlashLatencyFromMSIRange>
 8041d42:	4603      	mov	r3, r0
 8041d44:	2b00      	cmp	r3, #0
 8041d46:	d002      	beq.n	8041d4e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8041d48:	2301      	movs	r3, #1
 8041d4a:	f000 bc39 	b.w	80425c0 <HAL_RCC_OscConfig+0x998>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8041d4e:	f000 fe15 	bl	804297c <HAL_RCC_GetHCLKFreq>
 8041d52:	4603      	mov	r3, r0
 8041d54:	4a54      	ldr	r2, [pc, #336]	@ (8041ea8 <HAL_RCC_OscConfig+0x280>)
 8041d56:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8041d58:	4b54      	ldr	r3, [pc, #336]	@ (8041eac <HAL_RCC_OscConfig+0x284>)
 8041d5a:	681b      	ldr	r3, [r3, #0]
 8041d5c:	4618      	mov	r0, r3
 8041d5e:	f7ff f89f 	bl	8040ea0 <HAL_InitTick>
 8041d62:	4603      	mov	r3, r0
 8041d64:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 8041d66:	7bfb      	ldrb	r3, [r7, #15]
 8041d68:	2b00      	cmp	r3, #0
 8041d6a:	d060      	beq.n	8041e2e <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8041d6c:	7bfb      	ldrb	r3, [r7, #15]
 8041d6e:	f000 bc27 	b.w	80425c0 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8041d72:	687b      	ldr	r3, [r7, #4]
 8041d74:	69db      	ldr	r3, [r3, #28]
 8041d76:	2b00      	cmp	r3, #0
 8041d78:	d039      	beq.n	8041dee <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8041d7a:	4b4a      	ldr	r3, [pc, #296]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041d7c:	681b      	ldr	r3, [r3, #0]
 8041d7e:	4a49      	ldr	r2, [pc, #292]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041d80:	f043 0301 	orr.w	r3, r3, #1
 8041d84:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8041d86:	f7ff f9fd 	bl	8041184 <HAL_GetTick>
 8041d8a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8041d8c:	e00f      	b.n	8041dae <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8041d8e:	f7ff f9f9 	bl	8041184 <HAL_GetTick>
 8041d92:	4602      	mov	r2, r0
 8041d94:	693b      	ldr	r3, [r7, #16]
 8041d96:	1ad3      	subs	r3, r2, r3
 8041d98:	2b02      	cmp	r3, #2
 8041d9a:	d908      	bls.n	8041dae <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8041d9c:	4b41      	ldr	r3, [pc, #260]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041d9e:	681b      	ldr	r3, [r3, #0]
 8041da0:	f003 0302 	and.w	r3, r3, #2
 8041da4:	2b00      	cmp	r3, #0
 8041da6:	d102      	bne.n	8041dae <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 8041da8:	2303      	movs	r3, #3
 8041daa:	f000 bc09 	b.w	80425c0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8041dae:	4b3d      	ldr	r3, [pc, #244]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041db0:	681b      	ldr	r3, [r3, #0]
 8041db2:	f003 0302 	and.w	r3, r3, #2
 8041db6:	2b00      	cmp	r3, #0
 8041db8:	d0e9      	beq.n	8041d8e <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8041dba:	4b3a      	ldr	r3, [pc, #232]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041dbc:	681b      	ldr	r3, [r3, #0]
 8041dbe:	4a39      	ldr	r2, [pc, #228]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041dc0:	f043 0308 	orr.w	r3, r3, #8
 8041dc4:	6013      	str	r3, [r2, #0]
 8041dc6:	4b37      	ldr	r3, [pc, #220]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041dc8:	681b      	ldr	r3, [r3, #0]
 8041dca:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8041dce:	687b      	ldr	r3, [r7, #4]
 8041dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041dd2:	4934      	ldr	r1, [pc, #208]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041dd4:	4313      	orrs	r3, r2
 8041dd6:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8041dd8:	4b32      	ldr	r3, [pc, #200]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041dda:	685b      	ldr	r3, [r3, #4]
 8041ddc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8041de0:	687b      	ldr	r3, [r7, #4]
 8041de2:	6a1b      	ldr	r3, [r3, #32]
 8041de4:	021b      	lsls	r3, r3, #8
 8041de6:	492f      	ldr	r1, [pc, #188]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041de8:	4313      	orrs	r3, r2
 8041dea:	604b      	str	r3, [r1, #4]
 8041dec:	e020      	b.n	8041e30 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8041dee:	4b2d      	ldr	r3, [pc, #180]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041df0:	681b      	ldr	r3, [r3, #0]
 8041df2:	4a2c      	ldr	r2, [pc, #176]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041df4:	f023 0301 	bic.w	r3, r3, #1
 8041df8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8041dfa:	f7ff f9c3 	bl	8041184 <HAL_GetTick>
 8041dfe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8041e00:	e00e      	b.n	8041e20 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8041e02:	f7ff f9bf 	bl	8041184 <HAL_GetTick>
 8041e06:	4602      	mov	r2, r0
 8041e08:	693b      	ldr	r3, [r7, #16]
 8041e0a:	1ad3      	subs	r3, r2, r3
 8041e0c:	2b02      	cmp	r3, #2
 8041e0e:	d907      	bls.n	8041e20 <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8041e10:	4b24      	ldr	r3, [pc, #144]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041e12:	681b      	ldr	r3, [r3, #0]
 8041e14:	f003 0302 	and.w	r3, r3, #2
 8041e18:	2b00      	cmp	r3, #0
 8041e1a:	d001      	beq.n	8041e20 <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 8041e1c:	2303      	movs	r3, #3
 8041e1e:	e3cf      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8041e20:	4b20      	ldr	r3, [pc, #128]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041e22:	681b      	ldr	r3, [r3, #0]
 8041e24:	f003 0302 	and.w	r3, r3, #2
 8041e28:	2b00      	cmp	r3, #0
 8041e2a:	d1ea      	bne.n	8041e02 <HAL_RCC_OscConfig+0x1da>
 8041e2c:	e000      	b.n	8041e30 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8041e2e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8041e30:	687b      	ldr	r3, [r7, #4]
 8041e32:	681b      	ldr	r3, [r3, #0]
 8041e34:	f003 0301 	and.w	r3, r3, #1
 8041e38:	2b00      	cmp	r3, #0
 8041e3a:	d07e      	beq.n	8041f3a <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8041e3c:	69bb      	ldr	r3, [r7, #24]
 8041e3e:	2b08      	cmp	r3, #8
 8041e40:	d005      	beq.n	8041e4e <HAL_RCC_OscConfig+0x226>
 8041e42:	69bb      	ldr	r3, [r7, #24]
 8041e44:	2b0c      	cmp	r3, #12
 8041e46:	d10e      	bne.n	8041e66 <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8041e48:	697b      	ldr	r3, [r7, #20]
 8041e4a:	2b03      	cmp	r3, #3
 8041e4c:	d10b      	bne.n	8041e66 <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8041e4e:	4b15      	ldr	r3, [pc, #84]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041e50:	681b      	ldr	r3, [r3, #0]
 8041e52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8041e56:	2b00      	cmp	r3, #0
 8041e58:	d06e      	beq.n	8041f38 <HAL_RCC_OscConfig+0x310>
 8041e5a:	687b      	ldr	r3, [r7, #4]
 8041e5c:	685b      	ldr	r3, [r3, #4]
 8041e5e:	2b00      	cmp	r3, #0
 8041e60:	d16a      	bne.n	8041f38 <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 8041e62:	2301      	movs	r3, #1
 8041e64:	e3ac      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8041e66:	687b      	ldr	r3, [r7, #4]
 8041e68:	685b      	ldr	r3, [r3, #4]
 8041e6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8041e6e:	d106      	bne.n	8041e7e <HAL_RCC_OscConfig+0x256>
 8041e70:	4b0c      	ldr	r3, [pc, #48]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041e72:	681b      	ldr	r3, [r3, #0]
 8041e74:	4a0b      	ldr	r2, [pc, #44]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041e76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8041e7a:	6013      	str	r3, [r2, #0]
 8041e7c:	e024      	b.n	8041ec8 <HAL_RCC_OscConfig+0x2a0>
 8041e7e:	687b      	ldr	r3, [r7, #4]
 8041e80:	685b      	ldr	r3, [r3, #4]
 8041e82:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8041e86:	d113      	bne.n	8041eb0 <HAL_RCC_OscConfig+0x288>
 8041e88:	4b06      	ldr	r3, [pc, #24]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041e8a:	681b      	ldr	r3, [r3, #0]
 8041e8c:	4a05      	ldr	r2, [pc, #20]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041e8e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8041e92:	6013      	str	r3, [r2, #0]
 8041e94:	4b03      	ldr	r3, [pc, #12]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041e96:	681b      	ldr	r3, [r3, #0]
 8041e98:	4a02      	ldr	r2, [pc, #8]	@ (8041ea4 <HAL_RCC_OscConfig+0x27c>)
 8041e9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8041e9e:	6013      	str	r3, [r2, #0]
 8041ea0:	e012      	b.n	8041ec8 <HAL_RCC_OscConfig+0x2a0>
 8041ea2:	bf00      	nop
 8041ea4:	40021000 	.word	0x40021000
 8041ea8:	20018014 	.word	0x20018014
 8041eac:	20018018 	.word	0x20018018
 8041eb0:	4b8b      	ldr	r3, [pc, #556]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8041eb2:	681b      	ldr	r3, [r3, #0]
 8041eb4:	4a8a      	ldr	r2, [pc, #552]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8041eb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8041eba:	6013      	str	r3, [r2, #0]
 8041ebc:	4b88      	ldr	r3, [pc, #544]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8041ebe:	681b      	ldr	r3, [r3, #0]
 8041ec0:	4a87      	ldr	r2, [pc, #540]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8041ec2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8041ec6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8041ec8:	687b      	ldr	r3, [r7, #4]
 8041eca:	685b      	ldr	r3, [r3, #4]
 8041ecc:	2b00      	cmp	r3, #0
 8041ece:	d019      	beq.n	8041f04 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041ed0:	f7ff f958 	bl	8041184 <HAL_GetTick>
 8041ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8041ed6:	e00e      	b.n	8041ef6 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8041ed8:	f7ff f954 	bl	8041184 <HAL_GetTick>
 8041edc:	4602      	mov	r2, r0
 8041ede:	693b      	ldr	r3, [r7, #16]
 8041ee0:	1ad3      	subs	r3, r2, r3
 8041ee2:	2b64      	cmp	r3, #100	@ 0x64
 8041ee4:	d907      	bls.n	8041ef6 <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8041ee6:	4b7e      	ldr	r3, [pc, #504]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8041ee8:	681b      	ldr	r3, [r3, #0]
 8041eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8041eee:	2b00      	cmp	r3, #0
 8041ef0:	d101      	bne.n	8041ef6 <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 8041ef2:	2303      	movs	r3, #3
 8041ef4:	e364      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8041ef6:	4b7a      	ldr	r3, [pc, #488]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8041ef8:	681b      	ldr	r3, [r3, #0]
 8041efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8041efe:	2b00      	cmp	r3, #0
 8041f00:	d0ea      	beq.n	8041ed8 <HAL_RCC_OscConfig+0x2b0>
 8041f02:	e01a      	b.n	8041f3a <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041f04:	f7ff f93e 	bl	8041184 <HAL_GetTick>
 8041f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8041f0a:	e00e      	b.n	8041f2a <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8041f0c:	f7ff f93a 	bl	8041184 <HAL_GetTick>
 8041f10:	4602      	mov	r2, r0
 8041f12:	693b      	ldr	r3, [r7, #16]
 8041f14:	1ad3      	subs	r3, r2, r3
 8041f16:	2b64      	cmp	r3, #100	@ 0x64
 8041f18:	d907      	bls.n	8041f2a <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8041f1a:	4b71      	ldr	r3, [pc, #452]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8041f1c:	681b      	ldr	r3, [r3, #0]
 8041f1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8041f22:	2b00      	cmp	r3, #0
 8041f24:	d001      	beq.n	8041f2a <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 8041f26:	2303      	movs	r3, #3
 8041f28:	e34a      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8041f2a:	4b6d      	ldr	r3, [pc, #436]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8041f2c:	681b      	ldr	r3, [r3, #0]
 8041f2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8041f32:	2b00      	cmp	r3, #0
 8041f34:	d1ea      	bne.n	8041f0c <HAL_RCC_OscConfig+0x2e4>
 8041f36:	e000      	b.n	8041f3a <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8041f38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8041f3a:	687b      	ldr	r3, [r7, #4]
 8041f3c:	681b      	ldr	r3, [r3, #0]
 8041f3e:	f003 0302 	and.w	r3, r3, #2
 8041f42:	2b00      	cmp	r3, #0
 8041f44:	d06c      	beq.n	8042020 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8041f46:	69bb      	ldr	r3, [r7, #24]
 8041f48:	2b04      	cmp	r3, #4
 8041f4a:	d005      	beq.n	8041f58 <HAL_RCC_OscConfig+0x330>
 8041f4c:	69bb      	ldr	r3, [r7, #24]
 8041f4e:	2b0c      	cmp	r3, #12
 8041f50:	d119      	bne.n	8041f86 <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8041f52:	697b      	ldr	r3, [r7, #20]
 8041f54:	2b02      	cmp	r3, #2
 8041f56:	d116      	bne.n	8041f86 <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8041f58:	4b61      	ldr	r3, [pc, #388]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8041f5a:	681b      	ldr	r3, [r3, #0]
 8041f5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8041f60:	2b00      	cmp	r3, #0
 8041f62:	d005      	beq.n	8041f70 <HAL_RCC_OscConfig+0x348>
 8041f64:	687b      	ldr	r3, [r7, #4]
 8041f66:	68db      	ldr	r3, [r3, #12]
 8041f68:	2b00      	cmp	r3, #0
 8041f6a:	d101      	bne.n	8041f70 <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 8041f6c:	2301      	movs	r3, #1
 8041f6e:	e327      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8041f70:	4b5b      	ldr	r3, [pc, #364]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8041f72:	685b      	ldr	r3, [r3, #4]
 8041f74:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8041f78:	687b      	ldr	r3, [r7, #4]
 8041f7a:	691b      	ldr	r3, [r3, #16]
 8041f7c:	061b      	lsls	r3, r3, #24
 8041f7e:	4958      	ldr	r1, [pc, #352]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8041f80:	4313      	orrs	r3, r2
 8041f82:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8041f84:	e04c      	b.n	8042020 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8041f86:	687b      	ldr	r3, [r7, #4]
 8041f88:	68db      	ldr	r3, [r3, #12]
 8041f8a:	2b00      	cmp	r3, #0
 8041f8c:	d029      	beq.n	8041fe2 <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8041f8e:	4b54      	ldr	r3, [pc, #336]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8041f90:	681b      	ldr	r3, [r3, #0]
 8041f92:	4a53      	ldr	r2, [pc, #332]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8041f94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8041f98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041f9a:	f7ff f8f3 	bl	8041184 <HAL_GetTick>
 8041f9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8041fa0:	e00e      	b.n	8041fc0 <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8041fa2:	f7ff f8ef 	bl	8041184 <HAL_GetTick>
 8041fa6:	4602      	mov	r2, r0
 8041fa8:	693b      	ldr	r3, [r7, #16]
 8041faa:	1ad3      	subs	r3, r2, r3
 8041fac:	2b02      	cmp	r3, #2
 8041fae:	d907      	bls.n	8041fc0 <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8041fb0:	4b4b      	ldr	r3, [pc, #300]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8041fb2:	681b      	ldr	r3, [r3, #0]
 8041fb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8041fb8:	2b00      	cmp	r3, #0
 8041fba:	d101      	bne.n	8041fc0 <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 8041fbc:	2303      	movs	r3, #3
 8041fbe:	e2ff      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8041fc0:	4b47      	ldr	r3, [pc, #284]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8041fc2:	681b      	ldr	r3, [r3, #0]
 8041fc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8041fc8:	2b00      	cmp	r3, #0
 8041fca:	d0ea      	beq.n	8041fa2 <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8041fcc:	4b44      	ldr	r3, [pc, #272]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8041fce:	685b      	ldr	r3, [r3, #4]
 8041fd0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8041fd4:	687b      	ldr	r3, [r7, #4]
 8041fd6:	691b      	ldr	r3, [r3, #16]
 8041fd8:	061b      	lsls	r3, r3, #24
 8041fda:	4941      	ldr	r1, [pc, #260]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8041fdc:	4313      	orrs	r3, r2
 8041fde:	604b      	str	r3, [r1, #4]
 8041fe0:	e01e      	b.n	8042020 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8041fe2:	4b3f      	ldr	r3, [pc, #252]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8041fe4:	681b      	ldr	r3, [r3, #0]
 8041fe6:	4a3e      	ldr	r2, [pc, #248]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8041fe8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8041fec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041fee:	f7ff f8c9 	bl	8041184 <HAL_GetTick>
 8041ff2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8041ff4:	e00e      	b.n	8042014 <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8041ff6:	f7ff f8c5 	bl	8041184 <HAL_GetTick>
 8041ffa:	4602      	mov	r2, r0
 8041ffc:	693b      	ldr	r3, [r7, #16]
 8041ffe:	1ad3      	subs	r3, r2, r3
 8042000:	2b02      	cmp	r3, #2
 8042002:	d907      	bls.n	8042014 <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8042004:	4b36      	ldr	r3, [pc, #216]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8042006:	681b      	ldr	r3, [r3, #0]
 8042008:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 804200c:	2b00      	cmp	r3, #0
 804200e:	d001      	beq.n	8042014 <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 8042010:	2303      	movs	r3, #3
 8042012:	e2d5      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8042014:	4b32      	ldr	r3, [pc, #200]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8042016:	681b      	ldr	r3, [r3, #0]
 8042018:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 804201c:	2b00      	cmp	r3, #0
 804201e:	d1ea      	bne.n	8041ff6 <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8042020:	687b      	ldr	r3, [r7, #4]
 8042022:	681b      	ldr	r3, [r3, #0]
 8042024:	f003 0308 	and.w	r3, r3, #8
 8042028:	2b00      	cmp	r3, #0
 804202a:	d062      	beq.n	80420f2 <HAL_RCC_OscConfig+0x4ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 804202c:	687b      	ldr	r3, [r7, #4]
 804202e:	695b      	ldr	r3, [r3, #20]
 8042030:	2b00      	cmp	r3, #0
 8042032:	d038      	beq.n	80420a6 <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8042034:	687b      	ldr	r3, [r7, #4]
 8042036:	699b      	ldr	r3, [r3, #24]
 8042038:	2b00      	cmp	r3, #0
 804203a:	d108      	bne.n	804204e <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 804203c:	4b28      	ldr	r3, [pc, #160]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 804203e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8042042:	4a27      	ldr	r2, [pc, #156]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8042044:	f023 0310 	bic.w	r3, r3, #16
 8042048:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 804204c:	e007      	b.n	804205e <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 804204e:	4b24      	ldr	r3, [pc, #144]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8042050:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8042054:	4a22      	ldr	r2, [pc, #136]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8042056:	f043 0310 	orr.w	r3, r3, #16
 804205a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 804205e:	4b20      	ldr	r3, [pc, #128]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8042060:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8042064:	4a1e      	ldr	r2, [pc, #120]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8042066:	f043 0301 	orr.w	r3, r3, #1
 804206a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 804206e:	f7ff f889 	bl	8041184 <HAL_GetTick>
 8042072:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8042074:	e00f      	b.n	8042096 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8042076:	f7ff f885 	bl	8041184 <HAL_GetTick>
 804207a:	4602      	mov	r2, r0
 804207c:	693b      	ldr	r3, [r7, #16]
 804207e:	1ad3      	subs	r3, r2, r3
 8042080:	2b07      	cmp	r3, #7
 8042082:	d908      	bls.n	8042096 <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8042084:	4b16      	ldr	r3, [pc, #88]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8042086:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 804208a:	f003 0302 	and.w	r3, r3, #2
 804208e:	2b00      	cmp	r3, #0
 8042090:	d101      	bne.n	8042096 <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 8042092:	2303      	movs	r3, #3
 8042094:	e294      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8042096:	4b12      	ldr	r3, [pc, #72]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 8042098:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 804209c:	f003 0302 	and.w	r3, r3, #2
 80420a0:	2b00      	cmp	r3, #0
 80420a2:	d0e8      	beq.n	8042076 <HAL_RCC_OscConfig+0x44e>
 80420a4:	e025      	b.n	80420f2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80420a6:	4b0e      	ldr	r3, [pc, #56]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 80420a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80420ac:	4a0c      	ldr	r2, [pc, #48]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 80420ae:	f023 0301 	bic.w	r3, r3, #1
 80420b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80420b6:	f7ff f865 	bl	8041184 <HAL_GetTick>
 80420ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80420bc:	e012      	b.n	80420e4 <HAL_RCC_OscConfig+0x4bc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80420be:	f7ff f861 	bl	8041184 <HAL_GetTick>
 80420c2:	4602      	mov	r2, r0
 80420c4:	693b      	ldr	r3, [r7, #16]
 80420c6:	1ad3      	subs	r3, r2, r3
 80420c8:	2b07      	cmp	r3, #7
 80420ca:	d90b      	bls.n	80420e4 <HAL_RCC_OscConfig+0x4bc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80420cc:	4b04      	ldr	r3, [pc, #16]	@ (80420e0 <HAL_RCC_OscConfig+0x4b8>)
 80420ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80420d2:	f003 0302 	and.w	r3, r3, #2
 80420d6:	2b00      	cmp	r3, #0
 80420d8:	d004      	beq.n	80420e4 <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 80420da:	2303      	movs	r3, #3
 80420dc:	e270      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
 80420de:	bf00      	nop
 80420e0:	40021000 	.word	0x40021000
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80420e4:	4ba8      	ldr	r3, [pc, #672]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 80420e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80420ea:	f003 0302 	and.w	r3, r3, #2
 80420ee:	2b00      	cmp	r3, #0
 80420f0:	d1e5      	bne.n	80420be <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80420f2:	687b      	ldr	r3, [r7, #4]
 80420f4:	681b      	ldr	r3, [r3, #0]
 80420f6:	f003 0304 	and.w	r3, r3, #4
 80420fa:	2b00      	cmp	r3, #0
 80420fc:	f000 812d 	beq.w	804235a <HAL_RCC_OscConfig+0x732>
  {
    FlagStatus       pwrclkchanged = RESET;
 8042100:	2300      	movs	r3, #0
 8042102:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8042104:	4ba0      	ldr	r3, [pc, #640]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 8042106:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042108:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 804210c:	2b00      	cmp	r3, #0
 804210e:	d10d      	bne.n	804212c <HAL_RCC_OscConfig+0x504>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8042110:	4b9d      	ldr	r3, [pc, #628]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 8042112:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042114:	4a9c      	ldr	r2, [pc, #624]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 8042116:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 804211a:	6593      	str	r3, [r2, #88]	@ 0x58
 804211c:	4b9a      	ldr	r3, [pc, #616]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 804211e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042120:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8042124:	60bb      	str	r3, [r7, #8]
 8042126:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8042128:	2301      	movs	r3, #1
 804212a:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 804212c:	4b97      	ldr	r3, [pc, #604]	@ (804238c <HAL_RCC_OscConfig+0x764>)
 804212e:	681b      	ldr	r3, [r3, #0]
 8042130:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8042134:	2b00      	cmp	r3, #0
 8042136:	d11e      	bne.n	8042176 <HAL_RCC_OscConfig+0x54e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8042138:	4b94      	ldr	r3, [pc, #592]	@ (804238c <HAL_RCC_OscConfig+0x764>)
 804213a:	681b      	ldr	r3, [r3, #0]
 804213c:	4a93      	ldr	r2, [pc, #588]	@ (804238c <HAL_RCC_OscConfig+0x764>)
 804213e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8042142:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8042144:	f7ff f81e 	bl	8041184 <HAL_GetTick>
 8042148:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 804214a:	e00e      	b.n	804216a <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 804214c:	f7ff f81a 	bl	8041184 <HAL_GetTick>
 8042150:	4602      	mov	r2, r0
 8042152:	693b      	ldr	r3, [r7, #16]
 8042154:	1ad3      	subs	r3, r2, r3
 8042156:	2b02      	cmp	r3, #2
 8042158:	d907      	bls.n	804216a <HAL_RCC_OscConfig+0x542>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 804215a:	4b8c      	ldr	r3, [pc, #560]	@ (804238c <HAL_RCC_OscConfig+0x764>)
 804215c:	681b      	ldr	r3, [r3, #0]
 804215e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8042162:	2b00      	cmp	r3, #0
 8042164:	d101      	bne.n	804216a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8042166:	2303      	movs	r3, #3
 8042168:	e22a      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 804216a:	4b88      	ldr	r3, [pc, #544]	@ (804238c <HAL_RCC_OscConfig+0x764>)
 804216c:	681b      	ldr	r3, [r3, #0]
 804216e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8042172:	2b00      	cmp	r3, #0
 8042174:	d0ea      	beq.n	804214c <HAL_RCC_OscConfig+0x524>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8042176:	687b      	ldr	r3, [r7, #4]
 8042178:	689b      	ldr	r3, [r3, #8]
 804217a:	f003 0301 	and.w	r3, r3, #1
 804217e:	2b00      	cmp	r3, #0
 8042180:	d01f      	beq.n	80421c2 <HAL_RCC_OscConfig+0x59a>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8042182:	687b      	ldr	r3, [r7, #4]
 8042184:	689b      	ldr	r3, [r3, #8]
 8042186:	f003 0304 	and.w	r3, r3, #4
 804218a:	2b00      	cmp	r3, #0
 804218c:	d010      	beq.n	80421b0 <HAL_RCC_OscConfig+0x588>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 804218e:	4b7e      	ldr	r3, [pc, #504]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 8042190:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042194:	4a7c      	ldr	r2, [pc, #496]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 8042196:	f043 0304 	orr.w	r3, r3, #4
 804219a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 804219e:	4b7a      	ldr	r3, [pc, #488]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 80421a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80421a4:	4a78      	ldr	r2, [pc, #480]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 80421a6:	f043 0301 	orr.w	r3, r3, #1
 80421aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80421ae:	e018      	b.n	80421e2 <HAL_RCC_OscConfig+0x5ba>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80421b0:	4b75      	ldr	r3, [pc, #468]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 80421b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80421b6:	4a74      	ldr	r2, [pc, #464]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 80421b8:	f043 0301 	orr.w	r3, r3, #1
 80421bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80421c0:	e00f      	b.n	80421e2 <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80421c2:	4b71      	ldr	r3, [pc, #452]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 80421c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80421c8:	4a6f      	ldr	r2, [pc, #444]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 80421ca:	f023 0301 	bic.w	r3, r3, #1
 80421ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80421d2:	4b6d      	ldr	r3, [pc, #436]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 80421d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80421d8:	4a6b      	ldr	r2, [pc, #428]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 80421da:	f023 0304 	bic.w	r3, r3, #4
 80421de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80421e2:	687b      	ldr	r3, [r7, #4]
 80421e4:	689b      	ldr	r3, [r3, #8]
 80421e6:	2b00      	cmp	r3, #0
 80421e8:	d068      	beq.n	80422bc <HAL_RCC_OscConfig+0x694>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80421ea:	f7fe ffcb 	bl	8041184 <HAL_GetTick>
 80421ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80421f0:	e011      	b.n	8042216 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80421f2:	f7fe ffc7 	bl	8041184 <HAL_GetTick>
 80421f6:	4602      	mov	r2, r0
 80421f8:	693b      	ldr	r3, [r7, #16]
 80421fa:	1ad3      	subs	r3, r2, r3
 80421fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8042200:	4293      	cmp	r3, r2
 8042202:	d908      	bls.n	8042216 <HAL_RCC_OscConfig+0x5ee>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8042204:	4b60      	ldr	r3, [pc, #384]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 8042206:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 804220a:	f003 0302 	and.w	r3, r3, #2
 804220e:	2b00      	cmp	r3, #0
 8042210:	d101      	bne.n	8042216 <HAL_RCC_OscConfig+0x5ee>
          {
            return HAL_TIMEOUT;
 8042212:	2303      	movs	r3, #3
 8042214:	e1d4      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8042216:	4b5c      	ldr	r3, [pc, #368]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 8042218:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 804221c:	f003 0302 	and.w	r3, r3, #2
 8042220:	2b00      	cmp	r3, #0
 8042222:	d0e6      	beq.n	80421f2 <HAL_RCC_OscConfig+0x5ca>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8042224:	687b      	ldr	r3, [r7, #4]
 8042226:	689b      	ldr	r3, [r3, #8]
 8042228:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 804222c:	2b00      	cmp	r3, #0
 804222e:	d022      	beq.n	8042276 <HAL_RCC_OscConfig+0x64e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8042230:	4b55      	ldr	r3, [pc, #340]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 8042232:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042236:	4a54      	ldr	r2, [pc, #336]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 8042238:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 804223c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8042240:	e011      	b.n	8042266 <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8042242:	f7fe ff9f 	bl	8041184 <HAL_GetTick>
 8042246:	4602      	mov	r2, r0
 8042248:	693b      	ldr	r3, [r7, #16]
 804224a:	1ad3      	subs	r3, r2, r3
 804224c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8042250:	4293      	cmp	r3, r2
 8042252:	d908      	bls.n	8042266 <HAL_RCC_OscConfig+0x63e>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8042254:	4b4c      	ldr	r3, [pc, #304]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 8042256:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 804225a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 804225e:	2b00      	cmp	r3, #0
 8042260:	d101      	bne.n	8042266 <HAL_RCC_OscConfig+0x63e>
            {
              return HAL_TIMEOUT;
 8042262:	2303      	movs	r3, #3
 8042264:	e1ac      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8042266:	4b48      	ldr	r3, [pc, #288]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 8042268:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 804226c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8042270:	2b00      	cmp	r3, #0
 8042272:	d0e6      	beq.n	8042242 <HAL_RCC_OscConfig+0x61a>
 8042274:	e068      	b.n	8042348 <HAL_RCC_OscConfig+0x720>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8042276:	4b44      	ldr	r3, [pc, #272]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 8042278:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 804227c:	4a42      	ldr	r2, [pc, #264]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 804227e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8042282:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8042286:	e011      	b.n	80422ac <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8042288:	f7fe ff7c 	bl	8041184 <HAL_GetTick>
 804228c:	4602      	mov	r2, r0
 804228e:	693b      	ldr	r3, [r7, #16]
 8042290:	1ad3      	subs	r3, r2, r3
 8042292:	f241 3288 	movw	r2, #5000	@ 0x1388
 8042296:	4293      	cmp	r3, r2
 8042298:	d908      	bls.n	80422ac <HAL_RCC_OscConfig+0x684>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 804229a:	4b3b      	ldr	r3, [pc, #236]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 804229c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80422a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80422a4:	2b00      	cmp	r3, #0
 80422a6:	d001      	beq.n	80422ac <HAL_RCC_OscConfig+0x684>
            {
              return HAL_TIMEOUT;
 80422a8:	2303      	movs	r3, #3
 80422aa:	e189      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80422ac:	4b36      	ldr	r3, [pc, #216]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 80422ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80422b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80422b6:	2b00      	cmp	r3, #0
 80422b8:	d1e6      	bne.n	8042288 <HAL_RCC_OscConfig+0x660>
 80422ba:	e045      	b.n	8042348 <HAL_RCC_OscConfig+0x720>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80422bc:	f7fe ff62 	bl	8041184 <HAL_GetTick>
 80422c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80422c2:	e011      	b.n	80422e8 <HAL_RCC_OscConfig+0x6c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80422c4:	f7fe ff5e 	bl	8041184 <HAL_GetTick>
 80422c8:	4602      	mov	r2, r0
 80422ca:	693b      	ldr	r3, [r7, #16]
 80422cc:	1ad3      	subs	r3, r2, r3
 80422ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80422d2:	4293      	cmp	r3, r2
 80422d4:	d908      	bls.n	80422e8 <HAL_RCC_OscConfig+0x6c0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80422d6:	4b2c      	ldr	r3, [pc, #176]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 80422d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80422dc:	f003 0302 	and.w	r3, r3, #2
 80422e0:	2b00      	cmp	r3, #0
 80422e2:	d001      	beq.n	80422e8 <HAL_RCC_OscConfig+0x6c0>
          {
            return HAL_TIMEOUT;
 80422e4:	2303      	movs	r3, #3
 80422e6:	e16b      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80422e8:	4b27      	ldr	r3, [pc, #156]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 80422ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80422ee:	f003 0302 	and.w	r3, r3, #2
 80422f2:	2b00      	cmp	r3, #0
 80422f4:	d1e6      	bne.n	80422c4 <HAL_RCC_OscConfig+0x69c>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80422f6:	4b24      	ldr	r3, [pc, #144]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 80422f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80422fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8042300:	2b00      	cmp	r3, #0
 8042302:	d021      	beq.n	8042348 <HAL_RCC_OscConfig+0x720>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8042304:	4b20      	ldr	r3, [pc, #128]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 8042306:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 804230a:	4a1f      	ldr	r2, [pc, #124]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 804230c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8042310:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8042314:	e011      	b.n	804233a <HAL_RCC_OscConfig+0x712>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8042316:	f7fe ff35 	bl	8041184 <HAL_GetTick>
 804231a:	4602      	mov	r2, r0
 804231c:	693b      	ldr	r3, [r7, #16]
 804231e:	1ad3      	subs	r3, r2, r3
 8042320:	f241 3288 	movw	r2, #5000	@ 0x1388
 8042324:	4293      	cmp	r3, r2
 8042326:	d908      	bls.n	804233a <HAL_RCC_OscConfig+0x712>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8042328:	4b17      	ldr	r3, [pc, #92]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 804232a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 804232e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8042332:	2b00      	cmp	r3, #0
 8042334:	d001      	beq.n	804233a <HAL_RCC_OscConfig+0x712>
            {
              return HAL_TIMEOUT;
 8042336:	2303      	movs	r3, #3
 8042338:	e142      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 804233a:	4b13      	ldr	r3, [pc, #76]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 804233c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042340:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8042344:	2b00      	cmp	r3, #0
 8042346:	d1e6      	bne.n	8042316 <HAL_RCC_OscConfig+0x6ee>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8042348:	7ffb      	ldrb	r3, [r7, #31]
 804234a:	2b01      	cmp	r3, #1
 804234c:	d105      	bne.n	804235a <HAL_RCC_OscConfig+0x732>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 804234e:	4b0e      	ldr	r3, [pc, #56]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 8042350:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042352:	4a0d      	ldr	r2, [pc, #52]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 8042354:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8042358:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 804235a:	687b      	ldr	r3, [r7, #4]
 804235c:	681b      	ldr	r3, [r3, #0]
 804235e:	f003 0320 	and.w	r3, r3, #32
 8042362:	2b00      	cmp	r3, #0
 8042364:	d04f      	beq.n	8042406 <HAL_RCC_OscConfig+0x7de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8042366:	687b      	ldr	r3, [r7, #4]
 8042368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 804236a:	2b00      	cmp	r3, #0
 804236c:	d028      	beq.n	80423c0 <HAL_RCC_OscConfig+0x798>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 804236e:	4b06      	ldr	r3, [pc, #24]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 8042370:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8042374:	4a04      	ldr	r2, [pc, #16]	@ (8042388 <HAL_RCC_OscConfig+0x760>)
 8042376:	f043 0301 	orr.w	r3, r3, #1
 804237a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 804237e:	f7fe ff01 	bl	8041184 <HAL_GetTick>
 8042382:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8042384:	e014      	b.n	80423b0 <HAL_RCC_OscConfig+0x788>
 8042386:	bf00      	nop
 8042388:	40021000 	.word	0x40021000
 804238c:	40007000 	.word	0x40007000
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8042390:	f7fe fef8 	bl	8041184 <HAL_GetTick>
 8042394:	4602      	mov	r2, r0
 8042396:	693b      	ldr	r3, [r7, #16]
 8042398:	1ad3      	subs	r3, r2, r3
 804239a:	2b02      	cmp	r3, #2
 804239c:	d908      	bls.n	80423b0 <HAL_RCC_OscConfig+0x788>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 804239e:	4b8a      	ldr	r3, [pc, #552]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 80423a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80423a4:	f003 0302 	and.w	r3, r3, #2
 80423a8:	2b00      	cmp	r3, #0
 80423aa:	d101      	bne.n	80423b0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80423ac:	2303      	movs	r3, #3
 80423ae:	e107      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80423b0:	4b85      	ldr	r3, [pc, #532]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 80423b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80423b6:	f003 0302 	and.w	r3, r3, #2
 80423ba:	2b00      	cmp	r3, #0
 80423bc:	d0e8      	beq.n	8042390 <HAL_RCC_OscConfig+0x768>
 80423be:	e022      	b.n	8042406 <HAL_RCC_OscConfig+0x7de>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80423c0:	4b81      	ldr	r3, [pc, #516]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 80423c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80423c6:	4a80      	ldr	r2, [pc, #512]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 80423c8:	f023 0301 	bic.w	r3, r3, #1
 80423cc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80423d0:	f7fe fed8 	bl	8041184 <HAL_GetTick>
 80423d4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80423d6:	e00f      	b.n	80423f8 <HAL_RCC_OscConfig+0x7d0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80423d8:	f7fe fed4 	bl	8041184 <HAL_GetTick>
 80423dc:	4602      	mov	r2, r0
 80423de:	693b      	ldr	r3, [r7, #16]
 80423e0:	1ad3      	subs	r3, r2, r3
 80423e2:	2b02      	cmp	r3, #2
 80423e4:	d908      	bls.n	80423f8 <HAL_RCC_OscConfig+0x7d0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80423e6:	4b78      	ldr	r3, [pc, #480]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 80423e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80423ec:	f003 0302 	and.w	r3, r3, #2
 80423f0:	2b00      	cmp	r3, #0
 80423f2:	d001      	beq.n	80423f8 <HAL_RCC_OscConfig+0x7d0>
          {
            return HAL_TIMEOUT;
 80423f4:	2303      	movs	r3, #3
 80423f6:	e0e3      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80423f8:	4b73      	ldr	r3, [pc, #460]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 80423fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80423fe:	f003 0302 	and.w	r3, r3, #2
 8042402:	2b00      	cmp	r3, #0
 8042404:	d1e8      	bne.n	80423d8 <HAL_RCC_OscConfig+0x7b0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8042406:	687b      	ldr	r3, [r7, #4]
 8042408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 804240a:	2b00      	cmp	r3, #0
 804240c:	f000 80d7 	beq.w	80425be <HAL_RCC_OscConfig+0x996>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8042410:	4b6d      	ldr	r3, [pc, #436]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 8042412:	689b      	ldr	r3, [r3, #8]
 8042414:	f003 030c 	and.w	r3, r3, #12
 8042418:	2b0c      	cmp	r3, #12
 804241a:	f000 8091 	beq.w	8042540 <HAL_RCC_OscConfig+0x918>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 804241e:	687b      	ldr	r3, [r7, #4]
 8042420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8042422:	2b02      	cmp	r3, #2
 8042424:	d166      	bne.n	80424f4 <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8042426:	4b68      	ldr	r3, [pc, #416]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 8042428:	681b      	ldr	r3, [r3, #0]
 804242a:	4a67      	ldr	r2, [pc, #412]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 804242c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8042430:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8042432:	f7fe fea7 	bl	8041184 <HAL_GetTick>
 8042436:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8042438:	e00e      	b.n	8042458 <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 804243a:	f7fe fea3 	bl	8041184 <HAL_GetTick>
 804243e:	4602      	mov	r2, r0
 8042440:	693b      	ldr	r3, [r7, #16]
 8042442:	1ad3      	subs	r3, r2, r3
 8042444:	2b02      	cmp	r3, #2
 8042446:	d907      	bls.n	8042458 <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8042448:	4b5f      	ldr	r3, [pc, #380]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 804244a:	681b      	ldr	r3, [r3, #0]
 804244c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8042450:	2b00      	cmp	r3, #0
 8042452:	d001      	beq.n	8042458 <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 8042454:	2303      	movs	r3, #3
 8042456:	e0b3      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8042458:	4b5b      	ldr	r3, [pc, #364]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 804245a:	681b      	ldr	r3, [r3, #0]
 804245c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8042460:	2b00      	cmp	r3, #0
 8042462:	d1ea      	bne.n	804243a <HAL_RCC_OscConfig+0x812>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8042464:	4b58      	ldr	r3, [pc, #352]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 8042466:	68da      	ldr	r2, [r3, #12]
 8042468:	4b58      	ldr	r3, [pc, #352]	@ (80425cc <HAL_RCC_OscConfig+0x9a4>)
 804246a:	4013      	ands	r3, r2
 804246c:	687a      	ldr	r2, [r7, #4]
 804246e:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8042470:	687a      	ldr	r2, [r7, #4]
 8042472:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8042474:	3a01      	subs	r2, #1
 8042476:	0112      	lsls	r2, r2, #4
 8042478:	4311      	orrs	r1, r2
 804247a:	687a      	ldr	r2, [r7, #4]
 804247c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 804247e:	0212      	lsls	r2, r2, #8
 8042480:	4311      	orrs	r1, r2
 8042482:	687a      	ldr	r2, [r7, #4]
 8042484:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8042486:	0852      	lsrs	r2, r2, #1
 8042488:	3a01      	subs	r2, #1
 804248a:	0552      	lsls	r2, r2, #21
 804248c:	4311      	orrs	r1, r2
 804248e:	687a      	ldr	r2, [r7, #4]
 8042490:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8042492:	0852      	lsrs	r2, r2, #1
 8042494:	3a01      	subs	r2, #1
 8042496:	0652      	lsls	r2, r2, #25
 8042498:	4311      	orrs	r1, r2
 804249a:	687a      	ldr	r2, [r7, #4]
 804249c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 804249e:	06d2      	lsls	r2, r2, #27
 80424a0:	430a      	orrs	r2, r1
 80424a2:	4949      	ldr	r1, [pc, #292]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 80424a4:	4313      	orrs	r3, r2
 80424a6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80424a8:	4b47      	ldr	r3, [pc, #284]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 80424aa:	681b      	ldr	r3, [r3, #0]
 80424ac:	4a46      	ldr	r2, [pc, #280]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 80424ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80424b2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80424b4:	4b44      	ldr	r3, [pc, #272]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 80424b6:	68db      	ldr	r3, [r3, #12]
 80424b8:	4a43      	ldr	r2, [pc, #268]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 80424ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80424be:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80424c0:	f7fe fe60 	bl	8041184 <HAL_GetTick>
 80424c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80424c6:	e00e      	b.n	80424e6 <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80424c8:	f7fe fe5c 	bl	8041184 <HAL_GetTick>
 80424cc:	4602      	mov	r2, r0
 80424ce:	693b      	ldr	r3, [r7, #16]
 80424d0:	1ad3      	subs	r3, r2, r3
 80424d2:	2b02      	cmp	r3, #2
 80424d4:	d907      	bls.n	80424e6 <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80424d6:	4b3c      	ldr	r3, [pc, #240]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 80424d8:	681b      	ldr	r3, [r3, #0]
 80424da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80424de:	2b00      	cmp	r3, #0
 80424e0:	d101      	bne.n	80424e6 <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 80424e2:	2303      	movs	r3, #3
 80424e4:	e06c      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80424e6:	4b38      	ldr	r3, [pc, #224]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 80424e8:	681b      	ldr	r3, [r3, #0]
 80424ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80424ee:	2b00      	cmp	r3, #0
 80424f0:	d0ea      	beq.n	80424c8 <HAL_RCC_OscConfig+0x8a0>
 80424f2:	e064      	b.n	80425be <HAL_RCC_OscConfig+0x996>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80424f4:	4b34      	ldr	r3, [pc, #208]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 80424f6:	681b      	ldr	r3, [r3, #0]
 80424f8:	4a33      	ldr	r2, [pc, #204]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 80424fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80424fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8042500:	f7fe fe40 	bl	8041184 <HAL_GetTick>
 8042504:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8042506:	e00e      	b.n	8042526 <HAL_RCC_OscConfig+0x8fe>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8042508:	f7fe fe3c 	bl	8041184 <HAL_GetTick>
 804250c:	4602      	mov	r2, r0
 804250e:	693b      	ldr	r3, [r7, #16]
 8042510:	1ad3      	subs	r3, r2, r3
 8042512:	2b02      	cmp	r3, #2
 8042514:	d907      	bls.n	8042526 <HAL_RCC_OscConfig+0x8fe>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8042516:	4b2c      	ldr	r3, [pc, #176]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 8042518:	681b      	ldr	r3, [r3, #0]
 804251a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 804251e:	2b00      	cmp	r3, #0
 8042520:	d001      	beq.n	8042526 <HAL_RCC_OscConfig+0x8fe>
            {
              return HAL_TIMEOUT;
 8042522:	2303      	movs	r3, #3
 8042524:	e04c      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8042526:	4b28      	ldr	r3, [pc, #160]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 8042528:	681b      	ldr	r3, [r3, #0]
 804252a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 804252e:	2b00      	cmp	r3, #0
 8042530:	d1ea      	bne.n	8042508 <HAL_RCC_OscConfig+0x8e0>
            }
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8042532:	4b25      	ldr	r3, [pc, #148]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 8042534:	68da      	ldr	r2, [r3, #12]
 8042536:	4924      	ldr	r1, [pc, #144]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 8042538:	4b25      	ldr	r3, [pc, #148]	@ (80425d0 <HAL_RCC_OscConfig+0x9a8>)
 804253a:	4013      	ands	r3, r2
 804253c:	60cb      	str	r3, [r1, #12]
 804253e:	e03e      	b.n	80425be <HAL_RCC_OscConfig+0x996>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 8042540:	687b      	ldr	r3, [r7, #4]
 8042542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8042544:	2b01      	cmp	r3, #1
 8042546:	d101      	bne.n	804254c <HAL_RCC_OscConfig+0x924>
      {
        return HAL_ERROR;
 8042548:	2301      	movs	r3, #1
 804254a:	e039      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 804254c:	4b1e      	ldr	r3, [pc, #120]	@ (80425c8 <HAL_RCC_OscConfig+0x9a0>)
 804254e:	68db      	ldr	r3, [r3, #12]
 8042550:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8042552:	697b      	ldr	r3, [r7, #20]
 8042554:	f003 0203 	and.w	r2, r3, #3
 8042558:	687b      	ldr	r3, [r7, #4]
 804255a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804255c:	429a      	cmp	r2, r3
 804255e:	d12c      	bne.n	80425ba <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8042560:	697b      	ldr	r3, [r7, #20]
 8042562:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8042566:	687b      	ldr	r3, [r7, #4]
 8042568:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 804256a:	3b01      	subs	r3, #1
 804256c:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 804256e:	429a      	cmp	r2, r3
 8042570:	d123      	bne.n	80425ba <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8042572:	697b      	ldr	r3, [r7, #20]
 8042574:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8042578:	687b      	ldr	r3, [r7, #4]
 804257a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 804257c:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 804257e:	429a      	cmp	r2, r3
 8042580:	d11b      	bne.n	80425ba <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8042582:	697b      	ldr	r3, [r7, #20]
 8042584:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8042588:	687b      	ldr	r3, [r7, #4]
 804258a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 804258c:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 804258e:	429a      	cmp	r2, r3
 8042590:	d113      	bne.n	80425ba <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8042592:	697b      	ldr	r3, [r7, #20]
 8042594:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8042598:	687b      	ldr	r3, [r7, #4]
 804259a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 804259c:	085b      	lsrs	r3, r3, #1
 804259e:	3b01      	subs	r3, #1
 80425a0:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80425a2:	429a      	cmp	r2, r3
 80425a4:	d109      	bne.n	80425ba <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80425a6:	697b      	ldr	r3, [r7, #20]
 80425a8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80425ac:	687b      	ldr	r3, [r7, #4]
 80425ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80425b0:	085b      	lsrs	r3, r3, #1
 80425b2:	3b01      	subs	r3, #1
 80425b4:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80425b6:	429a      	cmp	r2, r3
 80425b8:	d001      	beq.n	80425be <HAL_RCC_OscConfig+0x996>
        {
          return HAL_ERROR;
 80425ba:	2301      	movs	r3, #1
 80425bc:	e000      	b.n	80425c0 <HAL_RCC_OscConfig+0x998>
        }
      }
    }
  }

  return HAL_OK;
 80425be:	2300      	movs	r3, #0
}
 80425c0:	4618      	mov	r0, r3
 80425c2:	3720      	adds	r7, #32
 80425c4:	46bd      	mov	sp, r7
 80425c6:	bd80      	pop	{r7, pc}
 80425c8:	40021000 	.word	0x40021000
 80425cc:	019f800c 	.word	0x019f800c
 80425d0:	feeefffc 	.word	0xfeeefffc

080425d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80425d4:	b580      	push	{r7, lr}
 80425d6:	b086      	sub	sp, #24
 80425d8:	af00      	add	r7, sp, #0
 80425da:	6078      	str	r0, [r7, #4]
 80425dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80425de:	2300      	movs	r3, #0
 80425e0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80425e2:	687b      	ldr	r3, [r7, #4]
 80425e4:	2b00      	cmp	r3, #0
 80425e6:	d101      	bne.n	80425ec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80425e8:	2301      	movs	r3, #1
 80425ea:	e11c      	b.n	8042826 <HAL_RCC_ClockConfig+0x252>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80425ec:	4b90      	ldr	r3, [pc, #576]	@ (8042830 <HAL_RCC_ClockConfig+0x25c>)
 80425ee:	681b      	ldr	r3, [r3, #0]
 80425f0:	f003 030f 	and.w	r3, r3, #15
 80425f4:	683a      	ldr	r2, [r7, #0]
 80425f6:	429a      	cmp	r2, r3
 80425f8:	d910      	bls.n	804261c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80425fa:	4b8d      	ldr	r3, [pc, #564]	@ (8042830 <HAL_RCC_ClockConfig+0x25c>)
 80425fc:	681b      	ldr	r3, [r3, #0]
 80425fe:	f023 020f 	bic.w	r2, r3, #15
 8042602:	498b      	ldr	r1, [pc, #556]	@ (8042830 <HAL_RCC_ClockConfig+0x25c>)
 8042604:	683b      	ldr	r3, [r7, #0]
 8042606:	4313      	orrs	r3, r2
 8042608:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 804260a:	4b89      	ldr	r3, [pc, #548]	@ (8042830 <HAL_RCC_ClockConfig+0x25c>)
 804260c:	681b      	ldr	r3, [r3, #0]
 804260e:	f003 030f 	and.w	r3, r3, #15
 8042612:	683a      	ldr	r2, [r7, #0]
 8042614:	429a      	cmp	r2, r3
 8042616:	d001      	beq.n	804261c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8042618:	2301      	movs	r3, #1
 804261a:	e104      	b.n	8042826 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 804261c:	687b      	ldr	r3, [r7, #4]
 804261e:	681b      	ldr	r3, [r3, #0]
 8042620:	f003 0302 	and.w	r3, r3, #2
 8042624:	2b00      	cmp	r3, #0
 8042626:	d010      	beq.n	804264a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8042628:	687b      	ldr	r3, [r7, #4]
 804262a:	689a      	ldr	r2, [r3, #8]
 804262c:	4b81      	ldr	r3, [pc, #516]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 804262e:	689b      	ldr	r3, [r3, #8]
 8042630:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8042634:	429a      	cmp	r2, r3
 8042636:	d908      	bls.n	804264a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8042638:	4b7e      	ldr	r3, [pc, #504]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 804263a:	689b      	ldr	r3, [r3, #8]
 804263c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8042640:	687b      	ldr	r3, [r7, #4]
 8042642:	689b      	ldr	r3, [r3, #8]
 8042644:	497b      	ldr	r1, [pc, #492]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 8042646:	4313      	orrs	r3, r2
 8042648:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 804264a:	687b      	ldr	r3, [r7, #4]
 804264c:	681b      	ldr	r3, [r3, #0]
 804264e:	f003 0301 	and.w	r3, r3, #1
 8042652:	2b00      	cmp	r3, #0
 8042654:	f000 8085 	beq.w	8042762 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8042658:	687b      	ldr	r3, [r7, #4]
 804265a:	685b      	ldr	r3, [r3, #4]
 804265c:	2b03      	cmp	r3, #3
 804265e:	d11f      	bne.n	80426a0 <HAL_RCC_ClockConfig+0xcc>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8042660:	4b74      	ldr	r3, [pc, #464]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 8042662:	681b      	ldr	r3, [r3, #0]
 8042664:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8042668:	2b00      	cmp	r3, #0
 804266a:	d101      	bne.n	8042670 <HAL_RCC_ClockConfig+0x9c>
      {
        return HAL_ERROR;
 804266c:	2301      	movs	r3, #1
 804266e:	e0da      	b.n	8042826 <HAL_RCC_ClockConfig+0x252>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8042670:	f000 fa56 	bl	8042b20 <RCC_GetSysClockFreqFromPLLSource>
 8042674:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 8042676:	693b      	ldr	r3, [r7, #16]
 8042678:	4a6f      	ldr	r2, [pc, #444]	@ (8042838 <HAL_RCC_ClockConfig+0x264>)
 804267a:	4293      	cmp	r3, r2
 804267c:	d947      	bls.n	804270e <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 804267e:	4b6d      	ldr	r3, [pc, #436]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 8042680:	689b      	ldr	r3, [r3, #8]
 8042682:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8042686:	2b00      	cmp	r3, #0
 8042688:	d141      	bne.n	804270e <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 804268a:	4b6a      	ldr	r3, [pc, #424]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 804268c:	689b      	ldr	r3, [r3, #8]
 804268e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8042692:	4a68      	ldr	r2, [pc, #416]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 8042694:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8042698:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 804269a:	2380      	movs	r3, #128	@ 0x80
 804269c:	617b      	str	r3, [r7, #20]
 804269e:	e036      	b.n	804270e <HAL_RCC_ClockConfig+0x13a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80426a0:	687b      	ldr	r3, [r7, #4]
 80426a2:	685b      	ldr	r3, [r3, #4]
 80426a4:	2b02      	cmp	r3, #2
 80426a6:	d107      	bne.n	80426b8 <HAL_RCC_ClockConfig+0xe4>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80426a8:	4b62      	ldr	r3, [pc, #392]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 80426aa:	681b      	ldr	r3, [r3, #0]
 80426ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80426b0:	2b00      	cmp	r3, #0
 80426b2:	d115      	bne.n	80426e0 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 80426b4:	2301      	movs	r3, #1
 80426b6:	e0b6      	b.n	8042826 <HAL_RCC_ClockConfig+0x252>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80426b8:	687b      	ldr	r3, [r7, #4]
 80426ba:	685b      	ldr	r3, [r3, #4]
 80426bc:	2b00      	cmp	r3, #0
 80426be:	d107      	bne.n	80426d0 <HAL_RCC_ClockConfig+0xfc>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80426c0:	4b5c      	ldr	r3, [pc, #368]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 80426c2:	681b      	ldr	r3, [r3, #0]
 80426c4:	f003 0302 	and.w	r3, r3, #2
 80426c8:	2b00      	cmp	r3, #0
 80426ca:	d109      	bne.n	80426e0 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 80426cc:	2301      	movs	r3, #1
 80426ce:	e0aa      	b.n	8042826 <HAL_RCC_ClockConfig+0x252>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80426d0:	4b58      	ldr	r3, [pc, #352]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 80426d2:	681b      	ldr	r3, [r3, #0]
 80426d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80426d8:	2b00      	cmp	r3, #0
 80426da:	d101      	bne.n	80426e0 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 80426dc:	2301      	movs	r3, #1
 80426de:	e0a2      	b.n	8042826 <HAL_RCC_ClockConfig+0x252>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80426e0:	f000 f8b0 	bl	8042844 <HAL_RCC_GetSysClockFreq>
 80426e4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 80426e6:	693b      	ldr	r3, [r7, #16]
 80426e8:	4a53      	ldr	r2, [pc, #332]	@ (8042838 <HAL_RCC_ClockConfig+0x264>)
 80426ea:	4293      	cmp	r3, r2
 80426ec:	d90f      	bls.n	804270e <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80426ee:	4b51      	ldr	r3, [pc, #324]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 80426f0:	689b      	ldr	r3, [r3, #8]
 80426f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80426f6:	2b00      	cmp	r3, #0
 80426f8:	d109      	bne.n	804270e <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80426fa:	4b4e      	ldr	r3, [pc, #312]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 80426fc:	689b      	ldr	r3, [r3, #8]
 80426fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8042702:	4a4c      	ldr	r2, [pc, #304]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 8042704:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8042708:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 804270a:	2380      	movs	r3, #128	@ 0x80
 804270c:	617b      	str	r3, [r7, #20]
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 804270e:	4b49      	ldr	r3, [pc, #292]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 8042710:	689b      	ldr	r3, [r3, #8]
 8042712:	f023 0203 	bic.w	r2, r3, #3
 8042716:	687b      	ldr	r3, [r7, #4]
 8042718:	685b      	ldr	r3, [r3, #4]
 804271a:	4946      	ldr	r1, [pc, #280]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 804271c:	4313      	orrs	r3, r2
 804271e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8042720:	f7fe fd30 	bl	8041184 <HAL_GetTick>
 8042724:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8042726:	e013      	b.n	8042750 <HAL_RCC_ClockConfig+0x17c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8042728:	f7fe fd2c 	bl	8041184 <HAL_GetTick>
 804272c:	4602      	mov	r2, r0
 804272e:	68fb      	ldr	r3, [r7, #12]
 8042730:	1ad3      	subs	r3, r2, r3
 8042732:	f241 3288 	movw	r2, #5000	@ 0x1388
 8042736:	4293      	cmp	r3, r2
 8042738:	d90a      	bls.n	8042750 <HAL_RCC_ClockConfig+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 804273a:	4b3e      	ldr	r3, [pc, #248]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 804273c:	689b      	ldr	r3, [r3, #8]
 804273e:	f003 020c 	and.w	r2, r3, #12
 8042742:	687b      	ldr	r3, [r7, #4]
 8042744:	685b      	ldr	r3, [r3, #4]
 8042746:	009b      	lsls	r3, r3, #2
 8042748:	429a      	cmp	r2, r3
 804274a:	d001      	beq.n	8042750 <HAL_RCC_ClockConfig+0x17c>
        {
          return HAL_TIMEOUT;
 804274c:	2303      	movs	r3, #3
 804274e:	e06a      	b.n	8042826 <HAL_RCC_ClockConfig+0x252>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8042750:	4b38      	ldr	r3, [pc, #224]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 8042752:	689b      	ldr	r3, [r3, #8]
 8042754:	f003 020c 	and.w	r2, r3, #12
 8042758:	687b      	ldr	r3, [r7, #4]
 804275a:	685b      	ldr	r3, [r3, #4]
 804275c:	009b      	lsls	r3, r3, #2
 804275e:	429a      	cmp	r2, r3
 8042760:	d1e2      	bne.n	8042728 <HAL_RCC_ClockConfig+0x154>
      }
    }
  }

  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8042762:	697b      	ldr	r3, [r7, #20]
 8042764:	2b80      	cmp	r3, #128	@ 0x80
 8042766:	d105      	bne.n	8042774 <HAL_RCC_ClockConfig+0x1a0>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8042768:	4b32      	ldr	r3, [pc, #200]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 804276a:	689b      	ldr	r3, [r3, #8]
 804276c:	4a31      	ldr	r2, [pc, #196]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 804276e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8042772:	6093      	str	r3, [r2, #8]
  }

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8042774:	687b      	ldr	r3, [r7, #4]
 8042776:	681b      	ldr	r3, [r3, #0]
 8042778:	f003 0302 	and.w	r3, r3, #2
 804277c:	2b00      	cmp	r3, #0
 804277e:	d010      	beq.n	80427a2 <HAL_RCC_ClockConfig+0x1ce>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8042780:	687b      	ldr	r3, [r7, #4]
 8042782:	689a      	ldr	r2, [r3, #8]
 8042784:	4b2b      	ldr	r3, [pc, #172]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 8042786:	689b      	ldr	r3, [r3, #8]
 8042788:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 804278c:	429a      	cmp	r2, r3
 804278e:	d208      	bcs.n	80427a2 <HAL_RCC_ClockConfig+0x1ce>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8042790:	4b28      	ldr	r3, [pc, #160]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 8042792:	689b      	ldr	r3, [r3, #8]
 8042794:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8042798:	687b      	ldr	r3, [r7, #4]
 804279a:	689b      	ldr	r3, [r3, #8]
 804279c:	4925      	ldr	r1, [pc, #148]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 804279e:	4313      	orrs	r3, r2
 80427a0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80427a2:	4b23      	ldr	r3, [pc, #140]	@ (8042830 <HAL_RCC_ClockConfig+0x25c>)
 80427a4:	681b      	ldr	r3, [r3, #0]
 80427a6:	f003 030f 	and.w	r3, r3, #15
 80427aa:	683a      	ldr	r2, [r7, #0]
 80427ac:	429a      	cmp	r2, r3
 80427ae:	d210      	bcs.n	80427d2 <HAL_RCC_ClockConfig+0x1fe>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80427b0:	4b1f      	ldr	r3, [pc, #124]	@ (8042830 <HAL_RCC_ClockConfig+0x25c>)
 80427b2:	681b      	ldr	r3, [r3, #0]
 80427b4:	f023 020f 	bic.w	r2, r3, #15
 80427b8:	491d      	ldr	r1, [pc, #116]	@ (8042830 <HAL_RCC_ClockConfig+0x25c>)
 80427ba:	683b      	ldr	r3, [r7, #0]
 80427bc:	4313      	orrs	r3, r2
 80427be:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80427c0:	4b1b      	ldr	r3, [pc, #108]	@ (8042830 <HAL_RCC_ClockConfig+0x25c>)
 80427c2:	681b      	ldr	r3, [r3, #0]
 80427c4:	f003 030f 	and.w	r3, r3, #15
 80427c8:	683a      	ldr	r2, [r7, #0]
 80427ca:	429a      	cmp	r2, r3
 80427cc:	d001      	beq.n	80427d2 <HAL_RCC_ClockConfig+0x1fe>
    {
      return HAL_ERROR;
 80427ce:	2301      	movs	r3, #1
 80427d0:	e029      	b.n	8042826 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80427d2:	687b      	ldr	r3, [r7, #4]
 80427d4:	681b      	ldr	r3, [r3, #0]
 80427d6:	f003 0304 	and.w	r3, r3, #4
 80427da:	2b00      	cmp	r3, #0
 80427dc:	d008      	beq.n	80427f0 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80427de:	4b15      	ldr	r3, [pc, #84]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 80427e0:	689b      	ldr	r3, [r3, #8]
 80427e2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80427e6:	687b      	ldr	r3, [r7, #4]
 80427e8:	68db      	ldr	r3, [r3, #12]
 80427ea:	4912      	ldr	r1, [pc, #72]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 80427ec:	4313      	orrs	r3, r2
 80427ee:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80427f0:	687b      	ldr	r3, [r7, #4]
 80427f2:	681b      	ldr	r3, [r3, #0]
 80427f4:	f003 0308 	and.w	r3, r3, #8
 80427f8:	2b00      	cmp	r3, #0
 80427fa:	d009      	beq.n	8042810 <HAL_RCC_ClockConfig+0x23c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80427fc:	4b0d      	ldr	r3, [pc, #52]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 80427fe:	689b      	ldr	r3, [r3, #8]
 8042800:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8042804:	687b      	ldr	r3, [r7, #4]
 8042806:	691b      	ldr	r3, [r3, #16]
 8042808:	00db      	lsls	r3, r3, #3
 804280a:	490a      	ldr	r1, [pc, #40]	@ (8042834 <HAL_RCC_ClockConfig+0x260>)
 804280c:	4313      	orrs	r3, r2
 804280e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8042810:	f000 f8b4 	bl	804297c <HAL_RCC_GetHCLKFreq>
 8042814:	4603      	mov	r3, r0
 8042816:	4a09      	ldr	r2, [pc, #36]	@ (804283c <HAL_RCC_ClockConfig+0x268>)
 8042818:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 804281a:	4b09      	ldr	r3, [pc, #36]	@ (8042840 <HAL_RCC_ClockConfig+0x26c>)
 804281c:	681b      	ldr	r3, [r3, #0]
 804281e:	4618      	mov	r0, r3
 8042820:	f7fe fb3e 	bl	8040ea0 <HAL_InitTick>
 8042824:	4603      	mov	r3, r0
}
 8042826:	4618      	mov	r0, r3
 8042828:	3718      	adds	r7, #24
 804282a:	46bd      	mov	sp, r7
 804282c:	bd80      	pop	{r7, pc}
 804282e:	bf00      	nop
 8042830:	40022000 	.word	0x40022000
 8042834:	40021000 	.word	0x40021000
 8042838:	04c4b400 	.word	0x04c4b400
 804283c:	20018014 	.word	0x20018014
 8042840:	20018018 	.word	0x20018018

08042844 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8042844:	b480      	push	{r7}
 8042846:	b089      	sub	sp, #36	@ 0x24
 8042848:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 804284a:	2300      	movs	r3, #0
 804284c:	61fb      	str	r3, [r7, #28]
 804284e:	2300      	movs	r3, #0
 8042850:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8042852:	4b47      	ldr	r3, [pc, #284]	@ (8042970 <HAL_RCC_GetSysClockFreq+0x12c>)
 8042854:	689b      	ldr	r3, [r3, #8]
 8042856:	f003 030c 	and.w	r3, r3, #12
 804285a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 804285c:	4b44      	ldr	r3, [pc, #272]	@ (8042970 <HAL_RCC_GetSysClockFreq+0x12c>)
 804285e:	68db      	ldr	r3, [r3, #12]
 8042860:	f003 0303 	and.w	r3, r3, #3
 8042864:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8042866:	693b      	ldr	r3, [r7, #16]
 8042868:	2b00      	cmp	r3, #0
 804286a:	d005      	beq.n	8042878 <HAL_RCC_GetSysClockFreq+0x34>
 804286c:	693b      	ldr	r3, [r7, #16]
 804286e:	2b0c      	cmp	r3, #12
 8042870:	d121      	bne.n	80428b6 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8042872:	68fb      	ldr	r3, [r7, #12]
 8042874:	2b01      	cmp	r3, #1
 8042876:	d11e      	bne.n	80428b6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8042878:	4b3d      	ldr	r3, [pc, #244]	@ (8042970 <HAL_RCC_GetSysClockFreq+0x12c>)
 804287a:	681b      	ldr	r3, [r3, #0]
 804287c:	f003 0308 	and.w	r3, r3, #8
 8042880:	2b00      	cmp	r3, #0
 8042882:	d107      	bne.n	8042894 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8042884:	4b3a      	ldr	r3, [pc, #232]	@ (8042970 <HAL_RCC_GetSysClockFreq+0x12c>)
 8042886:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 804288a:	0a1b      	lsrs	r3, r3, #8
 804288c:	f003 030f 	and.w	r3, r3, #15
 8042890:	61fb      	str	r3, [r7, #28]
 8042892:	e005      	b.n	80428a0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8042894:	4b36      	ldr	r3, [pc, #216]	@ (8042970 <HAL_RCC_GetSysClockFreq+0x12c>)
 8042896:	681b      	ldr	r3, [r3, #0]
 8042898:	091b      	lsrs	r3, r3, #4
 804289a:	f003 030f 	and.w	r3, r3, #15
 804289e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 80428a0:	4a34      	ldr	r2, [pc, #208]	@ (8042974 <HAL_RCC_GetSysClockFreq+0x130>)
 80428a2:	69fb      	ldr	r3, [r7, #28]
 80428a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80428a8:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80428aa:	693b      	ldr	r3, [r7, #16]
 80428ac:	2b00      	cmp	r3, #0
 80428ae:	d10d      	bne.n	80428cc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80428b0:	69fb      	ldr	r3, [r7, #28]
 80428b2:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80428b4:	e00a      	b.n	80428cc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80428b6:	693b      	ldr	r3, [r7, #16]
 80428b8:	2b04      	cmp	r3, #4
 80428ba:	d102      	bne.n	80428c2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80428bc:	4b2e      	ldr	r3, [pc, #184]	@ (8042978 <HAL_RCC_GetSysClockFreq+0x134>)
 80428be:	61bb      	str	r3, [r7, #24]
 80428c0:	e004      	b.n	80428cc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80428c2:	693b      	ldr	r3, [r7, #16]
 80428c4:	2b08      	cmp	r3, #8
 80428c6:	d101      	bne.n	80428cc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80428c8:	4b2b      	ldr	r3, [pc, #172]	@ (8042978 <HAL_RCC_GetSysClockFreq+0x134>)
 80428ca:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80428cc:	693b      	ldr	r3, [r7, #16]
 80428ce:	2b0c      	cmp	r3, #12
 80428d0:	d146      	bne.n	8042960 <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80428d2:	4b27      	ldr	r3, [pc, #156]	@ (8042970 <HAL_RCC_GetSysClockFreq+0x12c>)
 80428d4:	68db      	ldr	r3, [r3, #12]
 80428d6:	f003 0303 	and.w	r3, r3, #3
 80428da:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80428dc:	4b24      	ldr	r3, [pc, #144]	@ (8042970 <HAL_RCC_GetSysClockFreq+0x12c>)
 80428de:	68db      	ldr	r3, [r3, #12]
 80428e0:	091b      	lsrs	r3, r3, #4
 80428e2:	f003 030f 	and.w	r3, r3, #15
 80428e6:	3301      	adds	r3, #1
 80428e8:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 80428ea:	68bb      	ldr	r3, [r7, #8]
 80428ec:	2b02      	cmp	r3, #2
 80428ee:	d003      	beq.n	80428f8 <HAL_RCC_GetSysClockFreq+0xb4>
 80428f0:	68bb      	ldr	r3, [r7, #8]
 80428f2:	2b03      	cmp	r3, #3
 80428f4:	d00d      	beq.n	8042912 <HAL_RCC_GetSysClockFreq+0xce>
 80428f6:	e019      	b.n	804292c <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80428f8:	4a1f      	ldr	r2, [pc, #124]	@ (8042978 <HAL_RCC_GetSysClockFreq+0x134>)
 80428fa:	687b      	ldr	r3, [r7, #4]
 80428fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8042900:	4a1b      	ldr	r2, [pc, #108]	@ (8042970 <HAL_RCC_GetSysClockFreq+0x12c>)
 8042902:	68d2      	ldr	r2, [r2, #12]
 8042904:	0a12      	lsrs	r2, r2, #8
 8042906:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 804290a:	fb02 f303 	mul.w	r3, r2, r3
 804290e:	617b      	str	r3, [r7, #20]
        break;
 8042910:	e019      	b.n	8042946 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8042912:	4a19      	ldr	r2, [pc, #100]	@ (8042978 <HAL_RCC_GetSysClockFreq+0x134>)
 8042914:	687b      	ldr	r3, [r7, #4]
 8042916:	fbb2 f3f3 	udiv	r3, r2, r3
 804291a:	4a15      	ldr	r2, [pc, #84]	@ (8042970 <HAL_RCC_GetSysClockFreq+0x12c>)
 804291c:	68d2      	ldr	r2, [r2, #12]
 804291e:	0a12      	lsrs	r2, r2, #8
 8042920:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8042924:	fb02 f303 	mul.w	r3, r2, r3
 8042928:	617b      	str	r3, [r7, #20]
        break;
 804292a:	e00c      	b.n	8042946 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 804292c:	69fa      	ldr	r2, [r7, #28]
 804292e:	687b      	ldr	r3, [r7, #4]
 8042930:	fbb2 f3f3 	udiv	r3, r2, r3
 8042934:	4a0e      	ldr	r2, [pc, #56]	@ (8042970 <HAL_RCC_GetSysClockFreq+0x12c>)
 8042936:	68d2      	ldr	r2, [r2, #12]
 8042938:	0a12      	lsrs	r2, r2, #8
 804293a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 804293e:	fb02 f303 	mul.w	r3, r2, r3
 8042942:	617b      	str	r3, [r7, #20]
        break;
 8042944:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8042946:	4b0a      	ldr	r3, [pc, #40]	@ (8042970 <HAL_RCC_GetSysClockFreq+0x12c>)
 8042948:	68db      	ldr	r3, [r3, #12]
 804294a:	0e5b      	lsrs	r3, r3, #25
 804294c:	f003 0303 	and.w	r3, r3, #3
 8042950:	3301      	adds	r3, #1
 8042952:	005b      	lsls	r3, r3, #1
 8042954:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8042956:	697a      	ldr	r2, [r7, #20]
 8042958:	683b      	ldr	r3, [r7, #0]
 804295a:	fbb2 f3f3 	udiv	r3, r2, r3
 804295e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8042960:	69bb      	ldr	r3, [r7, #24]
}
 8042962:	4618      	mov	r0, r3
 8042964:	3724      	adds	r7, #36	@ 0x24
 8042966:	46bd      	mov	sp, r7
 8042968:	f85d 7b04 	ldr.w	r7, [sp], #4
 804296c:	4770      	bx	lr
 804296e:	bf00      	nop
 8042970:	40021000 	.word	0x40021000
 8042974:	0804991c 	.word	0x0804991c
 8042978:	00f42400 	.word	0x00f42400

0804297c <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 804297c:	b580      	push	{r7, lr}
 804297e:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 8042980:	f7ff ff60 	bl	8042844 <HAL_RCC_GetSysClockFreq>
 8042984:	4602      	mov	r2, r0
 8042986:	4b05      	ldr	r3, [pc, #20]	@ (804299c <HAL_RCC_GetHCLKFreq+0x20>)
 8042988:	689b      	ldr	r3, [r3, #8]
 804298a:	091b      	lsrs	r3, r3, #4
 804298c:	f003 030f 	and.w	r3, r3, #15
 8042990:	4903      	ldr	r1, [pc, #12]	@ (80429a0 <HAL_RCC_GetHCLKFreq+0x24>)
 8042992:	5ccb      	ldrb	r3, [r1, r3]
 8042994:	fa22 f303 	lsr.w	r3, r2, r3
}
 8042998:	4618      	mov	r0, r3
 804299a:	bd80      	pop	{r7, pc}
 804299c:	40021000 	.word	0x40021000
 80429a0:	08049904 	.word	0x08049904

080429a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80429a4:	b580      	push	{r7, lr}
 80429a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80429a8:	f7ff ffe8 	bl	804297c <HAL_RCC_GetHCLKFreq>
 80429ac:	4602      	mov	r2, r0
 80429ae:	4b05      	ldr	r3, [pc, #20]	@ (80429c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80429b0:	689b      	ldr	r3, [r3, #8]
 80429b2:	0a1b      	lsrs	r3, r3, #8
 80429b4:	f003 0307 	and.w	r3, r3, #7
 80429b8:	4903      	ldr	r1, [pc, #12]	@ (80429c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80429ba:	5ccb      	ldrb	r3, [r1, r3]
 80429bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80429c0:	4618      	mov	r0, r3
 80429c2:	bd80      	pop	{r7, pc}
 80429c4:	40021000 	.word	0x40021000
 80429c8:	08049914 	.word	0x08049914

080429cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80429cc:	b580      	push	{r7, lr}
 80429ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80429d0:	f7ff ffd4 	bl	804297c <HAL_RCC_GetHCLKFreq>
 80429d4:	4602      	mov	r2, r0
 80429d6:	4b05      	ldr	r3, [pc, #20]	@ (80429ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80429d8:	689b      	ldr	r3, [r3, #8]
 80429da:	0adb      	lsrs	r3, r3, #11
 80429dc:	f003 0307 	and.w	r3, r3, #7
 80429e0:	4903      	ldr	r1, [pc, #12]	@ (80429f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80429e2:	5ccb      	ldrb	r3, [r1, r3]
 80429e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80429e8:	4618      	mov	r0, r3
 80429ea:	bd80      	pop	{r7, pc}
 80429ec:	40021000 	.word	0x40021000
 80429f0:	08049914 	.word	0x08049914

080429f4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80429f4:	b480      	push	{r7}
 80429f6:	b083      	sub	sp, #12
 80429f8:	af00      	add	r7, sp, #0
 80429fa:	6078      	str	r0, [r7, #4]
 80429fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80429fe:	687b      	ldr	r3, [r7, #4]
 8042a00:	220f      	movs	r2, #15
 8042a02:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8042a04:	4b12      	ldr	r3, [pc, #72]	@ (8042a50 <HAL_RCC_GetClockConfig+0x5c>)
 8042a06:	689b      	ldr	r3, [r3, #8]
 8042a08:	f003 0203 	and.w	r2, r3, #3
 8042a0c:	687b      	ldr	r3, [r7, #4]
 8042a0e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8042a10:	4b0f      	ldr	r3, [pc, #60]	@ (8042a50 <HAL_RCC_GetClockConfig+0x5c>)
 8042a12:	689b      	ldr	r3, [r3, #8]
 8042a14:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8042a18:	687b      	ldr	r3, [r7, #4]
 8042a1a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8042a1c:	4b0c      	ldr	r3, [pc, #48]	@ (8042a50 <HAL_RCC_GetClockConfig+0x5c>)
 8042a1e:	689b      	ldr	r3, [r3, #8]
 8042a20:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8042a24:	687b      	ldr	r3, [r7, #4]
 8042a26:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8042a28:	4b09      	ldr	r3, [pc, #36]	@ (8042a50 <HAL_RCC_GetClockConfig+0x5c>)
 8042a2a:	689b      	ldr	r3, [r3, #8]
 8042a2c:	08db      	lsrs	r3, r3, #3
 8042a2e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8042a32:	687b      	ldr	r3, [r7, #4]
 8042a34:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8042a36:	4b07      	ldr	r3, [pc, #28]	@ (8042a54 <HAL_RCC_GetClockConfig+0x60>)
 8042a38:	681b      	ldr	r3, [r3, #0]
 8042a3a:	f003 020f 	and.w	r2, r3, #15
 8042a3e:	683b      	ldr	r3, [r7, #0]
 8042a40:	601a      	str	r2, [r3, #0]
}
 8042a42:	bf00      	nop
 8042a44:	370c      	adds	r7, #12
 8042a46:	46bd      	mov	sp, r7
 8042a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042a4c:	4770      	bx	lr
 8042a4e:	bf00      	nop
 8042a50:	40021000 	.word	0x40021000
 8042a54:	40022000 	.word	0x40022000

08042a58 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8042a58:	b580      	push	{r7, lr}
 8042a5a:	b086      	sub	sp, #24
 8042a5c:	af00      	add	r7, sp, #0
 8042a5e:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8042a60:	2300      	movs	r3, #0
 8042a62:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8042a64:	4b2c      	ldr	r3, [pc, #176]	@ (8042b18 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8042a66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042a68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8042a6c:	2b00      	cmp	r3, #0
 8042a6e:	d003      	beq.n	8042a78 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8042a70:	f7ff f83c 	bl	8041aec <HAL_PWREx_GetVoltageRange>
 8042a74:	6138      	str	r0, [r7, #16]
 8042a76:	e014      	b.n	8042aa2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8042a78:	4b27      	ldr	r3, [pc, #156]	@ (8042b18 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8042a7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042a7c:	4a26      	ldr	r2, [pc, #152]	@ (8042b18 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8042a7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8042a82:	6593      	str	r3, [r2, #88]	@ 0x58
 8042a84:	4b24      	ldr	r3, [pc, #144]	@ (8042b18 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8042a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042a88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8042a8c:	60fb      	str	r3, [r7, #12]
 8042a8e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8042a90:	f7ff f82c 	bl	8041aec <HAL_PWREx_GetVoltageRange>
 8042a94:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 8042a96:	4b20      	ldr	r3, [pc, #128]	@ (8042b18 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8042a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042a9a:	4a1f      	ldr	r2, [pc, #124]	@ (8042b18 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8042a9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8042aa0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 8042aa2:	693b      	ldr	r3, [r7, #16]
 8042aa4:	2b00      	cmp	r3, #0
 8042aa6:	d003      	beq.n	8042ab0 <RCC_SetFlashLatencyFromMSIRange+0x58>
 8042aa8:	693b      	ldr	r3, [r7, #16]
 8042aaa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8042aae:	d10b      	bne.n	8042ac8 <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 8042ab0:	687b      	ldr	r3, [r7, #4]
 8042ab2:	2b80      	cmp	r3, #128	@ 0x80
 8042ab4:	d919      	bls.n	8042aea <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 8042ab6:	687b      	ldr	r3, [r7, #4]
 8042ab8:	2ba0      	cmp	r3, #160	@ 0xa0
 8042aba:	d902      	bls.n	8042ac2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8042abc:	2302      	movs	r3, #2
 8042abe:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8042ac0:	e013      	b.n	8042aea <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8042ac2:	2301      	movs	r3, #1
 8042ac4:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8042ac6:	e010      	b.n	8042aea <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 8042ac8:	687b      	ldr	r3, [r7, #4]
 8042aca:	2b80      	cmp	r3, #128	@ 0x80
 8042acc:	d902      	bls.n	8042ad4 <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8042ace:	2303      	movs	r3, #3
 8042ad0:	617b      	str	r3, [r7, #20]
 8042ad2:	e00a      	b.n	8042aea <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 8042ad4:	687b      	ldr	r3, [r7, #4]
 8042ad6:	2b80      	cmp	r3, #128	@ 0x80
 8042ad8:	d102      	bne.n	8042ae0 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8042ada:	2302      	movs	r3, #2
 8042adc:	617b      	str	r3, [r7, #20]
 8042ade:	e004      	b.n	8042aea <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 8042ae0:	687b      	ldr	r3, [r7, #4]
 8042ae2:	2b70      	cmp	r3, #112	@ 0x70
 8042ae4:	d101      	bne.n	8042aea <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8042ae6:	2301      	movs	r3, #1
 8042ae8:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8042aea:	4b0c      	ldr	r3, [pc, #48]	@ (8042b1c <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8042aec:	681b      	ldr	r3, [r3, #0]
 8042aee:	f023 020f 	bic.w	r2, r3, #15
 8042af2:	490a      	ldr	r1, [pc, #40]	@ (8042b1c <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8042af4:	697b      	ldr	r3, [r7, #20]
 8042af6:	4313      	orrs	r3, r2
 8042af8:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8042afa:	4b08      	ldr	r3, [pc, #32]	@ (8042b1c <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8042afc:	681b      	ldr	r3, [r3, #0]
 8042afe:	f003 030f 	and.w	r3, r3, #15
 8042b02:	697a      	ldr	r2, [r7, #20]
 8042b04:	429a      	cmp	r2, r3
 8042b06:	d001      	beq.n	8042b0c <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 8042b08:	2301      	movs	r3, #1
 8042b0a:	e000      	b.n	8042b0e <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 8042b0c:	2300      	movs	r3, #0
}
 8042b0e:	4618      	mov	r0, r3
 8042b10:	3718      	adds	r7, #24
 8042b12:	46bd      	mov	sp, r7
 8042b14:	bd80      	pop	{r7, pc}
 8042b16:	bf00      	nop
 8042b18:	40021000 	.word	0x40021000
 8042b1c:	40022000 	.word	0x40022000

08042b20 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8042b20:	b480      	push	{r7}
 8042b22:	b087      	sub	sp, #28
 8042b24:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8042b26:	4b31      	ldr	r3, [pc, #196]	@ (8042bec <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8042b28:	68db      	ldr	r3, [r3, #12]
 8042b2a:	f003 0303 	and.w	r3, r3, #3
 8042b2e:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8042b30:	4b2e      	ldr	r3, [pc, #184]	@ (8042bec <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8042b32:	68db      	ldr	r3, [r3, #12]
 8042b34:	091b      	lsrs	r3, r3, #4
 8042b36:	f003 030f 	and.w	r3, r3, #15
 8042b3a:	3301      	adds	r3, #1
 8042b3c:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 8042b3e:	68fb      	ldr	r3, [r7, #12]
 8042b40:	2b03      	cmp	r3, #3
 8042b42:	d015      	beq.n	8042b70 <RCC_GetSysClockFreqFromPLLSource+0x50>
 8042b44:	68fb      	ldr	r3, [r7, #12]
 8042b46:	2b03      	cmp	r3, #3
 8042b48:	d839      	bhi.n	8042bbe <RCC_GetSysClockFreqFromPLLSource+0x9e>
 8042b4a:	68fb      	ldr	r3, [r7, #12]
 8042b4c:	2b01      	cmp	r3, #1
 8042b4e:	d01c      	beq.n	8042b8a <RCC_GetSysClockFreqFromPLLSource+0x6a>
 8042b50:	68fb      	ldr	r3, [r7, #12]
 8042b52:	2b02      	cmp	r3, #2
 8042b54:	d133      	bne.n	8042bbe <RCC_GetSysClockFreqFromPLLSource+0x9e>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8042b56:	4a26      	ldr	r2, [pc, #152]	@ (8042bf0 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 8042b58:	68bb      	ldr	r3, [r7, #8]
 8042b5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8042b5e:	4a23      	ldr	r2, [pc, #140]	@ (8042bec <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8042b60:	68d2      	ldr	r2, [r2, #12]
 8042b62:	0a12      	lsrs	r2, r2, #8
 8042b64:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8042b68:	fb02 f303 	mul.w	r3, r2, r3
 8042b6c:	613b      	str	r3, [r7, #16]
      break;
 8042b6e:	e029      	b.n	8042bc4 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8042b70:	4a1f      	ldr	r2, [pc, #124]	@ (8042bf0 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 8042b72:	68bb      	ldr	r3, [r7, #8]
 8042b74:	fbb2 f3f3 	udiv	r3, r2, r3
 8042b78:	4a1c      	ldr	r2, [pc, #112]	@ (8042bec <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8042b7a:	68d2      	ldr	r2, [r2, #12]
 8042b7c:	0a12      	lsrs	r2, r2, #8
 8042b7e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8042b82:	fb02 f303 	mul.w	r3, r2, r3
 8042b86:	613b      	str	r3, [r7, #16]
      break;
 8042b88:	e01c      	b.n	8042bc4 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      /* Get MSI range source */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8042b8a:	4b18      	ldr	r3, [pc, #96]	@ (8042bec <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8042b8c:	681b      	ldr	r3, [r3, #0]
 8042b8e:	f003 0308 	and.w	r3, r3, #8
 8042b92:	2b00      	cmp	r3, #0
 8042b94:	d107      	bne.n	8042ba6 <RCC_GetSysClockFreqFromPLLSource+0x86>
      { /* MSISRANGE from RCC_CSR applies */
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8042b96:	4b15      	ldr	r3, [pc, #84]	@ (8042bec <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8042b98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8042b9c:	0a1b      	lsrs	r3, r3, #8
 8042b9e:	f003 030f 	and.w	r3, r3, #15
 8042ba2:	617b      	str	r3, [r7, #20]
 8042ba4:	e005      	b.n	8042bb2 <RCC_GetSysClockFreqFromPLLSource+0x92>
      }
      else
      { /* MSIRANGE from RCC_CR applies */
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8042ba6:	4b11      	ldr	r3, [pc, #68]	@ (8042bec <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8042ba8:	681b      	ldr	r3, [r3, #0]
 8042baa:	091b      	lsrs	r3, r3, #4
 8042bac:	f003 030f 	and.w	r3, r3, #15
 8042bb0:	617b      	str	r3, [r7, #20]
      }
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[msirange];
 8042bb2:	4a10      	ldr	r2, [pc, #64]	@ (8042bf4 <RCC_GetSysClockFreqFromPLLSource+0xd4>)
 8042bb4:	697b      	ldr	r3, [r7, #20]
 8042bb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8042bba:	613b      	str	r3, [r7, #16]
        break;
 8042bbc:	e002      	b.n	8042bc4 <RCC_GetSysClockFreqFromPLLSource+0xa4>
    default:
      /* unexpected */
      pllvco = 0;
 8042bbe:	2300      	movs	r3, #0
 8042bc0:	613b      	str	r3, [r7, #16]
      break;
 8042bc2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8042bc4:	4b09      	ldr	r3, [pc, #36]	@ (8042bec <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8042bc6:	68db      	ldr	r3, [r3, #12]
 8042bc8:	0e5b      	lsrs	r3, r3, #25
 8042bca:	f003 0303 	and.w	r3, r3, #3
 8042bce:	3301      	adds	r3, #1
 8042bd0:	005b      	lsls	r3, r3, #1
 8042bd2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8042bd4:	693a      	ldr	r2, [r7, #16]
 8042bd6:	687b      	ldr	r3, [r7, #4]
 8042bd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8042bdc:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8042bde:	683b      	ldr	r3, [r7, #0]
}
 8042be0:	4618      	mov	r0, r3
 8042be2:	371c      	adds	r7, #28
 8042be4:	46bd      	mov	sp, r7
 8042be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042bea:	4770      	bx	lr
 8042bec:	40021000 	.word	0x40021000
 8042bf0:	00f42400 	.word	0x00f42400
 8042bf4:	0804991c 	.word	0x0804991c

08042bf8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8042bf8:	b580      	push	{r7, lr}
 8042bfa:	b088      	sub	sp, #32
 8042bfc:	af00      	add	r7, sp, #0
 8042bfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8042c00:	2300      	movs	r3, #0
 8042c02:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8042c04:	2300      	movs	r3, #0
 8042c06:	77bb      	strb	r3, [r7, #30]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8042c08:	687b      	ldr	r3, [r7, #4]
 8042c0a:	681b      	ldr	r3, [r3, #0]
 8042c0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8042c10:	2b00      	cmp	r3, #0
 8042c12:	d040      	beq.n	8042c96 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8042c14:	687b      	ldr	r3, [r7, #4]
 8042c16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8042c18:	2b80      	cmp	r3, #128	@ 0x80
 8042c1a:	d02a      	beq.n	8042c72 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8042c1c:	2b80      	cmp	r3, #128	@ 0x80
 8042c1e:	d825      	bhi.n	8042c6c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8042c20:	2b60      	cmp	r3, #96	@ 0x60
 8042c22:	d026      	beq.n	8042c72 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8042c24:	2b60      	cmp	r3, #96	@ 0x60
 8042c26:	d821      	bhi.n	8042c6c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8042c28:	2b40      	cmp	r3, #64	@ 0x40
 8042c2a:	d006      	beq.n	8042c3a <HAL_RCCEx_PeriphCLKConfig+0x42>
 8042c2c:	2b40      	cmp	r3, #64	@ 0x40
 8042c2e:	d81d      	bhi.n	8042c6c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8042c30:	2b00      	cmp	r3, #0
 8042c32:	d009      	beq.n	8042c48 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8042c34:	2b20      	cmp	r3, #32
 8042c36:	d010      	beq.n	8042c5a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8042c38:	e018      	b.n	8042c6c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8042c3a:	4b8f      	ldr	r3, [pc, #572]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042c3c:	68db      	ldr	r3, [r3, #12]
 8042c3e:	4a8e      	ldr	r2, [pc, #568]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042c40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8042c44:	60d3      	str	r3, [r2, #12]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8042c46:	e015      	b.n	8042c74 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8042c48:	687b      	ldr	r3, [r7, #4]
 8042c4a:	3304      	adds	r3, #4
 8042c4c:	2100      	movs	r1, #0
 8042c4e:	4618      	mov	r0, r3
 8042c50:	f000 fb56 	bl	8043300 <RCCEx_PLLSAI1_Config>
 8042c54:	4603      	mov	r3, r0
 8042c56:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8042c58:	e00c      	b.n	8042c74 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
        /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8042c5a:	687b      	ldr	r3, [r7, #4]
 8042c5c:	3320      	adds	r3, #32
 8042c5e:	2100      	movs	r1, #0
 8042c60:	4618      	mov	r0, r3
 8042c62:	f000 fc33 	bl	80434cc <RCCEx_PLLSAI2_Config>
 8042c66:	4603      	mov	r3, r0
 8042c68:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8042c6a:	e003      	b.n	8042c74 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8042c6c:	2301      	movs	r3, #1
 8042c6e:	77fb      	strb	r3, [r7, #31]
        break;
 8042c70:	e000      	b.n	8042c74 <HAL_RCCEx_PeriphCLKConfig+0x7c>
        break;
 8042c72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8042c74:	7ffb      	ldrb	r3, [r7, #31]
 8042c76:	2b00      	cmp	r3, #0
 8042c78:	d10b      	bne.n	8042c92 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8042c7a:	4b7f      	ldr	r3, [pc, #508]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042c7c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8042c80:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8042c84:	687b      	ldr	r3, [r7, #4]
 8042c86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8042c88:	497b      	ldr	r1, [pc, #492]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042c8a:	4313      	orrs	r3, r2
 8042c8c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8042c90:	e001      	b.n	8042c96 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8042c92:	7ffb      	ldrb	r3, [r7, #31]
 8042c94:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8042c96:	687b      	ldr	r3, [r7, #4]
 8042c98:	681b      	ldr	r3, [r3, #0]
 8042c9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8042c9e:	2b00      	cmp	r3, #0
 8042ca0:	d047      	beq.n	8042d32 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 8042ca2:	687b      	ldr	r3, [r7, #4]
 8042ca4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8042ca6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8042caa:	d030      	beq.n	8042d0e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8042cac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8042cb0:	d82a      	bhi.n	8042d08 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8042cb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8042cb6:	d02a      	beq.n	8042d0e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8042cb8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8042cbc:	d824      	bhi.n	8042d08 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8042cbe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8042cc2:	d008      	beq.n	8042cd6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8042cc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8042cc8:	d81e      	bhi.n	8042d08 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8042cca:	2b00      	cmp	r3, #0
 8042ccc:	d00a      	beq.n	8042ce4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8042cce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8042cd2:	d010      	beq.n	8042cf6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8042cd4:	e018      	b.n	8042d08 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8042cd6:	4b68      	ldr	r3, [pc, #416]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042cd8:	68db      	ldr	r3, [r3, #12]
 8042cda:	4a67      	ldr	r2, [pc, #412]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042cdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8042ce0:	60d3      	str	r3, [r2, #12]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8042ce2:	e015      	b.n	8042d10 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8042ce4:	687b      	ldr	r3, [r7, #4]
 8042ce6:	3304      	adds	r3, #4
 8042ce8:	2100      	movs	r1, #0
 8042cea:	4618      	mov	r0, r3
 8042cec:	f000 fb08 	bl	8043300 <RCCEx_PLLSAI1_Config>
 8042cf0:	4603      	mov	r3, r0
 8042cf2:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8042cf4:	e00c      	b.n	8042d10 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
        /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8042cf6:	687b      	ldr	r3, [r7, #4]
 8042cf8:	3320      	adds	r3, #32
 8042cfa:	2100      	movs	r1, #0
 8042cfc:	4618      	mov	r0, r3
 8042cfe:	f000 fbe5 	bl	80434cc <RCCEx_PLLSAI2_Config>
 8042d02:	4603      	mov	r3, r0
 8042d04:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8042d06:	e003      	b.n	8042d10 <HAL_RCCEx_PeriphCLKConfig+0x118>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8042d08:	2301      	movs	r3, #1
 8042d0a:	77fb      	strb	r3, [r7, #31]
        break;
 8042d0c:	e000      	b.n	8042d10 <HAL_RCCEx_PeriphCLKConfig+0x118>
        break;
 8042d0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8042d10:	7ffb      	ldrb	r3, [r7, #31]
 8042d12:	2b00      	cmp	r3, #0
 8042d14:	d10b      	bne.n	8042d2e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8042d16:	4b58      	ldr	r3, [pc, #352]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042d18:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8042d1c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8042d20:	687b      	ldr	r3, [r7, #4]
 8042d22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8042d24:	4954      	ldr	r1, [pc, #336]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042d26:	4313      	orrs	r3, r2
 8042d28:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8042d2c:	e001      	b.n	8042d32 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8042d2e:	7ffb      	ldrb	r3, [r7, #31]
 8042d30:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8042d32:	687b      	ldr	r3, [r7, #4]
 8042d34:	681b      	ldr	r3, [r3, #0]
 8042d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8042d3a:	2b00      	cmp	r3, #0
 8042d3c:	f000 80ab 	beq.w	8042e96 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8042d40:	2300      	movs	r3, #0
 8042d42:	75fb      	strb	r3, [r7, #23]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8042d44:	4b4c      	ldr	r3, [pc, #304]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042d46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042d48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8042d4c:	2b00      	cmp	r3, #0
 8042d4e:	d10d      	bne.n	8042d6c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8042d50:	4b49      	ldr	r3, [pc, #292]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042d52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042d54:	4a48      	ldr	r2, [pc, #288]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042d56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8042d5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8042d5c:	4b46      	ldr	r3, [pc, #280]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042d60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8042d64:	60fb      	str	r3, [r7, #12]
 8042d66:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8042d68:	2301      	movs	r3, #1
 8042d6a:	75fb      	strb	r3, [r7, #23]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8042d6c:	4b43      	ldr	r3, [pc, #268]	@ (8042e7c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8042d6e:	681b      	ldr	r3, [r3, #0]
 8042d70:	4a42      	ldr	r2, [pc, #264]	@ (8042e7c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8042d72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8042d76:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8042d78:	f7fe fa04 	bl	8041184 <HAL_GetTick>
 8042d7c:	6138      	str	r0, [r7, #16]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8042d7e:	e00f      	b.n	8042da0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8042d80:	f7fe fa00 	bl	8041184 <HAL_GetTick>
 8042d84:	4602      	mov	r2, r0
 8042d86:	693b      	ldr	r3, [r7, #16]
 8042d88:	1ad3      	subs	r3, r2, r3
 8042d8a:	2b02      	cmp	r3, #2
 8042d8c:	d908      	bls.n	8042da0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8042d8e:	4b3b      	ldr	r3, [pc, #236]	@ (8042e7c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8042d90:	681b      	ldr	r3, [r3, #0]
 8042d92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8042d96:	2b00      	cmp	r3, #0
 8042d98:	d109      	bne.n	8042dae <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        {
          ret = HAL_TIMEOUT;
 8042d9a:	2303      	movs	r3, #3
 8042d9c:	77fb      	strb	r3, [r7, #31]
        }
        break;
 8042d9e:	e006      	b.n	8042dae <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8042da0:	4b36      	ldr	r3, [pc, #216]	@ (8042e7c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8042da2:	681b      	ldr	r3, [r3, #0]
 8042da4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8042da8:	2b00      	cmp	r3, #0
 8042daa:	d0e9      	beq.n	8042d80 <HAL_RCCEx_PeriphCLKConfig+0x188>
 8042dac:	e000      	b.n	8042db0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        break;
 8042dae:	bf00      	nop
      }
    }

    if (ret == HAL_OK)
 8042db0:	7ffb      	ldrb	r3, [r7, #31]
 8042db2:	2b00      	cmp	r3, #0
 8042db4:	d164      	bne.n	8042e80 <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8042db6:	4b30      	ldr	r3, [pc, #192]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042dbc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8042dc0:	61bb      	str	r3, [r7, #24]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8042dc2:	69bb      	ldr	r3, [r7, #24]
 8042dc4:	2b00      	cmp	r3, #0
 8042dc6:	d01f      	beq.n	8042e08 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8042dc8:	687b      	ldr	r3, [r7, #4]
 8042dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042dce:	69ba      	ldr	r2, [r7, #24]
 8042dd0:	429a      	cmp	r2, r3
 8042dd2:	d019      	beq.n	8042e08 <HAL_RCCEx_PeriphCLKConfig+0x210>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8042dd4:	4b28      	ldr	r3, [pc, #160]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042dda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8042dde:	61bb      	str	r3, [r7, #24]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8042de0:	4b25      	ldr	r3, [pc, #148]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042de6:	4a24      	ldr	r2, [pc, #144]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042de8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8042dec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8042df0:	4b21      	ldr	r3, [pc, #132]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042df6:	4a20      	ldr	r2, [pc, #128]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042df8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8042dfc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8042e00:	4a1d      	ldr	r2, [pc, #116]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042e02:	69bb      	ldr	r3, [r7, #24]
 8042e04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8042e08:	69bb      	ldr	r3, [r7, #24]
 8042e0a:	f003 0301 	and.w	r3, r3, #1
 8042e0e:	2b00      	cmp	r3, #0
 8042e10:	d01f      	beq.n	8042e52 <HAL_RCCEx_PeriphCLKConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8042e12:	f7fe f9b7 	bl	8041184 <HAL_GetTick>
 8042e16:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8042e18:	e012      	b.n	8042e40 <HAL_RCCEx_PeriphCLKConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8042e1a:	f7fe f9b3 	bl	8041184 <HAL_GetTick>
 8042e1e:	4602      	mov	r2, r0
 8042e20:	693b      	ldr	r3, [r7, #16]
 8042e22:	1ad3      	subs	r3, r2, r3
 8042e24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8042e28:	4293      	cmp	r3, r2
 8042e2a:	d909      	bls.n	8042e40 <HAL_RCCEx_PeriphCLKConfig+0x248>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8042e2c:	4b12      	ldr	r3, [pc, #72]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042e32:	f003 0302 	and.w	r3, r3, #2
 8042e36:	2b00      	cmp	r3, #0
 8042e38:	d10a      	bne.n	8042e50 <HAL_RCCEx_PeriphCLKConfig+0x258>
            {
              ret = HAL_TIMEOUT;
 8042e3a:	2303      	movs	r3, #3
 8042e3c:	77fb      	strb	r3, [r7, #31]
            }
            break;
 8042e3e:	e007      	b.n	8042e50 <HAL_RCCEx_PeriphCLKConfig+0x258>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8042e40:	4b0d      	ldr	r3, [pc, #52]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042e42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042e46:	f003 0302 	and.w	r3, r3, #2
 8042e4a:	2b00      	cmp	r3, #0
 8042e4c:	d0e5      	beq.n	8042e1a <HAL_RCCEx_PeriphCLKConfig+0x222>
 8042e4e:	e000      	b.n	8042e52 <HAL_RCCEx_PeriphCLKConfig+0x25a>
            break;
 8042e50:	bf00      	nop
          }
        }
      }

      if (ret == HAL_OK)
 8042e52:	7ffb      	ldrb	r3, [r7, #31]
 8042e54:	2b00      	cmp	r3, #0
 8042e56:	d10c      	bne.n	8042e72 <HAL_RCCEx_PeriphCLKConfig+0x27a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8042e58:	4b07      	ldr	r3, [pc, #28]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042e5e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8042e62:	687b      	ldr	r3, [r7, #4]
 8042e64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042e68:	4903      	ldr	r1, [pc, #12]	@ (8042e78 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042e6a:	4313      	orrs	r3, r2
 8042e6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8042e70:	e008      	b.n	8042e84 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8042e72:	7ffb      	ldrb	r3, [r7, #31]
 8042e74:	77bb      	strb	r3, [r7, #30]
 8042e76:	e005      	b.n	8042e84 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 8042e78:	40021000 	.word	0x40021000
 8042e7c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8042e80:	7ffb      	ldrb	r3, [r7, #31]
 8042e82:	77bb      	strb	r3, [r7, #30]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8042e84:	7dfb      	ldrb	r3, [r7, #23]
 8042e86:	2b01      	cmp	r3, #1
 8042e88:	d105      	bne.n	8042e96 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8042e8a:	4b9c      	ldr	r3, [pc, #624]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042e8e:	4a9b      	ldr	r2, [pc, #620]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042e90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8042e94:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8042e96:	687b      	ldr	r3, [r7, #4]
 8042e98:	681b      	ldr	r3, [r3, #0]
 8042e9a:	f003 0301 	and.w	r3, r3, #1
 8042e9e:	2b00      	cmp	r3, #0
 8042ea0:	d00a      	beq.n	8042eb8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8042ea2:	4b96      	ldr	r3, [pc, #600]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042ea8:	f023 0203 	bic.w	r2, r3, #3
 8042eac:	687b      	ldr	r3, [r7, #4]
 8042eae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8042eb0:	4992      	ldr	r1, [pc, #584]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042eb2:	4313      	orrs	r3, r2
 8042eb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8042eb8:	687b      	ldr	r3, [r7, #4]
 8042eba:	681b      	ldr	r3, [r3, #0]
 8042ebc:	f003 0302 	and.w	r3, r3, #2
 8042ec0:	2b00      	cmp	r3, #0
 8042ec2:	d00a      	beq.n	8042eda <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8042ec4:	4b8d      	ldr	r3, [pc, #564]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042eca:	f023 020c 	bic.w	r2, r3, #12
 8042ece:	687b      	ldr	r3, [r7, #4]
 8042ed0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8042ed2:	498a      	ldr	r1, [pc, #552]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042ed4:	4313      	orrs	r3, r2
 8042ed6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8042eda:	687b      	ldr	r3, [r7, #4]
 8042edc:	681b      	ldr	r3, [r3, #0]
 8042ede:	f003 0304 	and.w	r3, r3, #4
 8042ee2:	2b00      	cmp	r3, #0
 8042ee4:	d00a      	beq.n	8042efc <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8042ee6:	4b85      	ldr	r3, [pc, #532]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042eec:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8042ef0:	687b      	ldr	r3, [r7, #4]
 8042ef2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8042ef4:	4981      	ldr	r1, [pc, #516]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042ef6:	4313      	orrs	r3, r2
 8042ef8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8042efc:	687b      	ldr	r3, [r7, #4]
 8042efe:	681b      	ldr	r3, [r3, #0]
 8042f00:	f003 0308 	and.w	r3, r3, #8
 8042f04:	2b00      	cmp	r3, #0
 8042f06:	d00a      	beq.n	8042f1e <HAL_RCCEx_PeriphCLKConfig+0x326>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8042f08:	4b7c      	ldr	r3, [pc, #496]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042f0e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8042f12:	687b      	ldr	r3, [r7, #4]
 8042f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8042f16:	4979      	ldr	r1, [pc, #484]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042f18:	4313      	orrs	r3, r2
 8042f1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8042f1e:	687b      	ldr	r3, [r7, #4]
 8042f20:	681b      	ldr	r3, [r3, #0]
 8042f22:	f003 0310 	and.w	r3, r3, #16
 8042f26:	2b00      	cmp	r3, #0
 8042f28:	d00a      	beq.n	8042f40 <HAL_RCCEx_PeriphCLKConfig+0x348>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8042f2a:	4b74      	ldr	r3, [pc, #464]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042f30:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8042f34:	687b      	ldr	r3, [r7, #4]
 8042f36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8042f38:	4970      	ldr	r1, [pc, #448]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042f3a:	4313      	orrs	r3, r2
 8042f3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8042f40:	687b      	ldr	r3, [r7, #4]
 8042f42:	681b      	ldr	r3, [r3, #0]
 8042f44:	f003 0320 	and.w	r3, r3, #32
 8042f48:	2b00      	cmp	r3, #0
 8042f4a:	d00a      	beq.n	8042f62 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8042f4c:	4b6b      	ldr	r3, [pc, #428]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042f52:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8042f56:	687b      	ldr	r3, [r7, #4]
 8042f58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8042f5a:	4968      	ldr	r1, [pc, #416]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042f5c:	4313      	orrs	r3, r2
 8042f5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8042f62:	687b      	ldr	r3, [r7, #4]
 8042f64:	681b      	ldr	r3, [r3, #0]
 8042f66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8042f6a:	2b00      	cmp	r3, #0
 8042f6c:	d00a      	beq.n	8042f84 <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8042f6e:	4b63      	ldr	r3, [pc, #396]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042f70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042f74:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8042f78:	687b      	ldr	r3, [r7, #4]
 8042f7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8042f7c:	495f      	ldr	r1, [pc, #380]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042f7e:	4313      	orrs	r3, r2
 8042f80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8042f84:	687b      	ldr	r3, [r7, #4]
 8042f86:	681b      	ldr	r3, [r3, #0]
 8042f88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8042f8c:	2b00      	cmp	r3, #0
 8042f8e:	d00a      	beq.n	8042fa6 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8042f90:	4b5a      	ldr	r3, [pc, #360]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042f96:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8042f9a:	687b      	ldr	r3, [r7, #4]
 8042f9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8042f9e:	4957      	ldr	r1, [pc, #348]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042fa0:	4313      	orrs	r3, r2
 8042fa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8042fa6:	687b      	ldr	r3, [r7, #4]
 8042fa8:	681b      	ldr	r3, [r3, #0]
 8042faa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8042fae:	2b00      	cmp	r3, #0
 8042fb0:	d00a      	beq.n	8042fc8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8042fb2:	4b52      	ldr	r3, [pc, #328]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042fb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042fb8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8042fbc:	687b      	ldr	r3, [r7, #4]
 8042fbe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8042fc0:	494e      	ldr	r1, [pc, #312]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042fc2:	4313      	orrs	r3, r2
 8042fc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 8042fc8:	687b      	ldr	r3, [r7, #4]
 8042fca:	681b      	ldr	r3, [r3, #0]
 8042fcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8042fd0:	2b00      	cmp	r3, #0
 8042fd2:	d031      	beq.n	8043038 <HAL_RCCEx_PeriphCLKConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLK(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN kernel clock source */
    switch (PeriphClkInit->FdcanClockSelection)
 8042fd4:	687b      	ldr	r3, [r7, #4]
 8042fd6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8042fd8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8042fdc:	d00e      	beq.n	8042ffc <HAL_RCCEx_PeriphCLKConfig+0x404>
 8042fde:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8042fe2:	d814      	bhi.n	804300e <HAL_RCCEx_PeriphCLKConfig+0x416>
 8042fe4:	2b00      	cmp	r3, #0
 8042fe6:	d015      	beq.n	8043014 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8042fe8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8042fec:	d10f      	bne.n	804300e <HAL_RCCEx_PeriphCLKConfig+0x416>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN kernel clock*/
        /* Enable PLL48M1CLK output clock generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8042fee:	4b43      	ldr	r3, [pc, #268]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042ff0:	68db      	ldr	r3, [r3, #12]
 8042ff2:	4a42      	ldr	r2, [pc, #264]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042ff4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8042ff8:	60d3      	str	r3, [r2, #12]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8042ffa:	e00c      	b.n	8043016 <HAL_RCCEx_PeriphCLKConfig+0x41e>

      case RCC_FDCANCLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for FDCAN kernel clock*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8042ffc:	687b      	ldr	r3, [r7, #4]
 8042ffe:	3304      	adds	r3, #4
 8043000:	2100      	movs	r1, #0
 8043002:	4618      	mov	r0, r3
 8043004:	f000 f97c 	bl	8043300 <RCCEx_PLLSAI1_Config>
 8043008:	4603      	mov	r3, r0
 804300a:	77fb      	strb	r3, [r7, #31]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 804300c:	e003      	b.n	8043016 <HAL_RCCEx_PeriphCLKConfig+0x41e>

      default:
        ret = HAL_ERROR;
 804300e:	2301      	movs	r3, #1
 8043010:	77fb      	strb	r3, [r7, #31]
        break;
 8043012:	e000      	b.n	8043016 <HAL_RCCEx_PeriphCLKConfig+0x41e>
        break;
 8043014:	bf00      	nop
    }

    if (ret == HAL_OK)
 8043016:	7ffb      	ldrb	r3, [r7, #31]
 8043018:	2b00      	cmp	r3, #0
 804301a:	d10b      	bne.n	8043034 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 804301c:	4b37      	ldr	r3, [pc, #220]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804301e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8043022:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8043026:	687b      	ldr	r3, [r7, #4]
 8043028:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 804302a:	4934      	ldr	r1, [pc, #208]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804302c:	4313      	orrs	r3, r2
 804302e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8043032:	e001      	b.n	8043038 <HAL_RCCEx_PeriphCLKConfig+0x440>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8043034:	7ffb      	ldrb	r3, [r7, #31]
 8043036:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8043038:	687b      	ldr	r3, [r7, #4]
 804303a:	681b      	ldr	r3, [r3, #0]
 804303c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8043040:	2b00      	cmp	r3, #0
 8043042:	d00a      	beq.n	804305a <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8043044:	4b2d      	ldr	r3, [pc, #180]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8043046:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 804304a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 804304e:	687b      	ldr	r3, [r7, #4]
 8043050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8043052:	492a      	ldr	r1, [pc, #168]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8043054:	4313      	orrs	r3, r2
 8043056:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 804305a:	687b      	ldr	r3, [r7, #4]
 804305c:	681b      	ldr	r3, [r3, #0]
 804305e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8043062:	2b00      	cmp	r3, #0
 8043064:	d00a      	beq.n	804307c <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8043066:	4b25      	ldr	r3, [pc, #148]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8043068:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 804306c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8043070:	687b      	ldr	r3, [r7, #4]
 8043072:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8043074:	4921      	ldr	r1, [pc, #132]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8043076:	4313      	orrs	r3, r2
 8043078:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 804307c:	687b      	ldr	r3, [r7, #4]
 804307e:	681b      	ldr	r3, [r3, #0]
 8043080:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8043084:	2b00      	cmp	r3, #0
 8043086:	d00a      	beq.n	804309e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8043088:	4b1c      	ldr	r3, [pc, #112]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804308a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 804308e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8043092:	687b      	ldr	r3, [r7, #4]
 8043094:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8043096:	4919      	ldr	r1, [pc, #100]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8043098:	4313      	orrs	r3, r2
 804309a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 804309e:	687b      	ldr	r3, [r7, #4]
 80430a0:	681b      	ldr	r3, [r3, #0]
 80430a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80430a6:	2b00      	cmp	r3, #0
 80430a8:	d00a      	beq.n	80430c0 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80430aa:	4b14      	ldr	r3, [pc, #80]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80430ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80430b0:	f023 0203 	bic.w	r2, r3, #3
 80430b4:	687b      	ldr	r3, [r7, #4]
 80430b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80430b8:	4910      	ldr	r1, [pc, #64]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80430ba:	4313      	orrs	r3, r2
 80430bc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80430c0:	687b      	ldr	r3, [r7, #4]
 80430c2:	681b      	ldr	r3, [r3, #0]
 80430c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80430c8:	2b00      	cmp	r3, #0
 80430ca:	d02b      	beq.n	8043124 <HAL_RCCEx_PeriphCLKConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80430cc:	4b0b      	ldr	r3, [pc, #44]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80430ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80430d2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80430d6:	687b      	ldr	r3, [r7, #4]
 80430d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80430da:	4908      	ldr	r1, [pc, #32]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80430dc:	4313      	orrs	r3, r2
 80430de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80430e2:	687b      	ldr	r3, [r7, #4]
 80430e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80430e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80430ea:	d109      	bne.n	8043100 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80430ec:	4b03      	ldr	r3, [pc, #12]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80430ee:	68db      	ldr	r3, [r3, #12]
 80430f0:	4a02      	ldr	r2, [pc, #8]	@ (80430fc <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80430f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80430f6:	60d3      	str	r3, [r2, #12]
 80430f8:	e014      	b.n	8043124 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 80430fa:	bf00      	nop
 80430fc:	40021000 	.word	0x40021000
    }
    else
    {
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8043100:	687b      	ldr	r3, [r7, #4]
 8043102:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8043104:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8043108:	d10c      	bne.n	8043124 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 804310a:	687b      	ldr	r3, [r7, #4]
 804310c:	3304      	adds	r3, #4
 804310e:	2101      	movs	r1, #1
 8043110:	4618      	mov	r0, r3
 8043112:	f000 f8f5 	bl	8043300 <RCCEx_PLLSAI1_Config>
 8043116:	4603      	mov	r3, r0
 8043118:	77fb      	strb	r3, [r7, #31]

        if (ret != HAL_OK)
 804311a:	7ffb      	ldrb	r3, [r7, #31]
 804311c:	2b00      	cmp	r3, #0
 804311e:	d001      	beq.n	8043124 <HAL_RCCEx_PeriphCLKConfig+0x52c>
        {
          /* set overall return value */
          status = ret;
 8043120:	7ffb      	ldrb	r3, [r7, #31]
 8043122:	77bb      	strb	r3, [r7, #30]
  }

#endif /* USB */

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8043124:	687b      	ldr	r3, [r7, #4]
 8043126:	681b      	ldr	r3, [r3, #0]
 8043128:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 804312c:	2b00      	cmp	r3, #0
 804312e:	d04a      	beq.n	80431c6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8043130:	687b      	ldr	r3, [r7, #4]
 8043132:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8043134:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8043138:	d108      	bne.n	804314c <HAL_RCCEx_PeriphCLKConfig+0x554>
 804313a:	4b70      	ldr	r3, [pc, #448]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 804313c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8043140:	4a6e      	ldr	r2, [pc, #440]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8043142:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8043146:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 804314a:	e012      	b.n	8043172 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 804314c:	4b6b      	ldr	r3, [pc, #428]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 804314e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8043152:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8043156:	687b      	ldr	r3, [r7, #4]
 8043158:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 804315a:	4968      	ldr	r1, [pc, #416]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 804315c:	4313      	orrs	r3, r2
 804315e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8043162:	4b66      	ldr	r3, [pc, #408]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8043164:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8043168:	4a64      	ldr	r2, [pc, #400]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 804316a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 804316e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8043172:	687b      	ldr	r3, [r7, #4]
 8043174:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8043176:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 804317a:	d10d      	bne.n	8043198 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 804317c:	687b      	ldr	r3, [r7, #4]
 804317e:	3304      	adds	r3, #4
 8043180:	2101      	movs	r1, #1
 8043182:	4618      	mov	r0, r3
 8043184:	f000 f8bc 	bl	8043300 <RCCEx_PLLSAI1_Config>
 8043188:	4603      	mov	r3, r0
 804318a:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 804318c:	7ffb      	ldrb	r3, [r7, #31]
 804318e:	2b00      	cmp	r3, #0
 8043190:	d019      	beq.n	80431c6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        /* set overall return value */
        status = ret;
 8043192:	7ffb      	ldrb	r3, [r7, #31]
 8043194:	77bb      	strb	r3, [r7, #30]
 8043196:	e016      	b.n	80431c6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      }
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 8043198:	687b      	ldr	r3, [r7, #4]
 804319a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 804319c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80431a0:	d106      	bne.n	80431b0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80431a2:	4b56      	ldr	r3, [pc, #344]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80431a4:	68db      	ldr	r3, [r3, #12]
 80431a6:	4a55      	ldr	r2, [pc, #340]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80431a8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80431ac:	60d3      	str	r3, [r2, #12]
 80431ae:	e00a      	b.n	80431c6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 80431b0:	687b      	ldr	r3, [r7, #4]
 80431b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80431b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80431b8:	d105      	bne.n	80431c6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      /* Enable PLLSAI3CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80431ba:	4b50      	ldr	r3, [pc, #320]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80431bc:	68db      	ldr	r3, [r3, #12]
 80431be:	4a4f      	ldr	r2, [pc, #316]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80431c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80431c4:	60d3      	str	r3, [r2, #12]
      /* Nothing to do */
    }
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80431c6:	687b      	ldr	r3, [r7, #4]
 80431c8:	681b      	ldr	r3, [r3, #0]
 80431ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80431ce:	2b00      	cmp	r3, #0
 80431d0:	d028      	beq.n	8043224 <HAL_RCCEx_PeriphCLKConfig+0x62c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80431d2:	4b4a      	ldr	r3, [pc, #296]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80431d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80431d8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80431dc:	687b      	ldr	r3, [r7, #4]
 80431de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80431e0:	4946      	ldr	r1, [pc, #280]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80431e2:	4313      	orrs	r3, r2
 80431e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80431e8:	687b      	ldr	r3, [r7, #4]
 80431ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80431ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80431f0:	d106      	bne.n	8043200 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80431f2:	4b42      	ldr	r3, [pc, #264]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80431f4:	68db      	ldr	r3, [r3, #12]
 80431f6:	4a41      	ldr	r2, [pc, #260]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80431f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80431fc:	60d3      	str	r3, [r2, #12]
 80431fe:	e011      	b.n	8043224 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    }
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8043200:	687b      	ldr	r3, [r7, #4]
 8043202:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8043204:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8043208:	d10c      	bne.n	8043224 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 804320a:	687b      	ldr	r3, [r7, #4]
 804320c:	3304      	adds	r3, #4
 804320e:	2101      	movs	r1, #1
 8043210:	4618      	mov	r0, r3
 8043212:	f000 f875 	bl	8043300 <RCCEx_PLLSAI1_Config>
 8043216:	4603      	mov	r3, r0
 8043218:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 804321a:	7ffb      	ldrb	r3, [r7, #31]
 804321c:	2b00      	cmp	r3, #0
 804321e:	d001      	beq.n	8043224 <HAL_RCCEx_PeriphCLKConfig+0x62c>
      {
        /* set overall return value */
        status = ret;
 8043220:	7ffb      	ldrb	r3, [r7, #31]
 8043222:	77bb      	strb	r3, [r7, #30]
      /* Nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8043224:	687b      	ldr	r3, [r7, #4]
 8043226:	681b      	ldr	r3, [r3, #0]
 8043228:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 804322c:	2b00      	cmp	r3, #0
 804322e:	d01e      	beq.n	804326e <HAL_RCCEx_PeriphCLKConfig+0x676>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8043230:	4b32      	ldr	r3, [pc, #200]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8043232:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8043236:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 804323a:	687b      	ldr	r3, [r7, #4]
 804323c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8043240:	492e      	ldr	r1, [pc, #184]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8043242:	4313      	orrs	r3, r2
 8043244:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8043248:	687b      	ldr	r3, [r7, #4]
 804324a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 804324e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8043252:	d10c      	bne.n	804326e <HAL_RCCEx_PeriphCLKConfig+0x676>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8043254:	687b      	ldr	r3, [r7, #4]
 8043256:	3304      	adds	r3, #4
 8043258:	2102      	movs	r1, #2
 804325a:	4618      	mov	r0, r3
 804325c:	f000 f850 	bl	8043300 <RCCEx_PLLSAI1_Config>
 8043260:	4603      	mov	r3, r0
 8043262:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8043264:	7ffb      	ldrb	r3, [r7, #31]
 8043266:	2b00      	cmp	r3, #0
 8043268:	d001      	beq.n	804326e <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* set overall return value */
        status = ret;
 804326a:	7ffb      	ldrb	r3, [r7, #31]
 804326c:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 804326e:	687b      	ldr	r3, [r7, #4]
 8043270:	681b      	ldr	r3, [r3, #0]
 8043272:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8043276:	2b00      	cmp	r3, #0
 8043278:	d00b      	beq.n	8043292 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 804327a:	4b20      	ldr	r3, [pc, #128]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 804327c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8043280:	f023 0204 	bic.w	r2, r3, #4
 8043284:	687b      	ldr	r3, [r7, #4]
 8043286:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 804328a:	491c      	ldr	r1, [pc, #112]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 804328c:	4313      	orrs	r3, r2
 804328e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8043292:	687b      	ldr	r3, [r7, #4]
 8043294:	681b      	ldr	r3, [r3, #0]
 8043296:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 804329a:	2b00      	cmp	r3, #0
 804329c:	d00b      	beq.n	80432b6 <HAL_RCCEx_PeriphCLKConfig+0x6be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 804329e:	4b17      	ldr	r3, [pc, #92]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80432a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80432a4:	f023 0218 	bic.w	r2, r3, #24
 80432a8:	687b      	ldr	r3, [r7, #4]
 80432aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80432ae:	4913      	ldr	r1, [pc, #76]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80432b0:	4313      	orrs	r3, r2
 80432b2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80432b6:	687b      	ldr	r3, [r7, #4]
 80432b8:	681b      	ldr	r3, [r3, #0]
 80432ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80432be:	2b00      	cmp	r3, #0
 80432c0:	d017      	beq.n	80432f2 <HAL_RCCEx_PeriphCLKConfig+0x6fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80432c2:	4b0e      	ldr	r3, [pc, #56]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80432c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80432c8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80432cc:	687b      	ldr	r3, [r7, #4]
 80432ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80432d2:	490a      	ldr	r1, [pc, #40]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80432d4:	4313      	orrs	r3, r2
 80432d6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80432da:	687b      	ldr	r3, [r7, #4]
 80432dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80432e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80432e4:	d105      	bne.n	80432f2 <HAL_RCCEx_PeriphCLKConfig+0x6fa>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80432e6:	4b05      	ldr	r3, [pc, #20]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80432e8:	68db      	ldr	r3, [r3, #12]
 80432ea:	4a04      	ldr	r2, [pc, #16]	@ (80432fc <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80432ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80432f0:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80432f2:	7fbb      	ldrb	r3, [r7, #30]
}
 80432f4:	4618      	mov	r0, r3
 80432f6:	3720      	adds	r7, #32
 80432f8:	46bd      	mov	sp, r7
 80432fa:	bd80      	pop	{r7, pc}
 80432fc:	40021000 	.word	0x40021000

08043300 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 8043300:	b580      	push	{r7, lr}
 8043302:	b084      	sub	sp, #16
 8043304:	af00      	add	r7, sp, #0
 8043306:	6078      	str	r0, [r7, #4]
 8043308:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 804330a:	2300      	movs	r3, #0
 804330c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 804330e:	687b      	ldr	r3, [r7, #4]
 8043310:	681b      	ldr	r3, [r3, #0]
 8043312:	2b03      	cmp	r3, #3
 8043314:	d018      	beq.n	8043348 <RCCEx_PLLSAI1_Config+0x48>
 8043316:	2b03      	cmp	r3, #3
 8043318:	d81f      	bhi.n	804335a <RCCEx_PLLSAI1_Config+0x5a>
 804331a:	2b01      	cmp	r3, #1
 804331c:	d002      	beq.n	8043324 <RCCEx_PLLSAI1_Config+0x24>
 804331e:	2b02      	cmp	r3, #2
 8043320:	d009      	beq.n	8043336 <RCCEx_PLLSAI1_Config+0x36>
 8043322:	e01a      	b.n	804335a <RCCEx_PLLSAI1_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8043324:	4b65      	ldr	r3, [pc, #404]	@ (80434bc <RCCEx_PLLSAI1_Config+0x1bc>)
 8043326:	681b      	ldr	r3, [r3, #0]
 8043328:	f003 0302 	and.w	r3, r3, #2
 804332c:	2b00      	cmp	r3, #0
 804332e:	d117      	bne.n	8043360 <RCCEx_PLLSAI1_Config+0x60>
      {
        status = HAL_ERROR;
 8043330:	2301      	movs	r3, #1
 8043332:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8043334:	e014      	b.n	8043360 <RCCEx_PLLSAI1_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8043336:	4b61      	ldr	r3, [pc, #388]	@ (80434bc <RCCEx_PLLSAI1_Config+0x1bc>)
 8043338:	681b      	ldr	r3, [r3, #0]
 804333a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 804333e:	2b00      	cmp	r3, #0
 8043340:	d110      	bne.n	8043364 <RCCEx_PLLSAI1_Config+0x64>
      {
        status = HAL_ERROR;
 8043342:	2301      	movs	r3, #1
 8043344:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8043346:	e00d      	b.n	8043364 <RCCEx_PLLSAI1_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8043348:	4b5c      	ldr	r3, [pc, #368]	@ (80434bc <RCCEx_PLLSAI1_Config+0x1bc>)
 804334a:	681b      	ldr	r3, [r3, #0]
 804334c:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8043350:	2b00      	cmp	r3, #0
 8043352:	d109      	bne.n	8043368 <RCCEx_PLLSAI1_Config+0x68>
      {
        status = HAL_ERROR;
 8043354:	2301      	movs	r3, #1
 8043356:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8043358:	e006      	b.n	8043368 <RCCEx_PLLSAI1_Config+0x68>
    default:
      status = HAL_ERROR;
 804335a:	2301      	movs	r3, #1
 804335c:	73fb      	strb	r3, [r7, #15]
      break;
 804335e:	e004      	b.n	804336a <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8043360:	bf00      	nop
 8043362:	e002      	b.n	804336a <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8043364:	bf00      	nop
 8043366:	e000      	b.n	804336a <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8043368:	bf00      	nop
  }

  if (status == HAL_OK)
 804336a:	7bfb      	ldrb	r3, [r7, #15]
 804336c:	2b00      	cmp	r3, #0
 804336e:	f040 809f 	bne.w	80434b0 <RCCEx_PLLSAI1_Config+0x1b0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8043372:	4b52      	ldr	r3, [pc, #328]	@ (80434bc <RCCEx_PLLSAI1_Config+0x1bc>)
 8043374:	681b      	ldr	r3, [r3, #0]
 8043376:	4a51      	ldr	r2, [pc, #324]	@ (80434bc <RCCEx_PLLSAI1_Config+0x1bc>)
 8043378:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 804337c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 804337e:	f7fd ff01 	bl	8041184 <HAL_GetTick>
 8043382:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8043384:	e00f      	b.n	80433a6 <RCCEx_PLLSAI1_Config+0xa6>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8043386:	f7fd fefd 	bl	8041184 <HAL_GetTick>
 804338a:	4602      	mov	r2, r0
 804338c:	68bb      	ldr	r3, [r7, #8]
 804338e:	1ad3      	subs	r3, r2, r3
 8043390:	2b02      	cmp	r3, #2
 8043392:	d908      	bls.n	80433a6 <RCCEx_PLLSAI1_Config+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8043394:	4b49      	ldr	r3, [pc, #292]	@ (80434bc <RCCEx_PLLSAI1_Config+0x1bc>)
 8043396:	681b      	ldr	r3, [r3, #0]
 8043398:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 804339c:	2b00      	cmp	r3, #0
 804339e:	d009      	beq.n	80433b4 <RCCEx_PLLSAI1_Config+0xb4>
        {
          status = HAL_TIMEOUT;
 80433a0:	2303      	movs	r3, #3
 80433a2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80433a4:	e006      	b.n	80433b4 <RCCEx_PLLSAI1_Config+0xb4>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80433a6:	4b45      	ldr	r3, [pc, #276]	@ (80434bc <RCCEx_PLLSAI1_Config+0x1bc>)
 80433a8:	681b      	ldr	r3, [r3, #0]
 80433aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80433ae:	2b00      	cmp	r3, #0
 80433b0:	d1e9      	bne.n	8043386 <RCCEx_PLLSAI1_Config+0x86>
 80433b2:	e000      	b.n	80433b6 <RCCEx_PLLSAI1_Config+0xb6>
        break;
 80433b4:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 80433b6:	7bfb      	ldrb	r3, [r7, #15]
 80433b8:	2b00      	cmp	r3, #0
 80433ba:	d179      	bne.n	80434b0 <RCCEx_PLLSAI1_Config+0x1b0>
    {
      if (Divider == DIVIDER_P_UPDATE)
 80433bc:	683b      	ldr	r3, [r7, #0]
 80433be:	2b00      	cmp	r3, #0
 80433c0:	d116      	bne.n	80433f0 <RCCEx_PLLSAI1_Config+0xf0>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80433c2:	4b3e      	ldr	r3, [pc, #248]	@ (80434bc <RCCEx_PLLSAI1_Config+0x1bc>)
 80433c4:	691a      	ldr	r2, [r3, #16]
 80433c6:	4b3e      	ldr	r3, [pc, #248]	@ (80434c0 <RCCEx_PLLSAI1_Config+0x1c0>)
 80433c8:	4013      	ands	r3, r2
 80433ca:	687a      	ldr	r2, [r7, #4]
 80433cc:	6892      	ldr	r2, [r2, #8]
 80433ce:	0211      	lsls	r1, r2, #8
 80433d0:	687a      	ldr	r2, [r7, #4]
 80433d2:	68d2      	ldr	r2, [r2, #12]
 80433d4:	06d2      	lsls	r2, r2, #27
 80433d6:	4311      	orrs	r1, r2
 80433d8:	687a      	ldr	r2, [r7, #4]
 80433da:	6852      	ldr	r2, [r2, #4]
 80433dc:	3a01      	subs	r2, #1
 80433de:	0112      	lsls	r2, r2, #4
 80433e0:	4311      	orrs	r1, r2
 80433e2:	687a      	ldr	r2, [r7, #4]
 80433e4:	6812      	ldr	r2, [r2, #0]
 80433e6:	430a      	orrs	r2, r1
 80433e8:	4934      	ldr	r1, [pc, #208]	@ (80434bc <RCCEx_PLLSAI1_Config+0x1bc>)
 80433ea:	4313      	orrs	r3, r2
 80433ec:	610b      	str	r3, [r1, #16]
 80433ee:	e033      	b.n	8043458 <RCCEx_PLLSAI1_Config+0x158>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 80433f0:	683b      	ldr	r3, [r7, #0]
 80433f2:	2b01      	cmp	r3, #1
 80433f4:	d118      	bne.n	8043428 <RCCEx_PLLSAI1_Config+0x128>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80433f6:	4b31      	ldr	r3, [pc, #196]	@ (80434bc <RCCEx_PLLSAI1_Config+0x1bc>)
 80433f8:	691a      	ldr	r2, [r3, #16]
 80433fa:	4b32      	ldr	r3, [pc, #200]	@ (80434c4 <RCCEx_PLLSAI1_Config+0x1c4>)
 80433fc:	4013      	ands	r3, r2
 80433fe:	687a      	ldr	r2, [r7, #4]
 8043400:	6892      	ldr	r2, [r2, #8]
 8043402:	0211      	lsls	r1, r2, #8
 8043404:	687a      	ldr	r2, [r7, #4]
 8043406:	6912      	ldr	r2, [r2, #16]
 8043408:	0852      	lsrs	r2, r2, #1
 804340a:	3a01      	subs	r2, #1
 804340c:	0552      	lsls	r2, r2, #21
 804340e:	4311      	orrs	r1, r2
 8043410:	687a      	ldr	r2, [r7, #4]
 8043412:	6852      	ldr	r2, [r2, #4]
 8043414:	3a01      	subs	r2, #1
 8043416:	0112      	lsls	r2, r2, #4
 8043418:	4311      	orrs	r1, r2
 804341a:	687a      	ldr	r2, [r7, #4]
 804341c:	6812      	ldr	r2, [r2, #0]
 804341e:	430a      	orrs	r2, r1
 8043420:	4926      	ldr	r1, [pc, #152]	@ (80434bc <RCCEx_PLLSAI1_Config+0x1bc>)
 8043422:	4313      	orrs	r3, r2
 8043424:	610b      	str	r3, [r1, #16]
 8043426:	e017      	b.n	8043458 <RCCEx_PLLSAI1_Config+0x158>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(pPllSai1->PLLSAI1R));

        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8043428:	4b24      	ldr	r3, [pc, #144]	@ (80434bc <RCCEx_PLLSAI1_Config+0x1bc>)
 804342a:	691a      	ldr	r2, [r3, #16]
 804342c:	4b26      	ldr	r3, [pc, #152]	@ (80434c8 <RCCEx_PLLSAI1_Config+0x1c8>)
 804342e:	4013      	ands	r3, r2
 8043430:	687a      	ldr	r2, [r7, #4]
 8043432:	6892      	ldr	r2, [r2, #8]
 8043434:	0211      	lsls	r1, r2, #8
 8043436:	687a      	ldr	r2, [r7, #4]
 8043438:	6952      	ldr	r2, [r2, #20]
 804343a:	0852      	lsrs	r2, r2, #1
 804343c:	3a01      	subs	r2, #1
 804343e:	0652      	lsls	r2, r2, #25
 8043440:	4311      	orrs	r1, r2
 8043442:	687a      	ldr	r2, [r7, #4]
 8043444:	6852      	ldr	r2, [r2, #4]
 8043446:	3a01      	subs	r2, #1
 8043448:	0112      	lsls	r2, r2, #4
 804344a:	4311      	orrs	r1, r2
 804344c:	687a      	ldr	r2, [r7, #4]
 804344e:	6812      	ldr	r2, [r2, #0]
 8043450:	430a      	orrs	r2, r1
 8043452:	491a      	ldr	r1, [pc, #104]	@ (80434bc <RCCEx_PLLSAI1_Config+0x1bc>)
 8043454:	4313      	orrs	r3, r2
 8043456:	610b      	str	r3, [r1, #16]
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8043458:	4b18      	ldr	r3, [pc, #96]	@ (80434bc <RCCEx_PLLSAI1_Config+0x1bc>)
 804345a:	681b      	ldr	r3, [r3, #0]
 804345c:	4a17      	ldr	r2, [pc, #92]	@ (80434bc <RCCEx_PLLSAI1_Config+0x1bc>)
 804345e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8043462:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8043464:	f7fd fe8e 	bl	8041184 <HAL_GetTick>
 8043468:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 804346a:	e00f      	b.n	804348c <RCCEx_PLLSAI1_Config+0x18c>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 804346c:	f7fd fe8a 	bl	8041184 <HAL_GetTick>
 8043470:	4602      	mov	r2, r0
 8043472:	68bb      	ldr	r3, [r7, #8]
 8043474:	1ad3      	subs	r3, r2, r3
 8043476:	2b02      	cmp	r3, #2
 8043478:	d908      	bls.n	804348c <RCCEx_PLLSAI1_Config+0x18c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 804347a:	4b10      	ldr	r3, [pc, #64]	@ (80434bc <RCCEx_PLLSAI1_Config+0x1bc>)
 804347c:	681b      	ldr	r3, [r3, #0]
 804347e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8043482:	2b00      	cmp	r3, #0
 8043484:	d109      	bne.n	804349a <RCCEx_PLLSAI1_Config+0x19a>
          {
            status = HAL_TIMEOUT;
 8043486:	2303      	movs	r3, #3
 8043488:	73fb      	strb	r3, [r7, #15]
          }
          break;
 804348a:	e006      	b.n	804349a <RCCEx_PLLSAI1_Config+0x19a>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 804348c:	4b0b      	ldr	r3, [pc, #44]	@ (80434bc <RCCEx_PLLSAI1_Config+0x1bc>)
 804348e:	681b      	ldr	r3, [r3, #0]
 8043490:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8043494:	2b00      	cmp	r3, #0
 8043496:	d0e9      	beq.n	804346c <RCCEx_PLLSAI1_Config+0x16c>
 8043498:	e000      	b.n	804349c <RCCEx_PLLSAI1_Config+0x19c>
          break;
 804349a:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 804349c:	7bfb      	ldrb	r3, [r7, #15]
 804349e:	2b00      	cmp	r3, #0
 80434a0:	d106      	bne.n	80434b0 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 80434a2:	4b06      	ldr	r3, [pc, #24]	@ (80434bc <RCCEx_PLLSAI1_Config+0x1bc>)
 80434a4:	691a      	ldr	r2, [r3, #16]
 80434a6:	687b      	ldr	r3, [r7, #4]
 80434a8:	699b      	ldr	r3, [r3, #24]
 80434aa:	4904      	ldr	r1, [pc, #16]	@ (80434bc <RCCEx_PLLSAI1_Config+0x1bc>)
 80434ac:	4313      	orrs	r3, r2
 80434ae:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80434b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80434b2:	4618      	mov	r0, r3
 80434b4:	3710      	adds	r7, #16
 80434b6:	46bd      	mov	sp, r7
 80434b8:	bd80      	pop	{r7, pc}
 80434ba:	bf00      	nop
 80434bc:	40021000 	.word	0x40021000
 80434c0:	07ff800c 	.word	0x07ff800c
 80434c4:	ff9f800c 	.word	0xff9f800c
 80434c8:	f9ff800c 	.word	0xf9ff800c

080434cc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 80434cc:	b580      	push	{r7, lr}
 80434ce:	b084      	sub	sp, #16
 80434d0:	af00      	add	r7, sp, #0
 80434d2:	6078      	str	r0, [r7, #4]
 80434d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80434d6:	2300      	movs	r3, #0
 80434d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 80434da:	687b      	ldr	r3, [r7, #4]
 80434dc:	681b      	ldr	r3, [r3, #0]
 80434de:	2b03      	cmp	r3, #3
 80434e0:	d018      	beq.n	8043514 <RCCEx_PLLSAI2_Config+0x48>
 80434e2:	2b03      	cmp	r3, #3
 80434e4:	d81f      	bhi.n	8043526 <RCCEx_PLLSAI2_Config+0x5a>
 80434e6:	2b01      	cmp	r3, #1
 80434e8:	d002      	beq.n	80434f0 <RCCEx_PLLSAI2_Config+0x24>
 80434ea:	2b02      	cmp	r3, #2
 80434ec:	d009      	beq.n	8043502 <RCCEx_PLLSAI2_Config+0x36>
 80434ee:	e01a      	b.n	8043526 <RCCEx_PLLSAI2_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80434f0:	4b4a      	ldr	r3, [pc, #296]	@ (804361c <RCCEx_PLLSAI2_Config+0x150>)
 80434f2:	681b      	ldr	r3, [r3, #0]
 80434f4:	f003 0302 	and.w	r3, r3, #2
 80434f8:	2b00      	cmp	r3, #0
 80434fa:	d117      	bne.n	804352c <RCCEx_PLLSAI2_Config+0x60>
      {
        status = HAL_ERROR;
 80434fc:	2301      	movs	r3, #1
 80434fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8043500:	e014      	b.n	804352c <RCCEx_PLLSAI2_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8043502:	4b46      	ldr	r3, [pc, #280]	@ (804361c <RCCEx_PLLSAI2_Config+0x150>)
 8043504:	681b      	ldr	r3, [r3, #0]
 8043506:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 804350a:	2b00      	cmp	r3, #0
 804350c:	d110      	bne.n	8043530 <RCCEx_PLLSAI2_Config+0x64>
      {
        status = HAL_ERROR;
 804350e:	2301      	movs	r3, #1
 8043510:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8043512:	e00d      	b.n	8043530 <RCCEx_PLLSAI2_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8043514:	4b41      	ldr	r3, [pc, #260]	@ (804361c <RCCEx_PLLSAI2_Config+0x150>)
 8043516:	681b      	ldr	r3, [r3, #0]
 8043518:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 804351c:	2b00      	cmp	r3, #0
 804351e:	d109      	bne.n	8043534 <RCCEx_PLLSAI2_Config+0x68>
      {
        status = HAL_ERROR;
 8043520:	2301      	movs	r3, #1
 8043522:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8043524:	e006      	b.n	8043534 <RCCEx_PLLSAI2_Config+0x68>
    default:
      status = HAL_ERROR;
 8043526:	2301      	movs	r3, #1
 8043528:	73fb      	strb	r3, [r7, #15]
      break;
 804352a:	e004      	b.n	8043536 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 804352c:	bf00      	nop
 804352e:	e002      	b.n	8043536 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8043530:	bf00      	nop
 8043532:	e000      	b.n	8043536 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8043534:	bf00      	nop
  }

  if (status == HAL_OK)
 8043536:	7bfb      	ldrb	r3, [r7, #15]
 8043538:	2b00      	cmp	r3, #0
 804353a:	d169      	bne.n	8043610 <RCCEx_PLLSAI2_Config+0x144>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 804353c:	4b37      	ldr	r3, [pc, #220]	@ (804361c <RCCEx_PLLSAI2_Config+0x150>)
 804353e:	681b      	ldr	r3, [r3, #0]
 8043540:	4a36      	ldr	r2, [pc, #216]	@ (804361c <RCCEx_PLLSAI2_Config+0x150>)
 8043542:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8043546:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8043548:	f7fd fe1c 	bl	8041184 <HAL_GetTick>
 804354c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 804354e:	e00f      	b.n	8043570 <RCCEx_PLLSAI2_Config+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8043550:	f7fd fe18 	bl	8041184 <HAL_GetTick>
 8043554:	4602      	mov	r2, r0
 8043556:	68bb      	ldr	r3, [r7, #8]
 8043558:	1ad3      	subs	r3, r2, r3
 804355a:	2b02      	cmp	r3, #2
 804355c:	d908      	bls.n	8043570 <RCCEx_PLLSAI2_Config+0xa4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 804355e:	4b2f      	ldr	r3, [pc, #188]	@ (804361c <RCCEx_PLLSAI2_Config+0x150>)
 8043560:	681b      	ldr	r3, [r3, #0]
 8043562:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8043566:	2b00      	cmp	r3, #0
 8043568:	d009      	beq.n	804357e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_TIMEOUT;
 804356a:	2303      	movs	r3, #3
 804356c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 804356e:	e006      	b.n	804357e <RCCEx_PLLSAI2_Config+0xb2>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8043570:	4b2a      	ldr	r3, [pc, #168]	@ (804361c <RCCEx_PLLSAI2_Config+0x150>)
 8043572:	681b      	ldr	r3, [r3, #0]
 8043574:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8043578:	2b00      	cmp	r3, #0
 804357a:	d1e9      	bne.n	8043550 <RCCEx_PLLSAI2_Config+0x84>
 804357c:	e000      	b.n	8043580 <RCCEx_PLLSAI2_Config+0xb4>
        break;
 804357e:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8043580:	7bfb      	ldrb	r3, [r7, #15]
 8043582:	2b00      	cmp	r3, #0
 8043584:	d144      	bne.n	8043610 <RCCEx_PLLSAI2_Config+0x144>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8043586:	683b      	ldr	r3, [r7, #0]
 8043588:	2b00      	cmp	r3, #0
 804358a:	d115      	bne.n	80435b8 <RCCEx_PLLSAI2_Config+0xec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 804358c:	4b23      	ldr	r3, [pc, #140]	@ (804361c <RCCEx_PLLSAI2_Config+0x150>)
 804358e:	695a      	ldr	r2, [r3, #20]
 8043590:	4b23      	ldr	r3, [pc, #140]	@ (8043620 <RCCEx_PLLSAI2_Config+0x154>)
 8043592:	4013      	ands	r3, r2
 8043594:	687a      	ldr	r2, [r7, #4]
 8043596:	6892      	ldr	r2, [r2, #8]
 8043598:	0211      	lsls	r1, r2, #8
 804359a:	687a      	ldr	r2, [r7, #4]
 804359c:	68d2      	ldr	r2, [r2, #12]
 804359e:	06d2      	lsls	r2, r2, #27
 80435a0:	4311      	orrs	r1, r2
 80435a2:	687a      	ldr	r2, [r7, #4]
 80435a4:	6852      	ldr	r2, [r2, #4]
 80435a6:	3a01      	subs	r2, #1
 80435a8:	0112      	lsls	r2, r2, #4
 80435aa:	4311      	orrs	r1, r2
 80435ac:	687a      	ldr	r2, [r7, #4]
 80435ae:	6812      	ldr	r2, [r2, #0]
 80435b0:	430a      	orrs	r2, r1
 80435b2:	491a      	ldr	r1, [pc, #104]	@ (804361c <RCCEx_PLLSAI2_Config+0x150>)
 80435b4:	4313      	orrs	r3, r2
 80435b6:	614b      	str	r3, [r1, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80435b8:	4b18      	ldr	r3, [pc, #96]	@ (804361c <RCCEx_PLLSAI2_Config+0x150>)
 80435ba:	681b      	ldr	r3, [r3, #0]
 80435bc:	4a17      	ldr	r2, [pc, #92]	@ (804361c <RCCEx_PLLSAI2_Config+0x150>)
 80435be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80435c2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80435c4:	f7fd fdde 	bl	8041184 <HAL_GetTick>
 80435c8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80435ca:	e00f      	b.n	80435ec <RCCEx_PLLSAI2_Config+0x120>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80435cc:	f7fd fdda 	bl	8041184 <HAL_GetTick>
 80435d0:	4602      	mov	r2, r0
 80435d2:	68bb      	ldr	r3, [r7, #8]
 80435d4:	1ad3      	subs	r3, r2, r3
 80435d6:	2b02      	cmp	r3, #2
 80435d8:	d908      	bls.n	80435ec <RCCEx_PLLSAI2_Config+0x120>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80435da:	4b10      	ldr	r3, [pc, #64]	@ (804361c <RCCEx_PLLSAI2_Config+0x150>)
 80435dc:	681b      	ldr	r3, [r3, #0]
 80435de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80435e2:	2b00      	cmp	r3, #0
 80435e4:	d109      	bne.n	80435fa <RCCEx_PLLSAI2_Config+0x12e>
          {
            status = HAL_TIMEOUT;
 80435e6:	2303      	movs	r3, #3
 80435e8:	73fb      	strb	r3, [r7, #15]
          }
          break;
 80435ea:	e006      	b.n	80435fa <RCCEx_PLLSAI2_Config+0x12e>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80435ec:	4b0b      	ldr	r3, [pc, #44]	@ (804361c <RCCEx_PLLSAI2_Config+0x150>)
 80435ee:	681b      	ldr	r3, [r3, #0]
 80435f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80435f4:	2b00      	cmp	r3, #0
 80435f6:	d0e9      	beq.n	80435cc <RCCEx_PLLSAI2_Config+0x100>
 80435f8:	e000      	b.n	80435fc <RCCEx_PLLSAI2_Config+0x130>
          break;
 80435fa:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 80435fc:	7bfb      	ldrb	r3, [r7, #15]
 80435fe:	2b00      	cmp	r3, #0
 8043600:	d106      	bne.n	8043610 <RCCEx_PLLSAI2_Config+0x144>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 8043602:	4b06      	ldr	r3, [pc, #24]	@ (804361c <RCCEx_PLLSAI2_Config+0x150>)
 8043604:	695a      	ldr	r2, [r3, #20]
 8043606:	687b      	ldr	r3, [r7, #4]
 8043608:	691b      	ldr	r3, [r3, #16]
 804360a:	4904      	ldr	r1, [pc, #16]	@ (804361c <RCCEx_PLLSAI2_Config+0x150>)
 804360c:	4313      	orrs	r3, r2
 804360e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8043610:	7bfb      	ldrb	r3, [r7, #15]
}
 8043612:	4618      	mov	r0, r3
 8043614:	3710      	adds	r7, #16
 8043616:	46bd      	mov	sp, r7
 8043618:	bd80      	pop	{r7, pc}
 804361a:	bf00      	nop
 804361c:	40021000 	.word	0x40021000
 8043620:	07ff800c 	.word	0x07ff800c

08043624 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8043624:	b580      	push	{r7, lr}
 8043626:	b082      	sub	sp, #8
 8043628:	af00      	add	r7, sp, #0
 804362a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 804362c:	687b      	ldr	r3, [r7, #4]
 804362e:	2b00      	cmp	r3, #0
 8043630:	d101      	bne.n	8043636 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8043632:	2301      	movs	r3, #1
 8043634:	e049      	b.n	80436ca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8043636:	687b      	ldr	r3, [r7, #4]
 8043638:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 804363c:	b2db      	uxtb	r3, r3
 804363e:	2b00      	cmp	r3, #0
 8043640:	d106      	bne.n	8043650 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8043642:	687b      	ldr	r3, [r7, #4]
 8043644:	2200      	movs	r2, #0
 8043646:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 804364a:	6878      	ldr	r0, [r7, #4]
 804364c:	f7fd fc04 	bl	8040e58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8043650:	687b      	ldr	r3, [r7, #4]
 8043652:	2202      	movs	r2, #2
 8043654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8043658:	687b      	ldr	r3, [r7, #4]
 804365a:	681a      	ldr	r2, [r3, #0]
 804365c:	687b      	ldr	r3, [r7, #4]
 804365e:	3304      	adds	r3, #4
 8043660:	4619      	mov	r1, r3
 8043662:	4610      	mov	r0, r2
 8043664:	f000 fb06 	bl	8043c74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8043668:	687b      	ldr	r3, [r7, #4]
 804366a:	2201      	movs	r2, #1
 804366c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8043670:	687b      	ldr	r3, [r7, #4]
 8043672:	2201      	movs	r2, #1
 8043674:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8043678:	687b      	ldr	r3, [r7, #4]
 804367a:	2201      	movs	r2, #1
 804367c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8043680:	687b      	ldr	r3, [r7, #4]
 8043682:	2201      	movs	r2, #1
 8043684:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8043688:	687b      	ldr	r3, [r7, #4]
 804368a:	2201      	movs	r2, #1
 804368c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8043690:	687b      	ldr	r3, [r7, #4]
 8043692:	2201      	movs	r2, #1
 8043694:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8043698:	687b      	ldr	r3, [r7, #4]
 804369a:	2201      	movs	r2, #1
 804369c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80436a0:	687b      	ldr	r3, [r7, #4]
 80436a2:	2201      	movs	r2, #1
 80436a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80436a8:	687b      	ldr	r3, [r7, #4]
 80436aa:	2201      	movs	r2, #1
 80436ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80436b0:	687b      	ldr	r3, [r7, #4]
 80436b2:	2201      	movs	r2, #1
 80436b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80436b8:	687b      	ldr	r3, [r7, #4]
 80436ba:	2201      	movs	r2, #1
 80436bc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80436c0:	687b      	ldr	r3, [r7, #4]
 80436c2:	2201      	movs	r2, #1
 80436c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80436c8:	2300      	movs	r3, #0
}
 80436ca:	4618      	mov	r0, r3
 80436cc:	3708      	adds	r7, #8
 80436ce:	46bd      	mov	sp, r7
 80436d0:	bd80      	pop	{r7, pc}
	...

080436d4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80436d4:	b480      	push	{r7}
 80436d6:	b085      	sub	sp, #20
 80436d8:	af00      	add	r7, sp, #0
 80436da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80436dc:	687b      	ldr	r3, [r7, #4]
 80436de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80436e2:	b2db      	uxtb	r3, r3
 80436e4:	2b01      	cmp	r3, #1
 80436e6:	d001      	beq.n	80436ec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80436e8:	2301      	movs	r3, #1
 80436ea:	e047      	b.n	804377c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80436ec:	687b      	ldr	r3, [r7, #4]
 80436ee:	2202      	movs	r2, #2
 80436f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80436f4:	687b      	ldr	r3, [r7, #4]
 80436f6:	681b      	ldr	r3, [r3, #0]
 80436f8:	4a23      	ldr	r2, [pc, #140]	@ (8043788 <HAL_TIM_Base_Start+0xb4>)
 80436fa:	4293      	cmp	r3, r2
 80436fc:	d01d      	beq.n	804373a <HAL_TIM_Base_Start+0x66>
 80436fe:	687b      	ldr	r3, [r7, #4]
 8043700:	681b      	ldr	r3, [r3, #0]
 8043702:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8043706:	d018      	beq.n	804373a <HAL_TIM_Base_Start+0x66>
 8043708:	687b      	ldr	r3, [r7, #4]
 804370a:	681b      	ldr	r3, [r3, #0]
 804370c:	4a1f      	ldr	r2, [pc, #124]	@ (804378c <HAL_TIM_Base_Start+0xb8>)
 804370e:	4293      	cmp	r3, r2
 8043710:	d013      	beq.n	804373a <HAL_TIM_Base_Start+0x66>
 8043712:	687b      	ldr	r3, [r7, #4]
 8043714:	681b      	ldr	r3, [r3, #0]
 8043716:	4a1e      	ldr	r2, [pc, #120]	@ (8043790 <HAL_TIM_Base_Start+0xbc>)
 8043718:	4293      	cmp	r3, r2
 804371a:	d00e      	beq.n	804373a <HAL_TIM_Base_Start+0x66>
 804371c:	687b      	ldr	r3, [r7, #4]
 804371e:	681b      	ldr	r3, [r3, #0]
 8043720:	4a1c      	ldr	r2, [pc, #112]	@ (8043794 <HAL_TIM_Base_Start+0xc0>)
 8043722:	4293      	cmp	r3, r2
 8043724:	d009      	beq.n	804373a <HAL_TIM_Base_Start+0x66>
 8043726:	687b      	ldr	r3, [r7, #4]
 8043728:	681b      	ldr	r3, [r3, #0]
 804372a:	4a1b      	ldr	r2, [pc, #108]	@ (8043798 <HAL_TIM_Base_Start+0xc4>)
 804372c:	4293      	cmp	r3, r2
 804372e:	d004      	beq.n	804373a <HAL_TIM_Base_Start+0x66>
 8043730:	687b      	ldr	r3, [r7, #4]
 8043732:	681b      	ldr	r3, [r3, #0]
 8043734:	4a19      	ldr	r2, [pc, #100]	@ (804379c <HAL_TIM_Base_Start+0xc8>)
 8043736:	4293      	cmp	r3, r2
 8043738:	d115      	bne.n	8043766 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 804373a:	687b      	ldr	r3, [r7, #4]
 804373c:	681b      	ldr	r3, [r3, #0]
 804373e:	689a      	ldr	r2, [r3, #8]
 8043740:	4b17      	ldr	r3, [pc, #92]	@ (80437a0 <HAL_TIM_Base_Start+0xcc>)
 8043742:	4013      	ands	r3, r2
 8043744:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8043746:	68fb      	ldr	r3, [r7, #12]
 8043748:	2b06      	cmp	r3, #6
 804374a:	d015      	beq.n	8043778 <HAL_TIM_Base_Start+0xa4>
 804374c:	68fb      	ldr	r3, [r7, #12]
 804374e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8043752:	d011      	beq.n	8043778 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8043754:	687b      	ldr	r3, [r7, #4]
 8043756:	681b      	ldr	r3, [r3, #0]
 8043758:	681a      	ldr	r2, [r3, #0]
 804375a:	687b      	ldr	r3, [r7, #4]
 804375c:	681b      	ldr	r3, [r3, #0]
 804375e:	f042 0201 	orr.w	r2, r2, #1
 8043762:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8043764:	e008      	b.n	8043778 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8043766:	687b      	ldr	r3, [r7, #4]
 8043768:	681b      	ldr	r3, [r3, #0]
 804376a:	681a      	ldr	r2, [r3, #0]
 804376c:	687b      	ldr	r3, [r7, #4]
 804376e:	681b      	ldr	r3, [r3, #0]
 8043770:	f042 0201 	orr.w	r2, r2, #1
 8043774:	601a      	str	r2, [r3, #0]
 8043776:	e000      	b.n	804377a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8043778:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 804377a:	2300      	movs	r3, #0
}
 804377c:	4618      	mov	r0, r3
 804377e:	3714      	adds	r7, #20
 8043780:	46bd      	mov	sp, r7
 8043782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043786:	4770      	bx	lr
 8043788:	40012c00 	.word	0x40012c00
 804378c:	40000400 	.word	0x40000400
 8043790:	40000800 	.word	0x40000800
 8043794:	40000c00 	.word	0x40000c00
 8043798:	40013400 	.word	0x40013400
 804379c:	40014000 	.word	0x40014000
 80437a0:	00010007 	.word	0x00010007

080437a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80437a4:	b480      	push	{r7}
 80437a6:	b085      	sub	sp, #20
 80437a8:	af00      	add	r7, sp, #0
 80437aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80437ac:	687b      	ldr	r3, [r7, #4]
 80437ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80437b2:	b2db      	uxtb	r3, r3
 80437b4:	2b01      	cmp	r3, #1
 80437b6:	d001      	beq.n	80437bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80437b8:	2301      	movs	r3, #1
 80437ba:	e04f      	b.n	804385c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80437bc:	687b      	ldr	r3, [r7, #4]
 80437be:	2202      	movs	r2, #2
 80437c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80437c4:	687b      	ldr	r3, [r7, #4]
 80437c6:	681b      	ldr	r3, [r3, #0]
 80437c8:	68da      	ldr	r2, [r3, #12]
 80437ca:	687b      	ldr	r3, [r7, #4]
 80437cc:	681b      	ldr	r3, [r3, #0]
 80437ce:	f042 0201 	orr.w	r2, r2, #1
 80437d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80437d4:	687b      	ldr	r3, [r7, #4]
 80437d6:	681b      	ldr	r3, [r3, #0]
 80437d8:	4a23      	ldr	r2, [pc, #140]	@ (8043868 <HAL_TIM_Base_Start_IT+0xc4>)
 80437da:	4293      	cmp	r3, r2
 80437dc:	d01d      	beq.n	804381a <HAL_TIM_Base_Start_IT+0x76>
 80437de:	687b      	ldr	r3, [r7, #4]
 80437e0:	681b      	ldr	r3, [r3, #0]
 80437e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80437e6:	d018      	beq.n	804381a <HAL_TIM_Base_Start_IT+0x76>
 80437e8:	687b      	ldr	r3, [r7, #4]
 80437ea:	681b      	ldr	r3, [r3, #0]
 80437ec:	4a1f      	ldr	r2, [pc, #124]	@ (804386c <HAL_TIM_Base_Start_IT+0xc8>)
 80437ee:	4293      	cmp	r3, r2
 80437f0:	d013      	beq.n	804381a <HAL_TIM_Base_Start_IT+0x76>
 80437f2:	687b      	ldr	r3, [r7, #4]
 80437f4:	681b      	ldr	r3, [r3, #0]
 80437f6:	4a1e      	ldr	r2, [pc, #120]	@ (8043870 <HAL_TIM_Base_Start_IT+0xcc>)
 80437f8:	4293      	cmp	r3, r2
 80437fa:	d00e      	beq.n	804381a <HAL_TIM_Base_Start_IT+0x76>
 80437fc:	687b      	ldr	r3, [r7, #4]
 80437fe:	681b      	ldr	r3, [r3, #0]
 8043800:	4a1c      	ldr	r2, [pc, #112]	@ (8043874 <HAL_TIM_Base_Start_IT+0xd0>)
 8043802:	4293      	cmp	r3, r2
 8043804:	d009      	beq.n	804381a <HAL_TIM_Base_Start_IT+0x76>
 8043806:	687b      	ldr	r3, [r7, #4]
 8043808:	681b      	ldr	r3, [r3, #0]
 804380a:	4a1b      	ldr	r2, [pc, #108]	@ (8043878 <HAL_TIM_Base_Start_IT+0xd4>)
 804380c:	4293      	cmp	r3, r2
 804380e:	d004      	beq.n	804381a <HAL_TIM_Base_Start_IT+0x76>
 8043810:	687b      	ldr	r3, [r7, #4]
 8043812:	681b      	ldr	r3, [r3, #0]
 8043814:	4a19      	ldr	r2, [pc, #100]	@ (804387c <HAL_TIM_Base_Start_IT+0xd8>)
 8043816:	4293      	cmp	r3, r2
 8043818:	d115      	bne.n	8043846 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 804381a:	687b      	ldr	r3, [r7, #4]
 804381c:	681b      	ldr	r3, [r3, #0]
 804381e:	689a      	ldr	r2, [r3, #8]
 8043820:	4b17      	ldr	r3, [pc, #92]	@ (8043880 <HAL_TIM_Base_Start_IT+0xdc>)
 8043822:	4013      	ands	r3, r2
 8043824:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8043826:	68fb      	ldr	r3, [r7, #12]
 8043828:	2b06      	cmp	r3, #6
 804382a:	d015      	beq.n	8043858 <HAL_TIM_Base_Start_IT+0xb4>
 804382c:	68fb      	ldr	r3, [r7, #12]
 804382e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8043832:	d011      	beq.n	8043858 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8043834:	687b      	ldr	r3, [r7, #4]
 8043836:	681b      	ldr	r3, [r3, #0]
 8043838:	681a      	ldr	r2, [r3, #0]
 804383a:	687b      	ldr	r3, [r7, #4]
 804383c:	681b      	ldr	r3, [r3, #0]
 804383e:	f042 0201 	orr.w	r2, r2, #1
 8043842:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8043844:	e008      	b.n	8043858 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8043846:	687b      	ldr	r3, [r7, #4]
 8043848:	681b      	ldr	r3, [r3, #0]
 804384a:	681a      	ldr	r2, [r3, #0]
 804384c:	687b      	ldr	r3, [r7, #4]
 804384e:	681b      	ldr	r3, [r3, #0]
 8043850:	f042 0201 	orr.w	r2, r2, #1
 8043854:	601a      	str	r2, [r3, #0]
 8043856:	e000      	b.n	804385a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8043858:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 804385a:	2300      	movs	r3, #0
}
 804385c:	4618      	mov	r0, r3
 804385e:	3714      	adds	r7, #20
 8043860:	46bd      	mov	sp, r7
 8043862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043866:	4770      	bx	lr
 8043868:	40012c00 	.word	0x40012c00
 804386c:	40000400 	.word	0x40000400
 8043870:	40000800 	.word	0x40000800
 8043874:	40000c00 	.word	0x40000c00
 8043878:	40013400 	.word	0x40013400
 804387c:	40014000 	.word	0x40014000
 8043880:	00010007 	.word	0x00010007

08043884 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8043884:	b580      	push	{r7, lr}
 8043886:	b084      	sub	sp, #16
 8043888:	af00      	add	r7, sp, #0
 804388a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 804388c:	687b      	ldr	r3, [r7, #4]
 804388e:	681b      	ldr	r3, [r3, #0]
 8043890:	68db      	ldr	r3, [r3, #12]
 8043892:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8043894:	687b      	ldr	r3, [r7, #4]
 8043896:	681b      	ldr	r3, [r3, #0]
 8043898:	691b      	ldr	r3, [r3, #16]
 804389a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 804389c:	68bb      	ldr	r3, [r7, #8]
 804389e:	f003 0302 	and.w	r3, r3, #2
 80438a2:	2b00      	cmp	r3, #0
 80438a4:	d020      	beq.n	80438e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80438a6:	68fb      	ldr	r3, [r7, #12]
 80438a8:	f003 0302 	and.w	r3, r3, #2
 80438ac:	2b00      	cmp	r3, #0
 80438ae:	d01b      	beq.n	80438e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80438b0:	687b      	ldr	r3, [r7, #4]
 80438b2:	681b      	ldr	r3, [r3, #0]
 80438b4:	f06f 0202 	mvn.w	r2, #2
 80438b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80438ba:	687b      	ldr	r3, [r7, #4]
 80438bc:	2201      	movs	r2, #1
 80438be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80438c0:	687b      	ldr	r3, [r7, #4]
 80438c2:	681b      	ldr	r3, [r3, #0]
 80438c4:	699b      	ldr	r3, [r3, #24]
 80438c6:	f003 0303 	and.w	r3, r3, #3
 80438ca:	2b00      	cmp	r3, #0
 80438cc:	d003      	beq.n	80438d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80438ce:	6878      	ldr	r0, [r7, #4]
 80438d0:	f000 f9b2 	bl	8043c38 <HAL_TIM_IC_CaptureCallback>
 80438d4:	e005      	b.n	80438e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80438d6:	6878      	ldr	r0, [r7, #4]
 80438d8:	f000 f9a4 	bl	8043c24 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80438dc:	6878      	ldr	r0, [r7, #4]
 80438de:	f000 f9b5 	bl	8043c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80438e2:	687b      	ldr	r3, [r7, #4]
 80438e4:	2200      	movs	r2, #0
 80438e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80438e8:	68bb      	ldr	r3, [r7, #8]
 80438ea:	f003 0304 	and.w	r3, r3, #4
 80438ee:	2b00      	cmp	r3, #0
 80438f0:	d020      	beq.n	8043934 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80438f2:	68fb      	ldr	r3, [r7, #12]
 80438f4:	f003 0304 	and.w	r3, r3, #4
 80438f8:	2b00      	cmp	r3, #0
 80438fa:	d01b      	beq.n	8043934 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80438fc:	687b      	ldr	r3, [r7, #4]
 80438fe:	681b      	ldr	r3, [r3, #0]
 8043900:	f06f 0204 	mvn.w	r2, #4
 8043904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8043906:	687b      	ldr	r3, [r7, #4]
 8043908:	2202      	movs	r2, #2
 804390a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 804390c:	687b      	ldr	r3, [r7, #4]
 804390e:	681b      	ldr	r3, [r3, #0]
 8043910:	699b      	ldr	r3, [r3, #24]
 8043912:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8043916:	2b00      	cmp	r3, #0
 8043918:	d003      	beq.n	8043922 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 804391a:	6878      	ldr	r0, [r7, #4]
 804391c:	f000 f98c 	bl	8043c38 <HAL_TIM_IC_CaptureCallback>
 8043920:	e005      	b.n	804392e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8043922:	6878      	ldr	r0, [r7, #4]
 8043924:	f000 f97e 	bl	8043c24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8043928:	6878      	ldr	r0, [r7, #4]
 804392a:	f000 f98f 	bl	8043c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 804392e:	687b      	ldr	r3, [r7, #4]
 8043930:	2200      	movs	r2, #0
 8043932:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8043934:	68bb      	ldr	r3, [r7, #8]
 8043936:	f003 0308 	and.w	r3, r3, #8
 804393a:	2b00      	cmp	r3, #0
 804393c:	d020      	beq.n	8043980 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 804393e:	68fb      	ldr	r3, [r7, #12]
 8043940:	f003 0308 	and.w	r3, r3, #8
 8043944:	2b00      	cmp	r3, #0
 8043946:	d01b      	beq.n	8043980 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8043948:	687b      	ldr	r3, [r7, #4]
 804394a:	681b      	ldr	r3, [r3, #0]
 804394c:	f06f 0208 	mvn.w	r2, #8
 8043950:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8043952:	687b      	ldr	r3, [r7, #4]
 8043954:	2204      	movs	r2, #4
 8043956:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8043958:	687b      	ldr	r3, [r7, #4]
 804395a:	681b      	ldr	r3, [r3, #0]
 804395c:	69db      	ldr	r3, [r3, #28]
 804395e:	f003 0303 	and.w	r3, r3, #3
 8043962:	2b00      	cmp	r3, #0
 8043964:	d003      	beq.n	804396e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8043966:	6878      	ldr	r0, [r7, #4]
 8043968:	f000 f966 	bl	8043c38 <HAL_TIM_IC_CaptureCallback>
 804396c:	e005      	b.n	804397a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 804396e:	6878      	ldr	r0, [r7, #4]
 8043970:	f000 f958 	bl	8043c24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8043974:	6878      	ldr	r0, [r7, #4]
 8043976:	f000 f969 	bl	8043c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 804397a:	687b      	ldr	r3, [r7, #4]
 804397c:	2200      	movs	r2, #0
 804397e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8043980:	68bb      	ldr	r3, [r7, #8]
 8043982:	f003 0310 	and.w	r3, r3, #16
 8043986:	2b00      	cmp	r3, #0
 8043988:	d020      	beq.n	80439cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 804398a:	68fb      	ldr	r3, [r7, #12]
 804398c:	f003 0310 	and.w	r3, r3, #16
 8043990:	2b00      	cmp	r3, #0
 8043992:	d01b      	beq.n	80439cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8043994:	687b      	ldr	r3, [r7, #4]
 8043996:	681b      	ldr	r3, [r3, #0]
 8043998:	f06f 0210 	mvn.w	r2, #16
 804399c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 804399e:	687b      	ldr	r3, [r7, #4]
 80439a0:	2208      	movs	r2, #8
 80439a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80439a4:	687b      	ldr	r3, [r7, #4]
 80439a6:	681b      	ldr	r3, [r3, #0]
 80439a8:	69db      	ldr	r3, [r3, #28]
 80439aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80439ae:	2b00      	cmp	r3, #0
 80439b0:	d003      	beq.n	80439ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80439b2:	6878      	ldr	r0, [r7, #4]
 80439b4:	f000 f940 	bl	8043c38 <HAL_TIM_IC_CaptureCallback>
 80439b8:	e005      	b.n	80439c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80439ba:	6878      	ldr	r0, [r7, #4]
 80439bc:	f000 f932 	bl	8043c24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80439c0:	6878      	ldr	r0, [r7, #4]
 80439c2:	f000 f943 	bl	8043c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80439c6:	687b      	ldr	r3, [r7, #4]
 80439c8:	2200      	movs	r2, #0
 80439ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80439cc:	68bb      	ldr	r3, [r7, #8]
 80439ce:	f003 0301 	and.w	r3, r3, #1
 80439d2:	2b00      	cmp	r3, #0
 80439d4:	d00c      	beq.n	80439f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80439d6:	68fb      	ldr	r3, [r7, #12]
 80439d8:	f003 0301 	and.w	r3, r3, #1
 80439dc:	2b00      	cmp	r3, #0
 80439de:	d007      	beq.n	80439f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80439e0:	687b      	ldr	r3, [r7, #4]
 80439e2:	681b      	ldr	r3, [r3, #0]
 80439e4:	f06f 0201 	mvn.w	r2, #1
 80439e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80439ea:	6878      	ldr	r0, [r7, #4]
 80439ec:	f7fd f98a 	bl	8040d04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80439f0:	68bb      	ldr	r3, [r7, #8]
 80439f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80439f6:	2b00      	cmp	r3, #0
 80439f8:	d104      	bne.n	8043a04 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80439fa:	68bb      	ldr	r3, [r7, #8]
 80439fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8043a00:	2b00      	cmp	r3, #0
 8043a02:	d00c      	beq.n	8043a1e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8043a04:	68fb      	ldr	r3, [r7, #12]
 8043a06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8043a0a:	2b00      	cmp	r3, #0
 8043a0c:	d007      	beq.n	8043a1e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8043a0e:	687b      	ldr	r3, [r7, #4]
 8043a10:	681b      	ldr	r3, [r3, #0]
 8043a12:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8043a16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8043a18:	6878      	ldr	r0, [r7, #4]
 8043a1a:	f000 faff 	bl	804401c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8043a1e:	68bb      	ldr	r3, [r7, #8]
 8043a20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8043a24:	2b00      	cmp	r3, #0
 8043a26:	d00c      	beq.n	8043a42 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8043a28:	68fb      	ldr	r3, [r7, #12]
 8043a2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8043a2e:	2b00      	cmp	r3, #0
 8043a30:	d007      	beq.n	8043a42 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8043a32:	687b      	ldr	r3, [r7, #4]
 8043a34:	681b      	ldr	r3, [r3, #0]
 8043a36:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8043a3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8043a3c:	6878      	ldr	r0, [r7, #4]
 8043a3e:	f000 faf7 	bl	8044030 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8043a42:	68bb      	ldr	r3, [r7, #8]
 8043a44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8043a48:	2b00      	cmp	r3, #0
 8043a4a:	d00c      	beq.n	8043a66 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8043a4c:	68fb      	ldr	r3, [r7, #12]
 8043a4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8043a52:	2b00      	cmp	r3, #0
 8043a54:	d007      	beq.n	8043a66 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8043a56:	687b      	ldr	r3, [r7, #4]
 8043a58:	681b      	ldr	r3, [r3, #0]
 8043a5a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8043a5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8043a60:	6878      	ldr	r0, [r7, #4]
 8043a62:	f000 f8fd 	bl	8043c60 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8043a66:	68bb      	ldr	r3, [r7, #8]
 8043a68:	f003 0320 	and.w	r3, r3, #32
 8043a6c:	2b00      	cmp	r3, #0
 8043a6e:	d00c      	beq.n	8043a8a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8043a70:	68fb      	ldr	r3, [r7, #12]
 8043a72:	f003 0320 	and.w	r3, r3, #32
 8043a76:	2b00      	cmp	r3, #0
 8043a78:	d007      	beq.n	8043a8a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8043a7a:	687b      	ldr	r3, [r7, #4]
 8043a7c:	681b      	ldr	r3, [r3, #0]
 8043a7e:	f06f 0220 	mvn.w	r2, #32
 8043a82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8043a84:	6878      	ldr	r0, [r7, #4]
 8043a86:	f000 fabf 	bl	8044008 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8043a8a:	bf00      	nop
 8043a8c:	3710      	adds	r7, #16
 8043a8e:	46bd      	mov	sp, r7
 8043a90:	bd80      	pop	{r7, pc}

08043a92 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8043a92:	b580      	push	{r7, lr}
 8043a94:	b084      	sub	sp, #16
 8043a96:	af00      	add	r7, sp, #0
 8043a98:	6078      	str	r0, [r7, #4]
 8043a9a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8043a9c:	2300      	movs	r3, #0
 8043a9e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8043aa0:	687b      	ldr	r3, [r7, #4]
 8043aa2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8043aa6:	2b01      	cmp	r3, #1
 8043aa8:	d101      	bne.n	8043aae <HAL_TIM_ConfigClockSource+0x1c>
 8043aaa:	2302      	movs	r3, #2
 8043aac:	e0b6      	b.n	8043c1c <HAL_TIM_ConfigClockSource+0x18a>
 8043aae:	687b      	ldr	r3, [r7, #4]
 8043ab0:	2201      	movs	r2, #1
 8043ab2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8043ab6:	687b      	ldr	r3, [r7, #4]
 8043ab8:	2202      	movs	r2, #2
 8043aba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8043abe:	687b      	ldr	r3, [r7, #4]
 8043ac0:	681b      	ldr	r3, [r3, #0]
 8043ac2:	689b      	ldr	r3, [r3, #8]
 8043ac4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8043ac6:	68bb      	ldr	r3, [r7, #8]
 8043ac8:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8043acc:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8043ad0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8043ad2:	68bb      	ldr	r3, [r7, #8]
 8043ad4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8043ad8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8043ada:	687b      	ldr	r3, [r7, #4]
 8043adc:	681b      	ldr	r3, [r3, #0]
 8043ade:	68ba      	ldr	r2, [r7, #8]
 8043ae0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8043ae2:	683b      	ldr	r3, [r7, #0]
 8043ae4:	681b      	ldr	r3, [r3, #0]
 8043ae6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8043aea:	d03e      	beq.n	8043b6a <HAL_TIM_ConfigClockSource+0xd8>
 8043aec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8043af0:	f200 8087 	bhi.w	8043c02 <HAL_TIM_ConfigClockSource+0x170>
 8043af4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8043af8:	f000 8086 	beq.w	8043c08 <HAL_TIM_ConfigClockSource+0x176>
 8043afc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8043b00:	d87f      	bhi.n	8043c02 <HAL_TIM_ConfigClockSource+0x170>
 8043b02:	2b70      	cmp	r3, #112	@ 0x70
 8043b04:	d01a      	beq.n	8043b3c <HAL_TIM_ConfigClockSource+0xaa>
 8043b06:	2b70      	cmp	r3, #112	@ 0x70
 8043b08:	d87b      	bhi.n	8043c02 <HAL_TIM_ConfigClockSource+0x170>
 8043b0a:	2b60      	cmp	r3, #96	@ 0x60
 8043b0c:	d050      	beq.n	8043bb0 <HAL_TIM_ConfigClockSource+0x11e>
 8043b0e:	2b60      	cmp	r3, #96	@ 0x60
 8043b10:	d877      	bhi.n	8043c02 <HAL_TIM_ConfigClockSource+0x170>
 8043b12:	2b50      	cmp	r3, #80	@ 0x50
 8043b14:	d03c      	beq.n	8043b90 <HAL_TIM_ConfigClockSource+0xfe>
 8043b16:	2b50      	cmp	r3, #80	@ 0x50
 8043b18:	d873      	bhi.n	8043c02 <HAL_TIM_ConfigClockSource+0x170>
 8043b1a:	2b40      	cmp	r3, #64	@ 0x40
 8043b1c:	d058      	beq.n	8043bd0 <HAL_TIM_ConfigClockSource+0x13e>
 8043b1e:	2b40      	cmp	r3, #64	@ 0x40
 8043b20:	d86f      	bhi.n	8043c02 <HAL_TIM_ConfigClockSource+0x170>
 8043b22:	2b30      	cmp	r3, #48	@ 0x30
 8043b24:	d064      	beq.n	8043bf0 <HAL_TIM_ConfigClockSource+0x15e>
 8043b26:	2b30      	cmp	r3, #48	@ 0x30
 8043b28:	d86b      	bhi.n	8043c02 <HAL_TIM_ConfigClockSource+0x170>
 8043b2a:	2b20      	cmp	r3, #32
 8043b2c:	d060      	beq.n	8043bf0 <HAL_TIM_ConfigClockSource+0x15e>
 8043b2e:	2b20      	cmp	r3, #32
 8043b30:	d867      	bhi.n	8043c02 <HAL_TIM_ConfigClockSource+0x170>
 8043b32:	2b00      	cmp	r3, #0
 8043b34:	d05c      	beq.n	8043bf0 <HAL_TIM_ConfigClockSource+0x15e>
 8043b36:	2b10      	cmp	r3, #16
 8043b38:	d05a      	beq.n	8043bf0 <HAL_TIM_ConfigClockSource+0x15e>
 8043b3a:	e062      	b.n	8043c02 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8043b3c:	687b      	ldr	r3, [r7, #4]
 8043b3e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8043b40:	683b      	ldr	r3, [r7, #0]
 8043b42:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8043b44:	683b      	ldr	r3, [r7, #0]
 8043b46:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8043b48:	683b      	ldr	r3, [r7, #0]
 8043b4a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8043b4c:	f000 f9b4 	bl	8043eb8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8043b50:	687b      	ldr	r3, [r7, #4]
 8043b52:	681b      	ldr	r3, [r3, #0]
 8043b54:	689b      	ldr	r3, [r3, #8]
 8043b56:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8043b58:	68bb      	ldr	r3, [r7, #8]
 8043b5a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8043b5e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8043b60:	687b      	ldr	r3, [r7, #4]
 8043b62:	681b      	ldr	r3, [r3, #0]
 8043b64:	68ba      	ldr	r2, [r7, #8]
 8043b66:	609a      	str	r2, [r3, #8]
      break;
 8043b68:	e04f      	b.n	8043c0a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8043b6a:	687b      	ldr	r3, [r7, #4]
 8043b6c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8043b6e:	683b      	ldr	r3, [r7, #0]
 8043b70:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8043b72:	683b      	ldr	r3, [r7, #0]
 8043b74:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8043b76:	683b      	ldr	r3, [r7, #0]
 8043b78:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8043b7a:	f000 f99d 	bl	8043eb8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8043b7e:	687b      	ldr	r3, [r7, #4]
 8043b80:	681b      	ldr	r3, [r3, #0]
 8043b82:	689a      	ldr	r2, [r3, #8]
 8043b84:	687b      	ldr	r3, [r7, #4]
 8043b86:	681b      	ldr	r3, [r3, #0]
 8043b88:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8043b8c:	609a      	str	r2, [r3, #8]
      break;
 8043b8e:	e03c      	b.n	8043c0a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8043b90:	687b      	ldr	r3, [r7, #4]
 8043b92:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8043b94:	683b      	ldr	r3, [r7, #0]
 8043b96:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8043b98:	683b      	ldr	r3, [r7, #0]
 8043b9a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8043b9c:	461a      	mov	r2, r3
 8043b9e:	f000 f90f 	bl	8043dc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8043ba2:	687b      	ldr	r3, [r7, #4]
 8043ba4:	681b      	ldr	r3, [r3, #0]
 8043ba6:	2150      	movs	r1, #80	@ 0x50
 8043ba8:	4618      	mov	r0, r3
 8043baa:	f000 f968 	bl	8043e7e <TIM_ITRx_SetConfig>
      break;
 8043bae:	e02c      	b.n	8043c0a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8043bb0:	687b      	ldr	r3, [r7, #4]
 8043bb2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8043bb4:	683b      	ldr	r3, [r7, #0]
 8043bb6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8043bb8:	683b      	ldr	r3, [r7, #0]
 8043bba:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8043bbc:	461a      	mov	r2, r3
 8043bbe:	f000 f92e 	bl	8043e1e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8043bc2:	687b      	ldr	r3, [r7, #4]
 8043bc4:	681b      	ldr	r3, [r3, #0]
 8043bc6:	2160      	movs	r1, #96	@ 0x60
 8043bc8:	4618      	mov	r0, r3
 8043bca:	f000 f958 	bl	8043e7e <TIM_ITRx_SetConfig>
      break;
 8043bce:	e01c      	b.n	8043c0a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8043bd0:	687b      	ldr	r3, [r7, #4]
 8043bd2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8043bd4:	683b      	ldr	r3, [r7, #0]
 8043bd6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8043bd8:	683b      	ldr	r3, [r7, #0]
 8043bda:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8043bdc:	461a      	mov	r2, r3
 8043bde:	f000 f8ef 	bl	8043dc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8043be2:	687b      	ldr	r3, [r7, #4]
 8043be4:	681b      	ldr	r3, [r3, #0]
 8043be6:	2140      	movs	r1, #64	@ 0x40
 8043be8:	4618      	mov	r0, r3
 8043bea:	f000 f948 	bl	8043e7e <TIM_ITRx_SetConfig>
      break;
 8043bee:	e00c      	b.n	8043c0a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8043bf0:	687b      	ldr	r3, [r7, #4]
 8043bf2:	681a      	ldr	r2, [r3, #0]
 8043bf4:	683b      	ldr	r3, [r7, #0]
 8043bf6:	681b      	ldr	r3, [r3, #0]
 8043bf8:	4619      	mov	r1, r3
 8043bfa:	4610      	mov	r0, r2
 8043bfc:	f000 f93f 	bl	8043e7e <TIM_ITRx_SetConfig>
      break;
 8043c00:	e003      	b.n	8043c0a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8043c02:	2301      	movs	r3, #1
 8043c04:	73fb      	strb	r3, [r7, #15]
      break;
 8043c06:	e000      	b.n	8043c0a <HAL_TIM_ConfigClockSource+0x178>
      break;
 8043c08:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8043c0a:	687b      	ldr	r3, [r7, #4]
 8043c0c:	2201      	movs	r2, #1
 8043c0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8043c12:	687b      	ldr	r3, [r7, #4]
 8043c14:	2200      	movs	r2, #0
 8043c16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8043c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8043c1c:	4618      	mov	r0, r3
 8043c1e:	3710      	adds	r7, #16
 8043c20:	46bd      	mov	sp, r7
 8043c22:	bd80      	pop	{r7, pc}

08043c24 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8043c24:	b480      	push	{r7}
 8043c26:	b083      	sub	sp, #12
 8043c28:	af00      	add	r7, sp, #0
 8043c2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8043c2c:	bf00      	nop
 8043c2e:	370c      	adds	r7, #12
 8043c30:	46bd      	mov	sp, r7
 8043c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043c36:	4770      	bx	lr

08043c38 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8043c38:	b480      	push	{r7}
 8043c3a:	b083      	sub	sp, #12
 8043c3c:	af00      	add	r7, sp, #0
 8043c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8043c40:	bf00      	nop
 8043c42:	370c      	adds	r7, #12
 8043c44:	46bd      	mov	sp, r7
 8043c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043c4a:	4770      	bx	lr

08043c4c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8043c4c:	b480      	push	{r7}
 8043c4e:	b083      	sub	sp, #12
 8043c50:	af00      	add	r7, sp, #0
 8043c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8043c54:	bf00      	nop
 8043c56:	370c      	adds	r7, #12
 8043c58:	46bd      	mov	sp, r7
 8043c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043c5e:	4770      	bx	lr

08043c60 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8043c60:	b480      	push	{r7}
 8043c62:	b083      	sub	sp, #12
 8043c64:	af00      	add	r7, sp, #0
 8043c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8043c68:	bf00      	nop
 8043c6a:	370c      	adds	r7, #12
 8043c6c:	46bd      	mov	sp, r7
 8043c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043c72:	4770      	bx	lr

08043c74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8043c74:	b480      	push	{r7}
 8043c76:	b085      	sub	sp, #20
 8043c78:	af00      	add	r7, sp, #0
 8043c7a:	6078      	str	r0, [r7, #4]
 8043c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8043c7e:	687b      	ldr	r3, [r7, #4]
 8043c80:	681b      	ldr	r3, [r3, #0]
 8043c82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8043c84:	687b      	ldr	r3, [r7, #4]
 8043c86:	4a46      	ldr	r2, [pc, #280]	@ (8043da0 <TIM_Base_SetConfig+0x12c>)
 8043c88:	4293      	cmp	r3, r2
 8043c8a:	d013      	beq.n	8043cb4 <TIM_Base_SetConfig+0x40>
 8043c8c:	687b      	ldr	r3, [r7, #4]
 8043c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8043c92:	d00f      	beq.n	8043cb4 <TIM_Base_SetConfig+0x40>
 8043c94:	687b      	ldr	r3, [r7, #4]
 8043c96:	4a43      	ldr	r2, [pc, #268]	@ (8043da4 <TIM_Base_SetConfig+0x130>)
 8043c98:	4293      	cmp	r3, r2
 8043c9a:	d00b      	beq.n	8043cb4 <TIM_Base_SetConfig+0x40>
 8043c9c:	687b      	ldr	r3, [r7, #4]
 8043c9e:	4a42      	ldr	r2, [pc, #264]	@ (8043da8 <TIM_Base_SetConfig+0x134>)
 8043ca0:	4293      	cmp	r3, r2
 8043ca2:	d007      	beq.n	8043cb4 <TIM_Base_SetConfig+0x40>
 8043ca4:	687b      	ldr	r3, [r7, #4]
 8043ca6:	4a41      	ldr	r2, [pc, #260]	@ (8043dac <TIM_Base_SetConfig+0x138>)
 8043ca8:	4293      	cmp	r3, r2
 8043caa:	d003      	beq.n	8043cb4 <TIM_Base_SetConfig+0x40>
 8043cac:	687b      	ldr	r3, [r7, #4]
 8043cae:	4a40      	ldr	r2, [pc, #256]	@ (8043db0 <TIM_Base_SetConfig+0x13c>)
 8043cb0:	4293      	cmp	r3, r2
 8043cb2:	d108      	bne.n	8043cc6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8043cb4:	68fb      	ldr	r3, [r7, #12]
 8043cb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8043cba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8043cbc:	683b      	ldr	r3, [r7, #0]
 8043cbe:	685b      	ldr	r3, [r3, #4]
 8043cc0:	68fa      	ldr	r2, [r7, #12]
 8043cc2:	4313      	orrs	r3, r2
 8043cc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8043cc6:	687b      	ldr	r3, [r7, #4]
 8043cc8:	4a35      	ldr	r2, [pc, #212]	@ (8043da0 <TIM_Base_SetConfig+0x12c>)
 8043cca:	4293      	cmp	r3, r2
 8043ccc:	d01f      	beq.n	8043d0e <TIM_Base_SetConfig+0x9a>
 8043cce:	687b      	ldr	r3, [r7, #4]
 8043cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8043cd4:	d01b      	beq.n	8043d0e <TIM_Base_SetConfig+0x9a>
 8043cd6:	687b      	ldr	r3, [r7, #4]
 8043cd8:	4a32      	ldr	r2, [pc, #200]	@ (8043da4 <TIM_Base_SetConfig+0x130>)
 8043cda:	4293      	cmp	r3, r2
 8043cdc:	d017      	beq.n	8043d0e <TIM_Base_SetConfig+0x9a>
 8043cde:	687b      	ldr	r3, [r7, #4]
 8043ce0:	4a31      	ldr	r2, [pc, #196]	@ (8043da8 <TIM_Base_SetConfig+0x134>)
 8043ce2:	4293      	cmp	r3, r2
 8043ce4:	d013      	beq.n	8043d0e <TIM_Base_SetConfig+0x9a>
 8043ce6:	687b      	ldr	r3, [r7, #4]
 8043ce8:	4a30      	ldr	r2, [pc, #192]	@ (8043dac <TIM_Base_SetConfig+0x138>)
 8043cea:	4293      	cmp	r3, r2
 8043cec:	d00f      	beq.n	8043d0e <TIM_Base_SetConfig+0x9a>
 8043cee:	687b      	ldr	r3, [r7, #4]
 8043cf0:	4a2f      	ldr	r2, [pc, #188]	@ (8043db0 <TIM_Base_SetConfig+0x13c>)
 8043cf2:	4293      	cmp	r3, r2
 8043cf4:	d00b      	beq.n	8043d0e <TIM_Base_SetConfig+0x9a>
 8043cf6:	687b      	ldr	r3, [r7, #4]
 8043cf8:	4a2e      	ldr	r2, [pc, #184]	@ (8043db4 <TIM_Base_SetConfig+0x140>)
 8043cfa:	4293      	cmp	r3, r2
 8043cfc:	d007      	beq.n	8043d0e <TIM_Base_SetConfig+0x9a>
 8043cfe:	687b      	ldr	r3, [r7, #4]
 8043d00:	4a2d      	ldr	r2, [pc, #180]	@ (8043db8 <TIM_Base_SetConfig+0x144>)
 8043d02:	4293      	cmp	r3, r2
 8043d04:	d003      	beq.n	8043d0e <TIM_Base_SetConfig+0x9a>
 8043d06:	687b      	ldr	r3, [r7, #4]
 8043d08:	4a2c      	ldr	r2, [pc, #176]	@ (8043dbc <TIM_Base_SetConfig+0x148>)
 8043d0a:	4293      	cmp	r3, r2
 8043d0c:	d108      	bne.n	8043d20 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8043d0e:	68fb      	ldr	r3, [r7, #12]
 8043d10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8043d14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8043d16:	683b      	ldr	r3, [r7, #0]
 8043d18:	68db      	ldr	r3, [r3, #12]
 8043d1a:	68fa      	ldr	r2, [r7, #12]
 8043d1c:	4313      	orrs	r3, r2
 8043d1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8043d20:	68fb      	ldr	r3, [r7, #12]
 8043d22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8043d26:	683b      	ldr	r3, [r7, #0]
 8043d28:	695b      	ldr	r3, [r3, #20]
 8043d2a:	4313      	orrs	r3, r2
 8043d2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8043d2e:	687b      	ldr	r3, [r7, #4]
 8043d30:	68fa      	ldr	r2, [r7, #12]
 8043d32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8043d34:	683b      	ldr	r3, [r7, #0]
 8043d36:	689a      	ldr	r2, [r3, #8]
 8043d38:	687b      	ldr	r3, [r7, #4]
 8043d3a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8043d3c:	683b      	ldr	r3, [r7, #0]
 8043d3e:	681a      	ldr	r2, [r3, #0]
 8043d40:	687b      	ldr	r3, [r7, #4]
 8043d42:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8043d44:	687b      	ldr	r3, [r7, #4]
 8043d46:	4a16      	ldr	r2, [pc, #88]	@ (8043da0 <TIM_Base_SetConfig+0x12c>)
 8043d48:	4293      	cmp	r3, r2
 8043d4a:	d00f      	beq.n	8043d6c <TIM_Base_SetConfig+0xf8>
 8043d4c:	687b      	ldr	r3, [r7, #4]
 8043d4e:	4a18      	ldr	r2, [pc, #96]	@ (8043db0 <TIM_Base_SetConfig+0x13c>)
 8043d50:	4293      	cmp	r3, r2
 8043d52:	d00b      	beq.n	8043d6c <TIM_Base_SetConfig+0xf8>
 8043d54:	687b      	ldr	r3, [r7, #4]
 8043d56:	4a17      	ldr	r2, [pc, #92]	@ (8043db4 <TIM_Base_SetConfig+0x140>)
 8043d58:	4293      	cmp	r3, r2
 8043d5a:	d007      	beq.n	8043d6c <TIM_Base_SetConfig+0xf8>
 8043d5c:	687b      	ldr	r3, [r7, #4]
 8043d5e:	4a16      	ldr	r2, [pc, #88]	@ (8043db8 <TIM_Base_SetConfig+0x144>)
 8043d60:	4293      	cmp	r3, r2
 8043d62:	d003      	beq.n	8043d6c <TIM_Base_SetConfig+0xf8>
 8043d64:	687b      	ldr	r3, [r7, #4]
 8043d66:	4a15      	ldr	r2, [pc, #84]	@ (8043dbc <TIM_Base_SetConfig+0x148>)
 8043d68:	4293      	cmp	r3, r2
 8043d6a:	d103      	bne.n	8043d74 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8043d6c:	683b      	ldr	r3, [r7, #0]
 8043d6e:	691a      	ldr	r2, [r3, #16]
 8043d70:	687b      	ldr	r3, [r7, #4]
 8043d72:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8043d74:	687b      	ldr	r3, [r7, #4]
 8043d76:	2201      	movs	r2, #1
 8043d78:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8043d7a:	687b      	ldr	r3, [r7, #4]
 8043d7c:	691b      	ldr	r3, [r3, #16]
 8043d7e:	f003 0301 	and.w	r3, r3, #1
 8043d82:	2b01      	cmp	r3, #1
 8043d84:	d105      	bne.n	8043d92 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8043d86:	687b      	ldr	r3, [r7, #4]
 8043d88:	691b      	ldr	r3, [r3, #16]
 8043d8a:	f023 0201 	bic.w	r2, r3, #1
 8043d8e:	687b      	ldr	r3, [r7, #4]
 8043d90:	611a      	str	r2, [r3, #16]
  }
}
 8043d92:	bf00      	nop
 8043d94:	3714      	adds	r7, #20
 8043d96:	46bd      	mov	sp, r7
 8043d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043d9c:	4770      	bx	lr
 8043d9e:	bf00      	nop
 8043da0:	40012c00 	.word	0x40012c00
 8043da4:	40000400 	.word	0x40000400
 8043da8:	40000800 	.word	0x40000800
 8043dac:	40000c00 	.word	0x40000c00
 8043db0:	40013400 	.word	0x40013400
 8043db4:	40014000 	.word	0x40014000
 8043db8:	40014400 	.word	0x40014400
 8043dbc:	40014800 	.word	0x40014800

08043dc0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8043dc0:	b480      	push	{r7}
 8043dc2:	b087      	sub	sp, #28
 8043dc4:	af00      	add	r7, sp, #0
 8043dc6:	60f8      	str	r0, [r7, #12]
 8043dc8:	60b9      	str	r1, [r7, #8]
 8043dca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8043dcc:	68fb      	ldr	r3, [r7, #12]
 8043dce:	6a1b      	ldr	r3, [r3, #32]
 8043dd0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8043dd2:	68fb      	ldr	r3, [r7, #12]
 8043dd4:	6a1b      	ldr	r3, [r3, #32]
 8043dd6:	f023 0201 	bic.w	r2, r3, #1
 8043dda:	68fb      	ldr	r3, [r7, #12]
 8043ddc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8043dde:	68fb      	ldr	r3, [r7, #12]
 8043de0:	699b      	ldr	r3, [r3, #24]
 8043de2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8043de4:	693b      	ldr	r3, [r7, #16]
 8043de6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8043dea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8043dec:	687b      	ldr	r3, [r7, #4]
 8043dee:	011b      	lsls	r3, r3, #4
 8043df0:	693a      	ldr	r2, [r7, #16]
 8043df2:	4313      	orrs	r3, r2
 8043df4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8043df6:	697b      	ldr	r3, [r7, #20]
 8043df8:	f023 030a 	bic.w	r3, r3, #10
 8043dfc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8043dfe:	697a      	ldr	r2, [r7, #20]
 8043e00:	68bb      	ldr	r3, [r7, #8]
 8043e02:	4313      	orrs	r3, r2
 8043e04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8043e06:	68fb      	ldr	r3, [r7, #12]
 8043e08:	693a      	ldr	r2, [r7, #16]
 8043e0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8043e0c:	68fb      	ldr	r3, [r7, #12]
 8043e0e:	697a      	ldr	r2, [r7, #20]
 8043e10:	621a      	str	r2, [r3, #32]
}
 8043e12:	bf00      	nop
 8043e14:	371c      	adds	r7, #28
 8043e16:	46bd      	mov	sp, r7
 8043e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043e1c:	4770      	bx	lr

08043e1e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8043e1e:	b480      	push	{r7}
 8043e20:	b087      	sub	sp, #28
 8043e22:	af00      	add	r7, sp, #0
 8043e24:	60f8      	str	r0, [r7, #12]
 8043e26:	60b9      	str	r1, [r7, #8]
 8043e28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8043e2a:	68fb      	ldr	r3, [r7, #12]
 8043e2c:	6a1b      	ldr	r3, [r3, #32]
 8043e2e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8043e30:	68fb      	ldr	r3, [r7, #12]
 8043e32:	6a1b      	ldr	r3, [r3, #32]
 8043e34:	f023 0210 	bic.w	r2, r3, #16
 8043e38:	68fb      	ldr	r3, [r7, #12]
 8043e3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8043e3c:	68fb      	ldr	r3, [r7, #12]
 8043e3e:	699b      	ldr	r3, [r3, #24]
 8043e40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8043e42:	693b      	ldr	r3, [r7, #16]
 8043e44:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8043e48:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8043e4a:	687b      	ldr	r3, [r7, #4]
 8043e4c:	031b      	lsls	r3, r3, #12
 8043e4e:	693a      	ldr	r2, [r7, #16]
 8043e50:	4313      	orrs	r3, r2
 8043e52:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8043e54:	697b      	ldr	r3, [r7, #20]
 8043e56:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8043e5a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8043e5c:	68bb      	ldr	r3, [r7, #8]
 8043e5e:	011b      	lsls	r3, r3, #4
 8043e60:	697a      	ldr	r2, [r7, #20]
 8043e62:	4313      	orrs	r3, r2
 8043e64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8043e66:	68fb      	ldr	r3, [r7, #12]
 8043e68:	693a      	ldr	r2, [r7, #16]
 8043e6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8043e6c:	68fb      	ldr	r3, [r7, #12]
 8043e6e:	697a      	ldr	r2, [r7, #20]
 8043e70:	621a      	str	r2, [r3, #32]
}
 8043e72:	bf00      	nop
 8043e74:	371c      	adds	r7, #28
 8043e76:	46bd      	mov	sp, r7
 8043e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043e7c:	4770      	bx	lr

08043e7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8043e7e:	b480      	push	{r7}
 8043e80:	b085      	sub	sp, #20
 8043e82:	af00      	add	r7, sp, #0
 8043e84:	6078      	str	r0, [r7, #4]
 8043e86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8043e88:	687b      	ldr	r3, [r7, #4]
 8043e8a:	689b      	ldr	r3, [r3, #8]
 8043e8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8043e8e:	68fb      	ldr	r3, [r7, #12]
 8043e90:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8043e94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8043e98:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8043e9a:	683a      	ldr	r2, [r7, #0]
 8043e9c:	68fb      	ldr	r3, [r7, #12]
 8043e9e:	4313      	orrs	r3, r2
 8043ea0:	f043 0307 	orr.w	r3, r3, #7
 8043ea4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8043ea6:	687b      	ldr	r3, [r7, #4]
 8043ea8:	68fa      	ldr	r2, [r7, #12]
 8043eaa:	609a      	str	r2, [r3, #8]
}
 8043eac:	bf00      	nop
 8043eae:	3714      	adds	r7, #20
 8043eb0:	46bd      	mov	sp, r7
 8043eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043eb6:	4770      	bx	lr

08043eb8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8043eb8:	b480      	push	{r7}
 8043eba:	b087      	sub	sp, #28
 8043ebc:	af00      	add	r7, sp, #0
 8043ebe:	60f8      	str	r0, [r7, #12]
 8043ec0:	60b9      	str	r1, [r7, #8]
 8043ec2:	607a      	str	r2, [r7, #4]
 8043ec4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8043ec6:	68fb      	ldr	r3, [r7, #12]
 8043ec8:	689b      	ldr	r3, [r3, #8]
 8043eca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8043ecc:	697b      	ldr	r3, [r7, #20]
 8043ece:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8043ed2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8043ed4:	683b      	ldr	r3, [r7, #0]
 8043ed6:	021a      	lsls	r2, r3, #8
 8043ed8:	687b      	ldr	r3, [r7, #4]
 8043eda:	431a      	orrs	r2, r3
 8043edc:	68bb      	ldr	r3, [r7, #8]
 8043ede:	4313      	orrs	r3, r2
 8043ee0:	697a      	ldr	r2, [r7, #20]
 8043ee2:	4313      	orrs	r3, r2
 8043ee4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8043ee6:	68fb      	ldr	r3, [r7, #12]
 8043ee8:	697a      	ldr	r2, [r7, #20]
 8043eea:	609a      	str	r2, [r3, #8]
}
 8043eec:	bf00      	nop
 8043eee:	371c      	adds	r7, #28
 8043ef0:	46bd      	mov	sp, r7
 8043ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043ef6:	4770      	bx	lr

08043ef8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8043ef8:	b480      	push	{r7}
 8043efa:	b085      	sub	sp, #20
 8043efc:	af00      	add	r7, sp, #0
 8043efe:	6078      	str	r0, [r7, #4]
 8043f00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8043f02:	687b      	ldr	r3, [r7, #4]
 8043f04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8043f08:	2b01      	cmp	r3, #1
 8043f0a:	d101      	bne.n	8043f10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8043f0c:	2302      	movs	r3, #2
 8043f0e:	e068      	b.n	8043fe2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8043f10:	687b      	ldr	r3, [r7, #4]
 8043f12:	2201      	movs	r2, #1
 8043f14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8043f18:	687b      	ldr	r3, [r7, #4]
 8043f1a:	2202      	movs	r2, #2
 8043f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8043f20:	687b      	ldr	r3, [r7, #4]
 8043f22:	681b      	ldr	r3, [r3, #0]
 8043f24:	685b      	ldr	r3, [r3, #4]
 8043f26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8043f28:	687b      	ldr	r3, [r7, #4]
 8043f2a:	681b      	ldr	r3, [r3, #0]
 8043f2c:	689b      	ldr	r3, [r3, #8]
 8043f2e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8043f30:	687b      	ldr	r3, [r7, #4]
 8043f32:	681b      	ldr	r3, [r3, #0]
 8043f34:	4a2e      	ldr	r2, [pc, #184]	@ (8043ff0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8043f36:	4293      	cmp	r3, r2
 8043f38:	d004      	beq.n	8043f44 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8043f3a:	687b      	ldr	r3, [r7, #4]
 8043f3c:	681b      	ldr	r3, [r3, #0]
 8043f3e:	4a2d      	ldr	r2, [pc, #180]	@ (8043ff4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8043f40:	4293      	cmp	r3, r2
 8043f42:	d108      	bne.n	8043f56 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8043f44:	68fb      	ldr	r3, [r7, #12]
 8043f46:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8043f4a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8043f4c:	683b      	ldr	r3, [r7, #0]
 8043f4e:	685b      	ldr	r3, [r3, #4]
 8043f50:	68fa      	ldr	r2, [r7, #12]
 8043f52:	4313      	orrs	r3, r2
 8043f54:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8043f56:	68fb      	ldr	r3, [r7, #12]
 8043f58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8043f5c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8043f5e:	683b      	ldr	r3, [r7, #0]
 8043f60:	681b      	ldr	r3, [r3, #0]
 8043f62:	68fa      	ldr	r2, [r7, #12]
 8043f64:	4313      	orrs	r3, r2
 8043f66:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8043f68:	687b      	ldr	r3, [r7, #4]
 8043f6a:	681b      	ldr	r3, [r3, #0]
 8043f6c:	68fa      	ldr	r2, [r7, #12]
 8043f6e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8043f70:	687b      	ldr	r3, [r7, #4]
 8043f72:	681b      	ldr	r3, [r3, #0]
 8043f74:	4a1e      	ldr	r2, [pc, #120]	@ (8043ff0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8043f76:	4293      	cmp	r3, r2
 8043f78:	d01d      	beq.n	8043fb6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8043f7a:	687b      	ldr	r3, [r7, #4]
 8043f7c:	681b      	ldr	r3, [r3, #0]
 8043f7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8043f82:	d018      	beq.n	8043fb6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8043f84:	687b      	ldr	r3, [r7, #4]
 8043f86:	681b      	ldr	r3, [r3, #0]
 8043f88:	4a1b      	ldr	r2, [pc, #108]	@ (8043ff8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8043f8a:	4293      	cmp	r3, r2
 8043f8c:	d013      	beq.n	8043fb6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8043f8e:	687b      	ldr	r3, [r7, #4]
 8043f90:	681b      	ldr	r3, [r3, #0]
 8043f92:	4a1a      	ldr	r2, [pc, #104]	@ (8043ffc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8043f94:	4293      	cmp	r3, r2
 8043f96:	d00e      	beq.n	8043fb6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8043f98:	687b      	ldr	r3, [r7, #4]
 8043f9a:	681b      	ldr	r3, [r3, #0]
 8043f9c:	4a18      	ldr	r2, [pc, #96]	@ (8044000 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8043f9e:	4293      	cmp	r3, r2
 8043fa0:	d009      	beq.n	8043fb6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8043fa2:	687b      	ldr	r3, [r7, #4]
 8043fa4:	681b      	ldr	r3, [r3, #0]
 8043fa6:	4a13      	ldr	r2, [pc, #76]	@ (8043ff4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8043fa8:	4293      	cmp	r3, r2
 8043faa:	d004      	beq.n	8043fb6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8043fac:	687b      	ldr	r3, [r7, #4]
 8043fae:	681b      	ldr	r3, [r3, #0]
 8043fb0:	4a14      	ldr	r2, [pc, #80]	@ (8044004 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8043fb2:	4293      	cmp	r3, r2
 8043fb4:	d10c      	bne.n	8043fd0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8043fb6:	68bb      	ldr	r3, [r7, #8]
 8043fb8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8043fbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8043fbe:	683b      	ldr	r3, [r7, #0]
 8043fc0:	689b      	ldr	r3, [r3, #8]
 8043fc2:	68ba      	ldr	r2, [r7, #8]
 8043fc4:	4313      	orrs	r3, r2
 8043fc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8043fc8:	687b      	ldr	r3, [r7, #4]
 8043fca:	681b      	ldr	r3, [r3, #0]
 8043fcc:	68ba      	ldr	r2, [r7, #8]
 8043fce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8043fd0:	687b      	ldr	r3, [r7, #4]
 8043fd2:	2201      	movs	r2, #1
 8043fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8043fd8:	687b      	ldr	r3, [r7, #4]
 8043fda:	2200      	movs	r2, #0
 8043fdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8043fe0:	2300      	movs	r3, #0
}
 8043fe2:	4618      	mov	r0, r3
 8043fe4:	3714      	adds	r7, #20
 8043fe6:	46bd      	mov	sp, r7
 8043fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043fec:	4770      	bx	lr
 8043fee:	bf00      	nop
 8043ff0:	40012c00 	.word	0x40012c00
 8043ff4:	40013400 	.word	0x40013400
 8043ff8:	40000400 	.word	0x40000400
 8043ffc:	40000800 	.word	0x40000800
 8044000:	40000c00 	.word	0x40000c00
 8044004:	40014000 	.word	0x40014000

08044008 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8044008:	b480      	push	{r7}
 804400a:	b083      	sub	sp, #12
 804400c:	af00      	add	r7, sp, #0
 804400e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8044010:	bf00      	nop
 8044012:	370c      	adds	r7, #12
 8044014:	46bd      	mov	sp, r7
 8044016:	f85d 7b04 	ldr.w	r7, [sp], #4
 804401a:	4770      	bx	lr

0804401c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 804401c:	b480      	push	{r7}
 804401e:	b083      	sub	sp, #12
 8044020:	af00      	add	r7, sp, #0
 8044022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8044024:	bf00      	nop
 8044026:	370c      	adds	r7, #12
 8044028:	46bd      	mov	sp, r7
 804402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804402e:	4770      	bx	lr

08044030 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8044030:	b480      	push	{r7}
 8044032:	b083      	sub	sp, #12
 8044034:	af00      	add	r7, sp, #0
 8044036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8044038:	bf00      	nop
 804403a:	370c      	adds	r7, #12
 804403c:	46bd      	mov	sp, r7
 804403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044042:	4770      	bx	lr

08044044 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8044044:	b580      	push	{r7, lr}
 8044046:	b082      	sub	sp, #8
 8044048:	af00      	add	r7, sp, #0
 804404a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 804404c:	687b      	ldr	r3, [r7, #4]
 804404e:	2b00      	cmp	r3, #0
 8044050:	d101      	bne.n	8044056 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8044052:	2301      	movs	r3, #1
 8044054:	e042      	b.n	80440dc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8044056:	687b      	ldr	r3, [r7, #4]
 8044058:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 804405c:	2b00      	cmp	r3, #0
 804405e:	d106      	bne.n	804406e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8044060:	687b      	ldr	r3, [r7, #4]
 8044062:	2200      	movs	r2, #0
 8044064:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8044068:	6878      	ldr	r0, [r7, #4]
 804406a:	f7fc fe8d 	bl	8040d88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 804406e:	687b      	ldr	r3, [r7, #4]
 8044070:	2224      	movs	r2, #36	@ 0x24
 8044072:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8044076:	687b      	ldr	r3, [r7, #4]
 8044078:	681b      	ldr	r3, [r3, #0]
 804407a:	681a      	ldr	r2, [r3, #0]
 804407c:	687b      	ldr	r3, [r7, #4]
 804407e:	681b      	ldr	r3, [r3, #0]
 8044080:	f022 0201 	bic.w	r2, r2, #1
 8044084:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8044086:	687b      	ldr	r3, [r7, #4]
 8044088:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 804408a:	2b00      	cmp	r3, #0
 804408c:	d002      	beq.n	8044094 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 804408e:	6878      	ldr	r0, [r7, #4]
 8044090:	f000 fefa 	bl	8044e88 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8044094:	6878      	ldr	r0, [r7, #4]
 8044096:	f000 fbf7 	bl	8044888 <UART_SetConfig>
 804409a:	4603      	mov	r3, r0
 804409c:	2b01      	cmp	r3, #1
 804409e:	d101      	bne.n	80440a4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80440a0:	2301      	movs	r3, #1
 80440a2:	e01b      	b.n	80440dc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80440a4:	687b      	ldr	r3, [r7, #4]
 80440a6:	681b      	ldr	r3, [r3, #0]
 80440a8:	685a      	ldr	r2, [r3, #4]
 80440aa:	687b      	ldr	r3, [r7, #4]
 80440ac:	681b      	ldr	r3, [r3, #0]
 80440ae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80440b2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80440b4:	687b      	ldr	r3, [r7, #4]
 80440b6:	681b      	ldr	r3, [r3, #0]
 80440b8:	689a      	ldr	r2, [r3, #8]
 80440ba:	687b      	ldr	r3, [r7, #4]
 80440bc:	681b      	ldr	r3, [r3, #0]
 80440be:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80440c2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80440c4:	687b      	ldr	r3, [r7, #4]
 80440c6:	681b      	ldr	r3, [r3, #0]
 80440c8:	681a      	ldr	r2, [r3, #0]
 80440ca:	687b      	ldr	r3, [r7, #4]
 80440cc:	681b      	ldr	r3, [r3, #0]
 80440ce:	f042 0201 	orr.w	r2, r2, #1
 80440d2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80440d4:	6878      	ldr	r0, [r7, #4]
 80440d6:	f000 ff79 	bl	8044fcc <UART_CheckIdleState>
 80440da:	4603      	mov	r3, r0
}
 80440dc:	4618      	mov	r0, r3
 80440de:	3708      	adds	r7, #8
 80440e0:	46bd      	mov	sp, r7
 80440e2:	bd80      	pop	{r7, pc}

080440e4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80440e4:	b580      	push	{r7, lr}
 80440e6:	b08a      	sub	sp, #40	@ 0x28
 80440e8:	af02      	add	r7, sp, #8
 80440ea:	60f8      	str	r0, [r7, #12]
 80440ec:	60b9      	str	r1, [r7, #8]
 80440ee:	603b      	str	r3, [r7, #0]
 80440f0:	4613      	mov	r3, r2
 80440f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80440f4:	68fb      	ldr	r3, [r7, #12]
 80440f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80440fa:	2b20      	cmp	r3, #32
 80440fc:	d17b      	bne.n	80441f6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80440fe:	68bb      	ldr	r3, [r7, #8]
 8044100:	2b00      	cmp	r3, #0
 8044102:	d002      	beq.n	804410a <HAL_UART_Transmit+0x26>
 8044104:	88fb      	ldrh	r3, [r7, #6]
 8044106:	2b00      	cmp	r3, #0
 8044108:	d101      	bne.n	804410e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 804410a:	2301      	movs	r3, #1
 804410c:	e074      	b.n	80441f8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 804410e:	68fb      	ldr	r3, [r7, #12]
 8044110:	2200      	movs	r2, #0
 8044112:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8044116:	68fb      	ldr	r3, [r7, #12]
 8044118:	2221      	movs	r2, #33	@ 0x21
 804411a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 804411e:	f7fd f831 	bl	8041184 <HAL_GetTick>
 8044122:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8044124:	68fb      	ldr	r3, [r7, #12]
 8044126:	88fa      	ldrh	r2, [r7, #6]
 8044128:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 804412c:	68fb      	ldr	r3, [r7, #12]
 804412e:	88fa      	ldrh	r2, [r7, #6]
 8044130:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8044134:	68fb      	ldr	r3, [r7, #12]
 8044136:	689b      	ldr	r3, [r3, #8]
 8044138:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 804413c:	d108      	bne.n	8044150 <HAL_UART_Transmit+0x6c>
 804413e:	68fb      	ldr	r3, [r7, #12]
 8044140:	691b      	ldr	r3, [r3, #16]
 8044142:	2b00      	cmp	r3, #0
 8044144:	d104      	bne.n	8044150 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8044146:	2300      	movs	r3, #0
 8044148:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 804414a:	68bb      	ldr	r3, [r7, #8]
 804414c:	61bb      	str	r3, [r7, #24]
 804414e:	e003      	b.n	8044158 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8044150:	68bb      	ldr	r3, [r7, #8]
 8044152:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8044154:	2300      	movs	r3, #0
 8044156:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8044158:	e030      	b.n	80441bc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 804415a:	683b      	ldr	r3, [r7, #0]
 804415c:	9300      	str	r3, [sp, #0]
 804415e:	697b      	ldr	r3, [r7, #20]
 8044160:	2200      	movs	r2, #0
 8044162:	2180      	movs	r1, #128	@ 0x80
 8044164:	68f8      	ldr	r0, [r7, #12]
 8044166:	f000 ffdb 	bl	8045120 <UART_WaitOnFlagUntilTimeout>
 804416a:	4603      	mov	r3, r0
 804416c:	2b00      	cmp	r3, #0
 804416e:	d005      	beq.n	804417c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8044170:	68fb      	ldr	r3, [r7, #12]
 8044172:	2220      	movs	r2, #32
 8044174:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8044178:	2303      	movs	r3, #3
 804417a:	e03d      	b.n	80441f8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 804417c:	69fb      	ldr	r3, [r7, #28]
 804417e:	2b00      	cmp	r3, #0
 8044180:	d10b      	bne.n	804419a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8044182:	69bb      	ldr	r3, [r7, #24]
 8044184:	881b      	ldrh	r3, [r3, #0]
 8044186:	461a      	mov	r2, r3
 8044188:	68fb      	ldr	r3, [r7, #12]
 804418a:	681b      	ldr	r3, [r3, #0]
 804418c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8044190:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8044192:	69bb      	ldr	r3, [r7, #24]
 8044194:	3302      	adds	r3, #2
 8044196:	61bb      	str	r3, [r7, #24]
 8044198:	e007      	b.n	80441aa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 804419a:	69fb      	ldr	r3, [r7, #28]
 804419c:	781a      	ldrb	r2, [r3, #0]
 804419e:	68fb      	ldr	r3, [r7, #12]
 80441a0:	681b      	ldr	r3, [r3, #0]
 80441a2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80441a4:	69fb      	ldr	r3, [r7, #28]
 80441a6:	3301      	adds	r3, #1
 80441a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80441aa:	68fb      	ldr	r3, [r7, #12]
 80441ac:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80441b0:	b29b      	uxth	r3, r3
 80441b2:	3b01      	subs	r3, #1
 80441b4:	b29a      	uxth	r2, r3
 80441b6:	68fb      	ldr	r3, [r7, #12]
 80441b8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80441bc:	68fb      	ldr	r3, [r7, #12]
 80441be:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80441c2:	b29b      	uxth	r3, r3
 80441c4:	2b00      	cmp	r3, #0
 80441c6:	d1c8      	bne.n	804415a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80441c8:	683b      	ldr	r3, [r7, #0]
 80441ca:	9300      	str	r3, [sp, #0]
 80441cc:	697b      	ldr	r3, [r7, #20]
 80441ce:	2200      	movs	r2, #0
 80441d0:	2140      	movs	r1, #64	@ 0x40
 80441d2:	68f8      	ldr	r0, [r7, #12]
 80441d4:	f000 ffa4 	bl	8045120 <UART_WaitOnFlagUntilTimeout>
 80441d8:	4603      	mov	r3, r0
 80441da:	2b00      	cmp	r3, #0
 80441dc:	d005      	beq.n	80441ea <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80441de:	68fb      	ldr	r3, [r7, #12]
 80441e0:	2220      	movs	r2, #32
 80441e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80441e6:	2303      	movs	r3, #3
 80441e8:	e006      	b.n	80441f8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80441ea:	68fb      	ldr	r3, [r7, #12]
 80441ec:	2220      	movs	r2, #32
 80441ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80441f2:	2300      	movs	r3, #0
 80441f4:	e000      	b.n	80441f8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80441f6:	2302      	movs	r3, #2
  }
}
 80441f8:	4618      	mov	r0, r3
 80441fa:	3720      	adds	r7, #32
 80441fc:	46bd      	mov	sp, r7
 80441fe:	bd80      	pop	{r7, pc}

08044200 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8044200:	b580      	push	{r7, lr}
 8044202:	b0ba      	sub	sp, #232	@ 0xe8
 8044204:	af00      	add	r7, sp, #0
 8044206:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8044208:	687b      	ldr	r3, [r7, #4]
 804420a:	681b      	ldr	r3, [r3, #0]
 804420c:	69db      	ldr	r3, [r3, #28]
 804420e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8044212:	687b      	ldr	r3, [r7, #4]
 8044214:	681b      	ldr	r3, [r3, #0]
 8044216:	681b      	ldr	r3, [r3, #0]
 8044218:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 804421c:	687b      	ldr	r3, [r7, #4]
 804421e:	681b      	ldr	r3, [r3, #0]
 8044220:	689b      	ldr	r3, [r3, #8]
 8044222:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8044226:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 804422a:	f640 030f 	movw	r3, #2063	@ 0x80f
 804422e:	4013      	ands	r3, r2
 8044230:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8044234:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8044238:	2b00      	cmp	r3, #0
 804423a:	d11b      	bne.n	8044274 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 804423c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8044240:	f003 0320 	and.w	r3, r3, #32
 8044244:	2b00      	cmp	r3, #0
 8044246:	d015      	beq.n	8044274 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8044248:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 804424c:	f003 0320 	and.w	r3, r3, #32
 8044250:	2b00      	cmp	r3, #0
 8044252:	d105      	bne.n	8044260 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8044254:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8044258:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 804425c:	2b00      	cmp	r3, #0
 804425e:	d009      	beq.n	8044274 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8044260:	687b      	ldr	r3, [r7, #4]
 8044262:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8044264:	2b00      	cmp	r3, #0
 8044266:	f000 82e3 	beq.w	8044830 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 804426a:	687b      	ldr	r3, [r7, #4]
 804426c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 804426e:	6878      	ldr	r0, [r7, #4]
 8044270:	4798      	blx	r3
      }
      return;
 8044272:	e2dd      	b.n	8044830 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8044274:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8044278:	2b00      	cmp	r3, #0
 804427a:	f000 8123 	beq.w	80444c4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 804427e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8044282:	4b8d      	ldr	r3, [pc, #564]	@ (80444b8 <HAL_UART_IRQHandler+0x2b8>)
 8044284:	4013      	ands	r3, r2
 8044286:	2b00      	cmp	r3, #0
 8044288:	d106      	bne.n	8044298 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 804428a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 804428e:	4b8b      	ldr	r3, [pc, #556]	@ (80444bc <HAL_UART_IRQHandler+0x2bc>)
 8044290:	4013      	ands	r3, r2
 8044292:	2b00      	cmp	r3, #0
 8044294:	f000 8116 	beq.w	80444c4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8044298:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 804429c:	f003 0301 	and.w	r3, r3, #1
 80442a0:	2b00      	cmp	r3, #0
 80442a2:	d011      	beq.n	80442c8 <HAL_UART_IRQHandler+0xc8>
 80442a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80442a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80442ac:	2b00      	cmp	r3, #0
 80442ae:	d00b      	beq.n	80442c8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80442b0:	687b      	ldr	r3, [r7, #4]
 80442b2:	681b      	ldr	r3, [r3, #0]
 80442b4:	2201      	movs	r2, #1
 80442b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80442b8:	687b      	ldr	r3, [r7, #4]
 80442ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80442be:	f043 0201 	orr.w	r2, r3, #1
 80442c2:	687b      	ldr	r3, [r7, #4]
 80442c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80442c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80442cc:	f003 0302 	and.w	r3, r3, #2
 80442d0:	2b00      	cmp	r3, #0
 80442d2:	d011      	beq.n	80442f8 <HAL_UART_IRQHandler+0xf8>
 80442d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80442d8:	f003 0301 	and.w	r3, r3, #1
 80442dc:	2b00      	cmp	r3, #0
 80442de:	d00b      	beq.n	80442f8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80442e0:	687b      	ldr	r3, [r7, #4]
 80442e2:	681b      	ldr	r3, [r3, #0]
 80442e4:	2202      	movs	r2, #2
 80442e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80442e8:	687b      	ldr	r3, [r7, #4]
 80442ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80442ee:	f043 0204 	orr.w	r2, r3, #4
 80442f2:	687b      	ldr	r3, [r7, #4]
 80442f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80442f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80442fc:	f003 0304 	and.w	r3, r3, #4
 8044300:	2b00      	cmp	r3, #0
 8044302:	d011      	beq.n	8044328 <HAL_UART_IRQHandler+0x128>
 8044304:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8044308:	f003 0301 	and.w	r3, r3, #1
 804430c:	2b00      	cmp	r3, #0
 804430e:	d00b      	beq.n	8044328 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8044310:	687b      	ldr	r3, [r7, #4]
 8044312:	681b      	ldr	r3, [r3, #0]
 8044314:	2204      	movs	r2, #4
 8044316:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8044318:	687b      	ldr	r3, [r7, #4]
 804431a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 804431e:	f043 0202 	orr.w	r2, r3, #2
 8044322:	687b      	ldr	r3, [r7, #4]
 8044324:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8044328:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 804432c:	f003 0308 	and.w	r3, r3, #8
 8044330:	2b00      	cmp	r3, #0
 8044332:	d017      	beq.n	8044364 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8044334:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8044338:	f003 0320 	and.w	r3, r3, #32
 804433c:	2b00      	cmp	r3, #0
 804433e:	d105      	bne.n	804434c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8044340:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8044344:	4b5c      	ldr	r3, [pc, #368]	@ (80444b8 <HAL_UART_IRQHandler+0x2b8>)
 8044346:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8044348:	2b00      	cmp	r3, #0
 804434a:	d00b      	beq.n	8044364 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 804434c:	687b      	ldr	r3, [r7, #4]
 804434e:	681b      	ldr	r3, [r3, #0]
 8044350:	2208      	movs	r2, #8
 8044352:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8044354:	687b      	ldr	r3, [r7, #4]
 8044356:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 804435a:	f043 0208 	orr.w	r2, r3, #8
 804435e:	687b      	ldr	r3, [r7, #4]
 8044360:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8044364:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8044368:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 804436c:	2b00      	cmp	r3, #0
 804436e:	d012      	beq.n	8044396 <HAL_UART_IRQHandler+0x196>
 8044370:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8044374:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8044378:	2b00      	cmp	r3, #0
 804437a:	d00c      	beq.n	8044396 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 804437c:	687b      	ldr	r3, [r7, #4]
 804437e:	681b      	ldr	r3, [r3, #0]
 8044380:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8044384:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8044386:	687b      	ldr	r3, [r7, #4]
 8044388:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 804438c:	f043 0220 	orr.w	r2, r3, #32
 8044390:	687b      	ldr	r3, [r7, #4]
 8044392:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8044396:	687b      	ldr	r3, [r7, #4]
 8044398:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 804439c:	2b00      	cmp	r3, #0
 804439e:	f000 8249 	beq.w	8044834 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80443a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80443a6:	f003 0320 	and.w	r3, r3, #32
 80443aa:	2b00      	cmp	r3, #0
 80443ac:	d013      	beq.n	80443d6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80443ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80443b2:	f003 0320 	and.w	r3, r3, #32
 80443b6:	2b00      	cmp	r3, #0
 80443b8:	d105      	bne.n	80443c6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80443ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80443be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80443c2:	2b00      	cmp	r3, #0
 80443c4:	d007      	beq.n	80443d6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80443c6:	687b      	ldr	r3, [r7, #4]
 80443c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80443ca:	2b00      	cmp	r3, #0
 80443cc:	d003      	beq.n	80443d6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80443ce:	687b      	ldr	r3, [r7, #4]
 80443d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80443d2:	6878      	ldr	r0, [r7, #4]
 80443d4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80443d6:	687b      	ldr	r3, [r7, #4]
 80443d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80443dc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80443e0:	687b      	ldr	r3, [r7, #4]
 80443e2:	681b      	ldr	r3, [r3, #0]
 80443e4:	689b      	ldr	r3, [r3, #8]
 80443e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80443ea:	2b40      	cmp	r3, #64	@ 0x40
 80443ec:	d005      	beq.n	80443fa <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80443ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80443f2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80443f6:	2b00      	cmp	r3, #0
 80443f8:	d054      	beq.n	80444a4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80443fa:	6878      	ldr	r0, [r7, #4]
 80443fc:	f000 fefd 	bl	80451fa <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8044400:	687b      	ldr	r3, [r7, #4]
 8044402:	681b      	ldr	r3, [r3, #0]
 8044404:	689b      	ldr	r3, [r3, #8]
 8044406:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 804440a:	2b40      	cmp	r3, #64	@ 0x40
 804440c:	d146      	bne.n	804449c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 804440e:	687b      	ldr	r3, [r7, #4]
 8044410:	681b      	ldr	r3, [r3, #0]
 8044412:	3308      	adds	r3, #8
 8044414:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8044418:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 804441c:	e853 3f00 	ldrex	r3, [r3]
 8044420:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8044424:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8044428:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 804442c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8044430:	687b      	ldr	r3, [r7, #4]
 8044432:	681b      	ldr	r3, [r3, #0]
 8044434:	3308      	adds	r3, #8
 8044436:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 804443a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 804443e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8044442:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8044446:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 804444a:	e841 2300 	strex	r3, r2, [r1]
 804444e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8044452:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8044456:	2b00      	cmp	r3, #0
 8044458:	d1d9      	bne.n	804440e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 804445a:	687b      	ldr	r3, [r7, #4]
 804445c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8044460:	2b00      	cmp	r3, #0
 8044462:	d017      	beq.n	8044494 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8044464:	687b      	ldr	r3, [r7, #4]
 8044466:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 804446a:	4a15      	ldr	r2, [pc, #84]	@ (80444c0 <HAL_UART_IRQHandler+0x2c0>)
 804446c:	641a      	str	r2, [r3, #64]	@ 0x40

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 804446e:	687b      	ldr	r3, [r7, #4]
 8044470:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8044474:	4618      	mov	r0, r3
 8044476:	f7fc ffcd 	bl	8041414 <HAL_DMA_Abort_IT>
 804447a:	4603      	mov	r3, r0
 804447c:	2b00      	cmp	r3, #0
 804447e:	d019      	beq.n	80444b4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8044480:	687b      	ldr	r3, [r7, #4]
 8044482:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8044486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8044488:	687a      	ldr	r2, [r7, #4]
 804448a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 804448e:	4610      	mov	r0, r2
 8044490:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8044492:	e00f      	b.n	80444b4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8044494:	6878      	ldr	r0, [r7, #4]
 8044496:	f000 f9e1 	bl	804485c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 804449a:	e00b      	b.n	80444b4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 804449c:	6878      	ldr	r0, [r7, #4]
 804449e:	f000 f9dd 	bl	804485c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80444a2:	e007      	b.n	80444b4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80444a4:	6878      	ldr	r0, [r7, #4]
 80444a6:	f000 f9d9 	bl	804485c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80444aa:	687b      	ldr	r3, [r7, #4]
 80444ac:	2200      	movs	r2, #0
 80444ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80444b2:	e1bf      	b.n	8044834 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80444b4:	bf00      	nop
    return;
 80444b6:	e1bd      	b.n	8044834 <HAL_UART_IRQHandler+0x634>
 80444b8:	10000001 	.word	0x10000001
 80444bc:	04000120 	.word	0x04000120
 80444c0:	080452c7 	.word	0x080452c7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80444c4:	687b      	ldr	r3, [r7, #4]
 80444c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80444c8:	2b01      	cmp	r3, #1
 80444ca:	f040 8153 	bne.w	8044774 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80444ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80444d2:	f003 0310 	and.w	r3, r3, #16
 80444d6:	2b00      	cmp	r3, #0
 80444d8:	f000 814c 	beq.w	8044774 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80444dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80444e0:	f003 0310 	and.w	r3, r3, #16
 80444e4:	2b00      	cmp	r3, #0
 80444e6:	f000 8145 	beq.w	8044774 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80444ea:	687b      	ldr	r3, [r7, #4]
 80444ec:	681b      	ldr	r3, [r3, #0]
 80444ee:	2210      	movs	r2, #16
 80444f0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80444f2:	687b      	ldr	r3, [r7, #4]
 80444f4:	681b      	ldr	r3, [r3, #0]
 80444f6:	689b      	ldr	r3, [r3, #8]
 80444f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80444fc:	2b40      	cmp	r3, #64	@ 0x40
 80444fe:	f040 80bb 	bne.w	8044678 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8044502:	687b      	ldr	r3, [r7, #4]
 8044504:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8044508:	681b      	ldr	r3, [r3, #0]
 804450a:	685b      	ldr	r3, [r3, #4]
 804450c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8044510:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8044514:	2b00      	cmp	r3, #0
 8044516:	f000 818f 	beq.w	8044838 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 804451a:	687b      	ldr	r3, [r7, #4]
 804451c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8044520:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8044524:	429a      	cmp	r2, r3
 8044526:	f080 8187 	bcs.w	8044838 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 804452a:	687b      	ldr	r3, [r7, #4]
 804452c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8044530:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8044534:	687b      	ldr	r3, [r7, #4]
 8044536:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 804453a:	681b      	ldr	r3, [r3, #0]
 804453c:	681b      	ldr	r3, [r3, #0]
 804453e:	f003 0320 	and.w	r3, r3, #32
 8044542:	2b00      	cmp	r3, #0
 8044544:	f040 8087 	bne.w	8044656 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8044548:	687b      	ldr	r3, [r7, #4]
 804454a:	681b      	ldr	r3, [r3, #0]
 804454c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8044550:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8044554:	e853 3f00 	ldrex	r3, [r3]
 8044558:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 804455c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8044560:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8044564:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8044568:	687b      	ldr	r3, [r7, #4]
 804456a:	681b      	ldr	r3, [r3, #0]
 804456c:	461a      	mov	r2, r3
 804456e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8044572:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8044576:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 804457a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 804457e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8044582:	e841 2300 	strex	r3, r2, [r1]
 8044586:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 804458a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 804458e:	2b00      	cmp	r3, #0
 8044590:	d1da      	bne.n	8044548 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8044592:	687b      	ldr	r3, [r7, #4]
 8044594:	681b      	ldr	r3, [r3, #0]
 8044596:	3308      	adds	r3, #8
 8044598:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 804459a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 804459c:	e853 3f00 	ldrex	r3, [r3]
 80445a0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80445a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80445a4:	f023 0301 	bic.w	r3, r3, #1
 80445a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80445ac:	687b      	ldr	r3, [r7, #4]
 80445ae:	681b      	ldr	r3, [r3, #0]
 80445b0:	3308      	adds	r3, #8
 80445b2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80445b6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80445ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80445bc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80445be:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80445c2:	e841 2300 	strex	r3, r2, [r1]
 80445c6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80445c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80445ca:	2b00      	cmp	r3, #0
 80445cc:	d1e1      	bne.n	8044592 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80445ce:	687b      	ldr	r3, [r7, #4]
 80445d0:	681b      	ldr	r3, [r3, #0]
 80445d2:	3308      	adds	r3, #8
 80445d4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80445d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80445d8:	e853 3f00 	ldrex	r3, [r3]
 80445dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80445de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80445e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80445e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80445e8:	687b      	ldr	r3, [r7, #4]
 80445ea:	681b      	ldr	r3, [r3, #0]
 80445ec:	3308      	adds	r3, #8
 80445ee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80445f2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80445f4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80445f6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80445f8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80445fa:	e841 2300 	strex	r3, r2, [r1]
 80445fe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8044600:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8044602:	2b00      	cmp	r3, #0
 8044604:	d1e3      	bne.n	80445ce <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8044606:	687b      	ldr	r3, [r7, #4]
 8044608:	2220      	movs	r2, #32
 804460a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 804460e:	687b      	ldr	r3, [r7, #4]
 8044610:	2200      	movs	r2, #0
 8044612:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8044614:	687b      	ldr	r3, [r7, #4]
 8044616:	681b      	ldr	r3, [r3, #0]
 8044618:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 804461a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 804461c:	e853 3f00 	ldrex	r3, [r3]
 8044620:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8044622:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8044624:	f023 0310 	bic.w	r3, r3, #16
 8044628:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 804462c:	687b      	ldr	r3, [r7, #4]
 804462e:	681b      	ldr	r3, [r3, #0]
 8044630:	461a      	mov	r2, r3
 8044632:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8044636:	65bb      	str	r3, [r7, #88]	@ 0x58
 8044638:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 804463a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 804463c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 804463e:	e841 2300 	strex	r3, r2, [r1]
 8044642:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8044644:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8044646:	2b00      	cmp	r3, #0
 8044648:	d1e4      	bne.n	8044614 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 804464a:	687b      	ldr	r3, [r7, #4]
 804464c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8044650:	4618      	mov	r0, r3
 8044652:	f7fc fe83 	bl	804135c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8044656:	687b      	ldr	r3, [r7, #4]
 8044658:	2202      	movs	r2, #2
 804465a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 804465c:	687b      	ldr	r3, [r7, #4]
 804465e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8044662:	687b      	ldr	r3, [r7, #4]
 8044664:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8044668:	b29b      	uxth	r3, r3
 804466a:	1ad3      	subs	r3, r2, r3
 804466c:	b29b      	uxth	r3, r3
 804466e:	4619      	mov	r1, r3
 8044670:	6878      	ldr	r0, [r7, #4]
 8044672:	f000 f8fd 	bl	8044870 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8044676:	e0df      	b.n	8044838 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8044678:	687b      	ldr	r3, [r7, #4]
 804467a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 804467e:	687b      	ldr	r3, [r7, #4]
 8044680:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8044684:	b29b      	uxth	r3, r3
 8044686:	1ad3      	subs	r3, r2, r3
 8044688:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 804468c:	687b      	ldr	r3, [r7, #4]
 804468e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8044692:	b29b      	uxth	r3, r3
 8044694:	2b00      	cmp	r3, #0
 8044696:	f000 80d1 	beq.w	804483c <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 804469a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 804469e:	2b00      	cmp	r3, #0
 80446a0:	f000 80cc 	beq.w	804483c <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80446a4:	687b      	ldr	r3, [r7, #4]
 80446a6:	681b      	ldr	r3, [r3, #0]
 80446a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80446aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80446ac:	e853 3f00 	ldrex	r3, [r3]
 80446b0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80446b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80446b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80446b8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80446bc:	687b      	ldr	r3, [r7, #4]
 80446be:	681b      	ldr	r3, [r3, #0]
 80446c0:	461a      	mov	r2, r3
 80446c2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80446c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80446c8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80446ca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80446cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80446ce:	e841 2300 	strex	r3, r2, [r1]
 80446d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80446d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80446d6:	2b00      	cmp	r3, #0
 80446d8:	d1e4      	bne.n	80446a4 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80446da:	687b      	ldr	r3, [r7, #4]
 80446dc:	681b      	ldr	r3, [r3, #0]
 80446de:	3308      	adds	r3, #8
 80446e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80446e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80446e4:	e853 3f00 	ldrex	r3, [r3]
 80446e8:	623b      	str	r3, [r7, #32]
   return(result);
 80446ea:	6a3b      	ldr	r3, [r7, #32]
 80446ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80446f0:	f023 0301 	bic.w	r3, r3, #1
 80446f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80446f8:	687b      	ldr	r3, [r7, #4]
 80446fa:	681b      	ldr	r3, [r3, #0]
 80446fc:	3308      	adds	r3, #8
 80446fe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8044702:	633a      	str	r2, [r7, #48]	@ 0x30
 8044704:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8044706:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8044708:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 804470a:	e841 2300 	strex	r3, r2, [r1]
 804470e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8044710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8044712:	2b00      	cmp	r3, #0
 8044714:	d1e1      	bne.n	80446da <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8044716:	687b      	ldr	r3, [r7, #4]
 8044718:	2220      	movs	r2, #32
 804471a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 804471e:	687b      	ldr	r3, [r7, #4]
 8044720:	2200      	movs	r2, #0
 8044722:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8044724:	687b      	ldr	r3, [r7, #4]
 8044726:	2200      	movs	r2, #0
 8044728:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 804472a:	687b      	ldr	r3, [r7, #4]
 804472c:	681b      	ldr	r3, [r3, #0]
 804472e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8044730:	693b      	ldr	r3, [r7, #16]
 8044732:	e853 3f00 	ldrex	r3, [r3]
 8044736:	60fb      	str	r3, [r7, #12]
   return(result);
 8044738:	68fb      	ldr	r3, [r7, #12]
 804473a:	f023 0310 	bic.w	r3, r3, #16
 804473e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8044742:	687b      	ldr	r3, [r7, #4]
 8044744:	681b      	ldr	r3, [r3, #0]
 8044746:	461a      	mov	r2, r3
 8044748:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 804474c:	61fb      	str	r3, [r7, #28]
 804474e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8044750:	69b9      	ldr	r1, [r7, #24]
 8044752:	69fa      	ldr	r2, [r7, #28]
 8044754:	e841 2300 	strex	r3, r2, [r1]
 8044758:	617b      	str	r3, [r7, #20]
   return(result);
 804475a:	697b      	ldr	r3, [r7, #20]
 804475c:	2b00      	cmp	r3, #0
 804475e:	d1e4      	bne.n	804472a <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8044760:	687b      	ldr	r3, [r7, #4]
 8044762:	2202      	movs	r2, #2
 8044764:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8044766:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 804476a:	4619      	mov	r1, r3
 804476c:	6878      	ldr	r0, [r7, #4]
 804476e:	f000 f87f 	bl	8044870 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8044772:	e063      	b.n	804483c <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8044774:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8044778:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 804477c:	2b00      	cmp	r3, #0
 804477e:	d00e      	beq.n	804479e <HAL_UART_IRQHandler+0x59e>
 8044780:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8044784:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8044788:	2b00      	cmp	r3, #0
 804478a:	d008      	beq.n	804479e <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 804478c:	687b      	ldr	r3, [r7, #4]
 804478e:	681b      	ldr	r3, [r3, #0]
 8044790:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8044794:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8044796:	6878      	ldr	r0, [r7, #4]
 8044798:	f000 fdd6 	bl	8045348 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 804479c:	e051      	b.n	8044842 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 804479e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80447a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80447a6:	2b00      	cmp	r3, #0
 80447a8:	d014      	beq.n	80447d4 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80447aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80447ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80447b2:	2b00      	cmp	r3, #0
 80447b4:	d105      	bne.n	80447c2 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80447b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80447ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80447be:	2b00      	cmp	r3, #0
 80447c0:	d008      	beq.n	80447d4 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 80447c2:	687b      	ldr	r3, [r7, #4]
 80447c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80447c6:	2b00      	cmp	r3, #0
 80447c8:	d03a      	beq.n	8044840 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 80447ca:	687b      	ldr	r3, [r7, #4]
 80447cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80447ce:	6878      	ldr	r0, [r7, #4]
 80447d0:	4798      	blx	r3
    }
    return;
 80447d2:	e035      	b.n	8044840 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80447d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80447d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80447dc:	2b00      	cmp	r3, #0
 80447de:	d009      	beq.n	80447f4 <HAL_UART_IRQHandler+0x5f4>
 80447e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80447e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80447e8:	2b00      	cmp	r3, #0
 80447ea:	d003      	beq.n	80447f4 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80447ec:	6878      	ldr	r0, [r7, #4]
 80447ee:	f000 fd80 	bl	80452f2 <UART_EndTransmit_IT>
    return;
 80447f2:	e026      	b.n	8044842 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80447f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80447f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80447fc:	2b00      	cmp	r3, #0
 80447fe:	d009      	beq.n	8044814 <HAL_UART_IRQHandler+0x614>
 8044800:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8044804:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8044808:	2b00      	cmp	r3, #0
 804480a:	d003      	beq.n	8044814 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 804480c:	6878      	ldr	r0, [r7, #4]
 804480e:	f000 fdaf 	bl	8045370 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8044812:	e016      	b.n	8044842 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8044814:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8044818:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 804481c:	2b00      	cmp	r3, #0
 804481e:	d010      	beq.n	8044842 <HAL_UART_IRQHandler+0x642>
 8044820:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8044824:	2b00      	cmp	r3, #0
 8044826:	da0c      	bge.n	8044842 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8044828:	6878      	ldr	r0, [r7, #4]
 804482a:	f000 fd97 	bl	804535c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 804482e:	e008      	b.n	8044842 <HAL_UART_IRQHandler+0x642>
      return;
 8044830:	bf00      	nop
 8044832:	e006      	b.n	8044842 <HAL_UART_IRQHandler+0x642>
    return;
 8044834:	bf00      	nop
 8044836:	e004      	b.n	8044842 <HAL_UART_IRQHandler+0x642>
      return;
 8044838:	bf00      	nop
 804483a:	e002      	b.n	8044842 <HAL_UART_IRQHandler+0x642>
      return;
 804483c:	bf00      	nop
 804483e:	e000      	b.n	8044842 <HAL_UART_IRQHandler+0x642>
    return;
 8044840:	bf00      	nop
  }
}
 8044842:	37e8      	adds	r7, #232	@ 0xe8
 8044844:	46bd      	mov	sp, r7
 8044846:	bd80      	pop	{r7, pc}

08044848 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8044848:	b480      	push	{r7}
 804484a:	b083      	sub	sp, #12
 804484c:	af00      	add	r7, sp, #0
 804484e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8044850:	bf00      	nop
 8044852:	370c      	adds	r7, #12
 8044854:	46bd      	mov	sp, r7
 8044856:	f85d 7b04 	ldr.w	r7, [sp], #4
 804485a:	4770      	bx	lr

0804485c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 804485c:	b480      	push	{r7}
 804485e:	b083      	sub	sp, #12
 8044860:	af00      	add	r7, sp, #0
 8044862:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8044864:	bf00      	nop
 8044866:	370c      	adds	r7, #12
 8044868:	46bd      	mov	sp, r7
 804486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804486e:	4770      	bx	lr

08044870 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8044870:	b480      	push	{r7}
 8044872:	b083      	sub	sp, #12
 8044874:	af00      	add	r7, sp, #0
 8044876:	6078      	str	r0, [r7, #4]
 8044878:	460b      	mov	r3, r1
 804487a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 804487c:	bf00      	nop
 804487e:	370c      	adds	r7, #12
 8044880:	46bd      	mov	sp, r7
 8044882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044886:	4770      	bx	lr

08044888 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8044888:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 804488c:	b08c      	sub	sp, #48	@ 0x30
 804488e:	af00      	add	r7, sp, #0
 8044890:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8044892:	2300      	movs	r3, #0
 8044894:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8044898:	697b      	ldr	r3, [r7, #20]
 804489a:	689a      	ldr	r2, [r3, #8]
 804489c:	697b      	ldr	r3, [r7, #20]
 804489e:	691b      	ldr	r3, [r3, #16]
 80448a0:	431a      	orrs	r2, r3
 80448a2:	697b      	ldr	r3, [r7, #20]
 80448a4:	695b      	ldr	r3, [r3, #20]
 80448a6:	431a      	orrs	r2, r3
 80448a8:	697b      	ldr	r3, [r7, #20]
 80448aa:	69db      	ldr	r3, [r3, #28]
 80448ac:	4313      	orrs	r3, r2
 80448ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80448b0:	697b      	ldr	r3, [r7, #20]
 80448b2:	681b      	ldr	r3, [r3, #0]
 80448b4:	681a      	ldr	r2, [r3, #0]
 80448b6:	4baa      	ldr	r3, [pc, #680]	@ (8044b60 <UART_SetConfig+0x2d8>)
 80448b8:	4013      	ands	r3, r2
 80448ba:	697a      	ldr	r2, [r7, #20]
 80448bc:	6812      	ldr	r2, [r2, #0]
 80448be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80448c0:	430b      	orrs	r3, r1
 80448c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80448c4:	697b      	ldr	r3, [r7, #20]
 80448c6:	681b      	ldr	r3, [r3, #0]
 80448c8:	685b      	ldr	r3, [r3, #4]
 80448ca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80448ce:	697b      	ldr	r3, [r7, #20]
 80448d0:	68da      	ldr	r2, [r3, #12]
 80448d2:	697b      	ldr	r3, [r7, #20]
 80448d4:	681b      	ldr	r3, [r3, #0]
 80448d6:	430a      	orrs	r2, r1
 80448d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80448da:	697b      	ldr	r3, [r7, #20]
 80448dc:	699b      	ldr	r3, [r3, #24]
 80448de:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80448e0:	697b      	ldr	r3, [r7, #20]
 80448e2:	681b      	ldr	r3, [r3, #0]
 80448e4:	4a9f      	ldr	r2, [pc, #636]	@ (8044b64 <UART_SetConfig+0x2dc>)
 80448e6:	4293      	cmp	r3, r2
 80448e8:	d004      	beq.n	80448f4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80448ea:	697b      	ldr	r3, [r7, #20]
 80448ec:	6a1b      	ldr	r3, [r3, #32]
 80448ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80448f0:	4313      	orrs	r3, r2
 80448f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80448f4:	697b      	ldr	r3, [r7, #20]
 80448f6:	681b      	ldr	r3, [r3, #0]
 80448f8:	689b      	ldr	r3, [r3, #8]
 80448fa:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80448fe:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8044902:	697a      	ldr	r2, [r7, #20]
 8044904:	6812      	ldr	r2, [r2, #0]
 8044906:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8044908:	430b      	orrs	r3, r1
 804490a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 804490c:	697b      	ldr	r3, [r7, #20]
 804490e:	681b      	ldr	r3, [r3, #0]
 8044910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8044912:	f023 010f 	bic.w	r1, r3, #15
 8044916:	697b      	ldr	r3, [r7, #20]
 8044918:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 804491a:	697b      	ldr	r3, [r7, #20]
 804491c:	681b      	ldr	r3, [r3, #0]
 804491e:	430a      	orrs	r2, r1
 8044920:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8044922:	697b      	ldr	r3, [r7, #20]
 8044924:	681b      	ldr	r3, [r3, #0]
 8044926:	4a90      	ldr	r2, [pc, #576]	@ (8044b68 <UART_SetConfig+0x2e0>)
 8044928:	4293      	cmp	r3, r2
 804492a:	d125      	bne.n	8044978 <UART_SetConfig+0xf0>
 804492c:	4b8f      	ldr	r3, [pc, #572]	@ (8044b6c <UART_SetConfig+0x2e4>)
 804492e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8044932:	f003 0303 	and.w	r3, r3, #3
 8044936:	2b03      	cmp	r3, #3
 8044938:	d81a      	bhi.n	8044970 <UART_SetConfig+0xe8>
 804493a:	a201      	add	r2, pc, #4	@ (adr r2, 8044940 <UART_SetConfig+0xb8>)
 804493c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8044940:	08044951 	.word	0x08044951
 8044944:	08044961 	.word	0x08044961
 8044948:	08044959 	.word	0x08044959
 804494c:	08044969 	.word	0x08044969
 8044950:	2301      	movs	r3, #1
 8044952:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044956:	e116      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044958:	2302      	movs	r3, #2
 804495a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 804495e:	e112      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044960:	2304      	movs	r3, #4
 8044962:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044966:	e10e      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044968:	2308      	movs	r3, #8
 804496a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 804496e:	e10a      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044970:	2310      	movs	r3, #16
 8044972:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044976:	e106      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044978:	697b      	ldr	r3, [r7, #20]
 804497a:	681b      	ldr	r3, [r3, #0]
 804497c:	4a7c      	ldr	r2, [pc, #496]	@ (8044b70 <UART_SetConfig+0x2e8>)
 804497e:	4293      	cmp	r3, r2
 8044980:	d138      	bne.n	80449f4 <UART_SetConfig+0x16c>
 8044982:	4b7a      	ldr	r3, [pc, #488]	@ (8044b6c <UART_SetConfig+0x2e4>)
 8044984:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8044988:	f003 030c 	and.w	r3, r3, #12
 804498c:	2b0c      	cmp	r3, #12
 804498e:	d82d      	bhi.n	80449ec <UART_SetConfig+0x164>
 8044990:	a201      	add	r2, pc, #4	@ (adr r2, 8044998 <UART_SetConfig+0x110>)
 8044992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8044996:	bf00      	nop
 8044998:	080449cd 	.word	0x080449cd
 804499c:	080449ed 	.word	0x080449ed
 80449a0:	080449ed 	.word	0x080449ed
 80449a4:	080449ed 	.word	0x080449ed
 80449a8:	080449dd 	.word	0x080449dd
 80449ac:	080449ed 	.word	0x080449ed
 80449b0:	080449ed 	.word	0x080449ed
 80449b4:	080449ed 	.word	0x080449ed
 80449b8:	080449d5 	.word	0x080449d5
 80449bc:	080449ed 	.word	0x080449ed
 80449c0:	080449ed 	.word	0x080449ed
 80449c4:	080449ed 	.word	0x080449ed
 80449c8:	080449e5 	.word	0x080449e5
 80449cc:	2300      	movs	r3, #0
 80449ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80449d2:	e0d8      	b.n	8044b86 <UART_SetConfig+0x2fe>
 80449d4:	2302      	movs	r3, #2
 80449d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80449da:	e0d4      	b.n	8044b86 <UART_SetConfig+0x2fe>
 80449dc:	2304      	movs	r3, #4
 80449de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80449e2:	e0d0      	b.n	8044b86 <UART_SetConfig+0x2fe>
 80449e4:	2308      	movs	r3, #8
 80449e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80449ea:	e0cc      	b.n	8044b86 <UART_SetConfig+0x2fe>
 80449ec:	2310      	movs	r3, #16
 80449ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80449f2:	e0c8      	b.n	8044b86 <UART_SetConfig+0x2fe>
 80449f4:	697b      	ldr	r3, [r7, #20]
 80449f6:	681b      	ldr	r3, [r3, #0]
 80449f8:	4a5e      	ldr	r2, [pc, #376]	@ (8044b74 <UART_SetConfig+0x2ec>)
 80449fa:	4293      	cmp	r3, r2
 80449fc:	d125      	bne.n	8044a4a <UART_SetConfig+0x1c2>
 80449fe:	4b5b      	ldr	r3, [pc, #364]	@ (8044b6c <UART_SetConfig+0x2e4>)
 8044a00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8044a04:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8044a08:	2b30      	cmp	r3, #48	@ 0x30
 8044a0a:	d016      	beq.n	8044a3a <UART_SetConfig+0x1b2>
 8044a0c:	2b30      	cmp	r3, #48	@ 0x30
 8044a0e:	d818      	bhi.n	8044a42 <UART_SetConfig+0x1ba>
 8044a10:	2b20      	cmp	r3, #32
 8044a12:	d00a      	beq.n	8044a2a <UART_SetConfig+0x1a2>
 8044a14:	2b20      	cmp	r3, #32
 8044a16:	d814      	bhi.n	8044a42 <UART_SetConfig+0x1ba>
 8044a18:	2b00      	cmp	r3, #0
 8044a1a:	d002      	beq.n	8044a22 <UART_SetConfig+0x19a>
 8044a1c:	2b10      	cmp	r3, #16
 8044a1e:	d008      	beq.n	8044a32 <UART_SetConfig+0x1aa>
 8044a20:	e00f      	b.n	8044a42 <UART_SetConfig+0x1ba>
 8044a22:	2300      	movs	r3, #0
 8044a24:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044a28:	e0ad      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044a2a:	2302      	movs	r3, #2
 8044a2c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044a30:	e0a9      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044a32:	2304      	movs	r3, #4
 8044a34:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044a38:	e0a5      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044a3a:	2308      	movs	r3, #8
 8044a3c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044a40:	e0a1      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044a42:	2310      	movs	r3, #16
 8044a44:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044a48:	e09d      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044a4a:	697b      	ldr	r3, [r7, #20]
 8044a4c:	681b      	ldr	r3, [r3, #0]
 8044a4e:	4a4a      	ldr	r2, [pc, #296]	@ (8044b78 <UART_SetConfig+0x2f0>)
 8044a50:	4293      	cmp	r3, r2
 8044a52:	d125      	bne.n	8044aa0 <UART_SetConfig+0x218>
 8044a54:	4b45      	ldr	r3, [pc, #276]	@ (8044b6c <UART_SetConfig+0x2e4>)
 8044a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8044a5a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8044a5e:	2bc0      	cmp	r3, #192	@ 0xc0
 8044a60:	d016      	beq.n	8044a90 <UART_SetConfig+0x208>
 8044a62:	2bc0      	cmp	r3, #192	@ 0xc0
 8044a64:	d818      	bhi.n	8044a98 <UART_SetConfig+0x210>
 8044a66:	2b80      	cmp	r3, #128	@ 0x80
 8044a68:	d00a      	beq.n	8044a80 <UART_SetConfig+0x1f8>
 8044a6a:	2b80      	cmp	r3, #128	@ 0x80
 8044a6c:	d814      	bhi.n	8044a98 <UART_SetConfig+0x210>
 8044a6e:	2b00      	cmp	r3, #0
 8044a70:	d002      	beq.n	8044a78 <UART_SetConfig+0x1f0>
 8044a72:	2b40      	cmp	r3, #64	@ 0x40
 8044a74:	d008      	beq.n	8044a88 <UART_SetConfig+0x200>
 8044a76:	e00f      	b.n	8044a98 <UART_SetConfig+0x210>
 8044a78:	2300      	movs	r3, #0
 8044a7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044a7e:	e082      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044a80:	2302      	movs	r3, #2
 8044a82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044a86:	e07e      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044a88:	2304      	movs	r3, #4
 8044a8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044a8e:	e07a      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044a90:	2308      	movs	r3, #8
 8044a92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044a96:	e076      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044a98:	2310      	movs	r3, #16
 8044a9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044a9e:	e072      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044aa0:	697b      	ldr	r3, [r7, #20]
 8044aa2:	681b      	ldr	r3, [r3, #0]
 8044aa4:	4a35      	ldr	r2, [pc, #212]	@ (8044b7c <UART_SetConfig+0x2f4>)
 8044aa6:	4293      	cmp	r3, r2
 8044aa8:	d12a      	bne.n	8044b00 <UART_SetConfig+0x278>
 8044aaa:	4b30      	ldr	r3, [pc, #192]	@ (8044b6c <UART_SetConfig+0x2e4>)
 8044aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8044ab0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8044ab4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8044ab8:	d01a      	beq.n	8044af0 <UART_SetConfig+0x268>
 8044aba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8044abe:	d81b      	bhi.n	8044af8 <UART_SetConfig+0x270>
 8044ac0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8044ac4:	d00c      	beq.n	8044ae0 <UART_SetConfig+0x258>
 8044ac6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8044aca:	d815      	bhi.n	8044af8 <UART_SetConfig+0x270>
 8044acc:	2b00      	cmp	r3, #0
 8044ace:	d003      	beq.n	8044ad8 <UART_SetConfig+0x250>
 8044ad0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8044ad4:	d008      	beq.n	8044ae8 <UART_SetConfig+0x260>
 8044ad6:	e00f      	b.n	8044af8 <UART_SetConfig+0x270>
 8044ad8:	2300      	movs	r3, #0
 8044ada:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044ade:	e052      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044ae0:	2302      	movs	r3, #2
 8044ae2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044ae6:	e04e      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044ae8:	2304      	movs	r3, #4
 8044aea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044aee:	e04a      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044af0:	2308      	movs	r3, #8
 8044af2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044af6:	e046      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044af8:	2310      	movs	r3, #16
 8044afa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044afe:	e042      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044b00:	697b      	ldr	r3, [r7, #20]
 8044b02:	681b      	ldr	r3, [r3, #0]
 8044b04:	4a17      	ldr	r2, [pc, #92]	@ (8044b64 <UART_SetConfig+0x2dc>)
 8044b06:	4293      	cmp	r3, r2
 8044b08:	d13a      	bne.n	8044b80 <UART_SetConfig+0x2f8>
 8044b0a:	4b18      	ldr	r3, [pc, #96]	@ (8044b6c <UART_SetConfig+0x2e4>)
 8044b0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8044b10:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8044b14:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8044b18:	d01a      	beq.n	8044b50 <UART_SetConfig+0x2c8>
 8044b1a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8044b1e:	d81b      	bhi.n	8044b58 <UART_SetConfig+0x2d0>
 8044b20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8044b24:	d00c      	beq.n	8044b40 <UART_SetConfig+0x2b8>
 8044b26:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8044b2a:	d815      	bhi.n	8044b58 <UART_SetConfig+0x2d0>
 8044b2c:	2b00      	cmp	r3, #0
 8044b2e:	d003      	beq.n	8044b38 <UART_SetConfig+0x2b0>
 8044b30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8044b34:	d008      	beq.n	8044b48 <UART_SetConfig+0x2c0>
 8044b36:	e00f      	b.n	8044b58 <UART_SetConfig+0x2d0>
 8044b38:	2300      	movs	r3, #0
 8044b3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044b3e:	e022      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044b40:	2302      	movs	r3, #2
 8044b42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044b46:	e01e      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044b48:	2304      	movs	r3, #4
 8044b4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044b4e:	e01a      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044b50:	2308      	movs	r3, #8
 8044b52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044b56:	e016      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044b58:	2310      	movs	r3, #16
 8044b5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044b5e:	e012      	b.n	8044b86 <UART_SetConfig+0x2fe>
 8044b60:	cfff69f3 	.word	0xcfff69f3
 8044b64:	40008000 	.word	0x40008000
 8044b68:	40013800 	.word	0x40013800
 8044b6c:	40021000 	.word	0x40021000
 8044b70:	40004400 	.word	0x40004400
 8044b74:	40004800 	.word	0x40004800
 8044b78:	40004c00 	.word	0x40004c00
 8044b7c:	40005000 	.word	0x40005000
 8044b80:	2310      	movs	r3, #16
 8044b82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8044b86:	697b      	ldr	r3, [r7, #20]
 8044b88:	681b      	ldr	r3, [r3, #0]
 8044b8a:	4ab0      	ldr	r2, [pc, #704]	@ (8044e4c <UART_SetConfig+0x5c4>)
 8044b8c:	4293      	cmp	r3, r2
 8044b8e:	f040 809b 	bne.w	8044cc8 <UART_SetConfig+0x440>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8044b92:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8044b96:	2b08      	cmp	r3, #8
 8044b98:	d827      	bhi.n	8044bea <UART_SetConfig+0x362>
 8044b9a:	a201      	add	r2, pc, #4	@ (adr r2, 8044ba0 <UART_SetConfig+0x318>)
 8044b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8044ba0:	08044bc5 	.word	0x08044bc5
 8044ba4:	08044bcd 	.word	0x08044bcd
 8044ba8:	08044bd5 	.word	0x08044bd5
 8044bac:	08044beb 	.word	0x08044beb
 8044bb0:	08044bdb 	.word	0x08044bdb
 8044bb4:	08044beb 	.word	0x08044beb
 8044bb8:	08044beb 	.word	0x08044beb
 8044bbc:	08044beb 	.word	0x08044beb
 8044bc0:	08044be3 	.word	0x08044be3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8044bc4:	f7fd feee 	bl	80429a4 <HAL_RCC_GetPCLK1Freq>
 8044bc8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044bca:	e014      	b.n	8044bf6 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8044bcc:	f7fd fefe 	bl	80429cc <HAL_RCC_GetPCLK2Freq>
 8044bd0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044bd2:	e010      	b.n	8044bf6 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8044bd4:	4b9e      	ldr	r3, [pc, #632]	@ (8044e50 <UART_SetConfig+0x5c8>)
 8044bd6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8044bd8:	e00d      	b.n	8044bf6 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8044bda:	f7fd fe33 	bl	8042844 <HAL_RCC_GetSysClockFreq>
 8044bde:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044be0:	e009      	b.n	8044bf6 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8044be2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8044be6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8044be8:	e005      	b.n	8044bf6 <UART_SetConfig+0x36e>
      default:
        pclk = 0U;
 8044bea:	2300      	movs	r3, #0
 8044bec:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8044bee:	2301      	movs	r3, #1
 8044bf0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8044bf4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8044bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8044bf8:	2b00      	cmp	r3, #0
 8044bfa:	f000 8130 	beq.w	8044e5e <UART_SetConfig+0x5d6>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8044bfe:	697b      	ldr	r3, [r7, #20]
 8044c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8044c02:	4a94      	ldr	r2, [pc, #592]	@ (8044e54 <UART_SetConfig+0x5cc>)
 8044c04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8044c08:	461a      	mov	r2, r3
 8044c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8044c0c:	fbb3 f3f2 	udiv	r3, r3, r2
 8044c10:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8044c12:	697b      	ldr	r3, [r7, #20]
 8044c14:	685a      	ldr	r2, [r3, #4]
 8044c16:	4613      	mov	r3, r2
 8044c18:	005b      	lsls	r3, r3, #1
 8044c1a:	4413      	add	r3, r2
 8044c1c:	69ba      	ldr	r2, [r7, #24]
 8044c1e:	429a      	cmp	r2, r3
 8044c20:	d305      	bcc.n	8044c2e <UART_SetConfig+0x3a6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8044c22:	697b      	ldr	r3, [r7, #20]
 8044c24:	685b      	ldr	r3, [r3, #4]
 8044c26:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8044c28:	69ba      	ldr	r2, [r7, #24]
 8044c2a:	429a      	cmp	r2, r3
 8044c2c:	d903      	bls.n	8044c36 <UART_SetConfig+0x3ae>
      {
        ret = HAL_ERROR;
 8044c2e:	2301      	movs	r3, #1
 8044c30:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8044c34:	e113      	b.n	8044e5e <UART_SetConfig+0x5d6>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8044c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8044c38:	2200      	movs	r2, #0
 8044c3a:	60bb      	str	r3, [r7, #8]
 8044c3c:	60fa      	str	r2, [r7, #12]
 8044c3e:	697b      	ldr	r3, [r7, #20]
 8044c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8044c42:	4a84      	ldr	r2, [pc, #528]	@ (8044e54 <UART_SetConfig+0x5cc>)
 8044c44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8044c48:	b29b      	uxth	r3, r3
 8044c4a:	2200      	movs	r2, #0
 8044c4c:	603b      	str	r3, [r7, #0]
 8044c4e:	607a      	str	r2, [r7, #4]
 8044c50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8044c54:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8044c58:	f7fb faf2 	bl	8040240 <__aeabi_uldivmod>
 8044c5c:	4602      	mov	r2, r0
 8044c5e:	460b      	mov	r3, r1
 8044c60:	4610      	mov	r0, r2
 8044c62:	4619      	mov	r1, r3
 8044c64:	f04f 0200 	mov.w	r2, #0
 8044c68:	f04f 0300 	mov.w	r3, #0
 8044c6c:	020b      	lsls	r3, r1, #8
 8044c6e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8044c72:	0202      	lsls	r2, r0, #8
 8044c74:	6979      	ldr	r1, [r7, #20]
 8044c76:	6849      	ldr	r1, [r1, #4]
 8044c78:	0849      	lsrs	r1, r1, #1
 8044c7a:	2000      	movs	r0, #0
 8044c7c:	460c      	mov	r4, r1
 8044c7e:	4605      	mov	r5, r0
 8044c80:	eb12 0804 	adds.w	r8, r2, r4
 8044c84:	eb43 0905 	adc.w	r9, r3, r5
 8044c88:	697b      	ldr	r3, [r7, #20]
 8044c8a:	685b      	ldr	r3, [r3, #4]
 8044c8c:	2200      	movs	r2, #0
 8044c8e:	469a      	mov	sl, r3
 8044c90:	4693      	mov	fp, r2
 8044c92:	4652      	mov	r2, sl
 8044c94:	465b      	mov	r3, fp
 8044c96:	4640      	mov	r0, r8
 8044c98:	4649      	mov	r1, r9
 8044c9a:	f7fb fad1 	bl	8040240 <__aeabi_uldivmod>
 8044c9e:	4602      	mov	r2, r0
 8044ca0:	460b      	mov	r3, r1
 8044ca2:	4613      	mov	r3, r2
 8044ca4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8044ca6:	6a3b      	ldr	r3, [r7, #32]
 8044ca8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8044cac:	d308      	bcc.n	8044cc0 <UART_SetConfig+0x438>
 8044cae:	6a3b      	ldr	r3, [r7, #32]
 8044cb0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8044cb4:	d204      	bcs.n	8044cc0 <UART_SetConfig+0x438>
        {
          huart->Instance->BRR = usartdiv;
 8044cb6:	697b      	ldr	r3, [r7, #20]
 8044cb8:	681b      	ldr	r3, [r3, #0]
 8044cba:	6a3a      	ldr	r2, [r7, #32]
 8044cbc:	60da      	str	r2, [r3, #12]
 8044cbe:	e0ce      	b.n	8044e5e <UART_SetConfig+0x5d6>
        }
        else
        {
          ret = HAL_ERROR;
 8044cc0:	2301      	movs	r3, #1
 8044cc2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8044cc6:	e0ca      	b.n	8044e5e <UART_SetConfig+0x5d6>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8044cc8:	697b      	ldr	r3, [r7, #20]
 8044cca:	69db      	ldr	r3, [r3, #28]
 8044ccc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8044cd0:	d166      	bne.n	8044da0 <UART_SetConfig+0x518>
  {
    switch (clocksource)
 8044cd2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8044cd6:	2b08      	cmp	r3, #8
 8044cd8:	d827      	bhi.n	8044d2a <UART_SetConfig+0x4a2>
 8044cda:	a201      	add	r2, pc, #4	@ (adr r2, 8044ce0 <UART_SetConfig+0x458>)
 8044cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8044ce0:	08044d05 	.word	0x08044d05
 8044ce4:	08044d0d 	.word	0x08044d0d
 8044ce8:	08044d15 	.word	0x08044d15
 8044cec:	08044d2b 	.word	0x08044d2b
 8044cf0:	08044d1b 	.word	0x08044d1b
 8044cf4:	08044d2b 	.word	0x08044d2b
 8044cf8:	08044d2b 	.word	0x08044d2b
 8044cfc:	08044d2b 	.word	0x08044d2b
 8044d00:	08044d23 	.word	0x08044d23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8044d04:	f7fd fe4e 	bl	80429a4 <HAL_RCC_GetPCLK1Freq>
 8044d08:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044d0a:	e014      	b.n	8044d36 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8044d0c:	f7fd fe5e 	bl	80429cc <HAL_RCC_GetPCLK2Freq>
 8044d10:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044d12:	e010      	b.n	8044d36 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8044d14:	4b4e      	ldr	r3, [pc, #312]	@ (8044e50 <UART_SetConfig+0x5c8>)
 8044d16:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8044d18:	e00d      	b.n	8044d36 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8044d1a:	f7fd fd93 	bl	8042844 <HAL_RCC_GetSysClockFreq>
 8044d1e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044d20:	e009      	b.n	8044d36 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8044d22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8044d26:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8044d28:	e005      	b.n	8044d36 <UART_SetConfig+0x4ae>
      default:
        pclk = 0U;
 8044d2a:	2300      	movs	r3, #0
 8044d2c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8044d2e:	2301      	movs	r3, #1
 8044d30:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8044d34:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8044d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8044d38:	2b00      	cmp	r3, #0
 8044d3a:	f000 8090 	beq.w	8044e5e <UART_SetConfig+0x5d6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8044d3e:	697b      	ldr	r3, [r7, #20]
 8044d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8044d42:	4a44      	ldr	r2, [pc, #272]	@ (8044e54 <UART_SetConfig+0x5cc>)
 8044d44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8044d48:	461a      	mov	r2, r3
 8044d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8044d4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8044d50:	005a      	lsls	r2, r3, #1
 8044d52:	697b      	ldr	r3, [r7, #20]
 8044d54:	685b      	ldr	r3, [r3, #4]
 8044d56:	085b      	lsrs	r3, r3, #1
 8044d58:	441a      	add	r2, r3
 8044d5a:	697b      	ldr	r3, [r7, #20]
 8044d5c:	685b      	ldr	r3, [r3, #4]
 8044d5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8044d62:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8044d64:	6a3b      	ldr	r3, [r7, #32]
 8044d66:	2b0f      	cmp	r3, #15
 8044d68:	d916      	bls.n	8044d98 <UART_SetConfig+0x510>
 8044d6a:	6a3b      	ldr	r3, [r7, #32]
 8044d6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8044d70:	d212      	bcs.n	8044d98 <UART_SetConfig+0x510>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8044d72:	6a3b      	ldr	r3, [r7, #32]
 8044d74:	b29b      	uxth	r3, r3
 8044d76:	f023 030f 	bic.w	r3, r3, #15
 8044d7a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8044d7c:	6a3b      	ldr	r3, [r7, #32]
 8044d7e:	085b      	lsrs	r3, r3, #1
 8044d80:	b29b      	uxth	r3, r3
 8044d82:	f003 0307 	and.w	r3, r3, #7
 8044d86:	b29a      	uxth	r2, r3
 8044d88:	8bfb      	ldrh	r3, [r7, #30]
 8044d8a:	4313      	orrs	r3, r2
 8044d8c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8044d8e:	697b      	ldr	r3, [r7, #20]
 8044d90:	681b      	ldr	r3, [r3, #0]
 8044d92:	8bfa      	ldrh	r2, [r7, #30]
 8044d94:	60da      	str	r2, [r3, #12]
 8044d96:	e062      	b.n	8044e5e <UART_SetConfig+0x5d6>
      }
      else
      {
        ret = HAL_ERROR;
 8044d98:	2301      	movs	r3, #1
 8044d9a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8044d9e:	e05e      	b.n	8044e5e <UART_SetConfig+0x5d6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8044da0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8044da4:	2b08      	cmp	r3, #8
 8044da6:	d828      	bhi.n	8044dfa <UART_SetConfig+0x572>
 8044da8:	a201      	add	r2, pc, #4	@ (adr r2, 8044db0 <UART_SetConfig+0x528>)
 8044daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8044dae:	bf00      	nop
 8044db0:	08044dd5 	.word	0x08044dd5
 8044db4:	08044ddd 	.word	0x08044ddd
 8044db8:	08044de5 	.word	0x08044de5
 8044dbc:	08044dfb 	.word	0x08044dfb
 8044dc0:	08044deb 	.word	0x08044deb
 8044dc4:	08044dfb 	.word	0x08044dfb
 8044dc8:	08044dfb 	.word	0x08044dfb
 8044dcc:	08044dfb 	.word	0x08044dfb
 8044dd0:	08044df3 	.word	0x08044df3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8044dd4:	f7fd fde6 	bl	80429a4 <HAL_RCC_GetPCLK1Freq>
 8044dd8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044dda:	e014      	b.n	8044e06 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8044ddc:	f7fd fdf6 	bl	80429cc <HAL_RCC_GetPCLK2Freq>
 8044de0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044de2:	e010      	b.n	8044e06 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8044de4:	4b1a      	ldr	r3, [pc, #104]	@ (8044e50 <UART_SetConfig+0x5c8>)
 8044de6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8044de8:	e00d      	b.n	8044e06 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8044dea:	f7fd fd2b 	bl	8042844 <HAL_RCC_GetSysClockFreq>
 8044dee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044df0:	e009      	b.n	8044e06 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8044df2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8044df6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8044df8:	e005      	b.n	8044e06 <UART_SetConfig+0x57e>
      default:
        pclk = 0U;
 8044dfa:	2300      	movs	r3, #0
 8044dfc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8044dfe:	2301      	movs	r3, #1
 8044e00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8044e04:	bf00      	nop
    }

    if (pclk != 0U)
 8044e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8044e08:	2b00      	cmp	r3, #0
 8044e0a:	d028      	beq.n	8044e5e <UART_SetConfig+0x5d6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8044e0c:	697b      	ldr	r3, [r7, #20]
 8044e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8044e10:	4a10      	ldr	r2, [pc, #64]	@ (8044e54 <UART_SetConfig+0x5cc>)
 8044e12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8044e16:	461a      	mov	r2, r3
 8044e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8044e1a:	fbb3 f2f2 	udiv	r2, r3, r2
 8044e1e:	697b      	ldr	r3, [r7, #20]
 8044e20:	685b      	ldr	r3, [r3, #4]
 8044e22:	085b      	lsrs	r3, r3, #1
 8044e24:	441a      	add	r2, r3
 8044e26:	697b      	ldr	r3, [r7, #20]
 8044e28:	685b      	ldr	r3, [r3, #4]
 8044e2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8044e2e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8044e30:	6a3b      	ldr	r3, [r7, #32]
 8044e32:	2b0f      	cmp	r3, #15
 8044e34:	d910      	bls.n	8044e58 <UART_SetConfig+0x5d0>
 8044e36:	6a3b      	ldr	r3, [r7, #32]
 8044e38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8044e3c:	d20c      	bcs.n	8044e58 <UART_SetConfig+0x5d0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8044e3e:	6a3b      	ldr	r3, [r7, #32]
 8044e40:	b29a      	uxth	r2, r3
 8044e42:	697b      	ldr	r3, [r7, #20]
 8044e44:	681b      	ldr	r3, [r3, #0]
 8044e46:	60da      	str	r2, [r3, #12]
 8044e48:	e009      	b.n	8044e5e <UART_SetConfig+0x5d6>
 8044e4a:	bf00      	nop
 8044e4c:	40008000 	.word	0x40008000
 8044e50:	00f42400 	.word	0x00f42400
 8044e54:	0804995c 	.word	0x0804995c
      }
      else
      {
        ret = HAL_ERROR;
 8044e58:	2301      	movs	r3, #1
 8044e5a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8044e5e:	697b      	ldr	r3, [r7, #20]
 8044e60:	2201      	movs	r2, #1
 8044e62:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8044e66:	697b      	ldr	r3, [r7, #20]
 8044e68:	2201      	movs	r2, #1
 8044e6a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8044e6e:	697b      	ldr	r3, [r7, #20]
 8044e70:	2200      	movs	r2, #0
 8044e72:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8044e74:	697b      	ldr	r3, [r7, #20]
 8044e76:	2200      	movs	r2, #0
 8044e78:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8044e7a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8044e7e:	4618      	mov	r0, r3
 8044e80:	3730      	adds	r7, #48	@ 0x30
 8044e82:	46bd      	mov	sp, r7
 8044e84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08044e88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8044e88:	b480      	push	{r7}
 8044e8a:	b083      	sub	sp, #12
 8044e8c:	af00      	add	r7, sp, #0
 8044e8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8044e90:	687b      	ldr	r3, [r7, #4]
 8044e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8044e94:	f003 0308 	and.w	r3, r3, #8
 8044e98:	2b00      	cmp	r3, #0
 8044e9a:	d00a      	beq.n	8044eb2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8044e9c:	687b      	ldr	r3, [r7, #4]
 8044e9e:	681b      	ldr	r3, [r3, #0]
 8044ea0:	685b      	ldr	r3, [r3, #4]
 8044ea2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8044ea6:	687b      	ldr	r3, [r7, #4]
 8044ea8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8044eaa:	687b      	ldr	r3, [r7, #4]
 8044eac:	681b      	ldr	r3, [r3, #0]
 8044eae:	430a      	orrs	r2, r1
 8044eb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8044eb2:	687b      	ldr	r3, [r7, #4]
 8044eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8044eb6:	f003 0301 	and.w	r3, r3, #1
 8044eba:	2b00      	cmp	r3, #0
 8044ebc:	d00a      	beq.n	8044ed4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8044ebe:	687b      	ldr	r3, [r7, #4]
 8044ec0:	681b      	ldr	r3, [r3, #0]
 8044ec2:	685b      	ldr	r3, [r3, #4]
 8044ec4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8044ec8:	687b      	ldr	r3, [r7, #4]
 8044eca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8044ecc:	687b      	ldr	r3, [r7, #4]
 8044ece:	681b      	ldr	r3, [r3, #0]
 8044ed0:	430a      	orrs	r2, r1
 8044ed2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8044ed4:	687b      	ldr	r3, [r7, #4]
 8044ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8044ed8:	f003 0302 	and.w	r3, r3, #2
 8044edc:	2b00      	cmp	r3, #0
 8044ede:	d00a      	beq.n	8044ef6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8044ee0:	687b      	ldr	r3, [r7, #4]
 8044ee2:	681b      	ldr	r3, [r3, #0]
 8044ee4:	685b      	ldr	r3, [r3, #4]
 8044ee6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8044eea:	687b      	ldr	r3, [r7, #4]
 8044eec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8044eee:	687b      	ldr	r3, [r7, #4]
 8044ef0:	681b      	ldr	r3, [r3, #0]
 8044ef2:	430a      	orrs	r2, r1
 8044ef4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8044ef6:	687b      	ldr	r3, [r7, #4]
 8044ef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8044efa:	f003 0304 	and.w	r3, r3, #4
 8044efe:	2b00      	cmp	r3, #0
 8044f00:	d00a      	beq.n	8044f18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8044f02:	687b      	ldr	r3, [r7, #4]
 8044f04:	681b      	ldr	r3, [r3, #0]
 8044f06:	685b      	ldr	r3, [r3, #4]
 8044f08:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8044f0c:	687b      	ldr	r3, [r7, #4]
 8044f0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8044f10:	687b      	ldr	r3, [r7, #4]
 8044f12:	681b      	ldr	r3, [r3, #0]
 8044f14:	430a      	orrs	r2, r1
 8044f16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8044f18:	687b      	ldr	r3, [r7, #4]
 8044f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8044f1c:	f003 0310 	and.w	r3, r3, #16
 8044f20:	2b00      	cmp	r3, #0
 8044f22:	d00a      	beq.n	8044f3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8044f24:	687b      	ldr	r3, [r7, #4]
 8044f26:	681b      	ldr	r3, [r3, #0]
 8044f28:	689b      	ldr	r3, [r3, #8]
 8044f2a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8044f2e:	687b      	ldr	r3, [r7, #4]
 8044f30:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8044f32:	687b      	ldr	r3, [r7, #4]
 8044f34:	681b      	ldr	r3, [r3, #0]
 8044f36:	430a      	orrs	r2, r1
 8044f38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8044f3a:	687b      	ldr	r3, [r7, #4]
 8044f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8044f3e:	f003 0320 	and.w	r3, r3, #32
 8044f42:	2b00      	cmp	r3, #0
 8044f44:	d00a      	beq.n	8044f5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8044f46:	687b      	ldr	r3, [r7, #4]
 8044f48:	681b      	ldr	r3, [r3, #0]
 8044f4a:	689b      	ldr	r3, [r3, #8]
 8044f4c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8044f50:	687b      	ldr	r3, [r7, #4]
 8044f52:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8044f54:	687b      	ldr	r3, [r7, #4]
 8044f56:	681b      	ldr	r3, [r3, #0]
 8044f58:	430a      	orrs	r2, r1
 8044f5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8044f5c:	687b      	ldr	r3, [r7, #4]
 8044f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8044f60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8044f64:	2b00      	cmp	r3, #0
 8044f66:	d01a      	beq.n	8044f9e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8044f68:	687b      	ldr	r3, [r7, #4]
 8044f6a:	681b      	ldr	r3, [r3, #0]
 8044f6c:	685b      	ldr	r3, [r3, #4]
 8044f6e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8044f72:	687b      	ldr	r3, [r7, #4]
 8044f74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8044f76:	687b      	ldr	r3, [r7, #4]
 8044f78:	681b      	ldr	r3, [r3, #0]
 8044f7a:	430a      	orrs	r2, r1
 8044f7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8044f7e:	687b      	ldr	r3, [r7, #4]
 8044f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8044f82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8044f86:	d10a      	bne.n	8044f9e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8044f88:	687b      	ldr	r3, [r7, #4]
 8044f8a:	681b      	ldr	r3, [r3, #0]
 8044f8c:	685b      	ldr	r3, [r3, #4]
 8044f8e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8044f92:	687b      	ldr	r3, [r7, #4]
 8044f94:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8044f96:	687b      	ldr	r3, [r7, #4]
 8044f98:	681b      	ldr	r3, [r3, #0]
 8044f9a:	430a      	orrs	r2, r1
 8044f9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8044f9e:	687b      	ldr	r3, [r7, #4]
 8044fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8044fa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8044fa6:	2b00      	cmp	r3, #0
 8044fa8:	d00a      	beq.n	8044fc0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8044faa:	687b      	ldr	r3, [r7, #4]
 8044fac:	681b      	ldr	r3, [r3, #0]
 8044fae:	685b      	ldr	r3, [r3, #4]
 8044fb0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8044fb4:	687b      	ldr	r3, [r7, #4]
 8044fb6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8044fb8:	687b      	ldr	r3, [r7, #4]
 8044fba:	681b      	ldr	r3, [r3, #0]
 8044fbc:	430a      	orrs	r2, r1
 8044fbe:	605a      	str	r2, [r3, #4]
  }
}
 8044fc0:	bf00      	nop
 8044fc2:	370c      	adds	r7, #12
 8044fc4:	46bd      	mov	sp, r7
 8044fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044fca:	4770      	bx	lr

08044fcc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8044fcc:	b580      	push	{r7, lr}
 8044fce:	b098      	sub	sp, #96	@ 0x60
 8044fd0:	af02      	add	r7, sp, #8
 8044fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8044fd4:	687b      	ldr	r3, [r7, #4]
 8044fd6:	2200      	movs	r2, #0
 8044fd8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8044fdc:	f7fc f8d2 	bl	8041184 <HAL_GetTick>
 8044fe0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8044fe2:	687b      	ldr	r3, [r7, #4]
 8044fe4:	681b      	ldr	r3, [r3, #0]
 8044fe6:	681b      	ldr	r3, [r3, #0]
 8044fe8:	f003 0308 	and.w	r3, r3, #8
 8044fec:	2b08      	cmp	r3, #8
 8044fee:	d12f      	bne.n	8045050 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8044ff0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8044ff4:	9300      	str	r3, [sp, #0]
 8044ff6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8044ff8:	2200      	movs	r2, #0
 8044ffa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8044ffe:	6878      	ldr	r0, [r7, #4]
 8045000:	f000 f88e 	bl	8045120 <UART_WaitOnFlagUntilTimeout>
 8045004:	4603      	mov	r3, r0
 8045006:	2b00      	cmp	r3, #0
 8045008:	d022      	beq.n	8045050 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 804500a:	687b      	ldr	r3, [r7, #4]
 804500c:	681b      	ldr	r3, [r3, #0]
 804500e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8045010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8045012:	e853 3f00 	ldrex	r3, [r3]
 8045016:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8045018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 804501a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 804501e:	653b      	str	r3, [r7, #80]	@ 0x50
 8045020:	687b      	ldr	r3, [r7, #4]
 8045022:	681b      	ldr	r3, [r3, #0]
 8045024:	461a      	mov	r2, r3
 8045026:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8045028:	647b      	str	r3, [r7, #68]	@ 0x44
 804502a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 804502c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 804502e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8045030:	e841 2300 	strex	r3, r2, [r1]
 8045034:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8045036:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8045038:	2b00      	cmp	r3, #0
 804503a:	d1e6      	bne.n	804500a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 804503c:	687b      	ldr	r3, [r7, #4]
 804503e:	2220      	movs	r2, #32
 8045040:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8045044:	687b      	ldr	r3, [r7, #4]
 8045046:	2200      	movs	r2, #0
 8045048:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 804504c:	2303      	movs	r3, #3
 804504e:	e063      	b.n	8045118 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8045050:	687b      	ldr	r3, [r7, #4]
 8045052:	681b      	ldr	r3, [r3, #0]
 8045054:	681b      	ldr	r3, [r3, #0]
 8045056:	f003 0304 	and.w	r3, r3, #4
 804505a:	2b04      	cmp	r3, #4
 804505c:	d149      	bne.n	80450f2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 804505e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8045062:	9300      	str	r3, [sp, #0]
 8045064:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8045066:	2200      	movs	r2, #0
 8045068:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 804506c:	6878      	ldr	r0, [r7, #4]
 804506e:	f000 f857 	bl	8045120 <UART_WaitOnFlagUntilTimeout>
 8045072:	4603      	mov	r3, r0
 8045074:	2b00      	cmp	r3, #0
 8045076:	d03c      	beq.n	80450f2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8045078:	687b      	ldr	r3, [r7, #4]
 804507a:	681b      	ldr	r3, [r3, #0]
 804507c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 804507e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8045080:	e853 3f00 	ldrex	r3, [r3]
 8045084:	623b      	str	r3, [r7, #32]
   return(result);
 8045086:	6a3b      	ldr	r3, [r7, #32]
 8045088:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 804508c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 804508e:	687b      	ldr	r3, [r7, #4]
 8045090:	681b      	ldr	r3, [r3, #0]
 8045092:	461a      	mov	r2, r3
 8045094:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8045096:	633b      	str	r3, [r7, #48]	@ 0x30
 8045098:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 804509a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 804509c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 804509e:	e841 2300 	strex	r3, r2, [r1]
 80450a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80450a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80450a6:	2b00      	cmp	r3, #0
 80450a8:	d1e6      	bne.n	8045078 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80450aa:	687b      	ldr	r3, [r7, #4]
 80450ac:	681b      	ldr	r3, [r3, #0]
 80450ae:	3308      	adds	r3, #8
 80450b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80450b2:	693b      	ldr	r3, [r7, #16]
 80450b4:	e853 3f00 	ldrex	r3, [r3]
 80450b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80450ba:	68fb      	ldr	r3, [r7, #12]
 80450bc:	f023 0301 	bic.w	r3, r3, #1
 80450c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80450c2:	687b      	ldr	r3, [r7, #4]
 80450c4:	681b      	ldr	r3, [r3, #0]
 80450c6:	3308      	adds	r3, #8
 80450c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80450ca:	61fa      	str	r2, [r7, #28]
 80450cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80450ce:	69b9      	ldr	r1, [r7, #24]
 80450d0:	69fa      	ldr	r2, [r7, #28]
 80450d2:	e841 2300 	strex	r3, r2, [r1]
 80450d6:	617b      	str	r3, [r7, #20]
   return(result);
 80450d8:	697b      	ldr	r3, [r7, #20]
 80450da:	2b00      	cmp	r3, #0
 80450dc:	d1e5      	bne.n	80450aa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80450de:	687b      	ldr	r3, [r7, #4]
 80450e0:	2220      	movs	r2, #32
 80450e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80450e6:	687b      	ldr	r3, [r7, #4]
 80450e8:	2200      	movs	r2, #0
 80450ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80450ee:	2303      	movs	r3, #3
 80450f0:	e012      	b.n	8045118 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80450f2:	687b      	ldr	r3, [r7, #4]
 80450f4:	2220      	movs	r2, #32
 80450f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80450fa:	687b      	ldr	r3, [r7, #4]
 80450fc:	2220      	movs	r2, #32
 80450fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8045102:	687b      	ldr	r3, [r7, #4]
 8045104:	2200      	movs	r2, #0
 8045106:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8045108:	687b      	ldr	r3, [r7, #4]
 804510a:	2200      	movs	r2, #0
 804510c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 804510e:	687b      	ldr	r3, [r7, #4]
 8045110:	2200      	movs	r2, #0
 8045112:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8045116:	2300      	movs	r3, #0
}
 8045118:	4618      	mov	r0, r3
 804511a:	3758      	adds	r7, #88	@ 0x58
 804511c:	46bd      	mov	sp, r7
 804511e:	bd80      	pop	{r7, pc}

08045120 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8045120:	b580      	push	{r7, lr}
 8045122:	b084      	sub	sp, #16
 8045124:	af00      	add	r7, sp, #0
 8045126:	60f8      	str	r0, [r7, #12]
 8045128:	60b9      	str	r1, [r7, #8]
 804512a:	603b      	str	r3, [r7, #0]
 804512c:	4613      	mov	r3, r2
 804512e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8045130:	e04f      	b.n	80451d2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8045132:	69bb      	ldr	r3, [r7, #24]
 8045134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8045138:	d04b      	beq.n	80451d2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 804513a:	f7fc f823 	bl	8041184 <HAL_GetTick>
 804513e:	4602      	mov	r2, r0
 8045140:	683b      	ldr	r3, [r7, #0]
 8045142:	1ad3      	subs	r3, r2, r3
 8045144:	69ba      	ldr	r2, [r7, #24]
 8045146:	429a      	cmp	r2, r3
 8045148:	d302      	bcc.n	8045150 <UART_WaitOnFlagUntilTimeout+0x30>
 804514a:	69bb      	ldr	r3, [r7, #24]
 804514c:	2b00      	cmp	r3, #0
 804514e:	d101      	bne.n	8045154 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8045150:	2303      	movs	r3, #3
 8045152:	e04e      	b.n	80451f2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8045154:	68fb      	ldr	r3, [r7, #12]
 8045156:	681b      	ldr	r3, [r3, #0]
 8045158:	681b      	ldr	r3, [r3, #0]
 804515a:	f003 0304 	and.w	r3, r3, #4
 804515e:	2b00      	cmp	r3, #0
 8045160:	d037      	beq.n	80451d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8045162:	68bb      	ldr	r3, [r7, #8]
 8045164:	2b80      	cmp	r3, #128	@ 0x80
 8045166:	d034      	beq.n	80451d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8045168:	68bb      	ldr	r3, [r7, #8]
 804516a:	2b40      	cmp	r3, #64	@ 0x40
 804516c:	d031      	beq.n	80451d2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 804516e:	68fb      	ldr	r3, [r7, #12]
 8045170:	681b      	ldr	r3, [r3, #0]
 8045172:	69db      	ldr	r3, [r3, #28]
 8045174:	f003 0308 	and.w	r3, r3, #8
 8045178:	2b08      	cmp	r3, #8
 804517a:	d110      	bne.n	804519e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 804517c:	68fb      	ldr	r3, [r7, #12]
 804517e:	681b      	ldr	r3, [r3, #0]
 8045180:	2208      	movs	r2, #8
 8045182:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8045184:	68f8      	ldr	r0, [r7, #12]
 8045186:	f000 f838 	bl	80451fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 804518a:	68fb      	ldr	r3, [r7, #12]
 804518c:	2208      	movs	r2, #8
 804518e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8045192:	68fb      	ldr	r3, [r7, #12]
 8045194:	2200      	movs	r2, #0
 8045196:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 804519a:	2301      	movs	r3, #1
 804519c:	e029      	b.n	80451f2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 804519e:	68fb      	ldr	r3, [r7, #12]
 80451a0:	681b      	ldr	r3, [r3, #0]
 80451a2:	69db      	ldr	r3, [r3, #28]
 80451a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80451a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80451ac:	d111      	bne.n	80451d2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80451ae:	68fb      	ldr	r3, [r7, #12]
 80451b0:	681b      	ldr	r3, [r3, #0]
 80451b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80451b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80451b8:	68f8      	ldr	r0, [r7, #12]
 80451ba:	f000 f81e 	bl	80451fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80451be:	68fb      	ldr	r3, [r7, #12]
 80451c0:	2220      	movs	r2, #32
 80451c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80451c6:	68fb      	ldr	r3, [r7, #12]
 80451c8:	2200      	movs	r2, #0
 80451ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80451ce:	2303      	movs	r3, #3
 80451d0:	e00f      	b.n	80451f2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80451d2:	68fb      	ldr	r3, [r7, #12]
 80451d4:	681b      	ldr	r3, [r3, #0]
 80451d6:	69da      	ldr	r2, [r3, #28]
 80451d8:	68bb      	ldr	r3, [r7, #8]
 80451da:	4013      	ands	r3, r2
 80451dc:	68ba      	ldr	r2, [r7, #8]
 80451de:	429a      	cmp	r2, r3
 80451e0:	bf0c      	ite	eq
 80451e2:	2301      	moveq	r3, #1
 80451e4:	2300      	movne	r3, #0
 80451e6:	b2db      	uxtb	r3, r3
 80451e8:	461a      	mov	r2, r3
 80451ea:	79fb      	ldrb	r3, [r7, #7]
 80451ec:	429a      	cmp	r2, r3
 80451ee:	d0a0      	beq.n	8045132 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80451f0:	2300      	movs	r3, #0
}
 80451f2:	4618      	mov	r0, r3
 80451f4:	3710      	adds	r7, #16
 80451f6:	46bd      	mov	sp, r7
 80451f8:	bd80      	pop	{r7, pc}

080451fa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80451fa:	b480      	push	{r7}
 80451fc:	b095      	sub	sp, #84	@ 0x54
 80451fe:	af00      	add	r7, sp, #0
 8045200:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8045202:	687b      	ldr	r3, [r7, #4]
 8045204:	681b      	ldr	r3, [r3, #0]
 8045206:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8045208:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 804520a:	e853 3f00 	ldrex	r3, [r3]
 804520e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8045210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8045212:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8045216:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8045218:	687b      	ldr	r3, [r7, #4]
 804521a:	681b      	ldr	r3, [r3, #0]
 804521c:	461a      	mov	r2, r3
 804521e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8045220:	643b      	str	r3, [r7, #64]	@ 0x40
 8045222:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8045224:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8045226:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8045228:	e841 2300 	strex	r3, r2, [r1]
 804522c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 804522e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8045230:	2b00      	cmp	r3, #0
 8045232:	d1e6      	bne.n	8045202 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8045234:	687b      	ldr	r3, [r7, #4]
 8045236:	681b      	ldr	r3, [r3, #0]
 8045238:	3308      	adds	r3, #8
 804523a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 804523c:	6a3b      	ldr	r3, [r7, #32]
 804523e:	e853 3f00 	ldrex	r3, [r3]
 8045242:	61fb      	str	r3, [r7, #28]
   return(result);
 8045244:	69fb      	ldr	r3, [r7, #28]
 8045246:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 804524a:	f023 0301 	bic.w	r3, r3, #1
 804524e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8045250:	687b      	ldr	r3, [r7, #4]
 8045252:	681b      	ldr	r3, [r3, #0]
 8045254:	3308      	adds	r3, #8
 8045256:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8045258:	62fa      	str	r2, [r7, #44]	@ 0x2c
 804525a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 804525c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 804525e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8045260:	e841 2300 	strex	r3, r2, [r1]
 8045264:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8045266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8045268:	2b00      	cmp	r3, #0
 804526a:	d1e3      	bne.n	8045234 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 804526c:	687b      	ldr	r3, [r7, #4]
 804526e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8045270:	2b01      	cmp	r3, #1
 8045272:	d118      	bne.n	80452a6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8045274:	687b      	ldr	r3, [r7, #4]
 8045276:	681b      	ldr	r3, [r3, #0]
 8045278:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 804527a:	68fb      	ldr	r3, [r7, #12]
 804527c:	e853 3f00 	ldrex	r3, [r3]
 8045280:	60bb      	str	r3, [r7, #8]
   return(result);
 8045282:	68bb      	ldr	r3, [r7, #8]
 8045284:	f023 0310 	bic.w	r3, r3, #16
 8045288:	647b      	str	r3, [r7, #68]	@ 0x44
 804528a:	687b      	ldr	r3, [r7, #4]
 804528c:	681b      	ldr	r3, [r3, #0]
 804528e:	461a      	mov	r2, r3
 8045290:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8045292:	61bb      	str	r3, [r7, #24]
 8045294:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8045296:	6979      	ldr	r1, [r7, #20]
 8045298:	69ba      	ldr	r2, [r7, #24]
 804529a:	e841 2300 	strex	r3, r2, [r1]
 804529e:	613b      	str	r3, [r7, #16]
   return(result);
 80452a0:	693b      	ldr	r3, [r7, #16]
 80452a2:	2b00      	cmp	r3, #0
 80452a4:	d1e6      	bne.n	8045274 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80452a6:	687b      	ldr	r3, [r7, #4]
 80452a8:	2220      	movs	r2, #32
 80452aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80452ae:	687b      	ldr	r3, [r7, #4]
 80452b0:	2200      	movs	r2, #0
 80452b2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80452b4:	687b      	ldr	r3, [r7, #4]
 80452b6:	2200      	movs	r2, #0
 80452b8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80452ba:	bf00      	nop
 80452bc:	3754      	adds	r7, #84	@ 0x54
 80452be:	46bd      	mov	sp, r7
 80452c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80452c4:	4770      	bx	lr

080452c6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80452c6:	b580      	push	{r7, lr}
 80452c8:	b084      	sub	sp, #16
 80452ca:	af00      	add	r7, sp, #0
 80452cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80452ce:	687b      	ldr	r3, [r7, #4]
 80452d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80452d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80452d4:	68fb      	ldr	r3, [r7, #12]
 80452d6:	2200      	movs	r2, #0
 80452d8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80452dc:	68fb      	ldr	r3, [r7, #12]
 80452de:	2200      	movs	r2, #0
 80452e0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80452e4:	68f8      	ldr	r0, [r7, #12]
 80452e6:	f7ff fab9 	bl	804485c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80452ea:	bf00      	nop
 80452ec:	3710      	adds	r7, #16
 80452ee:	46bd      	mov	sp, r7
 80452f0:	bd80      	pop	{r7, pc}

080452f2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80452f2:	b580      	push	{r7, lr}
 80452f4:	b088      	sub	sp, #32
 80452f6:	af00      	add	r7, sp, #0
 80452f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80452fa:	687b      	ldr	r3, [r7, #4]
 80452fc:	681b      	ldr	r3, [r3, #0]
 80452fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8045300:	68fb      	ldr	r3, [r7, #12]
 8045302:	e853 3f00 	ldrex	r3, [r3]
 8045306:	60bb      	str	r3, [r7, #8]
   return(result);
 8045308:	68bb      	ldr	r3, [r7, #8]
 804530a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 804530e:	61fb      	str	r3, [r7, #28]
 8045310:	687b      	ldr	r3, [r7, #4]
 8045312:	681b      	ldr	r3, [r3, #0]
 8045314:	461a      	mov	r2, r3
 8045316:	69fb      	ldr	r3, [r7, #28]
 8045318:	61bb      	str	r3, [r7, #24]
 804531a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 804531c:	6979      	ldr	r1, [r7, #20]
 804531e:	69ba      	ldr	r2, [r7, #24]
 8045320:	e841 2300 	strex	r3, r2, [r1]
 8045324:	613b      	str	r3, [r7, #16]
   return(result);
 8045326:	693b      	ldr	r3, [r7, #16]
 8045328:	2b00      	cmp	r3, #0
 804532a:	d1e6      	bne.n	80452fa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 804532c:	687b      	ldr	r3, [r7, #4]
 804532e:	2220      	movs	r2, #32
 8045330:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8045334:	687b      	ldr	r3, [r7, #4]
 8045336:	2200      	movs	r2, #0
 8045338:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 804533a:	6878      	ldr	r0, [r7, #4]
 804533c:	f7ff fa84 	bl	8044848 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8045340:	bf00      	nop
 8045342:	3720      	adds	r7, #32
 8045344:	46bd      	mov	sp, r7
 8045346:	bd80      	pop	{r7, pc}

08045348 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8045348:	b480      	push	{r7}
 804534a:	b083      	sub	sp, #12
 804534c:	af00      	add	r7, sp, #0
 804534e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8045350:	bf00      	nop
 8045352:	370c      	adds	r7, #12
 8045354:	46bd      	mov	sp, r7
 8045356:	f85d 7b04 	ldr.w	r7, [sp], #4
 804535a:	4770      	bx	lr

0804535c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 804535c:	b480      	push	{r7}
 804535e:	b083      	sub	sp, #12
 8045360:	af00      	add	r7, sp, #0
 8045362:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8045364:	bf00      	nop
 8045366:	370c      	adds	r7, #12
 8045368:	46bd      	mov	sp, r7
 804536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804536e:	4770      	bx	lr

08045370 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8045370:	b480      	push	{r7}
 8045372:	b083      	sub	sp, #12
 8045374:	af00      	add	r7, sp, #0
 8045376:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8045378:	bf00      	nop
 804537a:	370c      	adds	r7, #12
 804537c:	46bd      	mov	sp, r7
 804537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045382:	4770      	bx	lr

08045384 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8045384:	b480      	push	{r7}
 8045386:	b085      	sub	sp, #20
 8045388:	af00      	add	r7, sp, #0
 804538a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 804538c:	687b      	ldr	r3, [r7, #4]
 804538e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8045392:	2b01      	cmp	r3, #1
 8045394:	d101      	bne.n	804539a <HAL_UARTEx_DisableFifoMode+0x16>
 8045396:	2302      	movs	r3, #2
 8045398:	e027      	b.n	80453ea <HAL_UARTEx_DisableFifoMode+0x66>
 804539a:	687b      	ldr	r3, [r7, #4]
 804539c:	2201      	movs	r2, #1
 804539e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80453a2:	687b      	ldr	r3, [r7, #4]
 80453a4:	2224      	movs	r2, #36	@ 0x24
 80453a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80453aa:	687b      	ldr	r3, [r7, #4]
 80453ac:	681b      	ldr	r3, [r3, #0]
 80453ae:	681b      	ldr	r3, [r3, #0]
 80453b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80453b2:	687b      	ldr	r3, [r7, #4]
 80453b4:	681b      	ldr	r3, [r3, #0]
 80453b6:	681a      	ldr	r2, [r3, #0]
 80453b8:	687b      	ldr	r3, [r7, #4]
 80453ba:	681b      	ldr	r3, [r3, #0]
 80453bc:	f022 0201 	bic.w	r2, r2, #1
 80453c0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80453c2:	68fb      	ldr	r3, [r7, #12]
 80453c4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80453c8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80453ca:	687b      	ldr	r3, [r7, #4]
 80453cc:	2200      	movs	r2, #0
 80453ce:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80453d0:	687b      	ldr	r3, [r7, #4]
 80453d2:	681b      	ldr	r3, [r3, #0]
 80453d4:	68fa      	ldr	r2, [r7, #12]
 80453d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80453d8:	687b      	ldr	r3, [r7, #4]
 80453da:	2220      	movs	r2, #32
 80453dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80453e0:	687b      	ldr	r3, [r7, #4]
 80453e2:	2200      	movs	r2, #0
 80453e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80453e8:	2300      	movs	r3, #0
}
 80453ea:	4618      	mov	r0, r3
 80453ec:	3714      	adds	r7, #20
 80453ee:	46bd      	mov	sp, r7
 80453f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80453f4:	4770      	bx	lr

080453f6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80453f6:	b580      	push	{r7, lr}
 80453f8:	b084      	sub	sp, #16
 80453fa:	af00      	add	r7, sp, #0
 80453fc:	6078      	str	r0, [r7, #4]
 80453fe:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8045400:	687b      	ldr	r3, [r7, #4]
 8045402:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8045406:	2b01      	cmp	r3, #1
 8045408:	d101      	bne.n	804540e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 804540a:	2302      	movs	r3, #2
 804540c:	e02d      	b.n	804546a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 804540e:	687b      	ldr	r3, [r7, #4]
 8045410:	2201      	movs	r2, #1
 8045412:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8045416:	687b      	ldr	r3, [r7, #4]
 8045418:	2224      	movs	r2, #36	@ 0x24
 804541a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 804541e:	687b      	ldr	r3, [r7, #4]
 8045420:	681b      	ldr	r3, [r3, #0]
 8045422:	681b      	ldr	r3, [r3, #0]
 8045424:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8045426:	687b      	ldr	r3, [r7, #4]
 8045428:	681b      	ldr	r3, [r3, #0]
 804542a:	681a      	ldr	r2, [r3, #0]
 804542c:	687b      	ldr	r3, [r7, #4]
 804542e:	681b      	ldr	r3, [r3, #0]
 8045430:	f022 0201 	bic.w	r2, r2, #1
 8045434:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8045436:	687b      	ldr	r3, [r7, #4]
 8045438:	681b      	ldr	r3, [r3, #0]
 804543a:	689b      	ldr	r3, [r3, #8]
 804543c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8045440:	687b      	ldr	r3, [r7, #4]
 8045442:	681b      	ldr	r3, [r3, #0]
 8045444:	683a      	ldr	r2, [r7, #0]
 8045446:	430a      	orrs	r2, r1
 8045448:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 804544a:	6878      	ldr	r0, [r7, #4]
 804544c:	f000 f850 	bl	80454f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8045450:	687b      	ldr	r3, [r7, #4]
 8045452:	681b      	ldr	r3, [r3, #0]
 8045454:	68fa      	ldr	r2, [r7, #12]
 8045456:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8045458:	687b      	ldr	r3, [r7, #4]
 804545a:	2220      	movs	r2, #32
 804545c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8045460:	687b      	ldr	r3, [r7, #4]
 8045462:	2200      	movs	r2, #0
 8045464:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8045468:	2300      	movs	r3, #0
}
 804546a:	4618      	mov	r0, r3
 804546c:	3710      	adds	r7, #16
 804546e:	46bd      	mov	sp, r7
 8045470:	bd80      	pop	{r7, pc}

08045472 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8045472:	b580      	push	{r7, lr}
 8045474:	b084      	sub	sp, #16
 8045476:	af00      	add	r7, sp, #0
 8045478:	6078      	str	r0, [r7, #4]
 804547a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 804547c:	687b      	ldr	r3, [r7, #4]
 804547e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8045482:	2b01      	cmp	r3, #1
 8045484:	d101      	bne.n	804548a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8045486:	2302      	movs	r3, #2
 8045488:	e02d      	b.n	80454e6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 804548a:	687b      	ldr	r3, [r7, #4]
 804548c:	2201      	movs	r2, #1
 804548e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8045492:	687b      	ldr	r3, [r7, #4]
 8045494:	2224      	movs	r2, #36	@ 0x24
 8045496:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 804549a:	687b      	ldr	r3, [r7, #4]
 804549c:	681b      	ldr	r3, [r3, #0]
 804549e:	681b      	ldr	r3, [r3, #0]
 80454a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80454a2:	687b      	ldr	r3, [r7, #4]
 80454a4:	681b      	ldr	r3, [r3, #0]
 80454a6:	681a      	ldr	r2, [r3, #0]
 80454a8:	687b      	ldr	r3, [r7, #4]
 80454aa:	681b      	ldr	r3, [r3, #0]
 80454ac:	f022 0201 	bic.w	r2, r2, #1
 80454b0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80454b2:	687b      	ldr	r3, [r7, #4]
 80454b4:	681b      	ldr	r3, [r3, #0]
 80454b6:	689b      	ldr	r3, [r3, #8]
 80454b8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80454bc:	687b      	ldr	r3, [r7, #4]
 80454be:	681b      	ldr	r3, [r3, #0]
 80454c0:	683a      	ldr	r2, [r7, #0]
 80454c2:	430a      	orrs	r2, r1
 80454c4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80454c6:	6878      	ldr	r0, [r7, #4]
 80454c8:	f000 f812 	bl	80454f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80454cc:	687b      	ldr	r3, [r7, #4]
 80454ce:	681b      	ldr	r3, [r3, #0]
 80454d0:	68fa      	ldr	r2, [r7, #12]
 80454d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80454d4:	687b      	ldr	r3, [r7, #4]
 80454d6:	2220      	movs	r2, #32
 80454d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80454dc:	687b      	ldr	r3, [r7, #4]
 80454de:	2200      	movs	r2, #0
 80454e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80454e4:	2300      	movs	r3, #0
}
 80454e6:	4618      	mov	r0, r3
 80454e8:	3710      	adds	r7, #16
 80454ea:	46bd      	mov	sp, r7
 80454ec:	bd80      	pop	{r7, pc}
	...

080454f0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80454f0:	b480      	push	{r7}
 80454f2:	b085      	sub	sp, #20
 80454f4:	af00      	add	r7, sp, #0
 80454f6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80454f8:	687b      	ldr	r3, [r7, #4]
 80454fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80454fc:	2b00      	cmp	r3, #0
 80454fe:	d108      	bne.n	8045512 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8045500:	687b      	ldr	r3, [r7, #4]
 8045502:	2201      	movs	r2, #1
 8045504:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8045508:	687b      	ldr	r3, [r7, #4]
 804550a:	2201      	movs	r2, #1
 804550c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8045510:	e031      	b.n	8045576 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8045512:	2308      	movs	r3, #8
 8045514:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8045516:	2308      	movs	r3, #8
 8045518:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 804551a:	687b      	ldr	r3, [r7, #4]
 804551c:	681b      	ldr	r3, [r3, #0]
 804551e:	689b      	ldr	r3, [r3, #8]
 8045520:	0e5b      	lsrs	r3, r3, #25
 8045522:	b2db      	uxtb	r3, r3
 8045524:	f003 0307 	and.w	r3, r3, #7
 8045528:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 804552a:	687b      	ldr	r3, [r7, #4]
 804552c:	681b      	ldr	r3, [r3, #0]
 804552e:	689b      	ldr	r3, [r3, #8]
 8045530:	0f5b      	lsrs	r3, r3, #29
 8045532:	b2db      	uxtb	r3, r3
 8045534:	f003 0307 	and.w	r3, r3, #7
 8045538:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 804553a:	7bbb      	ldrb	r3, [r7, #14]
 804553c:	7b3a      	ldrb	r2, [r7, #12]
 804553e:	4911      	ldr	r1, [pc, #68]	@ (8045584 <UARTEx_SetNbDataToProcess+0x94>)
 8045540:	5c8a      	ldrb	r2, [r1, r2]
 8045542:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8045546:	7b3a      	ldrb	r2, [r7, #12]
 8045548:	490f      	ldr	r1, [pc, #60]	@ (8045588 <UARTEx_SetNbDataToProcess+0x98>)
 804554a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 804554c:	fb93 f3f2 	sdiv	r3, r3, r2
 8045550:	b29a      	uxth	r2, r3
 8045552:	687b      	ldr	r3, [r7, #4]
 8045554:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8045558:	7bfb      	ldrb	r3, [r7, #15]
 804555a:	7b7a      	ldrb	r2, [r7, #13]
 804555c:	4909      	ldr	r1, [pc, #36]	@ (8045584 <UARTEx_SetNbDataToProcess+0x94>)
 804555e:	5c8a      	ldrb	r2, [r1, r2]
 8045560:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8045564:	7b7a      	ldrb	r2, [r7, #13]
 8045566:	4908      	ldr	r1, [pc, #32]	@ (8045588 <UARTEx_SetNbDataToProcess+0x98>)
 8045568:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 804556a:	fb93 f3f2 	sdiv	r3, r3, r2
 804556e:	b29a      	uxth	r2, r3
 8045570:	687b      	ldr	r3, [r7, #4]
 8045572:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8045576:	bf00      	nop
 8045578:	3714      	adds	r7, #20
 804557a:	46bd      	mov	sp, r7
 804557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045580:	4770      	bx	lr
 8045582:	bf00      	nop
 8045584:	08049974 	.word	0x08049974
 8045588:	0804997c 	.word	0x0804997c

0804558c <__NVIC_SetPriority>:
{
 804558c:	b480      	push	{r7}
 804558e:	b083      	sub	sp, #12
 8045590:	af00      	add	r7, sp, #0
 8045592:	4603      	mov	r3, r0
 8045594:	6039      	str	r1, [r7, #0]
 8045596:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8045598:	f997 3007 	ldrsb.w	r3, [r7, #7]
 804559c:	2b00      	cmp	r3, #0
 804559e:	db0a      	blt.n	80455b6 <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80455a0:	683b      	ldr	r3, [r7, #0]
 80455a2:	b2da      	uxtb	r2, r3
 80455a4:	490c      	ldr	r1, [pc, #48]	@ (80455d8 <__NVIC_SetPriority+0x4c>)
 80455a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80455aa:	0152      	lsls	r2, r2, #5
 80455ac:	b2d2      	uxtb	r2, r2
 80455ae:	440b      	add	r3, r1
 80455b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80455b4:	e00a      	b.n	80455cc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80455b6:	683b      	ldr	r3, [r7, #0]
 80455b8:	b2da      	uxtb	r2, r3
 80455ba:	4908      	ldr	r1, [pc, #32]	@ (80455dc <__NVIC_SetPriority+0x50>)
 80455bc:	79fb      	ldrb	r3, [r7, #7]
 80455be:	f003 030f 	and.w	r3, r3, #15
 80455c2:	3b04      	subs	r3, #4
 80455c4:	0152      	lsls	r2, r2, #5
 80455c6:	b2d2      	uxtb	r2, r2
 80455c8:	440b      	add	r3, r1
 80455ca:	761a      	strb	r2, [r3, #24]
}
 80455cc:	bf00      	nop
 80455ce:	370c      	adds	r7, #12
 80455d0:	46bd      	mov	sp, r7
 80455d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80455d6:	4770      	bx	lr
 80455d8:	e000e100 	.word	0xe000e100
 80455dc:	e000ed00 	.word	0xe000ed00

080455e0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80455e0:	b580      	push	{r7, lr}
 80455e2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80455e4:	4b05      	ldr	r3, [pc, #20]	@ (80455fc <SysTick_Handler+0x1c>)
 80455e6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80455e8:	f002 f986 	bl	80478f8 <xTaskGetSchedulerState>
 80455ec:	4603      	mov	r3, r0
 80455ee:	2b01      	cmp	r3, #1
 80455f0:	d001      	beq.n	80455f6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80455f2:	f000 fc49 	bl	8045e88 <xPortSysTickHandler>
  }
}
 80455f6:	bf00      	nop
 80455f8:	bd80      	pop	{r7, pc}
 80455fa:	bf00      	nop
 80455fc:	e000e010 	.word	0xe000e010

08045600 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8045600:	b580      	push	{r7, lr}
 8045602:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8045604:	2100      	movs	r1, #0
 8045606:	f06f 0004 	mvn.w	r0, #4
 804560a:	f7ff ffbf 	bl	804558c <__NVIC_SetPriority>
#endif
}
 804560e:	bf00      	nop
 8045610:	bd80      	pop	{r7, pc}
	...

08045614 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8045614:	b480      	push	{r7}
 8045616:	b083      	sub	sp, #12
 8045618:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 804561a:	f3ef 8305 	mrs	r3, IPSR
 804561e:	603b      	str	r3, [r7, #0]
  return(result);
 8045620:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8045622:	2b00      	cmp	r3, #0
 8045624:	d003      	beq.n	804562e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8045626:	f06f 0305 	mvn.w	r3, #5
 804562a:	607b      	str	r3, [r7, #4]
 804562c:	e00c      	b.n	8045648 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 804562e:	4b0a      	ldr	r3, [pc, #40]	@ (8045658 <osKernelInitialize+0x44>)
 8045630:	681b      	ldr	r3, [r3, #0]
 8045632:	2b00      	cmp	r3, #0
 8045634:	d105      	bne.n	8045642 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8045636:	4b08      	ldr	r3, [pc, #32]	@ (8045658 <osKernelInitialize+0x44>)
 8045638:	2201      	movs	r2, #1
 804563a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 804563c:	2300      	movs	r3, #0
 804563e:	607b      	str	r3, [r7, #4]
 8045640:	e002      	b.n	8045648 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8045642:	f04f 33ff 	mov.w	r3, #4294967295
 8045646:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8045648:	687b      	ldr	r3, [r7, #4]
}
 804564a:	4618      	mov	r0, r3
 804564c:	370c      	adds	r7, #12
 804564e:	46bd      	mov	sp, r7
 8045650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045654:	4770      	bx	lr
 8045656:	bf00      	nop
 8045658:	200181f8 	.word	0x200181f8

0804565c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 804565c:	b580      	push	{r7, lr}
 804565e:	b082      	sub	sp, #8
 8045660:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8045662:	f3ef 8305 	mrs	r3, IPSR
 8045666:	603b      	str	r3, [r7, #0]
  return(result);
 8045668:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 804566a:	2b00      	cmp	r3, #0
 804566c:	d003      	beq.n	8045676 <osKernelStart+0x1a>
    stat = osErrorISR;
 804566e:	f06f 0305 	mvn.w	r3, #5
 8045672:	607b      	str	r3, [r7, #4]
 8045674:	e010      	b.n	8045698 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8045676:	4b0b      	ldr	r3, [pc, #44]	@ (80456a4 <osKernelStart+0x48>)
 8045678:	681b      	ldr	r3, [r3, #0]
 804567a:	2b01      	cmp	r3, #1
 804567c:	d109      	bne.n	8045692 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 804567e:	f7ff ffbf 	bl	8045600 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8045682:	4b08      	ldr	r3, [pc, #32]	@ (80456a4 <osKernelStart+0x48>)
 8045684:	2202      	movs	r2, #2
 8045686:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8045688:	f001 fd10 	bl	80470ac <vTaskStartScheduler>
      stat = osOK;
 804568c:	2300      	movs	r3, #0
 804568e:	607b      	str	r3, [r7, #4]
 8045690:	e002      	b.n	8045698 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8045692:	f04f 33ff 	mov.w	r3, #4294967295
 8045696:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8045698:	687b      	ldr	r3, [r7, #4]
}
 804569a:	4618      	mov	r0, r3
 804569c:	3708      	adds	r7, #8
 804569e:	46bd      	mov	sp, r7
 80456a0:	bd80      	pop	{r7, pc}
 80456a2:	bf00      	nop
 80456a4:	200181f8 	.word	0x200181f8

080456a8 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 80456a8:	b580      	push	{r7, lr}
 80456aa:	b082      	sub	sp, #8
 80456ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80456ae:	f3ef 8305 	mrs	r3, IPSR
 80456b2:	603b      	str	r3, [r7, #0]
  return(result);
 80456b4:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 80456b6:	2b00      	cmp	r3, #0
 80456b8:	d003      	beq.n	80456c2 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 80456ba:	f001 fdfb 	bl	80472b4 <xTaskGetTickCountFromISR>
 80456be:	6078      	str	r0, [r7, #4]
 80456c0:	e002      	b.n	80456c8 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 80456c2:	f001 fde7 	bl	8047294 <xTaskGetTickCount>
 80456c6:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 80456c8:	687b      	ldr	r3, [r7, #4]
}
 80456ca:	4618      	mov	r0, r3
 80456cc:	3708      	adds	r7, #8
 80456ce:	46bd      	mov	sp, r7
 80456d0:	bd80      	pop	{r7, pc}

080456d2 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80456d2:	b580      	push	{r7, lr}
 80456d4:	b08e      	sub	sp, #56	@ 0x38
 80456d6:	af04      	add	r7, sp, #16
 80456d8:	60f8      	str	r0, [r7, #12]
 80456da:	60b9      	str	r1, [r7, #8]
 80456dc:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80456de:	2300      	movs	r3, #0
 80456e0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80456e2:	f3ef 8305 	mrs	r3, IPSR
 80456e6:	617b      	str	r3, [r7, #20]
  return(result);
 80456e8:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80456ea:	2b00      	cmp	r3, #0
 80456ec:	d17f      	bne.n	80457ee <osThreadNew+0x11c>
 80456ee:	68fb      	ldr	r3, [r7, #12]
 80456f0:	2b00      	cmp	r3, #0
 80456f2:	d07c      	beq.n	80457ee <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 80456f4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80456f8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80456fa:	2318      	movs	r3, #24
 80456fc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80456fe:	2300      	movs	r3, #0
 8045700:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8045702:	f04f 33ff 	mov.w	r3, #4294967295
 8045706:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8045708:	687b      	ldr	r3, [r7, #4]
 804570a:	2b00      	cmp	r3, #0
 804570c:	d045      	beq.n	804579a <osThreadNew+0xc8>
      if (attr->name != NULL) {
 804570e:	687b      	ldr	r3, [r7, #4]
 8045710:	681b      	ldr	r3, [r3, #0]
 8045712:	2b00      	cmp	r3, #0
 8045714:	d002      	beq.n	804571c <osThreadNew+0x4a>
        name = attr->name;
 8045716:	687b      	ldr	r3, [r7, #4]
 8045718:	681b      	ldr	r3, [r3, #0]
 804571a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 804571c:	687b      	ldr	r3, [r7, #4]
 804571e:	699b      	ldr	r3, [r3, #24]
 8045720:	2b00      	cmp	r3, #0
 8045722:	d002      	beq.n	804572a <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 8045724:	687b      	ldr	r3, [r7, #4]
 8045726:	699b      	ldr	r3, [r3, #24]
 8045728:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 804572a:	69fb      	ldr	r3, [r7, #28]
 804572c:	2b00      	cmp	r3, #0
 804572e:	d008      	beq.n	8045742 <osThreadNew+0x70>
 8045730:	69fb      	ldr	r3, [r7, #28]
 8045732:	2b38      	cmp	r3, #56	@ 0x38
 8045734:	d805      	bhi.n	8045742 <osThreadNew+0x70>
 8045736:	687b      	ldr	r3, [r7, #4]
 8045738:	685b      	ldr	r3, [r3, #4]
 804573a:	f003 0301 	and.w	r3, r3, #1
 804573e:	2b00      	cmp	r3, #0
 8045740:	d001      	beq.n	8045746 <osThreadNew+0x74>
        return (NULL);
 8045742:	2300      	movs	r3, #0
 8045744:	e054      	b.n	80457f0 <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 8045746:	687b      	ldr	r3, [r7, #4]
 8045748:	695b      	ldr	r3, [r3, #20]
 804574a:	2b00      	cmp	r3, #0
 804574c:	d003      	beq.n	8045756 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 804574e:	687b      	ldr	r3, [r7, #4]
 8045750:	695b      	ldr	r3, [r3, #20]
 8045752:	089b      	lsrs	r3, r3, #2
 8045754:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8045756:	687b      	ldr	r3, [r7, #4]
 8045758:	689b      	ldr	r3, [r3, #8]
 804575a:	2b00      	cmp	r3, #0
 804575c:	d00e      	beq.n	804577c <osThreadNew+0xaa>
 804575e:	687b      	ldr	r3, [r7, #4]
 8045760:	68db      	ldr	r3, [r3, #12]
 8045762:	2b5b      	cmp	r3, #91	@ 0x5b
 8045764:	d90a      	bls.n	804577c <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8045766:	687b      	ldr	r3, [r7, #4]
 8045768:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 804576a:	2b00      	cmp	r3, #0
 804576c:	d006      	beq.n	804577c <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 804576e:	687b      	ldr	r3, [r7, #4]
 8045770:	695b      	ldr	r3, [r3, #20]
 8045772:	2b00      	cmp	r3, #0
 8045774:	d002      	beq.n	804577c <osThreadNew+0xaa>
        mem = 1;
 8045776:	2301      	movs	r3, #1
 8045778:	61bb      	str	r3, [r7, #24]
 804577a:	e010      	b.n	804579e <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 804577c:	687b      	ldr	r3, [r7, #4]
 804577e:	689b      	ldr	r3, [r3, #8]
 8045780:	2b00      	cmp	r3, #0
 8045782:	d10c      	bne.n	804579e <osThreadNew+0xcc>
 8045784:	687b      	ldr	r3, [r7, #4]
 8045786:	68db      	ldr	r3, [r3, #12]
 8045788:	2b00      	cmp	r3, #0
 804578a:	d108      	bne.n	804579e <osThreadNew+0xcc>
 804578c:	687b      	ldr	r3, [r7, #4]
 804578e:	691b      	ldr	r3, [r3, #16]
 8045790:	2b00      	cmp	r3, #0
 8045792:	d104      	bne.n	804579e <osThreadNew+0xcc>
          mem = 0;
 8045794:	2300      	movs	r3, #0
 8045796:	61bb      	str	r3, [r7, #24]
 8045798:	e001      	b.n	804579e <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 804579a:	2300      	movs	r3, #0
 804579c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 804579e:	69bb      	ldr	r3, [r7, #24]
 80457a0:	2b01      	cmp	r3, #1
 80457a2:	d110      	bne.n	80457c6 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80457a4:	687b      	ldr	r3, [r7, #4]
 80457a6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80457a8:	687a      	ldr	r2, [r7, #4]
 80457aa:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80457ac:	9202      	str	r2, [sp, #8]
 80457ae:	9301      	str	r3, [sp, #4]
 80457b0:	69fb      	ldr	r3, [r7, #28]
 80457b2:	9300      	str	r3, [sp, #0]
 80457b4:	68bb      	ldr	r3, [r7, #8]
 80457b6:	6a3a      	ldr	r2, [r7, #32]
 80457b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80457ba:	68f8      	ldr	r0, [r7, #12]
 80457bc:	f001 fad0 	bl	8046d60 <xTaskCreateStatic>
 80457c0:	4603      	mov	r3, r0
 80457c2:	613b      	str	r3, [r7, #16]
 80457c4:	e013      	b.n	80457ee <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 80457c6:	69bb      	ldr	r3, [r7, #24]
 80457c8:	2b00      	cmp	r3, #0
 80457ca:	d110      	bne.n	80457ee <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80457cc:	6a3b      	ldr	r3, [r7, #32]
 80457ce:	b29a      	uxth	r2, r3
 80457d0:	f107 0310 	add.w	r3, r7, #16
 80457d4:	9301      	str	r3, [sp, #4]
 80457d6:	69fb      	ldr	r3, [r7, #28]
 80457d8:	9300      	str	r3, [sp, #0]
 80457da:	68bb      	ldr	r3, [r7, #8]
 80457dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80457de:	68f8      	ldr	r0, [r7, #12]
 80457e0:	f001 fb06 	bl	8046df0 <xTaskCreate>
 80457e4:	4603      	mov	r3, r0
 80457e6:	2b01      	cmp	r3, #1
 80457e8:	d001      	beq.n	80457ee <osThreadNew+0x11c>
            hTask = NULL;
 80457ea:	2300      	movs	r3, #0
 80457ec:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80457ee:	693b      	ldr	r3, [r7, #16]
}
 80457f0:	4618      	mov	r0, r3
 80457f2:	3728      	adds	r7, #40	@ 0x28
 80457f4:	46bd      	mov	sp, r7
 80457f6:	bd80      	pop	{r7, pc}

080457f8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80457f8:	b580      	push	{r7, lr}
 80457fa:	b084      	sub	sp, #16
 80457fc:	af00      	add	r7, sp, #0
 80457fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8045800:	f3ef 8305 	mrs	r3, IPSR
 8045804:	60bb      	str	r3, [r7, #8]
  return(result);
 8045806:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8045808:	2b00      	cmp	r3, #0
 804580a:	d003      	beq.n	8045814 <osDelay+0x1c>
    stat = osErrorISR;
 804580c:	f06f 0305 	mvn.w	r3, #5
 8045810:	60fb      	str	r3, [r7, #12]
 8045812:	e007      	b.n	8045824 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8045814:	2300      	movs	r3, #0
 8045816:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8045818:	687b      	ldr	r3, [r7, #4]
 804581a:	2b00      	cmp	r3, #0
 804581c:	d002      	beq.n	8045824 <osDelay+0x2c>
      vTaskDelay(ticks);
 804581e:	6878      	ldr	r0, [r7, #4]
 8045820:	f001 fc1e 	bl	8047060 <vTaskDelay>
    }
  }

  return (stat);
 8045824:	68fb      	ldr	r3, [r7, #12]
}
 8045826:	4618      	mov	r0, r3
 8045828:	3710      	adds	r7, #16
 804582a:	46bd      	mov	sp, r7
 804582c:	bd80      	pop	{r7, pc}
	...

08045830 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8045830:	b480      	push	{r7}
 8045832:	b085      	sub	sp, #20
 8045834:	af00      	add	r7, sp, #0
 8045836:	60f8      	str	r0, [r7, #12]
 8045838:	60b9      	str	r1, [r7, #8]
 804583a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 804583c:	68fb      	ldr	r3, [r7, #12]
 804583e:	4a07      	ldr	r2, [pc, #28]	@ (804585c <vApplicationGetIdleTaskMemory+0x2c>)
 8045840:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8045842:	68bb      	ldr	r3, [r7, #8]
 8045844:	4a06      	ldr	r2, [pc, #24]	@ (8045860 <vApplicationGetIdleTaskMemory+0x30>)
 8045846:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8045848:	687b      	ldr	r3, [r7, #4]
 804584a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 804584e:	601a      	str	r2, [r3, #0]
}
 8045850:	bf00      	nop
 8045852:	3714      	adds	r7, #20
 8045854:	46bd      	mov	sp, r7
 8045856:	f85d 7b04 	ldr.w	r7, [sp], #4
 804585a:	4770      	bx	lr
 804585c:	200181fc 	.word	0x200181fc
 8045860:	20018258 	.word	0x20018258

08045864 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8045864:	b480      	push	{r7}
 8045866:	b085      	sub	sp, #20
 8045868:	af00      	add	r7, sp, #0
 804586a:	60f8      	str	r0, [r7, #12]
 804586c:	60b9      	str	r1, [r7, #8]
 804586e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8045870:	68fb      	ldr	r3, [r7, #12]
 8045872:	4a07      	ldr	r2, [pc, #28]	@ (8045890 <vApplicationGetTimerTaskMemory+0x2c>)
 8045874:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8045876:	68bb      	ldr	r3, [r7, #8]
 8045878:	4a06      	ldr	r2, [pc, #24]	@ (8045894 <vApplicationGetTimerTaskMemory+0x30>)
 804587a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 804587c:	687b      	ldr	r3, [r7, #4]
 804587e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8045882:	601a      	str	r2, [r3, #0]
}
 8045884:	bf00      	nop
 8045886:	3714      	adds	r7, #20
 8045888:	46bd      	mov	sp, r7
 804588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804588e:	4770      	bx	lr
 8045890:	20018a58 	.word	0x20018a58
 8045894:	20018ab4 	.word	0x20018ab4

08045898 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8045898:	b580      	push	{r7, lr}
 804589a:	b086      	sub	sp, #24
 804589c:	af00      	add	r7, sp, #0
 804589e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80458a0:	2300      	movs	r3, #0
 80458a2:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 80458a4:	f001 fc5a 	bl	804715c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80458a8:	4b50      	ldr	r3, [pc, #320]	@ (80459ec <pvPortMalloc+0x154>)
 80458aa:	681b      	ldr	r3, [r3, #0]
 80458ac:	2b00      	cmp	r3, #0
 80458ae:	d101      	bne.n	80458b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80458b0:	f000 f8fc 	bl	8045aac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80458b4:	4b4e      	ldr	r3, [pc, #312]	@ (80459f0 <pvPortMalloc+0x158>)
 80458b6:	681a      	ldr	r2, [r3, #0]
 80458b8:	687b      	ldr	r3, [r7, #4]
 80458ba:	4013      	ands	r3, r2
 80458bc:	2b00      	cmp	r3, #0
 80458be:	f040 8085 	bne.w	80459cc <pvPortMalloc+0x134>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80458c2:	687b      	ldr	r3, [r7, #4]
 80458c4:	2b00      	cmp	r3, #0
 80458c6:	d016      	beq.n	80458f6 <pvPortMalloc+0x5e>
			{
				xWantedSize += xHeapStructSize;
 80458c8:	2208      	movs	r2, #8
 80458ca:	687b      	ldr	r3, [r7, #4]
 80458cc:	4413      	add	r3, r2
 80458ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80458d0:	687b      	ldr	r3, [r7, #4]
 80458d2:	f003 0307 	and.w	r3, r3, #7
 80458d6:	2b00      	cmp	r3, #0
 80458d8:	d00d      	beq.n	80458f6 <pvPortMalloc+0x5e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80458da:	687b      	ldr	r3, [r7, #4]
 80458dc:	f023 0307 	bic.w	r3, r3, #7
 80458e0:	3308      	adds	r3, #8
 80458e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80458e4:	687b      	ldr	r3, [r7, #4]
 80458e6:	f003 0307 	and.w	r3, r3, #7
 80458ea:	2b00      	cmp	r3, #0
 80458ec:	d003      	beq.n	80458f6 <pvPortMalloc+0x5e>
 80458ee:	f000 fc13 	bl	8046118 <ulSetInterruptMask>
 80458f2:	bf00      	nop
 80458f4:	e7fd      	b.n	80458f2 <pvPortMalloc+0x5a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80458f6:	687b      	ldr	r3, [r7, #4]
 80458f8:	2b00      	cmp	r3, #0
 80458fa:	d067      	beq.n	80459cc <pvPortMalloc+0x134>
 80458fc:	4b3d      	ldr	r3, [pc, #244]	@ (80459f4 <pvPortMalloc+0x15c>)
 80458fe:	681b      	ldr	r3, [r3, #0]
 8045900:	687a      	ldr	r2, [r7, #4]
 8045902:	429a      	cmp	r2, r3
 8045904:	d862      	bhi.n	80459cc <pvPortMalloc+0x134>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8045906:	4b3c      	ldr	r3, [pc, #240]	@ (80459f8 <pvPortMalloc+0x160>)
 8045908:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 804590a:	4b3b      	ldr	r3, [pc, #236]	@ (80459f8 <pvPortMalloc+0x160>)
 804590c:	681b      	ldr	r3, [r3, #0]
 804590e:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8045910:	e004      	b.n	804591c <pvPortMalloc+0x84>
				{
					pxPreviousBlock = pxBlock;
 8045912:	697b      	ldr	r3, [r7, #20]
 8045914:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8045916:	697b      	ldr	r3, [r7, #20]
 8045918:	681b      	ldr	r3, [r3, #0]
 804591a:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 804591c:	697b      	ldr	r3, [r7, #20]
 804591e:	685b      	ldr	r3, [r3, #4]
 8045920:	687a      	ldr	r2, [r7, #4]
 8045922:	429a      	cmp	r2, r3
 8045924:	d903      	bls.n	804592e <pvPortMalloc+0x96>
 8045926:	697b      	ldr	r3, [r7, #20]
 8045928:	681b      	ldr	r3, [r3, #0]
 804592a:	2b00      	cmp	r3, #0
 804592c:	d1f1      	bne.n	8045912 <pvPortMalloc+0x7a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 804592e:	4b2f      	ldr	r3, [pc, #188]	@ (80459ec <pvPortMalloc+0x154>)
 8045930:	681b      	ldr	r3, [r3, #0]
 8045932:	697a      	ldr	r2, [r7, #20]
 8045934:	429a      	cmp	r2, r3
 8045936:	d049      	beq.n	80459cc <pvPortMalloc+0x134>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8045938:	693b      	ldr	r3, [r7, #16]
 804593a:	681b      	ldr	r3, [r3, #0]
 804593c:	2208      	movs	r2, #8
 804593e:	4413      	add	r3, r2
 8045940:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8045942:	697b      	ldr	r3, [r7, #20]
 8045944:	681a      	ldr	r2, [r3, #0]
 8045946:	693b      	ldr	r3, [r7, #16]
 8045948:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 804594a:	697b      	ldr	r3, [r7, #20]
 804594c:	685a      	ldr	r2, [r3, #4]
 804594e:	687b      	ldr	r3, [r7, #4]
 8045950:	1ad2      	subs	r2, r2, r3
 8045952:	2308      	movs	r3, #8
 8045954:	005b      	lsls	r3, r3, #1
 8045956:	429a      	cmp	r2, r3
 8045958:	d918      	bls.n	804598c <pvPortMalloc+0xf4>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 804595a:	697a      	ldr	r2, [r7, #20]
 804595c:	687b      	ldr	r3, [r7, #4]
 804595e:	4413      	add	r3, r2
 8045960:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8045962:	68bb      	ldr	r3, [r7, #8]
 8045964:	f003 0307 	and.w	r3, r3, #7
 8045968:	2b00      	cmp	r3, #0
 804596a:	d003      	beq.n	8045974 <pvPortMalloc+0xdc>
 804596c:	f000 fbd4 	bl	8046118 <ulSetInterruptMask>
 8045970:	bf00      	nop
 8045972:	e7fd      	b.n	8045970 <pvPortMalloc+0xd8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8045974:	697b      	ldr	r3, [r7, #20]
 8045976:	685a      	ldr	r2, [r3, #4]
 8045978:	687b      	ldr	r3, [r7, #4]
 804597a:	1ad2      	subs	r2, r2, r3
 804597c:	68bb      	ldr	r3, [r7, #8]
 804597e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8045980:	697b      	ldr	r3, [r7, #20]
 8045982:	687a      	ldr	r2, [r7, #4]
 8045984:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8045986:	68b8      	ldr	r0, [r7, #8]
 8045988:	f000 f8f2 	bl	8045b70 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 804598c:	4b19      	ldr	r3, [pc, #100]	@ (80459f4 <pvPortMalloc+0x15c>)
 804598e:	681a      	ldr	r2, [r3, #0]
 8045990:	697b      	ldr	r3, [r7, #20]
 8045992:	685b      	ldr	r3, [r3, #4]
 8045994:	1ad3      	subs	r3, r2, r3
 8045996:	4a17      	ldr	r2, [pc, #92]	@ (80459f4 <pvPortMalloc+0x15c>)
 8045998:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 804599a:	4b16      	ldr	r3, [pc, #88]	@ (80459f4 <pvPortMalloc+0x15c>)
 804599c:	681a      	ldr	r2, [r3, #0]
 804599e:	4b17      	ldr	r3, [pc, #92]	@ (80459fc <pvPortMalloc+0x164>)
 80459a0:	681b      	ldr	r3, [r3, #0]
 80459a2:	429a      	cmp	r2, r3
 80459a4:	d203      	bcs.n	80459ae <pvPortMalloc+0x116>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80459a6:	4b13      	ldr	r3, [pc, #76]	@ (80459f4 <pvPortMalloc+0x15c>)
 80459a8:	681b      	ldr	r3, [r3, #0]
 80459aa:	4a14      	ldr	r2, [pc, #80]	@ (80459fc <pvPortMalloc+0x164>)
 80459ac:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80459ae:	697b      	ldr	r3, [r7, #20]
 80459b0:	685a      	ldr	r2, [r3, #4]
 80459b2:	4b0f      	ldr	r3, [pc, #60]	@ (80459f0 <pvPortMalloc+0x158>)
 80459b4:	681b      	ldr	r3, [r3, #0]
 80459b6:	431a      	orrs	r2, r3
 80459b8:	697b      	ldr	r3, [r7, #20]
 80459ba:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80459bc:	697b      	ldr	r3, [r7, #20]
 80459be:	2200      	movs	r2, #0
 80459c0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80459c2:	4b0f      	ldr	r3, [pc, #60]	@ (8045a00 <pvPortMalloc+0x168>)
 80459c4:	681b      	ldr	r3, [r3, #0]
 80459c6:	3301      	adds	r3, #1
 80459c8:	4a0d      	ldr	r2, [pc, #52]	@ (8045a00 <pvPortMalloc+0x168>)
 80459ca:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80459cc:	f001 fbd4 	bl	8047178 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80459d0:	68fb      	ldr	r3, [r7, #12]
 80459d2:	f003 0307 	and.w	r3, r3, #7
 80459d6:	2b00      	cmp	r3, #0
 80459d8:	d003      	beq.n	80459e2 <pvPortMalloc+0x14a>
 80459da:	f000 fb9d 	bl	8046118 <ulSetInterruptMask>
 80459de:	bf00      	nop
 80459e0:	e7fd      	b.n	80459de <pvPortMalloc+0x146>
	return pvReturn;
 80459e2:	68fb      	ldr	r3, [r7, #12]
}
 80459e4:	4618      	mov	r0, r3
 80459e6:	3718      	adds	r7, #24
 80459e8:	46bd      	mov	sp, r7
 80459ea:	bd80      	pop	{r7, pc}
 80459ec:	2001b2bc 	.word	0x2001b2bc
 80459f0:	2001b2d0 	.word	0x2001b2d0
 80459f4:	2001b2c0 	.word	0x2001b2c0
 80459f8:	2001b2b4 	.word	0x2001b2b4
 80459fc:	2001b2c4 	.word	0x2001b2c4
 8045a00:	2001b2c8 	.word	0x2001b2c8

08045a04 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8045a04:	b580      	push	{r7, lr}
 8045a06:	b084      	sub	sp, #16
 8045a08:	af00      	add	r7, sp, #0
 8045a0a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8045a0c:	687b      	ldr	r3, [r7, #4]
 8045a0e:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8045a10:	687b      	ldr	r3, [r7, #4]
 8045a12:	2b00      	cmp	r3, #0
 8045a14:	d03f      	beq.n	8045a96 <vPortFree+0x92>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8045a16:	2308      	movs	r3, #8
 8045a18:	425b      	negs	r3, r3
 8045a1a:	68fa      	ldr	r2, [r7, #12]
 8045a1c:	4413      	add	r3, r2
 8045a1e:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8045a20:	68fb      	ldr	r3, [r7, #12]
 8045a22:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8045a24:	68bb      	ldr	r3, [r7, #8]
 8045a26:	685a      	ldr	r2, [r3, #4]
 8045a28:	4b1d      	ldr	r3, [pc, #116]	@ (8045aa0 <vPortFree+0x9c>)
 8045a2a:	681b      	ldr	r3, [r3, #0]
 8045a2c:	4013      	ands	r3, r2
 8045a2e:	2b00      	cmp	r3, #0
 8045a30:	d103      	bne.n	8045a3a <vPortFree+0x36>
 8045a32:	f000 fb71 	bl	8046118 <ulSetInterruptMask>
 8045a36:	bf00      	nop
 8045a38:	e7fd      	b.n	8045a36 <vPortFree+0x32>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8045a3a:	68bb      	ldr	r3, [r7, #8]
 8045a3c:	681b      	ldr	r3, [r3, #0]
 8045a3e:	2b00      	cmp	r3, #0
 8045a40:	d003      	beq.n	8045a4a <vPortFree+0x46>
 8045a42:	f000 fb69 	bl	8046118 <ulSetInterruptMask>
 8045a46:	bf00      	nop
 8045a48:	e7fd      	b.n	8045a46 <vPortFree+0x42>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8045a4a:	68bb      	ldr	r3, [r7, #8]
 8045a4c:	685a      	ldr	r2, [r3, #4]
 8045a4e:	4b14      	ldr	r3, [pc, #80]	@ (8045aa0 <vPortFree+0x9c>)
 8045a50:	681b      	ldr	r3, [r3, #0]
 8045a52:	4013      	ands	r3, r2
 8045a54:	2b00      	cmp	r3, #0
 8045a56:	d01e      	beq.n	8045a96 <vPortFree+0x92>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8045a58:	68bb      	ldr	r3, [r7, #8]
 8045a5a:	681b      	ldr	r3, [r3, #0]
 8045a5c:	2b00      	cmp	r3, #0
 8045a5e:	d11a      	bne.n	8045a96 <vPortFree+0x92>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8045a60:	68bb      	ldr	r3, [r7, #8]
 8045a62:	685a      	ldr	r2, [r3, #4]
 8045a64:	4b0e      	ldr	r3, [pc, #56]	@ (8045aa0 <vPortFree+0x9c>)
 8045a66:	681b      	ldr	r3, [r3, #0]
 8045a68:	43db      	mvns	r3, r3
 8045a6a:	401a      	ands	r2, r3
 8045a6c:	68bb      	ldr	r3, [r7, #8]
 8045a6e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8045a70:	f001 fb74 	bl	804715c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8045a74:	68bb      	ldr	r3, [r7, #8]
 8045a76:	685a      	ldr	r2, [r3, #4]
 8045a78:	4b0a      	ldr	r3, [pc, #40]	@ (8045aa4 <vPortFree+0xa0>)
 8045a7a:	681b      	ldr	r3, [r3, #0]
 8045a7c:	4413      	add	r3, r2
 8045a7e:	4a09      	ldr	r2, [pc, #36]	@ (8045aa4 <vPortFree+0xa0>)
 8045a80:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8045a82:	68b8      	ldr	r0, [r7, #8]
 8045a84:	f000 f874 	bl	8045b70 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8045a88:	4b07      	ldr	r3, [pc, #28]	@ (8045aa8 <vPortFree+0xa4>)
 8045a8a:	681b      	ldr	r3, [r3, #0]
 8045a8c:	3301      	adds	r3, #1
 8045a8e:	4a06      	ldr	r2, [pc, #24]	@ (8045aa8 <vPortFree+0xa4>)
 8045a90:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8045a92:	f001 fb71 	bl	8047178 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8045a96:	bf00      	nop
 8045a98:	3710      	adds	r7, #16
 8045a9a:	46bd      	mov	sp, r7
 8045a9c:	bd80      	pop	{r7, pc}
 8045a9e:	bf00      	nop
 8045aa0:	2001b2d0 	.word	0x2001b2d0
 8045aa4:	2001b2c0 	.word	0x2001b2c0
 8045aa8:	2001b2cc 	.word	0x2001b2cc

08045aac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8045aac:	b480      	push	{r7}
 8045aae:	b085      	sub	sp, #20
 8045ab0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8045ab2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8045ab6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8045ab8:	4b27      	ldr	r3, [pc, #156]	@ (8045b58 <prvHeapInit+0xac>)
 8045aba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8045abc:	68fb      	ldr	r3, [r7, #12]
 8045abe:	f003 0307 	and.w	r3, r3, #7
 8045ac2:	2b00      	cmp	r3, #0
 8045ac4:	d00c      	beq.n	8045ae0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8045ac6:	68fb      	ldr	r3, [r7, #12]
 8045ac8:	3307      	adds	r3, #7
 8045aca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8045acc:	68fb      	ldr	r3, [r7, #12]
 8045ace:	f023 0307 	bic.w	r3, r3, #7
 8045ad2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8045ad4:	68ba      	ldr	r2, [r7, #8]
 8045ad6:	68fb      	ldr	r3, [r7, #12]
 8045ad8:	1ad3      	subs	r3, r2, r3
 8045ada:	4a1f      	ldr	r2, [pc, #124]	@ (8045b58 <prvHeapInit+0xac>)
 8045adc:	4413      	add	r3, r2
 8045ade:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8045ae0:	68fb      	ldr	r3, [r7, #12]
 8045ae2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8045ae4:	4a1d      	ldr	r2, [pc, #116]	@ (8045b5c <prvHeapInit+0xb0>)
 8045ae6:	687b      	ldr	r3, [r7, #4]
 8045ae8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8045aea:	4b1c      	ldr	r3, [pc, #112]	@ (8045b5c <prvHeapInit+0xb0>)
 8045aec:	2200      	movs	r2, #0
 8045aee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8045af0:	687b      	ldr	r3, [r7, #4]
 8045af2:	68ba      	ldr	r2, [r7, #8]
 8045af4:	4413      	add	r3, r2
 8045af6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8045af8:	2208      	movs	r2, #8
 8045afa:	68fb      	ldr	r3, [r7, #12]
 8045afc:	1a9b      	subs	r3, r3, r2
 8045afe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8045b00:	68fb      	ldr	r3, [r7, #12]
 8045b02:	f023 0307 	bic.w	r3, r3, #7
 8045b06:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8045b08:	68fb      	ldr	r3, [r7, #12]
 8045b0a:	4a15      	ldr	r2, [pc, #84]	@ (8045b60 <prvHeapInit+0xb4>)
 8045b0c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8045b0e:	4b14      	ldr	r3, [pc, #80]	@ (8045b60 <prvHeapInit+0xb4>)
 8045b10:	681b      	ldr	r3, [r3, #0]
 8045b12:	2200      	movs	r2, #0
 8045b14:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8045b16:	4b12      	ldr	r3, [pc, #72]	@ (8045b60 <prvHeapInit+0xb4>)
 8045b18:	681b      	ldr	r3, [r3, #0]
 8045b1a:	2200      	movs	r2, #0
 8045b1c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8045b1e:	687b      	ldr	r3, [r7, #4]
 8045b20:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8045b22:	683b      	ldr	r3, [r7, #0]
 8045b24:	68fa      	ldr	r2, [r7, #12]
 8045b26:	1ad2      	subs	r2, r2, r3
 8045b28:	683b      	ldr	r3, [r7, #0]
 8045b2a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8045b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8045b60 <prvHeapInit+0xb4>)
 8045b2e:	681a      	ldr	r2, [r3, #0]
 8045b30:	683b      	ldr	r3, [r7, #0]
 8045b32:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8045b34:	683b      	ldr	r3, [r7, #0]
 8045b36:	685b      	ldr	r3, [r3, #4]
 8045b38:	4a0a      	ldr	r2, [pc, #40]	@ (8045b64 <prvHeapInit+0xb8>)
 8045b3a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8045b3c:	683b      	ldr	r3, [r7, #0]
 8045b3e:	685b      	ldr	r3, [r3, #4]
 8045b40:	4a09      	ldr	r2, [pc, #36]	@ (8045b68 <prvHeapInit+0xbc>)
 8045b42:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8045b44:	4b09      	ldr	r3, [pc, #36]	@ (8045b6c <prvHeapInit+0xc0>)
 8045b46:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8045b4a:	601a      	str	r2, [r3, #0]
}
 8045b4c:	bf00      	nop
 8045b4e:	3714      	adds	r7, #20
 8045b50:	46bd      	mov	sp, r7
 8045b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045b56:	4770      	bx	lr
 8045b58:	200192b4 	.word	0x200192b4
 8045b5c:	2001b2b4 	.word	0x2001b2b4
 8045b60:	2001b2bc 	.word	0x2001b2bc
 8045b64:	2001b2c4 	.word	0x2001b2c4
 8045b68:	2001b2c0 	.word	0x2001b2c0
 8045b6c:	2001b2d0 	.word	0x2001b2d0

08045b70 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8045b70:	b480      	push	{r7}
 8045b72:	b085      	sub	sp, #20
 8045b74:	af00      	add	r7, sp, #0
 8045b76:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8045b78:	4b28      	ldr	r3, [pc, #160]	@ (8045c1c <prvInsertBlockIntoFreeList+0xac>)
 8045b7a:	60fb      	str	r3, [r7, #12]
 8045b7c:	e002      	b.n	8045b84 <prvInsertBlockIntoFreeList+0x14>
 8045b7e:	68fb      	ldr	r3, [r7, #12]
 8045b80:	681b      	ldr	r3, [r3, #0]
 8045b82:	60fb      	str	r3, [r7, #12]
 8045b84:	68fb      	ldr	r3, [r7, #12]
 8045b86:	681b      	ldr	r3, [r3, #0]
 8045b88:	687a      	ldr	r2, [r7, #4]
 8045b8a:	429a      	cmp	r2, r3
 8045b8c:	d8f7      	bhi.n	8045b7e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8045b8e:	68fb      	ldr	r3, [r7, #12]
 8045b90:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8045b92:	68fb      	ldr	r3, [r7, #12]
 8045b94:	685b      	ldr	r3, [r3, #4]
 8045b96:	68ba      	ldr	r2, [r7, #8]
 8045b98:	4413      	add	r3, r2
 8045b9a:	687a      	ldr	r2, [r7, #4]
 8045b9c:	429a      	cmp	r2, r3
 8045b9e:	d108      	bne.n	8045bb2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8045ba0:	68fb      	ldr	r3, [r7, #12]
 8045ba2:	685a      	ldr	r2, [r3, #4]
 8045ba4:	687b      	ldr	r3, [r7, #4]
 8045ba6:	685b      	ldr	r3, [r3, #4]
 8045ba8:	441a      	add	r2, r3
 8045baa:	68fb      	ldr	r3, [r7, #12]
 8045bac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8045bae:	68fb      	ldr	r3, [r7, #12]
 8045bb0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8045bb2:	687b      	ldr	r3, [r7, #4]
 8045bb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8045bb6:	687b      	ldr	r3, [r7, #4]
 8045bb8:	685b      	ldr	r3, [r3, #4]
 8045bba:	68ba      	ldr	r2, [r7, #8]
 8045bbc:	441a      	add	r2, r3
 8045bbe:	68fb      	ldr	r3, [r7, #12]
 8045bc0:	681b      	ldr	r3, [r3, #0]
 8045bc2:	429a      	cmp	r2, r3
 8045bc4:	d118      	bne.n	8045bf8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8045bc6:	68fb      	ldr	r3, [r7, #12]
 8045bc8:	681a      	ldr	r2, [r3, #0]
 8045bca:	4b15      	ldr	r3, [pc, #84]	@ (8045c20 <prvInsertBlockIntoFreeList+0xb0>)
 8045bcc:	681b      	ldr	r3, [r3, #0]
 8045bce:	429a      	cmp	r2, r3
 8045bd0:	d00d      	beq.n	8045bee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8045bd2:	687b      	ldr	r3, [r7, #4]
 8045bd4:	685a      	ldr	r2, [r3, #4]
 8045bd6:	68fb      	ldr	r3, [r7, #12]
 8045bd8:	681b      	ldr	r3, [r3, #0]
 8045bda:	685b      	ldr	r3, [r3, #4]
 8045bdc:	441a      	add	r2, r3
 8045bde:	687b      	ldr	r3, [r7, #4]
 8045be0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8045be2:	68fb      	ldr	r3, [r7, #12]
 8045be4:	681b      	ldr	r3, [r3, #0]
 8045be6:	681a      	ldr	r2, [r3, #0]
 8045be8:	687b      	ldr	r3, [r7, #4]
 8045bea:	601a      	str	r2, [r3, #0]
 8045bec:	e008      	b.n	8045c00 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8045bee:	4b0c      	ldr	r3, [pc, #48]	@ (8045c20 <prvInsertBlockIntoFreeList+0xb0>)
 8045bf0:	681a      	ldr	r2, [r3, #0]
 8045bf2:	687b      	ldr	r3, [r7, #4]
 8045bf4:	601a      	str	r2, [r3, #0]
 8045bf6:	e003      	b.n	8045c00 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8045bf8:	68fb      	ldr	r3, [r7, #12]
 8045bfa:	681a      	ldr	r2, [r3, #0]
 8045bfc:	687b      	ldr	r3, [r7, #4]
 8045bfe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8045c00:	68fa      	ldr	r2, [r7, #12]
 8045c02:	687b      	ldr	r3, [r7, #4]
 8045c04:	429a      	cmp	r2, r3
 8045c06:	d002      	beq.n	8045c0e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8045c08:	68fb      	ldr	r3, [r7, #12]
 8045c0a:	687a      	ldr	r2, [r7, #4]
 8045c0c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8045c0e:	bf00      	nop
 8045c10:	3714      	adds	r7, #20
 8045c12:	46bd      	mov	sp, r7
 8045c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045c18:	4770      	bx	lr
 8045c1a:	bf00      	nop
 8045c1c:	2001b2b4 	.word	0x2001b2b4
 8045c20:	2001b2bc 	.word	0x2001b2bc

08045c24 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8045c24:	b480      	push	{r7}
 8045c26:	b083      	sub	sp, #12
 8045c28:	af00      	add	r7, sp, #0
 8045c2a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8045c2c:	687b      	ldr	r3, [r7, #4]
 8045c2e:	f103 0208 	add.w	r2, r3, #8
 8045c32:	687b      	ldr	r3, [r7, #4]
 8045c34:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8045c36:	687b      	ldr	r3, [r7, #4]
 8045c38:	f04f 32ff 	mov.w	r2, #4294967295
 8045c3c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8045c3e:	687b      	ldr	r3, [r7, #4]
 8045c40:	f103 0208 	add.w	r2, r3, #8
 8045c44:	687b      	ldr	r3, [r7, #4]
 8045c46:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8045c48:	687b      	ldr	r3, [r7, #4]
 8045c4a:	f103 0208 	add.w	r2, r3, #8
 8045c4e:	687b      	ldr	r3, [r7, #4]
 8045c50:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8045c52:	687b      	ldr	r3, [r7, #4]
 8045c54:	2200      	movs	r2, #0
 8045c56:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8045c58:	bf00      	nop
 8045c5a:	370c      	adds	r7, #12
 8045c5c:	46bd      	mov	sp, r7
 8045c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045c62:	4770      	bx	lr

08045c64 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8045c64:	b480      	push	{r7}
 8045c66:	b083      	sub	sp, #12
 8045c68:	af00      	add	r7, sp, #0
 8045c6a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8045c6c:	687b      	ldr	r3, [r7, #4]
 8045c6e:	2200      	movs	r2, #0
 8045c70:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8045c72:	bf00      	nop
 8045c74:	370c      	adds	r7, #12
 8045c76:	46bd      	mov	sp, r7
 8045c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045c7c:	4770      	bx	lr

08045c7e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8045c7e:	b480      	push	{r7}
 8045c80:	b085      	sub	sp, #20
 8045c82:	af00      	add	r7, sp, #0
 8045c84:	6078      	str	r0, [r7, #4]
 8045c86:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8045c88:	687b      	ldr	r3, [r7, #4]
 8045c8a:	685b      	ldr	r3, [r3, #4]
 8045c8c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8045c8e:	683b      	ldr	r3, [r7, #0]
 8045c90:	68fa      	ldr	r2, [r7, #12]
 8045c92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8045c94:	68fb      	ldr	r3, [r7, #12]
 8045c96:	689a      	ldr	r2, [r3, #8]
 8045c98:	683b      	ldr	r3, [r7, #0]
 8045c9a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8045c9c:	68fb      	ldr	r3, [r7, #12]
 8045c9e:	689b      	ldr	r3, [r3, #8]
 8045ca0:	683a      	ldr	r2, [r7, #0]
 8045ca2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8045ca4:	68fb      	ldr	r3, [r7, #12]
 8045ca6:	683a      	ldr	r2, [r7, #0]
 8045ca8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8045caa:	683b      	ldr	r3, [r7, #0]
 8045cac:	687a      	ldr	r2, [r7, #4]
 8045cae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8045cb0:	687b      	ldr	r3, [r7, #4]
 8045cb2:	681b      	ldr	r3, [r3, #0]
 8045cb4:	1c5a      	adds	r2, r3, #1
 8045cb6:	687b      	ldr	r3, [r7, #4]
 8045cb8:	601a      	str	r2, [r3, #0]
}
 8045cba:	bf00      	nop
 8045cbc:	3714      	adds	r7, #20
 8045cbe:	46bd      	mov	sp, r7
 8045cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045cc4:	4770      	bx	lr

08045cc6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8045cc6:	b480      	push	{r7}
 8045cc8:	b085      	sub	sp, #20
 8045cca:	af00      	add	r7, sp, #0
 8045ccc:	6078      	str	r0, [r7, #4]
 8045cce:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8045cd0:	683b      	ldr	r3, [r7, #0]
 8045cd2:	681b      	ldr	r3, [r3, #0]
 8045cd4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8045cd6:	68bb      	ldr	r3, [r7, #8]
 8045cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8045cdc:	d103      	bne.n	8045ce6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8045cde:	687b      	ldr	r3, [r7, #4]
 8045ce0:	691b      	ldr	r3, [r3, #16]
 8045ce2:	60fb      	str	r3, [r7, #12]
 8045ce4:	e00c      	b.n	8045d00 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8045ce6:	687b      	ldr	r3, [r7, #4]
 8045ce8:	3308      	adds	r3, #8
 8045cea:	60fb      	str	r3, [r7, #12]
 8045cec:	e002      	b.n	8045cf4 <vListInsert+0x2e>
 8045cee:	68fb      	ldr	r3, [r7, #12]
 8045cf0:	685b      	ldr	r3, [r3, #4]
 8045cf2:	60fb      	str	r3, [r7, #12]
 8045cf4:	68fb      	ldr	r3, [r7, #12]
 8045cf6:	685b      	ldr	r3, [r3, #4]
 8045cf8:	681b      	ldr	r3, [r3, #0]
 8045cfa:	68ba      	ldr	r2, [r7, #8]
 8045cfc:	429a      	cmp	r2, r3
 8045cfe:	d2f6      	bcs.n	8045cee <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8045d00:	68fb      	ldr	r3, [r7, #12]
 8045d02:	685a      	ldr	r2, [r3, #4]
 8045d04:	683b      	ldr	r3, [r7, #0]
 8045d06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8045d08:	683b      	ldr	r3, [r7, #0]
 8045d0a:	685b      	ldr	r3, [r3, #4]
 8045d0c:	683a      	ldr	r2, [r7, #0]
 8045d0e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8045d10:	683b      	ldr	r3, [r7, #0]
 8045d12:	68fa      	ldr	r2, [r7, #12]
 8045d14:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8045d16:	68fb      	ldr	r3, [r7, #12]
 8045d18:	683a      	ldr	r2, [r7, #0]
 8045d1a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8045d1c:	683b      	ldr	r3, [r7, #0]
 8045d1e:	687a      	ldr	r2, [r7, #4]
 8045d20:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8045d22:	687b      	ldr	r3, [r7, #4]
 8045d24:	681b      	ldr	r3, [r3, #0]
 8045d26:	1c5a      	adds	r2, r3, #1
 8045d28:	687b      	ldr	r3, [r7, #4]
 8045d2a:	601a      	str	r2, [r3, #0]
}
 8045d2c:	bf00      	nop
 8045d2e:	3714      	adds	r7, #20
 8045d30:	46bd      	mov	sp, r7
 8045d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045d36:	4770      	bx	lr

08045d38 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8045d38:	b480      	push	{r7}
 8045d3a:	b085      	sub	sp, #20
 8045d3c:	af00      	add	r7, sp, #0
 8045d3e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8045d40:	687b      	ldr	r3, [r7, #4]
 8045d42:	691b      	ldr	r3, [r3, #16]
 8045d44:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8045d46:	687b      	ldr	r3, [r7, #4]
 8045d48:	685b      	ldr	r3, [r3, #4]
 8045d4a:	687a      	ldr	r2, [r7, #4]
 8045d4c:	6892      	ldr	r2, [r2, #8]
 8045d4e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8045d50:	687b      	ldr	r3, [r7, #4]
 8045d52:	689b      	ldr	r3, [r3, #8]
 8045d54:	687a      	ldr	r2, [r7, #4]
 8045d56:	6852      	ldr	r2, [r2, #4]
 8045d58:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8045d5a:	68fb      	ldr	r3, [r7, #12]
 8045d5c:	685b      	ldr	r3, [r3, #4]
 8045d5e:	687a      	ldr	r2, [r7, #4]
 8045d60:	429a      	cmp	r2, r3
 8045d62:	d103      	bne.n	8045d6c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8045d64:	687b      	ldr	r3, [r7, #4]
 8045d66:	689a      	ldr	r2, [r3, #8]
 8045d68:	68fb      	ldr	r3, [r7, #12]
 8045d6a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8045d6c:	687b      	ldr	r3, [r7, #4]
 8045d6e:	2200      	movs	r2, #0
 8045d70:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8045d72:	68fb      	ldr	r3, [r7, #12]
 8045d74:	681b      	ldr	r3, [r3, #0]
 8045d76:	1e5a      	subs	r2, r3, #1
 8045d78:	68fb      	ldr	r3, [r7, #12]
 8045d7a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8045d7c:	68fb      	ldr	r3, [r7, #12]
 8045d7e:	681b      	ldr	r3, [r3, #0]
}
 8045d80:	4618      	mov	r0, r3
 8045d82:	3714      	adds	r7, #20
 8045d84:	46bd      	mov	sp, r7
 8045d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045d8a:	4770      	bx	lr

08045d8c <vPortSetupTimerInterrupt>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

__attribute__(( weak )) void vPortSetupTimerInterrupt( void ) /* PRIVILEGED_FUNCTION */
{
 8045d8c:	b480      	push	{r7}
 8045d8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8045d90:	4b0b      	ldr	r3, [pc, #44]	@ (8045dc0 <vPortSetupTimerInterrupt+0x34>)
 8045d92:	2200      	movs	r2, #0
 8045d94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8045d96:	4b0b      	ldr	r3, [pc, #44]	@ (8045dc4 <vPortSetupTimerInterrupt+0x38>)
 8045d98:	2200      	movs	r2, #0
 8045d9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8045d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8045dc8 <vPortSetupTimerInterrupt+0x3c>)
 8045d9e:	681b      	ldr	r3, [r3, #0]
 8045da0:	4a0a      	ldr	r2, [pc, #40]	@ (8045dcc <vPortSetupTimerInterrupt+0x40>)
 8045da2:	fba2 2303 	umull	r2, r3, r2, r3
 8045da6:	099b      	lsrs	r3, r3, #6
 8045da8:	4a09      	ldr	r2, [pc, #36]	@ (8045dd0 <vPortSetupTimerInterrupt+0x44>)
 8045daa:	3b01      	subs	r3, #1
 8045dac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8045dae:	4b04      	ldr	r3, [pc, #16]	@ (8045dc0 <vPortSetupTimerInterrupt+0x34>)
 8045db0:	2207      	movs	r2, #7
 8045db2:	601a      	str	r2, [r3, #0]
}
 8045db4:	bf00      	nop
 8045db6:	46bd      	mov	sp, r7
 8045db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045dbc:	4770      	bx	lr
 8045dbe:	bf00      	nop
 8045dc0:	e000e010 	.word	0xe000e010
 8045dc4:	e000e018 	.word	0xe000e018
 8045dc8:	20018014 	.word	0x20018014
 8045dcc:	10624dd3 	.word	0x10624dd3
 8045dd0:	e000e014 	.word	0xe000e014

08045dd4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8045dd4:	b580      	push	{r7, lr}
 8045dd6:	b082      	sub	sp, #8
 8045dd8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8045dda:	2300      	movs	r3, #0
 8045ddc:	607b      	str	r3, [r7, #4]
	/* A function that implements a task must not exit or attempt to return to
	 * its caller as there is nothing to return to. If a task wants to exit it
	 * should instead call vTaskDelete( NULL ). Artificially force an assert()
	 * to be triggered if configASSERT() is defined, then stop here so
	 * application writers can catch the error. */
	configASSERT( ulCriticalNesting == ~0UL );
 8045dde:	4b0a      	ldr	r3, [pc, #40]	@ (8045e08 <prvTaskExitError+0x34>)
 8045de0:	681b      	ldr	r3, [r3, #0]
 8045de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8045de6:	d003      	beq.n	8045df0 <prvTaskExitError+0x1c>
 8045de8:	f000 f996 	bl	8046118 <ulSetInterruptMask>
 8045dec:	bf00      	nop
 8045dee:	e7fd      	b.n	8045dec <prvTaskExitError+0x18>
	portDISABLE_INTERRUPTS();
 8045df0:	f000 f992 	bl	8046118 <ulSetInterruptMask>

	while( ulDummy == 0 )
 8045df4:	bf00      	nop
 8045df6:	687b      	ldr	r3, [r7, #4]
 8045df8:	2b00      	cmp	r3, #0
 8045dfa:	d0fc      	beq.n	8045df6 <prvTaskExitError+0x22>
		 * warnings about code appearing after this function is called - making
		 * ulDummy volatile makes the compiler think the function could return
		 * and therefore not output an 'unreachable code' warning for code that
		 * appears after it. */
	}
}
 8045dfc:	bf00      	nop
 8045dfe:	bf00      	nop
 8045e00:	3708      	adds	r7, #8
 8045e02:	46bd      	mov	sp, r7
 8045e04:	bd80      	pop	{r7, pc}
 8045e06:	bf00      	nop
 8045e08:	2001803c 	.word	0x2001803c

08045e0c <vPortYield>:
	}
#endif /* configENABLE_FPU */
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
 8045e0c:	b480      	push	{r7}
 8045e0e:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8045e10:	4b06      	ldr	r3, [pc, #24]	@ (8045e2c <vPortYield+0x20>)
 8045e12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8045e16:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is
	 * completely within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8045e18:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8045e1c:	f3bf 8f6f 	isb	sy
}
 8045e20:	bf00      	nop
 8045e22:	46bd      	mov	sp, r7
 8045e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045e28:	4770      	bx	lr
 8045e2a:	bf00      	nop
 8045e2c:	e000ed04 	.word	0xe000ed04

08045e30 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8045e30:	b580      	push	{r7, lr}
 8045e32:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8045e34:	f000 f970 	bl	8046118 <ulSetInterruptMask>
	ulCriticalNesting++;
 8045e38:	4b05      	ldr	r3, [pc, #20]	@ (8045e50 <vPortEnterCritical+0x20>)
 8045e3a:	681b      	ldr	r3, [r3, #0]
 8045e3c:	3301      	adds	r3, #1
 8045e3e:	4a04      	ldr	r2, [pc, #16]	@ (8045e50 <vPortEnterCritical+0x20>)
 8045e40:	6013      	str	r3, [r2, #0]

	/* Barriers are normally not required but do ensure the code is
	 * completely within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8045e42:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8045e46:	f3bf 8f6f 	isb	sy
}
 8045e4a:	bf00      	nop
 8045e4c:	bd80      	pop	{r7, pc}
 8045e4e:	bf00      	nop
 8045e50:	2001803c 	.word	0x2001803c

08045e54 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8045e54:	b580      	push	{r7, lr}
 8045e56:	af00      	add	r7, sp, #0
	configASSERT( ulCriticalNesting );
 8045e58:	4b0a      	ldr	r3, [pc, #40]	@ (8045e84 <vPortExitCritical+0x30>)
 8045e5a:	681b      	ldr	r3, [r3, #0]
 8045e5c:	2b00      	cmp	r3, #0
 8045e5e:	d103      	bne.n	8045e68 <vPortExitCritical+0x14>
 8045e60:	f000 f95a 	bl	8046118 <ulSetInterruptMask>
 8045e64:	bf00      	nop
 8045e66:	e7fd      	b.n	8045e64 <vPortExitCritical+0x10>
	ulCriticalNesting--;
 8045e68:	4b06      	ldr	r3, [pc, #24]	@ (8045e84 <vPortExitCritical+0x30>)
 8045e6a:	681b      	ldr	r3, [r3, #0]
 8045e6c:	3b01      	subs	r3, #1
 8045e6e:	4a05      	ldr	r2, [pc, #20]	@ (8045e84 <vPortExitCritical+0x30>)
 8045e70:	6013      	str	r3, [r2, #0]

	if( ulCriticalNesting == 0 )
 8045e72:	4b04      	ldr	r3, [pc, #16]	@ (8045e84 <vPortExitCritical+0x30>)
 8045e74:	681b      	ldr	r3, [r3, #0]
 8045e76:	2b00      	cmp	r3, #0
 8045e78:	d102      	bne.n	8045e80 <vPortExitCritical+0x2c>
	{
		portENABLE_INTERRUPTS();
 8045e7a:	2000      	movs	r0, #0
 8045e7c:	f000 f959 	bl	8046132 <vClearInterruptMask>
	}
}
 8045e80:	bf00      	nop
 8045e82:	bd80      	pop	{r7, pc}
 8045e84:	2001803c 	.word	0x2001803c

08045e88 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 8045e88:	b580      	push	{r7, lr}
 8045e8a:	b082      	sub	sp, #8
 8045e8c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8045e8e:	f000 f943 	bl	8046118 <ulSetInterruptMask>
 8045e92:	6078      	str	r0, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8045e94:	f001 fa20 	bl	80472d8 <xTaskIncrementTick>
 8045e98:	4603      	mov	r3, r0
 8045e9a:	2b00      	cmp	r3, #0
 8045e9c:	d003      	beq.n	8045ea6 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8045e9e:	4b05      	ldr	r3, [pc, #20]	@ (8045eb4 <xPortSysTickHandler+0x2c>)
 8045ea0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8045ea4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8045ea6:	6878      	ldr	r0, [r7, #4]
 8045ea8:	f000 f943 	bl	8046132 <vClearInterruptMask>
}
 8045eac:	bf00      	nop
 8045eae:	3708      	adds	r7, #8
 8045eb0:	46bd      	mov	sp, r7
 8045eb2:	bd80      	pop	{r7, pc}
 8045eb4:	e000ed04 	.word	0xe000ed04

08045eb8 <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t *pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 8045eb8:	b580      	push	{r7, lr}
 8045eba:	b086      	sub	sp, #24
 8045ebc:	af00      	add	r7, sp, #0
 8045ebe:	6078      	str	r0, [r7, #4]
#endif /* configENABLE_TRUSTZONE */
uint8_t ucSVCNumber;

	/* Register are stored on the stack in the following order - R0, R1, R2, R3,
	 * R12, LR, PC, xPSR. */
	ulPC = pulCallerStackAddress[ 6 ];
 8045ec0:	687b      	ldr	r3, [r7, #4]
 8045ec2:	699b      	ldr	r3, [r3, #24]
 8045ec4:	617b      	str	r3, [r7, #20]
	ucSVCNumber = ( ( uint8_t *) ulPC )[ -2 ];
 8045ec6:	697b      	ldr	r3, [r7, #20]
 8045ec8:	3b02      	subs	r3, #2
 8045eca:	781b      	ldrb	r3, [r3, #0]
 8045ecc:	74fb      	strb	r3, [r7, #19]

	switch( ucSVCNumber )
 8045ece:	7cfb      	ldrb	r3, [r7, #19]
 8045ed0:	2b02      	cmp	r3, #2
 8045ed2:	d025      	beq.n	8045f20 <vPortSVCHandler_C+0x68>
 8045ed4:	2b02      	cmp	r3, #2
 8045ed6:	dc2a      	bgt.n	8045f2e <vPortSVCHandler_C+0x76>
 8045ed8:	2b00      	cmp	r3, #0
 8045eda:	d002      	beq.n	8045ee2 <vPortSVCHandler_C+0x2a>
 8045edc:	2b01      	cmp	r3, #1
 8045ede:	d017      	beq.n	8045f10 <vPortSVCHandler_C+0x58>
 8045ee0:	e025      	b.n	8045f2e <vPortSVCHandler_C+0x76>
		#if( configENABLE_TRUSTZONE == 1 )
			case portSVC_ALLOCATE_SECURE_CONTEXT:
			{
				/* R0 contains the stack size passed as parameter to the
				 * vPortAllocateSecureContext function. */
				ulR0 = pulCallerStackAddress[ 0 ];
 8045ee2:	687b      	ldr	r3, [r7, #4]
 8045ee4:	681b      	ldr	r3, [r3, #0]
 8045ee6:	60fb      	str	r3, [r7, #12]
					xSecureContext = SecureContext_AllocateContext( ulR0, ulIsTaskPrivileged );
				}
				#else
				{
					/* Allocate and load a context for the secure task. */
					xSecureContext = SecureContext_AllocateContext( ulR0 );
 8045ee8:	68f8      	ldr	r0, [r7, #12]
 8045eea:	f003 f9b5 	bl	8049258 <__SecureContext_AllocateContext_veneer>
 8045eee:	4603      	mov	r3, r0
 8045ef0:	4a13      	ldr	r2, [pc, #76]	@ (8045f40 <vPortSVCHandler_C+0x88>)
 8045ef2:	6013      	str	r3, [r2, #0]
				}
				#endif /* configENABLE_MPU */

				configASSERT( xSecureContext != NULL );
 8045ef4:	4b12      	ldr	r3, [pc, #72]	@ (8045f40 <vPortSVCHandler_C+0x88>)
 8045ef6:	681b      	ldr	r3, [r3, #0]
 8045ef8:	2b00      	cmp	r3, #0
 8045efa:	d103      	bne.n	8045f04 <vPortSVCHandler_C+0x4c>
 8045efc:	f000 f90c 	bl	8046118 <ulSetInterruptMask>
 8045f00:	bf00      	nop
 8045f02:	e7fd      	b.n	8045f00 <vPortSVCHandler_C+0x48>
				SecureContext_LoadContext( xSecureContext );
 8045f04:	4b0e      	ldr	r3, [pc, #56]	@ (8045f40 <vPortSVCHandler_C+0x88>)
 8045f06:	681b      	ldr	r3, [r3, #0]
 8045f08:	4618      	mov	r0, r3
 8045f0a:	f003 f991 	bl	8049230 <__SecureContext_LoadContext_veneer>
			}
			break;
 8045f0e:	e012      	b.n	8045f36 <vPortSVCHandler_C+0x7e>

			case portSVC_FREE_SECURE_CONTEXT:
			{
				/* R0 contains the secure context handle to be freed. */
				ulR0 = pulCallerStackAddress[ 0 ];
 8045f10:	687b      	ldr	r3, [r7, #4]
 8045f12:	681b      	ldr	r3, [r3, #0]
 8045f14:	60fb      	str	r3, [r7, #12]

				/* Free the secure context. */
				SecureContext_FreeContext( ( SecureContextHandle_t ) ulR0 );
 8045f16:	68fb      	ldr	r3, [r7, #12]
 8045f18:	4618      	mov	r0, r3
 8045f1a:	f003 f995 	bl	8049248 <__SecureContext_FreeContext_veneer>
			}
			break;
 8045f1e:	e00a      	b.n	8045f36 <vPortSVCHandler_C+0x7e>
		{
			#if( configENABLE_TRUSTZONE == 1 )
			{
				/* De-prioritize the non-secure exceptions so that the
				 * non-secure pendSV runs at the lowest priority. */
				SecureInit_DePrioritizeNSExceptions();
 8045f20:	f003 f98a 	bl	8049238 <__SecureInit_DePrioritizeNSExceptions_veneer>

				/* Initialize the secure context management system. */
				SecureContext_Init();
 8045f24:	f003 f994 	bl	8049250 <__SecureContext_Init_veneer>
			}
			#endif /* configENABLE_FPU */

			/* Setup the context of the first task so that the first task starts
			 * executing. */
			vRestoreContextOfFirstTask();
 8045f28:	f000 f8c2 	bl	80460b0 <vRestoreContextOfFirstTask>
		}
		break;
 8045f2c:	e003      	b.n	8045f36 <vPortSVCHandler_C+0x7e>
		#endif /* configENABLE_MPU */

		default:
		{
			/* Incorrect SVC call. */
			configASSERT( pdFALSE );
 8045f2e:	f000 f8f3 	bl	8046118 <ulSetInterruptMask>
 8045f32:	bf00      	nop
 8045f34:	e7fd      	b.n	8045f32 <vPortSVCHandler_C+0x7a>
		}
	}
}
 8045f36:	bf00      	nop
 8045f38:	3718      	adds	r7, #24
 8045f3a:	46bd      	mov	sp, r7
 8045f3c:	bd80      	pop	{r7, pc}
 8045f3e:	bf00      	nop
 8045f40:	2001b2d4 	.word	0x2001b2d4

08045f44 <pxPortInitialiseStack>:
#if( configENABLE_MPU == 1 )
	StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, StackType_t *pxEndOfStack, TaskFunction_t pxCode, void *pvParameters, BaseType_t xRunPrivileged ) /* PRIVILEGED_FUNCTION */
#else
	StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, StackType_t *pxEndOfStack, TaskFunction_t pxCode, void *pvParameters ) /* PRIVILEGED_FUNCTION */
#endif /* configENABLE_MPU */
{
 8045f44:	b480      	push	{r7}
 8045f46:	b085      	sub	sp, #20
 8045f48:	af00      	add	r7, sp, #0
 8045f4a:	60f8      	str	r0, [r7, #12]
 8045f4c:	60b9      	str	r1, [r7, #8]
 8045f4e:	607a      	str	r2, [r7, #4]
 8045f50:	603b      	str	r3, [r7, #0]
		}
		#endif /* configENABLE_TRUSTZONE */
	}
	#else /* portPRELOAD_REGISTERS */
	{
		pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8045f52:	68fb      	ldr	r3, [r7, #12]
 8045f54:	3b04      	subs	r3, #4
 8045f56:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = portINITIAL_XPSR;							/* xPSR */
 8045f58:	68fb      	ldr	r3, [r7, #12]
 8045f5a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8045f5e:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045f60:	68fb      	ldr	r3, [r7, #12]
 8045f62:	3b04      	subs	r3, #4
 8045f64:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) pxCode;						/* PC */
 8045f66:	687a      	ldr	r2, [r7, #4]
 8045f68:	68fb      	ldr	r3, [r7, #12]
 8045f6a:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045f6c:	68fb      	ldr	r3, [r7, #12]
 8045f6e:	3b04      	subs	r3, #4
 8045f70:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8045f72:	4a3b      	ldr	r2, [pc, #236]	@ (8046060 <pxPortInitialiseStack+0x11c>)
 8045f74:	68fb      	ldr	r3, [r7, #12]
 8045f76:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045f78:	68fb      	ldr	r3, [r7, #12]
 8045f7a:	3b04      	subs	r3, #4
 8045f7c:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x12121212UL;				/* R12 */
 8045f7e:	68fb      	ldr	r3, [r7, #12]
 8045f80:	f04f 3212 	mov.w	r2, #303174162	@ 0x12121212
 8045f84:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045f86:	68fb      	ldr	r3, [r7, #12]
 8045f88:	3b04      	subs	r3, #4
 8045f8a:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x03030303UL;				/* R3 */
 8045f8c:	68fb      	ldr	r3, [r7, #12]
 8045f8e:	f04f 3203 	mov.w	r2, #50529027	@ 0x3030303
 8045f92:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045f94:	68fb      	ldr	r3, [r7, #12]
 8045f96:	3b04      	subs	r3, #4
 8045f98:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x02020202UL;				/* R2 */
 8045f9a:	68fb      	ldr	r3, [r7, #12]
 8045f9c:	f04f 3202 	mov.w	r2, #33686018	@ 0x2020202
 8045fa0:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045fa2:	68fb      	ldr	r3, [r7, #12]
 8045fa4:	3b04      	subs	r3, #4
 8045fa6:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x01010101UL;				/* R1 */
 8045fa8:	68fb      	ldr	r3, [r7, #12]
 8045faa:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 8045fae:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045fb0:	68fb      	ldr	r3, [r7, #12]
 8045fb2:	3b04      	subs	r3, #4
 8045fb4:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) pvParameters;				/* R0 */
 8045fb6:	683a      	ldr	r2, [r7, #0]
 8045fb8:	68fb      	ldr	r3, [r7, #12]
 8045fba:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045fbc:	68fb      	ldr	r3, [r7, #12]
 8045fbe:	3b04      	subs	r3, #4
 8045fc0:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x11111111UL;				/* R11 */
 8045fc2:	68fb      	ldr	r3, [r7, #12]
 8045fc4:	f04f 3211 	mov.w	r2, #286331153	@ 0x11111111
 8045fc8:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045fca:	68fb      	ldr	r3, [r7, #12]
 8045fcc:	3b04      	subs	r3, #4
 8045fce:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x10101010UL;				/* R10 */
 8045fd0:	68fb      	ldr	r3, [r7, #12]
 8045fd2:	f04f 3210 	mov.w	r2, #269488144	@ 0x10101010
 8045fd6:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045fd8:	68fb      	ldr	r3, [r7, #12]
 8045fda:	3b04      	subs	r3, #4
 8045fdc:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x09090909UL;				/* R09 */
 8045fde:	68fb      	ldr	r3, [r7, #12]
 8045fe0:	f04f 3209 	mov.w	r2, #151587081	@ 0x9090909
 8045fe4:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045fe6:	68fb      	ldr	r3, [r7, #12]
 8045fe8:	3b04      	subs	r3, #4
 8045fea:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x08080808UL;				/* R08 */
 8045fec:	68fb      	ldr	r3, [r7, #12]
 8045fee:	f04f 3208 	mov.w	r2, #134744072	@ 0x8080808
 8045ff2:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045ff4:	68fb      	ldr	r3, [r7, #12]
 8045ff6:	3b04      	subs	r3, #4
 8045ff8:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x07070707UL;				/* R07 */
 8045ffa:	68fb      	ldr	r3, [r7, #12]
 8045ffc:	f04f 3207 	mov.w	r2, #117901063	@ 0x7070707
 8046000:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8046002:	68fb      	ldr	r3, [r7, #12]
 8046004:	3b04      	subs	r3, #4
 8046006:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x06060606UL;				/* R06 */
 8046008:	68fb      	ldr	r3, [r7, #12]
 804600a:	f04f 3206 	mov.w	r2, #101058054	@ 0x6060606
 804600e:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8046010:	68fb      	ldr	r3, [r7, #12]
 8046012:	3b04      	subs	r3, #4
 8046014:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x05050505UL;				/* R05 */
 8046016:	68fb      	ldr	r3, [r7, #12]
 8046018:	f04f 3205 	mov.w	r2, #84215045	@ 0x5050505
 804601c:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 804601e:	68fb      	ldr	r3, [r7, #12]
 8046020:	3b04      	subs	r3, #4
 8046022:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x04040404UL;				/* R04 */
 8046024:	68fb      	ldr	r3, [r7, #12]
 8046026:	f04f 3204 	mov.w	r2, #67372036	@ 0x4040404
 804602a:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 804602c:	68fb      	ldr	r3, [r7, #12]
 804602e:	3b04      	subs	r3, #4
 8046030:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = portINITIAL_EXC_RETURN;						/* EXC_RETURN */
 8046032:	68fb      	ldr	r3, [r7, #12]
 8046034:	f06f 0243 	mvn.w	r2, #67	@ 0x43
 8046038:	601a      	str	r2, [r3, #0]
				*pxTopOfStack = portINITIAL_CONTROL_UNPRIVILEGED;	/* Slot used to hold this task's CONTROL value. */
			}
		}
		#endif /* configENABLE_MPU */

		pxTopOfStack--;
 804603a:	68fb      	ldr	r3, [r7, #12]
 804603c:	3b04      	subs	r3, #4
 804603e:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) pxEndOfStack;	/* Slot used to hold this task's PSPLIM value. */
 8046040:	68ba      	ldr	r2, [r7, #8]
 8046042:	68fb      	ldr	r3, [r7, #12]
 8046044:	601a      	str	r2, [r3, #0]

		#if( configENABLE_TRUSTZONE == 1 )
		{
			pxTopOfStack--;
 8046046:	68fb      	ldr	r3, [r7, #12]
 8046048:	3b04      	subs	r3, #4
 804604a:	60fb      	str	r3, [r7, #12]
			*pxTopOfStack = portNO_SECURE_CONTEXT;		/* Slot used to hold this task's xSecureContext value. */
 804604c:	68fb      	ldr	r3, [r7, #12]
 804604e:	2200      	movs	r2, #0
 8046050:	601a      	str	r2, [r3, #0]
		}
		#endif /* configENABLE_TRUSTZONE */
	}
	#endif /* portPRELOAD_REGISTERS */

	return pxTopOfStack;
 8046052:	68fb      	ldr	r3, [r7, #12]
}
 8046054:	4618      	mov	r0, r3
 8046056:	3714      	adds	r7, #20
 8046058:	46bd      	mov	sp, r7
 804605a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804605e:	4770      	bx	lr
 8046060:	08045dd5 	.word	0x08045dd5

08046064 <xPortStartScheduler>:
/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
 8046064:	b580      	push	{r7, lr}
 8046066:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8046068:	4b0c      	ldr	r3, [pc, #48]	@ (804609c <xPortStartScheduler+0x38>)
 804606a:	681b      	ldr	r3, [r3, #0]
 804606c:	4a0b      	ldr	r2, [pc, #44]	@ (804609c <xPortStartScheduler+0x38>)
 804606e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8046072:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8046074:	4b09      	ldr	r3, [pc, #36]	@ (804609c <xPortStartScheduler+0x38>)
 8046076:	681b      	ldr	r3, [r3, #0]
 8046078:	4a08      	ldr	r2, [pc, #32]	@ (804609c <xPortStartScheduler+0x38>)
 804607a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 804607e:	6013      	str	r3, [r2, #0]
	}
	#endif /* configENABLE_MPU */

	/* Start the timer that generates the tick ISR. Interrupts are disabled
	 * here already. */
	vPortSetupTimerInterrupt();
 8046080:	f7ff fe84 	bl	8045d8c <vPortSetupTimerInterrupt>

	/* Initialize the critical nesting count ready for the first task. */
	ulCriticalNesting = 0;
 8046084:	4b06      	ldr	r3, [pc, #24]	@ (80460a0 <xPortStartScheduler+0x3c>)
 8046086:	2200      	movs	r2, #0
 8046088:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vStartFirstTask();
 804608a:	f000 f831 	bl	80460f0 <vStartFirstTask>
	 * exit error function to prevent compiler warnings about a static function
	 * not being called in the case that the application writer overrides this
	 * functionality by defining configTASK_RETURN_ADDRESS. Call
	 * vTaskSwitchContext() so link time optimization does not remove the
	 * symbol. */
	vTaskSwitchContext();
 804608e:	f001 f9d5 	bl	804743c <vTaskSwitchContext>
	prvTaskExitError();
 8046092:	f7ff fe9f 	bl	8045dd4 <prvTaskExitError>

	/* Should not get here. */
	return 0;
 8046096:	2300      	movs	r3, #0
}
 8046098:	4618      	mov	r0, r3
 804609a:	bd80      	pop	{r7, pc}
 804609c:	e000ed20 	.word	0xe000ed20
 80460a0:	2001803c 	.word	0x2001803c
	...

080460b0 <vRestoreContextOfFirstTask>:
 * header files. */
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 80460b0:	4a0b      	ldr	r2, [pc, #44]	@ (80460e0 <pxCurrentTCBConst2>)
 80460b2:	6813      	ldr	r3, [r2, #0]
 80460b4:	6818      	ldr	r0, [r3, #0]
 80460b6:	c80e      	ldmia	r0!, {r1, r2, r3}
 80460b8:	4c0a      	ldr	r4, [pc, #40]	@ (80460e4 <xSecureContextConst2>)
 80460ba:	6021      	str	r1, [r4, #0]
 80460bc:	f382 880b 	msr	PSPLIM, r2
 80460c0:	2102      	movs	r1, #2
 80460c2:	f381 8814 	msr	CONTROL, r1
 80460c6:	3020      	adds	r0, #32
 80460c8:	f380 8809 	msr	PSP, r0
 80460cc:	f3bf 8f6f 	isb	sy
 80460d0:	4718      	bx	r3
 80460d2:	bf00      	nop
 80460d4:	f3af 8000 	nop.w
 80460d8:	f3af 8000 	nop.w
 80460dc:	f3af 8000 	nop.w

080460e0 <pxCurrentTCBConst2>:
 80460e0:	2001b318 	.word	0x2001b318

080460e4 <xSecureContextConst2>:
 80460e4:	2001b2d4 	.word	0x2001b2d4
	"xMAIR0Const2: .word 0xe000edc0						\n"
	"xRNRConst2: .word 0xe000ed98						\n"
	"xRBARConst2: .word 0xe000ed9c						\n"
	#endif /* configENABLE_MPU */
	);
}
 80460e8:	bf00      	nop
 80460ea:	bf00      	nop
 80460ec:	0000      	movs	r0, r0
	...

080460f0 <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 80460f0:	4807      	ldr	r0, [pc, #28]	@ (8046110 <xVTORConst>)
 80460f2:	6800      	ldr	r0, [r0, #0]
 80460f4:	6800      	ldr	r0, [r0, #0]
 80460f6:	f380 8808 	msr	MSP, r0
 80460fa:	b662      	cpsie	i
 80460fc:	b661      	cpsie	f
 80460fe:	f3bf 8f4f 	dsb	sy
 8046102:	f3bf 8f6f 	isb	sy
 8046106:	df02      	svc	2
 8046108:	bf00      	nop
 804610a:	bf00      	nop
 804610c:	f3af 8000 	nop.w

08046110 <xVTORConst>:
 8046110:	e000ed08 	.word	0xe000ed08
	"													\n"
	"   .align 4										\n"
	"xVTORConst: .word 0xe000ed08						\n"
	:: "i" ( portSVC_START_SCHEDULER ) : "memory"
	);
}
 8046114:	bf00      	nop
 8046116:	bf00      	nop

08046118 <ulSetInterruptMask>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8046118:	f3ef 8011 	mrs	r0, BASEPRI
 804611c:	f04f 01a0 	mov.w	r1, #160	@ 0xa0
 8046120:	f381 8811 	msr	BASEPRI, r1
 8046124:	f3bf 8f4f 	dsb	sy
 8046128:	f3bf 8f6f 	isb	sy
 804612c:	4770      	bx	lr
	"	dsb												\n"
	"	isb												\n"
	"	bx lr											\n" /* Return. */
	:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 804612e:	bf00      	nop
 8046130:	4618      	mov	r0, r3

08046132 <vClearInterruptMask>:
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8046132:	f380 8811 	msr	BASEPRI, r0
 8046136:	f3bf 8f4f 	dsb	sy
 804613a:	f3bf 8f6f 	isb	sy
 804613e:	4770      	bx	lr
	"	dsb												\n"
	"	isb												\n"
	"	bx lr											\n" /* Return. */
	::: "memory"
	);
}
 8046140:	bf00      	nop
	...

08046150 <PendSV_Handler>:
/*-----------------------------------------------------------*/

void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8046150:	f3ef 8109 	mrs	r1, PSP
 8046154:	4a23      	ldr	r2, [pc, #140]	@ (80461e4 <xSecureContextConst>)
 8046156:	6810      	ldr	r0, [r2, #0]
 8046158:	b178      	cbz	r0, 804617a <save_ns_context>
 804615a:	b507      	push	{r0, r1, r2, lr}
 804615c:	f003 f864 	bl	8049228 <__SecureContext_SaveContext_veneer>
 8046160:	bc0f      	pop	{r0, r1, r2, r3}
 8046162:	469e      	mov	lr, r3
 8046164:	065a      	lsls	r2, r3, #25
 8046166:	d508      	bpl.n	804617a <save_ns_context>
 8046168:	4b1d      	ldr	r3, [pc, #116]	@ (80461e0 <pxCurrentTCBConst>)
 804616a:	681a      	ldr	r2, [r3, #0]
 804616c:	390c      	subs	r1, #12
 804616e:	6011      	str	r1, [r2, #0]
 8046170:	f3ef 820b 	mrs	r2, PSPLIM
 8046174:	4673      	mov	r3, lr
 8046176:	c10d      	stmia	r1!, {r0, r2, r3}
 8046178:	e00b      	b.n	8046192 <select_next_task>

0804617a <save_ns_context>:
 804617a:	4b19      	ldr	r3, [pc, #100]	@ (80461e0 <pxCurrentTCBConst>)
 804617c:	681a      	ldr	r2, [r3, #0]
 804617e:	392c      	subs	r1, #44	@ 0x2c
 8046180:	6011      	str	r1, [r2, #0]
 8046182:	310c      	adds	r1, #12
 8046184:	e881 0ff0 	stmia.w	r1, {r4, r5, r6, r7, r8, r9, sl, fp}
 8046188:	f3ef 820b 	mrs	r2, PSPLIM
 804618c:	4673      	mov	r3, lr
 804618e:	390c      	subs	r1, #12
 8046190:	c10d      	stmia	r1!, {r0, r2, r3}

08046192 <select_next_task>:
 8046192:	f04f 00a0 	mov.w	r0, #160	@ 0xa0
 8046196:	f380 8811 	msr	BASEPRI, r0
 804619a:	f3bf 8f4f 	dsb	sy
 804619e:	f3bf 8f6f 	isb	sy
 80461a2:	f001 f94b 	bl	804743c <vTaskSwitchContext>
 80461a6:	f04f 0000 	mov.w	r0, #0
 80461aa:	f380 8811 	msr	BASEPRI, r0
 80461ae:	4a0c      	ldr	r2, [pc, #48]	@ (80461e0 <pxCurrentTCBConst>)
 80461b0:	6813      	ldr	r3, [r2, #0]
 80461b2:	6819      	ldr	r1, [r3, #0]
 80461b4:	c90d      	ldmia	r1!, {r0, r2, r3}
 80461b6:	f382 880b 	msr	PSPLIM, r2
 80461ba:	469e      	mov	lr, r3
 80461bc:	4a09      	ldr	r2, [pc, #36]	@ (80461e4 <xSecureContextConst>)
 80461be:	6010      	str	r0, [r2, #0]
 80461c0:	b148      	cbz	r0, 80461d6 <restore_ns_context>
 80461c2:	b40a      	push	{r1, r3}
 80461c4:	f003 f834 	bl	8049230 <__SecureContext_LoadContext_veneer>
 80461c8:	bc0a      	pop	{r1, r3}
 80461ca:	469e      	mov	lr, r3
 80461cc:	065a      	lsls	r2, r3, #25
 80461ce:	d502      	bpl.n	80461d6 <restore_ns_context>
 80461d0:	f381 8809 	msr	PSP, r1
 80461d4:	4770      	bx	lr

080461d6 <restore_ns_context>:
 80461d6:	e8b1 0ff0 	ldmia.w	r1!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80461da:	f381 8809 	msr	PSP, r1
 80461de:	4770      	bx	lr

080461e0 <pxCurrentTCBConst>:
 80461e0:	2001b318 	.word	0x2001b318

080461e4 <xSecureContextConst>:
 80461e4:	2001b2d4 	.word	0x2001b2d4
	"xRNRConst: .word 0xe000ed98						\n"
	"xRBARConst: .word 0xe000ed9c						\n"
	#endif /* configENABLE_MPU */
	:: "i"( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);
}
 80461e8:	bf00      	nop
 80461ea:	bf00      	nop
 80461ec:	0000      	movs	r0, r0
	...

080461f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 80461f0:	f01e 0f04 	tst.w	lr, #4
 80461f4:	bf0c      	ite	eq
 80461f6:	f3ef 8008 	mrseq	r0, MSP
 80461fa:	f3ef 8009 	mrsne	r0, PSP
 80461fe:	4904      	ldr	r1, [pc, #16]	@ (8046210 <svchandler_address_const>)
 8046200:	4708      	bx	r1
 8046202:	bf00      	nop
 8046204:	f3af 8000 	nop.w
 8046208:	f3af 8000 	nop.w
 804620c:	f3af 8000 	nop.w

08046210 <svchandler_address_const>:
 8046210:	08045eb9 	.word	0x08045eb9
	"	bx r1											\n"
	"													\n"
	"	.align 4										\n"
	"svchandler_address_const: .word vPortSVCHandler_C	\n"
	);
}
 8046214:	bf00      	nop
 8046216:	bf00      	nop

08046218 <vPortAllocateSecureContext>:
/*-----------------------------------------------------------*/

void vPortAllocateSecureContext( uint32_t ulSecureStackSize ) /* __attribute__ (( naked )) */
{
	__asm volatile
 8046218:	df00      	svc	0
 804621a:	4770      	bx	lr
	(
	"	svc %0											\n" /* Secure context is allocated in the supervisor call. */
	"	bx lr											\n" /* Return. */
	:: "i" ( portSVC_ALLOCATE_SECURE_CONTEXT ) : "memory"
	);
}
 804621c:	bf00      	nop

0804621e <vPortFreeSecureContext>:
/*-----------------------------------------------------------*/

void vPortFreeSecureContext( uint32_t *pulTCB ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 804621e:	6801      	ldr	r1, [r0, #0]
 8046220:	6808      	ldr	r0, [r1, #0]
 8046222:	2800      	cmp	r0, #0
 8046224:	bf18      	it	ne
 8046226:	df01      	svcne	1
 8046228:	4770      	bx	lr
	"	it ne											\n"
	"	svcne %0										\n" /* Secure context is freed in the supervisor call. */
	"	bx lr											\n" /* Return. */
	:: "i" ( portSVC_FREE_SECURE_CONTEXT ) : "memory"
	);
}
 804622a:	bf00      	nop

0804622c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 804622c:	b580      	push	{r7, lr}
 804622e:	b084      	sub	sp, #16
 8046230:	af00      	add	r7, sp, #0
 8046232:	6078      	str	r0, [r7, #4]
 8046234:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8046236:	687b      	ldr	r3, [r7, #4]
 8046238:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 804623a:	68fb      	ldr	r3, [r7, #12]
 804623c:	2b00      	cmp	r3, #0
 804623e:	d103      	bne.n	8046248 <xQueueGenericReset+0x1c>
 8046240:	f7ff ff6a 	bl	8046118 <ulSetInterruptMask>
 8046244:	bf00      	nop
 8046246:	e7fd      	b.n	8046244 <xQueueGenericReset+0x18>

	taskENTER_CRITICAL();
 8046248:	f7ff fdf2 	bl	8045e30 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 804624c:	68fb      	ldr	r3, [r7, #12]
 804624e:	681a      	ldr	r2, [r3, #0]
 8046250:	68fb      	ldr	r3, [r7, #12]
 8046252:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8046254:	68f9      	ldr	r1, [r7, #12]
 8046256:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8046258:	fb01 f303 	mul.w	r3, r1, r3
 804625c:	441a      	add	r2, r3
 804625e:	68fb      	ldr	r3, [r7, #12]
 8046260:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8046262:	68fb      	ldr	r3, [r7, #12]
 8046264:	2200      	movs	r2, #0
 8046266:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8046268:	68fb      	ldr	r3, [r7, #12]
 804626a:	681a      	ldr	r2, [r3, #0]
 804626c:	68fb      	ldr	r3, [r7, #12]
 804626e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8046270:	68fb      	ldr	r3, [r7, #12]
 8046272:	681a      	ldr	r2, [r3, #0]
 8046274:	68fb      	ldr	r3, [r7, #12]
 8046276:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8046278:	3b01      	subs	r3, #1
 804627a:	68f9      	ldr	r1, [r7, #12]
 804627c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 804627e:	fb01 f303 	mul.w	r3, r1, r3
 8046282:	441a      	add	r2, r3
 8046284:	68fb      	ldr	r3, [r7, #12]
 8046286:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8046288:	68fb      	ldr	r3, [r7, #12]
 804628a:	22ff      	movs	r2, #255	@ 0xff
 804628c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8046290:	68fb      	ldr	r3, [r7, #12]
 8046292:	22ff      	movs	r2, #255	@ 0xff
 8046294:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8046298:	683b      	ldr	r3, [r7, #0]
 804629a:	2b00      	cmp	r3, #0
 804629c:	d10e      	bne.n	80462bc <xQueueGenericReset+0x90>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 804629e:	68fb      	ldr	r3, [r7, #12]
 80462a0:	691b      	ldr	r3, [r3, #16]
 80462a2:	2b00      	cmp	r3, #0
 80462a4:	d014      	beq.n	80462d0 <xQueueGenericReset+0xa4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80462a6:	68fb      	ldr	r3, [r7, #12]
 80462a8:	3310      	adds	r3, #16
 80462aa:	4618      	mov	r0, r3
 80462ac:	f001 f984 	bl	80475b8 <xTaskRemoveFromEventList>
 80462b0:	4603      	mov	r3, r0
 80462b2:	2b00      	cmp	r3, #0
 80462b4:	d00c      	beq.n	80462d0 <xQueueGenericReset+0xa4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80462b6:	f7ff fda9 	bl	8045e0c <vPortYield>
 80462ba:	e009      	b.n	80462d0 <xQueueGenericReset+0xa4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80462bc:	68fb      	ldr	r3, [r7, #12]
 80462be:	3310      	adds	r3, #16
 80462c0:	4618      	mov	r0, r3
 80462c2:	f7ff fcaf 	bl	8045c24 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80462c6:	68fb      	ldr	r3, [r7, #12]
 80462c8:	3324      	adds	r3, #36	@ 0x24
 80462ca:	4618      	mov	r0, r3
 80462cc:	f7ff fcaa 	bl	8045c24 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80462d0:	f7ff fdc0 	bl	8045e54 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80462d4:	2301      	movs	r3, #1
}
 80462d6:	4618      	mov	r0, r3
 80462d8:	3710      	adds	r7, #16
 80462da:	46bd      	mov	sp, r7
 80462dc:	bd80      	pop	{r7, pc}

080462de <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80462de:	b580      	push	{r7, lr}
 80462e0:	b088      	sub	sp, #32
 80462e2:	af02      	add	r7, sp, #8
 80462e4:	60f8      	str	r0, [r7, #12]
 80462e6:	60b9      	str	r1, [r7, #8]
 80462e8:	607a      	str	r2, [r7, #4]
 80462ea:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80462ec:	68fb      	ldr	r3, [r7, #12]
 80462ee:	2b00      	cmp	r3, #0
 80462f0:	d103      	bne.n	80462fa <xQueueGenericCreateStatic+0x1c>
 80462f2:	f7ff ff11 	bl	8046118 <ulSetInterruptMask>
 80462f6:	bf00      	nop
 80462f8:	e7fd      	b.n	80462f6 <xQueueGenericCreateStatic+0x18>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80462fa:	683b      	ldr	r3, [r7, #0]
 80462fc:	2b00      	cmp	r3, #0
 80462fe:	d103      	bne.n	8046308 <xQueueGenericCreateStatic+0x2a>
 8046300:	f7ff ff0a 	bl	8046118 <ulSetInterruptMask>
 8046304:	bf00      	nop
 8046306:	e7fd      	b.n	8046304 <xQueueGenericCreateStatic+0x26>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8046308:	687b      	ldr	r3, [r7, #4]
 804630a:	2b00      	cmp	r3, #0
 804630c:	d002      	beq.n	8046314 <xQueueGenericCreateStatic+0x36>
 804630e:	68bb      	ldr	r3, [r7, #8]
 8046310:	2b00      	cmp	r3, #0
 8046312:	d001      	beq.n	8046318 <xQueueGenericCreateStatic+0x3a>
 8046314:	2301      	movs	r3, #1
 8046316:	e000      	b.n	804631a <xQueueGenericCreateStatic+0x3c>
 8046318:	2300      	movs	r3, #0
 804631a:	2b00      	cmp	r3, #0
 804631c:	d103      	bne.n	8046326 <xQueueGenericCreateStatic+0x48>
 804631e:	f7ff fefb 	bl	8046118 <ulSetInterruptMask>
 8046322:	bf00      	nop
 8046324:	e7fd      	b.n	8046322 <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8046326:	687b      	ldr	r3, [r7, #4]
 8046328:	2b00      	cmp	r3, #0
 804632a:	d102      	bne.n	8046332 <xQueueGenericCreateStatic+0x54>
 804632c:	68bb      	ldr	r3, [r7, #8]
 804632e:	2b00      	cmp	r3, #0
 8046330:	d101      	bne.n	8046336 <xQueueGenericCreateStatic+0x58>
 8046332:	2301      	movs	r3, #1
 8046334:	e000      	b.n	8046338 <xQueueGenericCreateStatic+0x5a>
 8046336:	2300      	movs	r3, #0
 8046338:	2b00      	cmp	r3, #0
 804633a:	d103      	bne.n	8046344 <xQueueGenericCreateStatic+0x66>
 804633c:	f7ff feec 	bl	8046118 <ulSetInterruptMask>
 8046340:	bf00      	nop
 8046342:	e7fd      	b.n	8046340 <xQueueGenericCreateStatic+0x62>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8046344:	2350      	movs	r3, #80	@ 0x50
 8046346:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8046348:	693b      	ldr	r3, [r7, #16]
 804634a:	2b50      	cmp	r3, #80	@ 0x50
 804634c:	d003      	beq.n	8046356 <xQueueGenericCreateStatic+0x78>
 804634e:	f7ff fee3 	bl	8046118 <ulSetInterruptMask>
 8046352:	bf00      	nop
 8046354:	e7fd      	b.n	8046352 <xQueueGenericCreateStatic+0x74>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8046356:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8046358:	683b      	ldr	r3, [r7, #0]
 804635a:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 804635c:	697b      	ldr	r3, [r7, #20]
 804635e:	2b00      	cmp	r3, #0
 8046360:	d00d      	beq.n	804637e <xQueueGenericCreateStatic+0xa0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8046362:	697b      	ldr	r3, [r7, #20]
 8046364:	2201      	movs	r2, #1
 8046366:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 804636a:	f897 2020 	ldrb.w	r2, [r7, #32]
 804636e:	697b      	ldr	r3, [r7, #20]
 8046370:	9300      	str	r3, [sp, #0]
 8046372:	4613      	mov	r3, r2
 8046374:	687a      	ldr	r2, [r7, #4]
 8046376:	68b9      	ldr	r1, [r7, #8]
 8046378:	68f8      	ldr	r0, [r7, #12]
 804637a:	f000 f838 	bl	80463ee <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 804637e:	697b      	ldr	r3, [r7, #20]
	}
 8046380:	4618      	mov	r0, r3
 8046382:	3718      	adds	r7, #24
 8046384:	46bd      	mov	sp, r7
 8046386:	bd80      	pop	{r7, pc}

08046388 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8046388:	b580      	push	{r7, lr}
 804638a:	b08a      	sub	sp, #40	@ 0x28
 804638c:	af02      	add	r7, sp, #8
 804638e:	60f8      	str	r0, [r7, #12]
 8046390:	60b9      	str	r1, [r7, #8]
 8046392:	4613      	mov	r3, r2
 8046394:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8046396:	68fb      	ldr	r3, [r7, #12]
 8046398:	2b00      	cmp	r3, #0
 804639a:	d103      	bne.n	80463a4 <xQueueGenericCreate+0x1c>
 804639c:	f7ff febc 	bl	8046118 <ulSetInterruptMask>
 80463a0:	bf00      	nop
 80463a2:	e7fd      	b.n	80463a0 <xQueueGenericCreate+0x18>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80463a4:	68fb      	ldr	r3, [r7, #12]
 80463a6:	68ba      	ldr	r2, [r7, #8]
 80463a8:	fb02 f303 	mul.w	r3, r2, r3
 80463ac:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80463ae:	69fb      	ldr	r3, [r7, #28]
 80463b0:	3350      	adds	r3, #80	@ 0x50
 80463b2:	4618      	mov	r0, r3
 80463b4:	f7ff fa70 	bl	8045898 <pvPortMalloc>
 80463b8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80463ba:	69bb      	ldr	r3, [r7, #24]
 80463bc:	2b00      	cmp	r3, #0
 80463be:	d011      	beq.n	80463e4 <xQueueGenericCreate+0x5c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80463c0:	69bb      	ldr	r3, [r7, #24]
 80463c2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80463c4:	697b      	ldr	r3, [r7, #20]
 80463c6:	3350      	adds	r3, #80	@ 0x50
 80463c8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80463ca:	69bb      	ldr	r3, [r7, #24]
 80463cc:	2200      	movs	r2, #0
 80463ce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80463d2:	79fa      	ldrb	r2, [r7, #7]
 80463d4:	69bb      	ldr	r3, [r7, #24]
 80463d6:	9300      	str	r3, [sp, #0]
 80463d8:	4613      	mov	r3, r2
 80463da:	697a      	ldr	r2, [r7, #20]
 80463dc:	68b9      	ldr	r1, [r7, #8]
 80463de:	68f8      	ldr	r0, [r7, #12]
 80463e0:	f000 f805 	bl	80463ee <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80463e4:	69bb      	ldr	r3, [r7, #24]
	}
 80463e6:	4618      	mov	r0, r3
 80463e8:	3720      	adds	r7, #32
 80463ea:	46bd      	mov	sp, r7
 80463ec:	bd80      	pop	{r7, pc}

080463ee <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80463ee:	b580      	push	{r7, lr}
 80463f0:	b084      	sub	sp, #16
 80463f2:	af00      	add	r7, sp, #0
 80463f4:	60f8      	str	r0, [r7, #12]
 80463f6:	60b9      	str	r1, [r7, #8]
 80463f8:	607a      	str	r2, [r7, #4]
 80463fa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80463fc:	68bb      	ldr	r3, [r7, #8]
 80463fe:	2b00      	cmp	r3, #0
 8046400:	d103      	bne.n	804640a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8046402:	69bb      	ldr	r3, [r7, #24]
 8046404:	69ba      	ldr	r2, [r7, #24]
 8046406:	601a      	str	r2, [r3, #0]
 8046408:	e002      	b.n	8046410 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 804640a:	69bb      	ldr	r3, [r7, #24]
 804640c:	687a      	ldr	r2, [r7, #4]
 804640e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8046410:	69bb      	ldr	r3, [r7, #24]
 8046412:	68fa      	ldr	r2, [r7, #12]
 8046414:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8046416:	69bb      	ldr	r3, [r7, #24]
 8046418:	68ba      	ldr	r2, [r7, #8]
 804641a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 804641c:	2101      	movs	r1, #1
 804641e:	69b8      	ldr	r0, [r7, #24]
 8046420:	f7ff ff04 	bl	804622c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8046424:	69bb      	ldr	r3, [r7, #24]
 8046426:	78fa      	ldrb	r2, [r7, #3]
 8046428:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 804642c:	bf00      	nop
 804642e:	3710      	adds	r7, #16
 8046430:	46bd      	mov	sp, r7
 8046432:	bd80      	pop	{r7, pc}

08046434 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8046434:	b580      	push	{r7, lr}
 8046436:	b082      	sub	sp, #8
 8046438:	af00      	add	r7, sp, #0
 804643a:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 804643c:	687b      	ldr	r3, [r7, #4]
 804643e:	2b00      	cmp	r3, #0
 8046440:	d00e      	beq.n	8046460 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8046442:	687b      	ldr	r3, [r7, #4]
 8046444:	2200      	movs	r2, #0
 8046446:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8046448:	687b      	ldr	r3, [r7, #4]
 804644a:	2200      	movs	r2, #0
 804644c:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 804644e:	687b      	ldr	r3, [r7, #4]
 8046450:	2200      	movs	r2, #0
 8046452:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8046454:	2300      	movs	r3, #0
 8046456:	2200      	movs	r2, #0
 8046458:	2100      	movs	r1, #0
 804645a:	6878      	ldr	r0, [r7, #4]
 804645c:	f000 f81c 	bl	8046498 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8046460:	bf00      	nop
 8046462:	3708      	adds	r7, #8
 8046464:	46bd      	mov	sp, r7
 8046466:	bd80      	pop	{r7, pc}

08046468 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8046468:	b580      	push	{r7, lr}
 804646a:	b086      	sub	sp, #24
 804646c:	af00      	add	r7, sp, #0
 804646e:	4603      	mov	r3, r0
 8046470:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8046472:	2301      	movs	r3, #1
 8046474:	617b      	str	r3, [r7, #20]
 8046476:	2300      	movs	r3, #0
 8046478:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 804647a:	79fb      	ldrb	r3, [r7, #7]
 804647c:	461a      	mov	r2, r3
 804647e:	6939      	ldr	r1, [r7, #16]
 8046480:	6978      	ldr	r0, [r7, #20]
 8046482:	f7ff ff81 	bl	8046388 <xQueueGenericCreate>
 8046486:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8046488:	68f8      	ldr	r0, [r7, #12]
 804648a:	f7ff ffd3 	bl	8046434 <prvInitialiseMutex>

		return xNewQueue;
 804648e:	68fb      	ldr	r3, [r7, #12]
	}
 8046490:	4618      	mov	r0, r3
 8046492:	3718      	adds	r7, #24
 8046494:	46bd      	mov	sp, r7
 8046496:	bd80      	pop	{r7, pc}

08046498 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8046498:	b580      	push	{r7, lr}
 804649a:	b08a      	sub	sp, #40	@ 0x28
 804649c:	af00      	add	r7, sp, #0
 804649e:	60f8      	str	r0, [r7, #12]
 80464a0:	60b9      	str	r1, [r7, #8]
 80464a2:	607a      	str	r2, [r7, #4]
 80464a4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80464a6:	2300      	movs	r3, #0
 80464a8:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80464aa:	68fb      	ldr	r3, [r7, #12]
 80464ac:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80464ae:	6a3b      	ldr	r3, [r7, #32]
 80464b0:	2b00      	cmp	r3, #0
 80464b2:	d103      	bne.n	80464bc <xQueueGenericSend+0x24>
 80464b4:	f7ff fe30 	bl	8046118 <ulSetInterruptMask>
 80464b8:	bf00      	nop
 80464ba:	e7fd      	b.n	80464b8 <xQueueGenericSend+0x20>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80464bc:	68bb      	ldr	r3, [r7, #8]
 80464be:	2b00      	cmp	r3, #0
 80464c0:	d103      	bne.n	80464ca <xQueueGenericSend+0x32>
 80464c2:	6a3b      	ldr	r3, [r7, #32]
 80464c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80464c6:	2b00      	cmp	r3, #0
 80464c8:	d101      	bne.n	80464ce <xQueueGenericSend+0x36>
 80464ca:	2301      	movs	r3, #1
 80464cc:	e000      	b.n	80464d0 <xQueueGenericSend+0x38>
 80464ce:	2300      	movs	r3, #0
 80464d0:	2b00      	cmp	r3, #0
 80464d2:	d103      	bne.n	80464dc <xQueueGenericSend+0x44>
 80464d4:	f7ff fe20 	bl	8046118 <ulSetInterruptMask>
 80464d8:	bf00      	nop
 80464da:	e7fd      	b.n	80464d8 <xQueueGenericSend+0x40>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80464dc:	683b      	ldr	r3, [r7, #0]
 80464de:	2b02      	cmp	r3, #2
 80464e0:	d103      	bne.n	80464ea <xQueueGenericSend+0x52>
 80464e2:	6a3b      	ldr	r3, [r7, #32]
 80464e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80464e6:	2b01      	cmp	r3, #1
 80464e8:	d101      	bne.n	80464ee <xQueueGenericSend+0x56>
 80464ea:	2301      	movs	r3, #1
 80464ec:	e000      	b.n	80464f0 <xQueueGenericSend+0x58>
 80464ee:	2300      	movs	r3, #0
 80464f0:	2b00      	cmp	r3, #0
 80464f2:	d103      	bne.n	80464fc <xQueueGenericSend+0x64>
 80464f4:	f7ff fe10 	bl	8046118 <ulSetInterruptMask>
 80464f8:	bf00      	nop
 80464fa:	e7fd      	b.n	80464f8 <xQueueGenericSend+0x60>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80464fc:	f001 f9fc 	bl	80478f8 <xTaskGetSchedulerState>
 8046500:	4603      	mov	r3, r0
 8046502:	2b00      	cmp	r3, #0
 8046504:	d102      	bne.n	804650c <xQueueGenericSend+0x74>
 8046506:	687b      	ldr	r3, [r7, #4]
 8046508:	2b00      	cmp	r3, #0
 804650a:	d101      	bne.n	8046510 <xQueueGenericSend+0x78>
 804650c:	2301      	movs	r3, #1
 804650e:	e000      	b.n	8046512 <xQueueGenericSend+0x7a>
 8046510:	2300      	movs	r3, #0
 8046512:	2b00      	cmp	r3, #0
 8046514:	d103      	bne.n	804651e <xQueueGenericSend+0x86>
 8046516:	f7ff fdff 	bl	8046118 <ulSetInterruptMask>
 804651a:	bf00      	nop
 804651c:	e7fd      	b.n	804651a <xQueueGenericSend+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 804651e:	f7ff fc87 	bl	8045e30 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8046522:	6a3b      	ldr	r3, [r7, #32]
 8046524:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8046526:	6a3b      	ldr	r3, [r7, #32]
 8046528:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 804652a:	429a      	cmp	r2, r3
 804652c:	d302      	bcc.n	8046534 <xQueueGenericSend+0x9c>
 804652e:	683b      	ldr	r3, [r7, #0]
 8046530:	2b02      	cmp	r3, #2
 8046532:	d11d      	bne.n	8046570 <xQueueGenericSend+0xd8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8046534:	683a      	ldr	r2, [r7, #0]
 8046536:	68b9      	ldr	r1, [r7, #8]
 8046538:	6a38      	ldr	r0, [r7, #32]
 804653a:	f000 faa3 	bl	8046a84 <prvCopyDataToQueue>
 804653e:	61f8      	str	r0, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8046540:	6a3b      	ldr	r3, [r7, #32]
 8046542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8046544:	2b00      	cmp	r3, #0
 8046546:	d00a      	beq.n	804655e <xQueueGenericSend+0xc6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8046548:	6a3b      	ldr	r3, [r7, #32]
 804654a:	3324      	adds	r3, #36	@ 0x24
 804654c:	4618      	mov	r0, r3
 804654e:	f001 f833 	bl	80475b8 <xTaskRemoveFromEventList>
 8046552:	4603      	mov	r3, r0
 8046554:	2b00      	cmp	r3, #0
 8046556:	d007      	beq.n	8046568 <xQueueGenericSend+0xd0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8046558:	f7ff fc58 	bl	8045e0c <vPortYield>
 804655c:	e004      	b.n	8046568 <xQueueGenericSend+0xd0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 804655e:	69fb      	ldr	r3, [r7, #28]
 8046560:	2b00      	cmp	r3, #0
 8046562:	d001      	beq.n	8046568 <xQueueGenericSend+0xd0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8046564:	f7ff fc52 	bl	8045e0c <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8046568:	f7ff fc74 	bl	8045e54 <vPortExitCritical>
				return pdPASS;
 804656c:	2301      	movs	r3, #1
 804656e:	e05c      	b.n	804662a <xQueueGenericSend+0x192>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8046570:	687b      	ldr	r3, [r7, #4]
 8046572:	2b00      	cmp	r3, #0
 8046574:	d103      	bne.n	804657e <xQueueGenericSend+0xe6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8046576:	f7ff fc6d 	bl	8045e54 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 804657a:	2300      	movs	r3, #0
 804657c:	e055      	b.n	804662a <xQueueGenericSend+0x192>
				}
				else if( xEntryTimeSet == pdFALSE )
 804657e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8046580:	2b00      	cmp	r3, #0
 8046582:	d106      	bne.n	8046592 <xQueueGenericSend+0xfa>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8046584:	f107 0314 	add.w	r3, r7, #20
 8046588:	4618      	mov	r0, r3
 804658a:	f001 f871 	bl	8047670 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 804658e:	2301      	movs	r3, #1
 8046590:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8046592:	f7ff fc5f 	bl	8045e54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8046596:	f000 fde1 	bl	804715c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 804659a:	f7ff fc49 	bl	8045e30 <vPortEnterCritical>
 804659e:	6a3b      	ldr	r3, [r7, #32]
 80465a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80465a4:	b25b      	sxtb	r3, r3
 80465a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80465aa:	d103      	bne.n	80465b4 <xQueueGenericSend+0x11c>
 80465ac:	6a3b      	ldr	r3, [r7, #32]
 80465ae:	2200      	movs	r2, #0
 80465b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80465b4:	6a3b      	ldr	r3, [r7, #32]
 80465b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80465ba:	b25b      	sxtb	r3, r3
 80465bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80465c0:	d103      	bne.n	80465ca <xQueueGenericSend+0x132>
 80465c2:	6a3b      	ldr	r3, [r7, #32]
 80465c4:	2200      	movs	r2, #0
 80465c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80465ca:	f7ff fc43 	bl	8045e54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80465ce:	1d3a      	adds	r2, r7, #4
 80465d0:	f107 0314 	add.w	r3, r7, #20
 80465d4:	4611      	mov	r1, r2
 80465d6:	4618      	mov	r0, r3
 80465d8:	f001 f860 	bl	804769c <xTaskCheckForTimeOut>
 80465dc:	4603      	mov	r3, r0
 80465de:	2b00      	cmp	r3, #0
 80465e0:	d11d      	bne.n	804661e <xQueueGenericSend+0x186>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80465e2:	6a38      	ldr	r0, [r7, #32]
 80465e4:	f000 fb46 	bl	8046c74 <prvIsQueueFull>
 80465e8:	4603      	mov	r3, r0
 80465ea:	2b00      	cmp	r3, #0
 80465ec:	d011      	beq.n	8046612 <xQueueGenericSend+0x17a>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80465ee:	6a3b      	ldr	r3, [r7, #32]
 80465f0:	3310      	adds	r3, #16
 80465f2:	687a      	ldr	r2, [r7, #4]
 80465f4:	4611      	mov	r1, r2
 80465f6:	4618      	mov	r0, r3
 80465f8:	f000 ff9c 	bl	8047534 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80465fc:	6a38      	ldr	r0, [r7, #32]
 80465fe:	f000 fad1 	bl	8046ba4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8046602:	f000 fdb9 	bl	8047178 <xTaskResumeAll>
 8046606:	4603      	mov	r3, r0
 8046608:	2b00      	cmp	r3, #0
 804660a:	d188      	bne.n	804651e <xQueueGenericSend+0x86>
				{
					portYIELD_WITHIN_API();
 804660c:	f7ff fbfe 	bl	8045e0c <vPortYield>
 8046610:	e785      	b.n	804651e <xQueueGenericSend+0x86>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8046612:	6a38      	ldr	r0, [r7, #32]
 8046614:	f000 fac6 	bl	8046ba4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8046618:	f000 fdae 	bl	8047178 <xTaskResumeAll>
 804661c:	e77f      	b.n	804651e <xQueueGenericSend+0x86>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 804661e:	6a38      	ldr	r0, [r7, #32]
 8046620:	f000 fac0 	bl	8046ba4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8046624:	f000 fda8 	bl	8047178 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8046628:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 804662a:	4618      	mov	r0, r3
 804662c:	3728      	adds	r7, #40	@ 0x28
 804662e:	46bd      	mov	sp, r7
 8046630:	bd80      	pop	{r7, pc}

08046632 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8046632:	b580      	push	{r7, lr}
 8046634:	b08a      	sub	sp, #40	@ 0x28
 8046636:	af00      	add	r7, sp, #0
 8046638:	60f8      	str	r0, [r7, #12]
 804663a:	60b9      	str	r1, [r7, #8]
 804663c:	607a      	str	r2, [r7, #4]
 804663e:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8046640:	68fb      	ldr	r3, [r7, #12]
 8046642:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8046644:	6a3b      	ldr	r3, [r7, #32]
 8046646:	2b00      	cmp	r3, #0
 8046648:	d103      	bne.n	8046652 <xQueueGenericSendFromISR+0x20>
 804664a:	f7ff fd65 	bl	8046118 <ulSetInterruptMask>
 804664e:	bf00      	nop
 8046650:	e7fd      	b.n	804664e <xQueueGenericSendFromISR+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8046652:	68bb      	ldr	r3, [r7, #8]
 8046654:	2b00      	cmp	r3, #0
 8046656:	d103      	bne.n	8046660 <xQueueGenericSendFromISR+0x2e>
 8046658:	6a3b      	ldr	r3, [r7, #32]
 804665a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 804665c:	2b00      	cmp	r3, #0
 804665e:	d101      	bne.n	8046664 <xQueueGenericSendFromISR+0x32>
 8046660:	2301      	movs	r3, #1
 8046662:	e000      	b.n	8046666 <xQueueGenericSendFromISR+0x34>
 8046664:	2300      	movs	r3, #0
 8046666:	2b00      	cmp	r3, #0
 8046668:	d103      	bne.n	8046672 <xQueueGenericSendFromISR+0x40>
 804666a:	f7ff fd55 	bl	8046118 <ulSetInterruptMask>
 804666e:	bf00      	nop
 8046670:	e7fd      	b.n	804666e <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8046672:	683b      	ldr	r3, [r7, #0]
 8046674:	2b02      	cmp	r3, #2
 8046676:	d103      	bne.n	8046680 <xQueueGenericSendFromISR+0x4e>
 8046678:	6a3b      	ldr	r3, [r7, #32]
 804667a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 804667c:	2b01      	cmp	r3, #1
 804667e:	d101      	bne.n	8046684 <xQueueGenericSendFromISR+0x52>
 8046680:	2301      	movs	r3, #1
 8046682:	e000      	b.n	8046686 <xQueueGenericSendFromISR+0x54>
 8046684:	2300      	movs	r3, #0
 8046686:	2b00      	cmp	r3, #0
 8046688:	d103      	bne.n	8046692 <xQueueGenericSendFromISR+0x60>
 804668a:	f7ff fd45 	bl	8046118 <ulSetInterruptMask>
 804668e:	bf00      	nop
 8046690:	e7fd      	b.n	804668e <xQueueGenericSendFromISR+0x5c>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8046692:	f7ff fd41 	bl	8046118 <ulSetInterruptMask>
 8046696:	61f8      	str	r0, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8046698:	6a3b      	ldr	r3, [r7, #32]
 804669a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 804669c:	6a3b      	ldr	r3, [r7, #32]
 804669e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80466a0:	429a      	cmp	r2, r3
 80466a2:	d302      	bcc.n	80466aa <xQueueGenericSendFromISR+0x78>
 80466a4:	683b      	ldr	r3, [r7, #0]
 80466a6:	2b02      	cmp	r3, #2
 80466a8:	d12d      	bne.n	8046706 <xQueueGenericSendFromISR+0xd4>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80466aa:	6a3b      	ldr	r3, [r7, #32]
 80466ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80466b0:	76fb      	strb	r3, [r7, #27]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80466b2:	6a3b      	ldr	r3, [r7, #32]
 80466b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80466b6:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80466b8:	683a      	ldr	r2, [r7, #0]
 80466ba:	68b9      	ldr	r1, [r7, #8]
 80466bc:	6a38      	ldr	r0, [r7, #32]
 80466be:	f000 f9e1 	bl	8046a84 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80466c2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80466c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80466ca:	d112      	bne.n	80466f2 <xQueueGenericSendFromISR+0xc0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80466cc:	6a3b      	ldr	r3, [r7, #32]
 80466ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80466d0:	2b00      	cmp	r3, #0
 80466d2:	d015      	beq.n	8046700 <xQueueGenericSendFromISR+0xce>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80466d4:	6a3b      	ldr	r3, [r7, #32]
 80466d6:	3324      	adds	r3, #36	@ 0x24
 80466d8:	4618      	mov	r0, r3
 80466da:	f000 ff6d 	bl	80475b8 <xTaskRemoveFromEventList>
 80466de:	4603      	mov	r3, r0
 80466e0:	2b00      	cmp	r3, #0
 80466e2:	d00d      	beq.n	8046700 <xQueueGenericSendFromISR+0xce>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80466e4:	687b      	ldr	r3, [r7, #4]
 80466e6:	2b00      	cmp	r3, #0
 80466e8:	d00a      	beq.n	8046700 <xQueueGenericSendFromISR+0xce>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80466ea:	687b      	ldr	r3, [r7, #4]
 80466ec:	2201      	movs	r2, #1
 80466ee:	601a      	str	r2, [r3, #0]
 80466f0:	e006      	b.n	8046700 <xQueueGenericSendFromISR+0xce>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80466f2:	7efb      	ldrb	r3, [r7, #27]
 80466f4:	3301      	adds	r3, #1
 80466f6:	b2db      	uxtb	r3, r3
 80466f8:	b25a      	sxtb	r2, r3
 80466fa:	6a3b      	ldr	r3, [r7, #32]
 80466fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8046700:	2301      	movs	r3, #1
 8046702:	627b      	str	r3, [r7, #36]	@ 0x24
		{
 8046704:	e001      	b.n	804670a <xQueueGenericSendFromISR+0xd8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8046706:	2300      	movs	r3, #0
 8046708:	627b      	str	r3, [r7, #36]	@ 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 804670a:	69f8      	ldr	r0, [r7, #28]
 804670c:	f7ff fd11 	bl	8046132 <vClearInterruptMask>

	return xReturn;
 8046710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8046712:	4618      	mov	r0, r3
 8046714:	3728      	adds	r7, #40	@ 0x28
 8046716:	46bd      	mov	sp, r7
 8046718:	bd80      	pop	{r7, pc}

0804671a <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 804671a:	b580      	push	{r7, lr}
 804671c:	b08a      	sub	sp, #40	@ 0x28
 804671e:	af00      	add	r7, sp, #0
 8046720:	60f8      	str	r0, [r7, #12]
 8046722:	60b9      	str	r1, [r7, #8]
 8046724:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8046726:	2300      	movs	r3, #0
 8046728:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 804672a:	68fb      	ldr	r3, [r7, #12]
 804672c:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 804672e:	6a3b      	ldr	r3, [r7, #32]
 8046730:	2b00      	cmp	r3, #0
 8046732:	d103      	bne.n	804673c <xQueueReceive+0x22>
 8046734:	f7ff fcf0 	bl	8046118 <ulSetInterruptMask>
 8046738:	bf00      	nop
 804673a:	e7fd      	b.n	8046738 <xQueueReceive+0x1e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 804673c:	68bb      	ldr	r3, [r7, #8]
 804673e:	2b00      	cmp	r3, #0
 8046740:	d103      	bne.n	804674a <xQueueReceive+0x30>
 8046742:	6a3b      	ldr	r3, [r7, #32]
 8046744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046746:	2b00      	cmp	r3, #0
 8046748:	d101      	bne.n	804674e <xQueueReceive+0x34>
 804674a:	2301      	movs	r3, #1
 804674c:	e000      	b.n	8046750 <xQueueReceive+0x36>
 804674e:	2300      	movs	r3, #0
 8046750:	2b00      	cmp	r3, #0
 8046752:	d103      	bne.n	804675c <xQueueReceive+0x42>
 8046754:	f7ff fce0 	bl	8046118 <ulSetInterruptMask>
 8046758:	bf00      	nop
 804675a:	e7fd      	b.n	8046758 <xQueueReceive+0x3e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 804675c:	f001 f8cc 	bl	80478f8 <xTaskGetSchedulerState>
 8046760:	4603      	mov	r3, r0
 8046762:	2b00      	cmp	r3, #0
 8046764:	d102      	bne.n	804676c <xQueueReceive+0x52>
 8046766:	687b      	ldr	r3, [r7, #4]
 8046768:	2b00      	cmp	r3, #0
 804676a:	d101      	bne.n	8046770 <xQueueReceive+0x56>
 804676c:	2301      	movs	r3, #1
 804676e:	e000      	b.n	8046772 <xQueueReceive+0x58>
 8046770:	2300      	movs	r3, #0
 8046772:	2b00      	cmp	r3, #0
 8046774:	d103      	bne.n	804677e <xQueueReceive+0x64>
 8046776:	f7ff fccf 	bl	8046118 <ulSetInterruptMask>
 804677a:	bf00      	nop
 804677c:	e7fd      	b.n	804677a <xQueueReceive+0x60>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 804677e:	f7ff fb57 	bl	8045e30 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8046782:	6a3b      	ldr	r3, [r7, #32]
 8046784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8046786:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8046788:	69fb      	ldr	r3, [r7, #28]
 804678a:	2b00      	cmp	r3, #0
 804678c:	d019      	beq.n	80467c2 <xQueueReceive+0xa8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 804678e:	68b9      	ldr	r1, [r7, #8]
 8046790:	6a38      	ldr	r0, [r7, #32]
 8046792:	f000 f9e1 	bl	8046b58 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8046796:	69fb      	ldr	r3, [r7, #28]
 8046798:	1e5a      	subs	r2, r3, #1
 804679a:	6a3b      	ldr	r3, [r7, #32]
 804679c:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 804679e:	6a3b      	ldr	r3, [r7, #32]
 80467a0:	691b      	ldr	r3, [r3, #16]
 80467a2:	2b00      	cmp	r3, #0
 80467a4:	d009      	beq.n	80467ba <xQueueReceive+0xa0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80467a6:	6a3b      	ldr	r3, [r7, #32]
 80467a8:	3310      	adds	r3, #16
 80467aa:	4618      	mov	r0, r3
 80467ac:	f000 ff04 	bl	80475b8 <xTaskRemoveFromEventList>
 80467b0:	4603      	mov	r3, r0
 80467b2:	2b00      	cmp	r3, #0
 80467b4:	d001      	beq.n	80467ba <xQueueReceive+0xa0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80467b6:	f7ff fb29 	bl	8045e0c <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80467ba:	f7ff fb4b 	bl	8045e54 <vPortExitCritical>
				return pdPASS;
 80467be:	2301      	movs	r3, #1
 80467c0:	e063      	b.n	804688a <xQueueReceive+0x170>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80467c2:	687b      	ldr	r3, [r7, #4]
 80467c4:	2b00      	cmp	r3, #0
 80467c6:	d103      	bne.n	80467d0 <xQueueReceive+0xb6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80467c8:	f7ff fb44 	bl	8045e54 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80467cc:	2300      	movs	r3, #0
 80467ce:	e05c      	b.n	804688a <xQueueReceive+0x170>
				}
				else if( xEntryTimeSet == pdFALSE )
 80467d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80467d2:	2b00      	cmp	r3, #0
 80467d4:	d106      	bne.n	80467e4 <xQueueReceive+0xca>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80467d6:	f107 0314 	add.w	r3, r7, #20
 80467da:	4618      	mov	r0, r3
 80467dc:	f000 ff48 	bl	8047670 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80467e0:	2301      	movs	r3, #1
 80467e2:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80467e4:	f7ff fb36 	bl	8045e54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80467e8:	f000 fcb8 	bl	804715c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80467ec:	f7ff fb20 	bl	8045e30 <vPortEnterCritical>
 80467f0:	6a3b      	ldr	r3, [r7, #32]
 80467f2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80467f6:	b25b      	sxtb	r3, r3
 80467f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80467fc:	d103      	bne.n	8046806 <xQueueReceive+0xec>
 80467fe:	6a3b      	ldr	r3, [r7, #32]
 8046800:	2200      	movs	r2, #0
 8046802:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8046806:	6a3b      	ldr	r3, [r7, #32]
 8046808:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 804680c:	b25b      	sxtb	r3, r3
 804680e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8046812:	d103      	bne.n	804681c <xQueueReceive+0x102>
 8046814:	6a3b      	ldr	r3, [r7, #32]
 8046816:	2200      	movs	r2, #0
 8046818:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 804681c:	f7ff fb1a 	bl	8045e54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8046820:	1d3a      	adds	r2, r7, #4
 8046822:	f107 0314 	add.w	r3, r7, #20
 8046826:	4611      	mov	r1, r2
 8046828:	4618      	mov	r0, r3
 804682a:	f000 ff37 	bl	804769c <xTaskCheckForTimeOut>
 804682e:	4603      	mov	r3, r0
 8046830:	2b00      	cmp	r3, #0
 8046832:	d11d      	bne.n	8046870 <xQueueReceive+0x156>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8046834:	6a38      	ldr	r0, [r7, #32]
 8046836:	f000 fa07 	bl	8046c48 <prvIsQueueEmpty>
 804683a:	4603      	mov	r3, r0
 804683c:	2b00      	cmp	r3, #0
 804683e:	d011      	beq.n	8046864 <xQueueReceive+0x14a>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8046840:	6a3b      	ldr	r3, [r7, #32]
 8046842:	3324      	adds	r3, #36	@ 0x24
 8046844:	687a      	ldr	r2, [r7, #4]
 8046846:	4611      	mov	r1, r2
 8046848:	4618      	mov	r0, r3
 804684a:	f000 fe73 	bl	8047534 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 804684e:	6a38      	ldr	r0, [r7, #32]
 8046850:	f000 f9a8 	bl	8046ba4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8046854:	f000 fc90 	bl	8047178 <xTaskResumeAll>
 8046858:	4603      	mov	r3, r0
 804685a:	2b00      	cmp	r3, #0
 804685c:	d18f      	bne.n	804677e <xQueueReceive+0x64>
				{
					portYIELD_WITHIN_API();
 804685e:	f7ff fad5 	bl	8045e0c <vPortYield>
 8046862:	e78c      	b.n	804677e <xQueueReceive+0x64>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8046864:	6a38      	ldr	r0, [r7, #32]
 8046866:	f000 f99d 	bl	8046ba4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 804686a:	f000 fc85 	bl	8047178 <xTaskResumeAll>
 804686e:	e786      	b.n	804677e <xQueueReceive+0x64>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8046870:	6a38      	ldr	r0, [r7, #32]
 8046872:	f000 f997 	bl	8046ba4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8046876:	f000 fc7f 	bl	8047178 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 804687a:	6a38      	ldr	r0, [r7, #32]
 804687c:	f000 f9e4 	bl	8046c48 <prvIsQueueEmpty>
 8046880:	4603      	mov	r3, r0
 8046882:	2b00      	cmp	r3, #0
 8046884:	f43f af7b 	beq.w	804677e <xQueueReceive+0x64>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8046888:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 804688a:	4618      	mov	r0, r3
 804688c:	3728      	adds	r7, #40	@ 0x28
 804688e:	46bd      	mov	sp, r7
 8046890:	bd80      	pop	{r7, pc}

08046892 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8046892:	b580      	push	{r7, lr}
 8046894:	b08a      	sub	sp, #40	@ 0x28
 8046896:	af00      	add	r7, sp, #0
 8046898:	6078      	str	r0, [r7, #4]
 804689a:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 804689c:	2300      	movs	r3, #0
 804689e:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80468a0:	687b      	ldr	r3, [r7, #4]
 80468a2:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80468a4:	2300      	movs	r3, #0
 80468a6:	623b      	str	r3, [r7, #32]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80468a8:	69fb      	ldr	r3, [r7, #28]
 80468aa:	2b00      	cmp	r3, #0
 80468ac:	d103      	bne.n	80468b6 <xQueueSemaphoreTake+0x24>
 80468ae:	f7ff fc33 	bl	8046118 <ulSetInterruptMask>
 80468b2:	bf00      	nop
 80468b4:	e7fd      	b.n	80468b2 <xQueueSemaphoreTake+0x20>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80468b6:	69fb      	ldr	r3, [r7, #28]
 80468b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80468ba:	2b00      	cmp	r3, #0
 80468bc:	d003      	beq.n	80468c6 <xQueueSemaphoreTake+0x34>
 80468be:	f7ff fc2b 	bl	8046118 <ulSetInterruptMask>
 80468c2:	bf00      	nop
 80468c4:	e7fd      	b.n	80468c2 <xQueueSemaphoreTake+0x30>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80468c6:	f001 f817 	bl	80478f8 <xTaskGetSchedulerState>
 80468ca:	4603      	mov	r3, r0
 80468cc:	2b00      	cmp	r3, #0
 80468ce:	d102      	bne.n	80468d6 <xQueueSemaphoreTake+0x44>
 80468d0:	683b      	ldr	r3, [r7, #0]
 80468d2:	2b00      	cmp	r3, #0
 80468d4:	d101      	bne.n	80468da <xQueueSemaphoreTake+0x48>
 80468d6:	2301      	movs	r3, #1
 80468d8:	e000      	b.n	80468dc <xQueueSemaphoreTake+0x4a>
 80468da:	2300      	movs	r3, #0
 80468dc:	2b00      	cmp	r3, #0
 80468de:	d103      	bne.n	80468e8 <xQueueSemaphoreTake+0x56>
 80468e0:	f7ff fc1a 	bl	8046118 <ulSetInterruptMask>
 80468e4:	bf00      	nop
 80468e6:	e7fd      	b.n	80468e4 <xQueueSemaphoreTake+0x52>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80468e8:	f7ff faa2 	bl	8045e30 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80468ec:	69fb      	ldr	r3, [r7, #28]
 80468ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80468f0:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80468f2:	69bb      	ldr	r3, [r7, #24]
 80468f4:	2b00      	cmp	r3, #0
 80468f6:	d01e      	beq.n	8046936 <xQueueSemaphoreTake+0xa4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80468f8:	69bb      	ldr	r3, [r7, #24]
 80468fa:	1e5a      	subs	r2, r3, #1
 80468fc:	69fb      	ldr	r3, [r7, #28]
 80468fe:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8046900:	69fb      	ldr	r3, [r7, #28]
 8046902:	681b      	ldr	r3, [r3, #0]
 8046904:	2b00      	cmp	r3, #0
 8046906:	d104      	bne.n	8046912 <xQueueSemaphoreTake+0x80>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8046908:	f001 f950 	bl	8047bac <pvTaskIncrementMutexHeldCount>
 804690c:	4602      	mov	r2, r0
 804690e:	69fb      	ldr	r3, [r7, #28]
 8046910:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8046912:	69fb      	ldr	r3, [r7, #28]
 8046914:	691b      	ldr	r3, [r3, #16]
 8046916:	2b00      	cmp	r3, #0
 8046918:	d009      	beq.n	804692e <xQueueSemaphoreTake+0x9c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 804691a:	69fb      	ldr	r3, [r7, #28]
 804691c:	3310      	adds	r3, #16
 804691e:	4618      	mov	r0, r3
 8046920:	f000 fe4a 	bl	80475b8 <xTaskRemoveFromEventList>
 8046924:	4603      	mov	r3, r0
 8046926:	2b00      	cmp	r3, #0
 8046928:	d001      	beq.n	804692e <xQueueSemaphoreTake+0x9c>
					{
						queueYIELD_IF_USING_PREEMPTION();
 804692a:	f7ff fa6f 	bl	8045e0c <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 804692e:	f7ff fa91 	bl	8045e54 <vPortExitCritical>
				return pdPASS;
 8046932:	2301      	movs	r3, #1
 8046934:	e08a      	b.n	8046a4c <xQueueSemaphoreTake+0x1ba>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8046936:	683b      	ldr	r3, [r7, #0]
 8046938:	2b00      	cmp	r3, #0
 804693a:	d10a      	bne.n	8046952 <xQueueSemaphoreTake+0xc0>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 804693c:	6a3b      	ldr	r3, [r7, #32]
 804693e:	2b00      	cmp	r3, #0
 8046940:	d003      	beq.n	804694a <xQueueSemaphoreTake+0xb8>
 8046942:	f7ff fbe9 	bl	8046118 <ulSetInterruptMask>
 8046946:	bf00      	nop
 8046948:	e7fd      	b.n	8046946 <xQueueSemaphoreTake+0xb4>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 804694a:	f7ff fa83 	bl	8045e54 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 804694e:	2300      	movs	r3, #0
 8046950:	e07c      	b.n	8046a4c <xQueueSemaphoreTake+0x1ba>
				}
				else if( xEntryTimeSet == pdFALSE )
 8046952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8046954:	2b00      	cmp	r3, #0
 8046956:	d106      	bne.n	8046966 <xQueueSemaphoreTake+0xd4>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8046958:	f107 030c 	add.w	r3, r7, #12
 804695c:	4618      	mov	r0, r3
 804695e:	f000 fe87 	bl	8047670 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8046962:	2301      	movs	r3, #1
 8046964:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8046966:	f7ff fa75 	bl	8045e54 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 804696a:	f000 fbf7 	bl	804715c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 804696e:	f7ff fa5f 	bl	8045e30 <vPortEnterCritical>
 8046972:	69fb      	ldr	r3, [r7, #28]
 8046974:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8046978:	b25b      	sxtb	r3, r3
 804697a:	f1b3 3fff 	cmp.w	r3, #4294967295
 804697e:	d103      	bne.n	8046988 <xQueueSemaphoreTake+0xf6>
 8046980:	69fb      	ldr	r3, [r7, #28]
 8046982:	2200      	movs	r2, #0
 8046984:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8046988:	69fb      	ldr	r3, [r7, #28]
 804698a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 804698e:	b25b      	sxtb	r3, r3
 8046990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8046994:	d103      	bne.n	804699e <xQueueSemaphoreTake+0x10c>
 8046996:	69fb      	ldr	r3, [r7, #28]
 8046998:	2200      	movs	r2, #0
 804699a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 804699e:	f7ff fa59 	bl	8045e54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80469a2:	463a      	mov	r2, r7
 80469a4:	f107 030c 	add.w	r3, r7, #12
 80469a8:	4611      	mov	r1, r2
 80469aa:	4618      	mov	r0, r3
 80469ac:	f000 fe76 	bl	804769c <xTaskCheckForTimeOut>
 80469b0:	4603      	mov	r3, r0
 80469b2:	2b00      	cmp	r3, #0
 80469b4:	d12c      	bne.n	8046a10 <xQueueSemaphoreTake+0x17e>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80469b6:	69f8      	ldr	r0, [r7, #28]
 80469b8:	f000 f946 	bl	8046c48 <prvIsQueueEmpty>
 80469bc:	4603      	mov	r3, r0
 80469be:	2b00      	cmp	r3, #0
 80469c0:	d020      	beq.n	8046a04 <xQueueSemaphoreTake+0x172>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80469c2:	69fb      	ldr	r3, [r7, #28]
 80469c4:	681b      	ldr	r3, [r3, #0]
 80469c6:	2b00      	cmp	r3, #0
 80469c8:	d109      	bne.n	80469de <xQueueSemaphoreTake+0x14c>
					{
						taskENTER_CRITICAL();
 80469ca:	f7ff fa31 	bl	8045e30 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80469ce:	69fb      	ldr	r3, [r7, #28]
 80469d0:	689b      	ldr	r3, [r3, #8]
 80469d2:	4618      	mov	r0, r3
 80469d4:	f000 ffae 	bl	8047934 <xTaskPriorityInherit>
 80469d8:	6238      	str	r0, [r7, #32]
						}
						taskEXIT_CRITICAL();
 80469da:	f7ff fa3b 	bl	8045e54 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80469de:	69fb      	ldr	r3, [r7, #28]
 80469e0:	3324      	adds	r3, #36	@ 0x24
 80469e2:	683a      	ldr	r2, [r7, #0]
 80469e4:	4611      	mov	r1, r2
 80469e6:	4618      	mov	r0, r3
 80469e8:	f000 fda4 	bl	8047534 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80469ec:	69f8      	ldr	r0, [r7, #28]
 80469ee:	f000 f8d9 	bl	8046ba4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80469f2:	f000 fbc1 	bl	8047178 <xTaskResumeAll>
 80469f6:	4603      	mov	r3, r0
 80469f8:	2b00      	cmp	r3, #0
 80469fa:	f47f af75 	bne.w	80468e8 <xQueueSemaphoreTake+0x56>
				{
					portYIELD_WITHIN_API();
 80469fe:	f7ff fa05 	bl	8045e0c <vPortYield>
 8046a02:	e771      	b.n	80468e8 <xQueueSemaphoreTake+0x56>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8046a04:	69f8      	ldr	r0, [r7, #28]
 8046a06:	f000 f8cd 	bl	8046ba4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8046a0a:	f000 fbb5 	bl	8047178 <xTaskResumeAll>
 8046a0e:	e76b      	b.n	80468e8 <xQueueSemaphoreTake+0x56>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8046a10:	69f8      	ldr	r0, [r7, #28]
 8046a12:	f000 f8c7 	bl	8046ba4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8046a16:	f000 fbaf 	bl	8047178 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8046a1a:	69f8      	ldr	r0, [r7, #28]
 8046a1c:	f000 f914 	bl	8046c48 <prvIsQueueEmpty>
 8046a20:	4603      	mov	r3, r0
 8046a22:	2b00      	cmp	r3, #0
 8046a24:	f43f af60 	beq.w	80468e8 <xQueueSemaphoreTake+0x56>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8046a28:	6a3b      	ldr	r3, [r7, #32]
 8046a2a:	2b00      	cmp	r3, #0
 8046a2c:	d00d      	beq.n	8046a4a <xQueueSemaphoreTake+0x1b8>
					{
						taskENTER_CRITICAL();
 8046a2e:	f7ff f9ff 	bl	8045e30 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8046a32:	69f8      	ldr	r0, [r7, #28]
 8046a34:	f000 f80e 	bl	8046a54 <prvGetDisinheritPriorityAfterTimeout>
 8046a38:	6178      	str	r0, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8046a3a:	69fb      	ldr	r3, [r7, #28]
 8046a3c:	689b      	ldr	r3, [r3, #8]
 8046a3e:	6979      	ldr	r1, [r7, #20]
 8046a40:	4618      	mov	r0, r3
 8046a42:	f001 f83f 	bl	8047ac4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8046a46:	f7ff fa05 	bl	8045e54 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8046a4a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8046a4c:	4618      	mov	r0, r3
 8046a4e:	3728      	adds	r7, #40	@ 0x28
 8046a50:	46bd      	mov	sp, r7
 8046a52:	bd80      	pop	{r7, pc}

08046a54 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8046a54:	b480      	push	{r7}
 8046a56:	b085      	sub	sp, #20
 8046a58:	af00      	add	r7, sp, #0
 8046a5a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8046a5c:	687b      	ldr	r3, [r7, #4]
 8046a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8046a60:	2b00      	cmp	r3, #0
 8046a62:	d006      	beq.n	8046a72 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8046a64:	687b      	ldr	r3, [r7, #4]
 8046a66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8046a68:	681b      	ldr	r3, [r3, #0]
 8046a6a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8046a6e:	60fb      	str	r3, [r7, #12]
 8046a70:	e001      	b.n	8046a76 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8046a72:	2300      	movs	r3, #0
 8046a74:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8046a76:	68fb      	ldr	r3, [r7, #12]
	}
 8046a78:	4618      	mov	r0, r3
 8046a7a:	3714      	adds	r7, #20
 8046a7c:	46bd      	mov	sp, r7
 8046a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8046a82:	4770      	bx	lr

08046a84 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8046a84:	b580      	push	{r7, lr}
 8046a86:	b086      	sub	sp, #24
 8046a88:	af00      	add	r7, sp, #0
 8046a8a:	60f8      	str	r0, [r7, #12]
 8046a8c:	60b9      	str	r1, [r7, #8]
 8046a8e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8046a90:	2300      	movs	r3, #0
 8046a92:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8046a94:	68fb      	ldr	r3, [r7, #12]
 8046a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8046a98:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8046a9a:	68fb      	ldr	r3, [r7, #12]
 8046a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046a9e:	2b00      	cmp	r3, #0
 8046aa0:	d10d      	bne.n	8046abe <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8046aa2:	68fb      	ldr	r3, [r7, #12]
 8046aa4:	681b      	ldr	r3, [r3, #0]
 8046aa6:	2b00      	cmp	r3, #0
 8046aa8:	d14d      	bne.n	8046b46 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8046aaa:	68fb      	ldr	r3, [r7, #12]
 8046aac:	689b      	ldr	r3, [r3, #8]
 8046aae:	4618      	mov	r0, r3
 8046ab0:	f000 ffa8 	bl	8047a04 <xTaskPriorityDisinherit>
 8046ab4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8046ab6:	68fb      	ldr	r3, [r7, #12]
 8046ab8:	2200      	movs	r2, #0
 8046aba:	609a      	str	r2, [r3, #8]
 8046abc:	e043      	b.n	8046b46 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8046abe:	687b      	ldr	r3, [r7, #4]
 8046ac0:	2b00      	cmp	r3, #0
 8046ac2:	d119      	bne.n	8046af8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8046ac4:	68fb      	ldr	r3, [r7, #12]
 8046ac6:	6858      	ldr	r0, [r3, #4]
 8046ac8:	68fb      	ldr	r3, [r7, #12]
 8046aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046acc:	461a      	mov	r2, r3
 8046ace:	68b9      	ldr	r1, [r7, #8]
 8046ad0:	f001 fe73 	bl	80487ba <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8046ad4:	68fb      	ldr	r3, [r7, #12]
 8046ad6:	685a      	ldr	r2, [r3, #4]
 8046ad8:	68fb      	ldr	r3, [r7, #12]
 8046ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046adc:	441a      	add	r2, r3
 8046ade:	68fb      	ldr	r3, [r7, #12]
 8046ae0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8046ae2:	68fb      	ldr	r3, [r7, #12]
 8046ae4:	685a      	ldr	r2, [r3, #4]
 8046ae6:	68fb      	ldr	r3, [r7, #12]
 8046ae8:	689b      	ldr	r3, [r3, #8]
 8046aea:	429a      	cmp	r2, r3
 8046aec:	d32b      	bcc.n	8046b46 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8046aee:	68fb      	ldr	r3, [r7, #12]
 8046af0:	681a      	ldr	r2, [r3, #0]
 8046af2:	68fb      	ldr	r3, [r7, #12]
 8046af4:	605a      	str	r2, [r3, #4]
 8046af6:	e026      	b.n	8046b46 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8046af8:	68fb      	ldr	r3, [r7, #12]
 8046afa:	68d8      	ldr	r0, [r3, #12]
 8046afc:	68fb      	ldr	r3, [r7, #12]
 8046afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046b00:	461a      	mov	r2, r3
 8046b02:	68b9      	ldr	r1, [r7, #8]
 8046b04:	f001 fe59 	bl	80487ba <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8046b08:	68fb      	ldr	r3, [r7, #12]
 8046b0a:	68da      	ldr	r2, [r3, #12]
 8046b0c:	68fb      	ldr	r3, [r7, #12]
 8046b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046b10:	425b      	negs	r3, r3
 8046b12:	441a      	add	r2, r3
 8046b14:	68fb      	ldr	r3, [r7, #12]
 8046b16:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8046b18:	68fb      	ldr	r3, [r7, #12]
 8046b1a:	68da      	ldr	r2, [r3, #12]
 8046b1c:	68fb      	ldr	r3, [r7, #12]
 8046b1e:	681b      	ldr	r3, [r3, #0]
 8046b20:	429a      	cmp	r2, r3
 8046b22:	d207      	bcs.n	8046b34 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8046b24:	68fb      	ldr	r3, [r7, #12]
 8046b26:	689a      	ldr	r2, [r3, #8]
 8046b28:	68fb      	ldr	r3, [r7, #12]
 8046b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046b2c:	425b      	negs	r3, r3
 8046b2e:	441a      	add	r2, r3
 8046b30:	68fb      	ldr	r3, [r7, #12]
 8046b32:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8046b34:	687b      	ldr	r3, [r7, #4]
 8046b36:	2b02      	cmp	r3, #2
 8046b38:	d105      	bne.n	8046b46 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8046b3a:	693b      	ldr	r3, [r7, #16]
 8046b3c:	2b00      	cmp	r3, #0
 8046b3e:	d002      	beq.n	8046b46 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8046b40:	693b      	ldr	r3, [r7, #16]
 8046b42:	3b01      	subs	r3, #1
 8046b44:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8046b46:	693b      	ldr	r3, [r7, #16]
 8046b48:	1c5a      	adds	r2, r3, #1
 8046b4a:	68fb      	ldr	r3, [r7, #12]
 8046b4c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8046b4e:	697b      	ldr	r3, [r7, #20]
}
 8046b50:	4618      	mov	r0, r3
 8046b52:	3718      	adds	r7, #24
 8046b54:	46bd      	mov	sp, r7
 8046b56:	bd80      	pop	{r7, pc}

08046b58 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8046b58:	b580      	push	{r7, lr}
 8046b5a:	b082      	sub	sp, #8
 8046b5c:	af00      	add	r7, sp, #0
 8046b5e:	6078      	str	r0, [r7, #4]
 8046b60:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8046b62:	687b      	ldr	r3, [r7, #4]
 8046b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046b66:	2b00      	cmp	r3, #0
 8046b68:	d018      	beq.n	8046b9c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8046b6a:	687b      	ldr	r3, [r7, #4]
 8046b6c:	68da      	ldr	r2, [r3, #12]
 8046b6e:	687b      	ldr	r3, [r7, #4]
 8046b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046b72:	441a      	add	r2, r3
 8046b74:	687b      	ldr	r3, [r7, #4]
 8046b76:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8046b78:	687b      	ldr	r3, [r7, #4]
 8046b7a:	68da      	ldr	r2, [r3, #12]
 8046b7c:	687b      	ldr	r3, [r7, #4]
 8046b7e:	689b      	ldr	r3, [r3, #8]
 8046b80:	429a      	cmp	r2, r3
 8046b82:	d303      	bcc.n	8046b8c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8046b84:	687b      	ldr	r3, [r7, #4]
 8046b86:	681a      	ldr	r2, [r3, #0]
 8046b88:	687b      	ldr	r3, [r7, #4]
 8046b8a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8046b8c:	687b      	ldr	r3, [r7, #4]
 8046b8e:	68d9      	ldr	r1, [r3, #12]
 8046b90:	687b      	ldr	r3, [r7, #4]
 8046b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046b94:	461a      	mov	r2, r3
 8046b96:	6838      	ldr	r0, [r7, #0]
 8046b98:	f001 fe0f 	bl	80487ba <memcpy>
	}
}
 8046b9c:	bf00      	nop
 8046b9e:	3708      	adds	r7, #8
 8046ba0:	46bd      	mov	sp, r7
 8046ba2:	bd80      	pop	{r7, pc}

08046ba4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8046ba4:	b580      	push	{r7, lr}
 8046ba6:	b084      	sub	sp, #16
 8046ba8:	af00      	add	r7, sp, #0
 8046baa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8046bac:	f7ff f940 	bl	8045e30 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8046bb0:	687b      	ldr	r3, [r7, #4]
 8046bb2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8046bb6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8046bb8:	e011      	b.n	8046bde <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8046bba:	687b      	ldr	r3, [r7, #4]
 8046bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8046bbe:	2b00      	cmp	r3, #0
 8046bc0:	d012      	beq.n	8046be8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8046bc2:	687b      	ldr	r3, [r7, #4]
 8046bc4:	3324      	adds	r3, #36	@ 0x24
 8046bc6:	4618      	mov	r0, r3
 8046bc8:	f000 fcf6 	bl	80475b8 <xTaskRemoveFromEventList>
 8046bcc:	4603      	mov	r3, r0
 8046bce:	2b00      	cmp	r3, #0
 8046bd0:	d001      	beq.n	8046bd6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8046bd2:	f000 fdb7 	bl	8047744 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8046bd6:	7bfb      	ldrb	r3, [r7, #15]
 8046bd8:	3b01      	subs	r3, #1
 8046bda:	b2db      	uxtb	r3, r3
 8046bdc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8046bde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8046be2:	2b00      	cmp	r3, #0
 8046be4:	dce9      	bgt.n	8046bba <prvUnlockQueue+0x16>
 8046be6:	e000      	b.n	8046bea <prvUnlockQueue+0x46>
					break;
 8046be8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8046bea:	687b      	ldr	r3, [r7, #4]
 8046bec:	22ff      	movs	r2, #255	@ 0xff
 8046bee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8046bf2:	f7ff f92f 	bl	8045e54 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8046bf6:	f7ff f91b 	bl	8045e30 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8046bfa:	687b      	ldr	r3, [r7, #4]
 8046bfc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8046c00:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8046c02:	e011      	b.n	8046c28 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8046c04:	687b      	ldr	r3, [r7, #4]
 8046c06:	691b      	ldr	r3, [r3, #16]
 8046c08:	2b00      	cmp	r3, #0
 8046c0a:	d012      	beq.n	8046c32 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8046c0c:	687b      	ldr	r3, [r7, #4]
 8046c0e:	3310      	adds	r3, #16
 8046c10:	4618      	mov	r0, r3
 8046c12:	f000 fcd1 	bl	80475b8 <xTaskRemoveFromEventList>
 8046c16:	4603      	mov	r3, r0
 8046c18:	2b00      	cmp	r3, #0
 8046c1a:	d001      	beq.n	8046c20 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8046c1c:	f000 fd92 	bl	8047744 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8046c20:	7bbb      	ldrb	r3, [r7, #14]
 8046c22:	3b01      	subs	r3, #1
 8046c24:	b2db      	uxtb	r3, r3
 8046c26:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8046c28:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8046c2c:	2b00      	cmp	r3, #0
 8046c2e:	dce9      	bgt.n	8046c04 <prvUnlockQueue+0x60>
 8046c30:	e000      	b.n	8046c34 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8046c32:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8046c34:	687b      	ldr	r3, [r7, #4]
 8046c36:	22ff      	movs	r2, #255	@ 0xff
 8046c38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8046c3c:	f7ff f90a 	bl	8045e54 <vPortExitCritical>
}
 8046c40:	bf00      	nop
 8046c42:	3710      	adds	r7, #16
 8046c44:	46bd      	mov	sp, r7
 8046c46:	bd80      	pop	{r7, pc}

08046c48 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8046c48:	b580      	push	{r7, lr}
 8046c4a:	b084      	sub	sp, #16
 8046c4c:	af00      	add	r7, sp, #0
 8046c4e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8046c50:	f7ff f8ee 	bl	8045e30 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8046c54:	687b      	ldr	r3, [r7, #4]
 8046c56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8046c58:	2b00      	cmp	r3, #0
 8046c5a:	d102      	bne.n	8046c62 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8046c5c:	2301      	movs	r3, #1
 8046c5e:	60fb      	str	r3, [r7, #12]
 8046c60:	e001      	b.n	8046c66 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8046c62:	2300      	movs	r3, #0
 8046c64:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8046c66:	f7ff f8f5 	bl	8045e54 <vPortExitCritical>

	return xReturn;
 8046c6a:	68fb      	ldr	r3, [r7, #12]
}
 8046c6c:	4618      	mov	r0, r3
 8046c6e:	3710      	adds	r7, #16
 8046c70:	46bd      	mov	sp, r7
 8046c72:	bd80      	pop	{r7, pc}

08046c74 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8046c74:	b580      	push	{r7, lr}
 8046c76:	b084      	sub	sp, #16
 8046c78:	af00      	add	r7, sp, #0
 8046c7a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8046c7c:	f7ff f8d8 	bl	8045e30 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8046c80:	687b      	ldr	r3, [r7, #4]
 8046c82:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8046c84:	687b      	ldr	r3, [r7, #4]
 8046c86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8046c88:	429a      	cmp	r2, r3
 8046c8a:	d102      	bne.n	8046c92 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8046c8c:	2301      	movs	r3, #1
 8046c8e:	60fb      	str	r3, [r7, #12]
 8046c90:	e001      	b.n	8046c96 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8046c92:	2300      	movs	r3, #0
 8046c94:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8046c96:	f7ff f8dd 	bl	8045e54 <vPortExitCritical>

	return xReturn;
 8046c9a:	68fb      	ldr	r3, [r7, #12]
}
 8046c9c:	4618      	mov	r0, r3
 8046c9e:	3710      	adds	r7, #16
 8046ca0:	46bd      	mov	sp, r7
 8046ca2:	bd80      	pop	{r7, pc}

08046ca4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8046ca4:	b480      	push	{r7}
 8046ca6:	b085      	sub	sp, #20
 8046ca8:	af00      	add	r7, sp, #0
 8046caa:	6078      	str	r0, [r7, #4]
 8046cac:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8046cae:	2300      	movs	r3, #0
 8046cb0:	60fb      	str	r3, [r7, #12]
 8046cb2:	e014      	b.n	8046cde <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8046cb4:	4a0f      	ldr	r2, [pc, #60]	@ (8046cf4 <vQueueAddToRegistry+0x50>)
 8046cb6:	68fb      	ldr	r3, [r7, #12]
 8046cb8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8046cbc:	2b00      	cmp	r3, #0
 8046cbe:	d10b      	bne.n	8046cd8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8046cc0:	490c      	ldr	r1, [pc, #48]	@ (8046cf4 <vQueueAddToRegistry+0x50>)
 8046cc2:	68fb      	ldr	r3, [r7, #12]
 8046cc4:	683a      	ldr	r2, [r7, #0]
 8046cc6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8046cca:	4a0a      	ldr	r2, [pc, #40]	@ (8046cf4 <vQueueAddToRegistry+0x50>)
 8046ccc:	68fb      	ldr	r3, [r7, #12]
 8046cce:	00db      	lsls	r3, r3, #3
 8046cd0:	4413      	add	r3, r2
 8046cd2:	687a      	ldr	r2, [r7, #4]
 8046cd4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8046cd6:	e006      	b.n	8046ce6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8046cd8:	68fb      	ldr	r3, [r7, #12]
 8046cda:	3301      	adds	r3, #1
 8046cdc:	60fb      	str	r3, [r7, #12]
 8046cde:	68fb      	ldr	r3, [r7, #12]
 8046ce0:	2b07      	cmp	r3, #7
 8046ce2:	d9e7      	bls.n	8046cb4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8046ce4:	bf00      	nop
 8046ce6:	bf00      	nop
 8046ce8:	3714      	adds	r7, #20
 8046cea:	46bd      	mov	sp, r7
 8046cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8046cf0:	4770      	bx	lr
 8046cf2:	bf00      	nop
 8046cf4:	2001b2d8 	.word	0x2001b2d8

08046cf8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8046cf8:	b580      	push	{r7, lr}
 8046cfa:	b086      	sub	sp, #24
 8046cfc:	af00      	add	r7, sp, #0
 8046cfe:	60f8      	str	r0, [r7, #12]
 8046d00:	60b9      	str	r1, [r7, #8]
 8046d02:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8046d04:	68fb      	ldr	r3, [r7, #12]
 8046d06:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8046d08:	f7ff f892 	bl	8045e30 <vPortEnterCritical>
 8046d0c:	697b      	ldr	r3, [r7, #20]
 8046d0e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8046d12:	b25b      	sxtb	r3, r3
 8046d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8046d18:	d103      	bne.n	8046d22 <vQueueWaitForMessageRestricted+0x2a>
 8046d1a:	697b      	ldr	r3, [r7, #20]
 8046d1c:	2200      	movs	r2, #0
 8046d1e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8046d22:	697b      	ldr	r3, [r7, #20]
 8046d24:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8046d28:	b25b      	sxtb	r3, r3
 8046d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8046d2e:	d103      	bne.n	8046d38 <vQueueWaitForMessageRestricted+0x40>
 8046d30:	697b      	ldr	r3, [r7, #20]
 8046d32:	2200      	movs	r2, #0
 8046d34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8046d38:	f7ff f88c 	bl	8045e54 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8046d3c:	697b      	ldr	r3, [r7, #20]
 8046d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8046d40:	2b00      	cmp	r3, #0
 8046d42:	d106      	bne.n	8046d52 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8046d44:	697b      	ldr	r3, [r7, #20]
 8046d46:	3324      	adds	r3, #36	@ 0x24
 8046d48:	687a      	ldr	r2, [r7, #4]
 8046d4a:	68b9      	ldr	r1, [r7, #8]
 8046d4c:	4618      	mov	r0, r3
 8046d4e:	f000 fc0f 	bl	8047570 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8046d52:	6978      	ldr	r0, [r7, #20]
 8046d54:	f7ff ff26 	bl	8046ba4 <prvUnlockQueue>
	}
 8046d58:	bf00      	nop
 8046d5a:	3718      	adds	r7, #24
 8046d5c:	46bd      	mov	sp, r7
 8046d5e:	bd80      	pop	{r7, pc}

08046d60 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8046d60:	b580      	push	{r7, lr}
 8046d62:	b08c      	sub	sp, #48	@ 0x30
 8046d64:	af04      	add	r7, sp, #16
 8046d66:	60f8      	str	r0, [r7, #12]
 8046d68:	60b9      	str	r1, [r7, #8]
 8046d6a:	607a      	str	r2, [r7, #4]
 8046d6c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8046d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8046d70:	2b00      	cmp	r3, #0
 8046d72:	d103      	bne.n	8046d7c <xTaskCreateStatic+0x1c>
 8046d74:	f7ff f9d0 	bl	8046118 <ulSetInterruptMask>
 8046d78:	bf00      	nop
 8046d7a:	e7fd      	b.n	8046d78 <xTaskCreateStatic+0x18>
		configASSERT( pxTaskBuffer != NULL );
 8046d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8046d7e:	2b00      	cmp	r3, #0
 8046d80:	d103      	bne.n	8046d8a <xTaskCreateStatic+0x2a>
 8046d82:	f7ff f9c9 	bl	8046118 <ulSetInterruptMask>
 8046d86:	bf00      	nop
 8046d88:	e7fd      	b.n	8046d86 <xTaskCreateStatic+0x26>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8046d8a:	235c      	movs	r3, #92	@ 0x5c
 8046d8c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8046d8e:	697b      	ldr	r3, [r7, #20]
 8046d90:	2b5c      	cmp	r3, #92	@ 0x5c
 8046d92:	d003      	beq.n	8046d9c <xTaskCreateStatic+0x3c>
 8046d94:	f7ff f9c0 	bl	8046118 <ulSetInterruptMask>
 8046d98:	bf00      	nop
 8046d9a:	e7fd      	b.n	8046d98 <xTaskCreateStatic+0x38>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8046d9c:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8046d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8046da0:	2b00      	cmp	r3, #0
 8046da2:	d01e      	beq.n	8046de2 <xTaskCreateStatic+0x82>
 8046da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8046da6:	2b00      	cmp	r3, #0
 8046da8:	d01b      	beq.n	8046de2 <xTaskCreateStatic+0x82>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8046daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8046dac:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8046dae:	69fb      	ldr	r3, [r7, #28]
 8046db0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8046db2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8046db4:	69fb      	ldr	r3, [r7, #28]
 8046db6:	2202      	movs	r2, #2
 8046db8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8046dbc:	2300      	movs	r3, #0
 8046dbe:	9303      	str	r3, [sp, #12]
 8046dc0:	69fb      	ldr	r3, [r7, #28]
 8046dc2:	9302      	str	r3, [sp, #8]
 8046dc4:	f107 0318 	add.w	r3, r7, #24
 8046dc8:	9301      	str	r3, [sp, #4]
 8046dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046dcc:	9300      	str	r3, [sp, #0]
 8046dce:	683b      	ldr	r3, [r7, #0]
 8046dd0:	687a      	ldr	r2, [r7, #4]
 8046dd2:	68b9      	ldr	r1, [r7, #8]
 8046dd4:	68f8      	ldr	r0, [r7, #12]
 8046dd6:	f000 f850 	bl	8046e7a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8046dda:	69f8      	ldr	r0, [r7, #28]
 8046ddc:	f000 f8d8 	bl	8046f90 <prvAddNewTaskToReadyList>
 8046de0:	e001      	b.n	8046de6 <xTaskCreateStatic+0x86>
		}
		else
		{
			xReturn = NULL;
 8046de2:	2300      	movs	r3, #0
 8046de4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8046de6:	69bb      	ldr	r3, [r7, #24]
	}
 8046de8:	4618      	mov	r0, r3
 8046dea:	3720      	adds	r7, #32
 8046dec:	46bd      	mov	sp, r7
 8046dee:	bd80      	pop	{r7, pc}

08046df0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8046df0:	b580      	push	{r7, lr}
 8046df2:	b08c      	sub	sp, #48	@ 0x30
 8046df4:	af04      	add	r7, sp, #16
 8046df6:	60f8      	str	r0, [r7, #12]
 8046df8:	60b9      	str	r1, [r7, #8]
 8046dfa:	603b      	str	r3, [r7, #0]
 8046dfc:	4613      	mov	r3, r2
 8046dfe:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8046e00:	88fb      	ldrh	r3, [r7, #6]
 8046e02:	009b      	lsls	r3, r3, #2
 8046e04:	4618      	mov	r0, r3
 8046e06:	f7fe fd47 	bl	8045898 <pvPortMalloc>
 8046e0a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8046e0c:	697b      	ldr	r3, [r7, #20]
 8046e0e:	2b00      	cmp	r3, #0
 8046e10:	d00e      	beq.n	8046e30 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8046e12:	205c      	movs	r0, #92	@ 0x5c
 8046e14:	f7fe fd40 	bl	8045898 <pvPortMalloc>
 8046e18:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8046e1a:	69fb      	ldr	r3, [r7, #28]
 8046e1c:	2b00      	cmp	r3, #0
 8046e1e:	d003      	beq.n	8046e28 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8046e20:	69fb      	ldr	r3, [r7, #28]
 8046e22:	697a      	ldr	r2, [r7, #20]
 8046e24:	631a      	str	r2, [r3, #48]	@ 0x30
 8046e26:	e005      	b.n	8046e34 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8046e28:	6978      	ldr	r0, [r7, #20]
 8046e2a:	f7fe fdeb 	bl	8045a04 <vPortFree>
 8046e2e:	e001      	b.n	8046e34 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8046e30:	2300      	movs	r3, #0
 8046e32:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8046e34:	69fb      	ldr	r3, [r7, #28]
 8046e36:	2b00      	cmp	r3, #0
 8046e38:	d017      	beq.n	8046e6a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8046e3a:	69fb      	ldr	r3, [r7, #28]
 8046e3c:	2200      	movs	r2, #0
 8046e3e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8046e42:	88fa      	ldrh	r2, [r7, #6]
 8046e44:	2300      	movs	r3, #0
 8046e46:	9303      	str	r3, [sp, #12]
 8046e48:	69fb      	ldr	r3, [r7, #28]
 8046e4a:	9302      	str	r3, [sp, #8]
 8046e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8046e4e:	9301      	str	r3, [sp, #4]
 8046e50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046e52:	9300      	str	r3, [sp, #0]
 8046e54:	683b      	ldr	r3, [r7, #0]
 8046e56:	68b9      	ldr	r1, [r7, #8]
 8046e58:	68f8      	ldr	r0, [r7, #12]
 8046e5a:	f000 f80e 	bl	8046e7a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8046e5e:	69f8      	ldr	r0, [r7, #28]
 8046e60:	f000 f896 	bl	8046f90 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8046e64:	2301      	movs	r3, #1
 8046e66:	61bb      	str	r3, [r7, #24]
 8046e68:	e002      	b.n	8046e70 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8046e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8046e6e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8046e70:	69bb      	ldr	r3, [r7, #24]
	}
 8046e72:	4618      	mov	r0, r3
 8046e74:	3720      	adds	r7, #32
 8046e76:	46bd      	mov	sp, r7
 8046e78:	bd80      	pop	{r7, pc}

08046e7a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8046e7a:	b580      	push	{r7, lr}
 8046e7c:	b086      	sub	sp, #24
 8046e7e:	af00      	add	r7, sp, #0
 8046e80:	60f8      	str	r0, [r7, #12]
 8046e82:	60b9      	str	r1, [r7, #8]
 8046e84:	607a      	str	r2, [r7, #4]
 8046e86:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8046e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046e8a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8046e8c:	687b      	ldr	r3, [r7, #4]
 8046e8e:	009b      	lsls	r3, r3, #2
 8046e90:	461a      	mov	r2, r3
 8046e92:	21a5      	movs	r1, #165	@ 0xa5
 8046e94:	f001 fc16 	bl	80486c4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8046e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046e9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8046e9c:	687b      	ldr	r3, [r7, #4]
 8046e9e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8046ea2:	3b01      	subs	r3, #1
 8046ea4:	009b      	lsls	r3, r3, #2
 8046ea6:	4413      	add	r3, r2
 8046ea8:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8046eaa:	693b      	ldr	r3, [r7, #16]
 8046eac:	f023 0307 	bic.w	r3, r3, #7
 8046eb0:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8046eb2:	693b      	ldr	r3, [r7, #16]
 8046eb4:	f003 0307 	and.w	r3, r3, #7
 8046eb8:	2b00      	cmp	r3, #0
 8046eba:	d003      	beq.n	8046ec4 <prvInitialiseNewTask+0x4a>
 8046ebc:	f7ff f92c 	bl	8046118 <ulSetInterruptMask>
 8046ec0:	bf00      	nop
 8046ec2:	e7fd      	b.n	8046ec0 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8046ec4:	68bb      	ldr	r3, [r7, #8]
 8046ec6:	2b00      	cmp	r3, #0
 8046ec8:	d01f      	beq.n	8046f0a <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8046eca:	2300      	movs	r3, #0
 8046ecc:	617b      	str	r3, [r7, #20]
 8046ece:	e012      	b.n	8046ef6 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8046ed0:	68ba      	ldr	r2, [r7, #8]
 8046ed2:	697b      	ldr	r3, [r7, #20]
 8046ed4:	4413      	add	r3, r2
 8046ed6:	7819      	ldrb	r1, [r3, #0]
 8046ed8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8046eda:	697b      	ldr	r3, [r7, #20]
 8046edc:	4413      	add	r3, r2
 8046ede:	3334      	adds	r3, #52	@ 0x34
 8046ee0:	460a      	mov	r2, r1
 8046ee2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8046ee4:	68ba      	ldr	r2, [r7, #8]
 8046ee6:	697b      	ldr	r3, [r7, #20]
 8046ee8:	4413      	add	r3, r2
 8046eea:	781b      	ldrb	r3, [r3, #0]
 8046eec:	2b00      	cmp	r3, #0
 8046eee:	d006      	beq.n	8046efe <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8046ef0:	697b      	ldr	r3, [r7, #20]
 8046ef2:	3301      	adds	r3, #1
 8046ef4:	617b      	str	r3, [r7, #20]
 8046ef6:	697b      	ldr	r3, [r7, #20]
 8046ef8:	2b0f      	cmp	r3, #15
 8046efa:	d9e9      	bls.n	8046ed0 <prvInitialiseNewTask+0x56>
 8046efc:	e000      	b.n	8046f00 <prvInitialiseNewTask+0x86>
			{
				break;
 8046efe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8046f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f02:	2200      	movs	r2, #0
 8046f04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8046f08:	e003      	b.n	8046f12 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8046f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f0c:	2200      	movs	r2, #0
 8046f0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8046f12:	6a3b      	ldr	r3, [r7, #32]
 8046f14:	2b37      	cmp	r3, #55	@ 0x37
 8046f16:	d901      	bls.n	8046f1c <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8046f18:	2337      	movs	r3, #55	@ 0x37
 8046f1a:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8046f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f1e:	6a3a      	ldr	r2, [r7, #32]
 8046f20:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8046f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f24:	6a3a      	ldr	r2, [r7, #32]
 8046f26:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8046f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f2a:	2200      	movs	r2, #0
 8046f2c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8046f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f30:	3304      	adds	r3, #4
 8046f32:	4618      	mov	r0, r3
 8046f34:	f7fe fe96 	bl	8045c64 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8046f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f3a:	3318      	adds	r3, #24
 8046f3c:	4618      	mov	r0, r3
 8046f3e:	f7fe fe91 	bl	8045c64 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8046f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f44:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8046f46:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8046f48:	6a3b      	ldr	r3, [r7, #32]
 8046f4a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8046f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f50:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8046f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8046f56:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8046f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f5a:	2200      	movs	r2, #0
 8046f5c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8046f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f60:	2200      	movs	r2, #0
 8046f62:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		function as well. */
		#if( portHAS_STACK_OVERFLOW_CHECKING == 1 )
		{
			#if( portSTACK_GROWTH < 0 )
			{
				pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 8046f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f68:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8046f6a:	683b      	ldr	r3, [r7, #0]
 8046f6c:	68fa      	ldr	r2, [r7, #12]
 8046f6e:	6938      	ldr	r0, [r7, #16]
 8046f70:	f7fe ffe8 	bl	8045f44 <pxPortInitialiseStack>
 8046f74:	4602      	mov	r2, r0
 8046f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f78:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8046f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8046f7c:	2b00      	cmp	r3, #0
 8046f7e:	d002      	beq.n	8046f86 <prvInitialiseNewTask+0x10c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8046f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8046f82:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8046f84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8046f86:	bf00      	nop
 8046f88:	3718      	adds	r7, #24
 8046f8a:	46bd      	mov	sp, r7
 8046f8c:	bd80      	pop	{r7, pc}
	...

08046f90 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8046f90:	b580      	push	{r7, lr}
 8046f92:	b082      	sub	sp, #8
 8046f94:	af00      	add	r7, sp, #0
 8046f96:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8046f98:	f7fe ff4a 	bl	8045e30 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8046f9c:	4b2a      	ldr	r3, [pc, #168]	@ (8047048 <prvAddNewTaskToReadyList+0xb8>)
 8046f9e:	681b      	ldr	r3, [r3, #0]
 8046fa0:	3301      	adds	r3, #1
 8046fa2:	4a29      	ldr	r2, [pc, #164]	@ (8047048 <prvAddNewTaskToReadyList+0xb8>)
 8046fa4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8046fa6:	4b29      	ldr	r3, [pc, #164]	@ (804704c <prvAddNewTaskToReadyList+0xbc>)
 8046fa8:	681b      	ldr	r3, [r3, #0]
 8046faa:	2b00      	cmp	r3, #0
 8046fac:	d109      	bne.n	8046fc2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8046fae:	4a27      	ldr	r2, [pc, #156]	@ (804704c <prvAddNewTaskToReadyList+0xbc>)
 8046fb0:	687b      	ldr	r3, [r7, #4]
 8046fb2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8046fb4:	4b24      	ldr	r3, [pc, #144]	@ (8047048 <prvAddNewTaskToReadyList+0xb8>)
 8046fb6:	681b      	ldr	r3, [r3, #0]
 8046fb8:	2b01      	cmp	r3, #1
 8046fba:	d110      	bne.n	8046fde <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8046fbc:	f000 fbe2 	bl	8047784 <prvInitialiseTaskLists>
 8046fc0:	e00d      	b.n	8046fde <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8046fc2:	4b23      	ldr	r3, [pc, #140]	@ (8047050 <prvAddNewTaskToReadyList+0xc0>)
 8046fc4:	681b      	ldr	r3, [r3, #0]
 8046fc6:	2b00      	cmp	r3, #0
 8046fc8:	d109      	bne.n	8046fde <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8046fca:	4b20      	ldr	r3, [pc, #128]	@ (804704c <prvAddNewTaskToReadyList+0xbc>)
 8046fcc:	681b      	ldr	r3, [r3, #0]
 8046fce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046fd0:	687b      	ldr	r3, [r7, #4]
 8046fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8046fd4:	429a      	cmp	r2, r3
 8046fd6:	d802      	bhi.n	8046fde <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8046fd8:	4a1c      	ldr	r2, [pc, #112]	@ (804704c <prvAddNewTaskToReadyList+0xbc>)
 8046fda:	687b      	ldr	r3, [r7, #4]
 8046fdc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8046fde:	4b1d      	ldr	r3, [pc, #116]	@ (8047054 <prvAddNewTaskToReadyList+0xc4>)
 8046fe0:	681b      	ldr	r3, [r3, #0]
 8046fe2:	3301      	adds	r3, #1
 8046fe4:	4a1b      	ldr	r2, [pc, #108]	@ (8047054 <prvAddNewTaskToReadyList+0xc4>)
 8046fe6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8046fe8:	4b1a      	ldr	r3, [pc, #104]	@ (8047054 <prvAddNewTaskToReadyList+0xc4>)
 8046fea:	681a      	ldr	r2, [r3, #0]
 8046fec:	687b      	ldr	r3, [r7, #4]
 8046fee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8046ff0:	687b      	ldr	r3, [r7, #4]
 8046ff2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046ff4:	4b18      	ldr	r3, [pc, #96]	@ (8047058 <prvAddNewTaskToReadyList+0xc8>)
 8046ff6:	681b      	ldr	r3, [r3, #0]
 8046ff8:	429a      	cmp	r2, r3
 8046ffa:	d903      	bls.n	8047004 <prvAddNewTaskToReadyList+0x74>
 8046ffc:	687b      	ldr	r3, [r7, #4]
 8046ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8047000:	4a15      	ldr	r2, [pc, #84]	@ (8047058 <prvAddNewTaskToReadyList+0xc8>)
 8047002:	6013      	str	r3, [r2, #0]
 8047004:	687b      	ldr	r3, [r7, #4]
 8047006:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047008:	4613      	mov	r3, r2
 804700a:	009b      	lsls	r3, r3, #2
 804700c:	4413      	add	r3, r2
 804700e:	009b      	lsls	r3, r3, #2
 8047010:	4a12      	ldr	r2, [pc, #72]	@ (804705c <prvAddNewTaskToReadyList+0xcc>)
 8047012:	441a      	add	r2, r3
 8047014:	687b      	ldr	r3, [r7, #4]
 8047016:	3304      	adds	r3, #4
 8047018:	4619      	mov	r1, r3
 804701a:	4610      	mov	r0, r2
 804701c:	f7fe fe2f 	bl	8045c7e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8047020:	f7fe ff18 	bl	8045e54 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8047024:	4b0a      	ldr	r3, [pc, #40]	@ (8047050 <prvAddNewTaskToReadyList+0xc0>)
 8047026:	681b      	ldr	r3, [r3, #0]
 8047028:	2b00      	cmp	r3, #0
 804702a:	d008      	beq.n	804703e <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 804702c:	4b07      	ldr	r3, [pc, #28]	@ (804704c <prvAddNewTaskToReadyList+0xbc>)
 804702e:	681b      	ldr	r3, [r3, #0]
 8047030:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047032:	687b      	ldr	r3, [r7, #4]
 8047034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8047036:	429a      	cmp	r2, r3
 8047038:	d201      	bcs.n	804703e <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 804703a:	f7fe fee7 	bl	8045e0c <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 804703e:	bf00      	nop
 8047040:	3708      	adds	r7, #8
 8047042:	46bd      	mov	sp, r7
 8047044:	bd80      	pop	{r7, pc}
 8047046:	bf00      	nop
 8047048:	2001b7ec 	.word	0x2001b7ec
 804704c:	2001b318 	.word	0x2001b318
 8047050:	2001b7f8 	.word	0x2001b7f8
 8047054:	2001b808 	.word	0x2001b808
 8047058:	2001b7f4 	.word	0x2001b7f4
 804705c:	2001b31c 	.word	0x2001b31c

08047060 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8047060:	b580      	push	{r7, lr}
 8047062:	b084      	sub	sp, #16
 8047064:	af00      	add	r7, sp, #0
 8047066:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8047068:	2300      	movs	r3, #0
 804706a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 804706c:	687b      	ldr	r3, [r7, #4]
 804706e:	2b00      	cmp	r3, #0
 8047070:	d010      	beq.n	8047094 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8047072:	4b0d      	ldr	r3, [pc, #52]	@ (80470a8 <vTaskDelay+0x48>)
 8047074:	681b      	ldr	r3, [r3, #0]
 8047076:	2b00      	cmp	r3, #0
 8047078:	d003      	beq.n	8047082 <vTaskDelay+0x22>
 804707a:	f7ff f84d 	bl	8046118 <ulSetInterruptMask>
 804707e:	bf00      	nop
 8047080:	e7fd      	b.n	804707e <vTaskDelay+0x1e>
			vTaskSuspendAll();
 8047082:	f000 f86b 	bl	804715c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8047086:	2100      	movs	r1, #0
 8047088:	6878      	ldr	r0, [r7, #4]
 804708a:	f000 fda3 	bl	8047bd4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 804708e:	f000 f873 	bl	8047178 <xTaskResumeAll>
 8047092:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8047094:	68fb      	ldr	r3, [r7, #12]
 8047096:	2b00      	cmp	r3, #0
 8047098:	d101      	bne.n	804709e <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 804709a:	f7fe feb7 	bl	8045e0c <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 804709e:	bf00      	nop
 80470a0:	3710      	adds	r7, #16
 80470a2:	46bd      	mov	sp, r7
 80470a4:	bd80      	pop	{r7, pc}
 80470a6:	bf00      	nop
 80470a8:	2001b814 	.word	0x2001b814

080470ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80470ac:	b580      	push	{r7, lr}
 80470ae:	b088      	sub	sp, #32
 80470b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80470b2:	2300      	movs	r3, #0
 80470b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80470b6:	2300      	movs	r3, #0
 80470b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80470ba:	463a      	mov	r2, r7
 80470bc:	1d39      	adds	r1, r7, #4
 80470be:	f107 0308 	add.w	r3, r7, #8
 80470c2:	4618      	mov	r0, r3
 80470c4:	f7fe fbb4 	bl	8045830 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80470c8:	6839      	ldr	r1, [r7, #0]
 80470ca:	687b      	ldr	r3, [r7, #4]
 80470cc:	68ba      	ldr	r2, [r7, #8]
 80470ce:	9202      	str	r2, [sp, #8]
 80470d0:	9301      	str	r3, [sp, #4]
 80470d2:	2300      	movs	r3, #0
 80470d4:	9300      	str	r3, [sp, #0]
 80470d6:	2300      	movs	r3, #0
 80470d8:	460a      	mov	r2, r1
 80470da:	491a      	ldr	r1, [pc, #104]	@ (8047144 <vTaskStartScheduler+0x98>)
 80470dc:	481a      	ldr	r0, [pc, #104]	@ (8047148 <vTaskStartScheduler+0x9c>)
 80470de:	f7ff fe3f 	bl	8046d60 <xTaskCreateStatic>
 80470e2:	4603      	mov	r3, r0
 80470e4:	4a19      	ldr	r2, [pc, #100]	@ (804714c <vTaskStartScheduler+0xa0>)
 80470e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80470e8:	4b18      	ldr	r3, [pc, #96]	@ (804714c <vTaskStartScheduler+0xa0>)
 80470ea:	681b      	ldr	r3, [r3, #0]
 80470ec:	2b00      	cmp	r3, #0
 80470ee:	d002      	beq.n	80470f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80470f0:	2301      	movs	r3, #1
 80470f2:	60fb      	str	r3, [r7, #12]
 80470f4:	e001      	b.n	80470fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80470f6:	2300      	movs	r3, #0
 80470f8:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80470fa:	68fb      	ldr	r3, [r7, #12]
 80470fc:	2b01      	cmp	r3, #1
 80470fe:	d102      	bne.n	8047106 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8047100:	f000 fdbc 	bl	8047c7c <xTimerCreateTimerTask>
 8047104:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8047106:	68fb      	ldr	r3, [r7, #12]
 8047108:	2b01      	cmp	r3, #1
 804710a:	d10e      	bne.n	804712a <vTaskStartScheduler+0x7e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 804710c:	f7ff f804 	bl	8046118 <ulSetInterruptMask>
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8047110:	4b0f      	ldr	r3, [pc, #60]	@ (8047150 <vTaskStartScheduler+0xa4>)
 8047112:	f04f 32ff 	mov.w	r2, #4294967295
 8047116:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8047118:	4b0e      	ldr	r3, [pc, #56]	@ (8047154 <vTaskStartScheduler+0xa8>)
 804711a:	2201      	movs	r2, #1
 804711c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 804711e:	4b0e      	ldr	r3, [pc, #56]	@ (8047158 <vTaskStartScheduler+0xac>)
 8047120:	2200      	movs	r2, #0
 8047122:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8047124:	f7fe ff9e 	bl	8046064 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8047128:	e007      	b.n	804713a <vTaskStartScheduler+0x8e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 804712a:	68fb      	ldr	r3, [r7, #12]
 804712c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8047130:	d103      	bne.n	804713a <vTaskStartScheduler+0x8e>
 8047132:	f7fe fff1 	bl	8046118 <ulSetInterruptMask>
 8047136:	bf00      	nop
 8047138:	e7fd      	b.n	8047136 <vTaskStartScheduler+0x8a>
}
 804713a:	bf00      	nop
 804713c:	3710      	adds	r7, #16
 804713e:	46bd      	mov	sp, r7
 8047140:	bd80      	pop	{r7, pc}
 8047142:	bf00      	nop
 8047144:	080498c8 	.word	0x080498c8
 8047148:	0804775d 	.word	0x0804775d
 804714c:	2001b810 	.word	0x2001b810
 8047150:	2001b80c 	.word	0x2001b80c
 8047154:	2001b7f8 	.word	0x2001b7f8
 8047158:	2001b7f0 	.word	0x2001b7f0

0804715c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 804715c:	b480      	push	{r7}
 804715e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8047160:	4b04      	ldr	r3, [pc, #16]	@ (8047174 <vTaskSuspendAll+0x18>)
 8047162:	681b      	ldr	r3, [r3, #0]
 8047164:	3301      	adds	r3, #1
 8047166:	4a03      	ldr	r2, [pc, #12]	@ (8047174 <vTaskSuspendAll+0x18>)
 8047168:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 804716a:	bf00      	nop
 804716c:	46bd      	mov	sp, r7
 804716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8047172:	4770      	bx	lr
 8047174:	2001b814 	.word	0x2001b814

08047178 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8047178:	b580      	push	{r7, lr}
 804717a:	b084      	sub	sp, #16
 804717c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 804717e:	2300      	movs	r3, #0
 8047180:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8047182:	2300      	movs	r3, #0
 8047184:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8047186:	4b3b      	ldr	r3, [pc, #236]	@ (8047274 <xTaskResumeAll+0xfc>)
 8047188:	681b      	ldr	r3, [r3, #0]
 804718a:	2b00      	cmp	r3, #0
 804718c:	d103      	bne.n	8047196 <xTaskResumeAll+0x1e>
 804718e:	f7fe ffc3 	bl	8046118 <ulSetInterruptMask>
 8047192:	bf00      	nop
 8047194:	e7fd      	b.n	8047192 <xTaskResumeAll+0x1a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8047196:	f7fe fe4b 	bl	8045e30 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 804719a:	4b36      	ldr	r3, [pc, #216]	@ (8047274 <xTaskResumeAll+0xfc>)
 804719c:	681b      	ldr	r3, [r3, #0]
 804719e:	3b01      	subs	r3, #1
 80471a0:	4a34      	ldr	r2, [pc, #208]	@ (8047274 <xTaskResumeAll+0xfc>)
 80471a2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80471a4:	4b33      	ldr	r3, [pc, #204]	@ (8047274 <xTaskResumeAll+0xfc>)
 80471a6:	681b      	ldr	r3, [r3, #0]
 80471a8:	2b00      	cmp	r3, #0
 80471aa:	d15c      	bne.n	8047266 <xTaskResumeAll+0xee>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80471ac:	4b32      	ldr	r3, [pc, #200]	@ (8047278 <xTaskResumeAll+0x100>)
 80471ae:	681b      	ldr	r3, [r3, #0]
 80471b0:	2b00      	cmp	r3, #0
 80471b2:	d058      	beq.n	8047266 <xTaskResumeAll+0xee>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80471b4:	e02f      	b.n	8047216 <xTaskResumeAll+0x9e>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80471b6:	4b31      	ldr	r3, [pc, #196]	@ (804727c <xTaskResumeAll+0x104>)
 80471b8:	68db      	ldr	r3, [r3, #12]
 80471ba:	68db      	ldr	r3, [r3, #12]
 80471bc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80471be:	68fb      	ldr	r3, [r7, #12]
 80471c0:	3318      	adds	r3, #24
 80471c2:	4618      	mov	r0, r3
 80471c4:	f7fe fdb8 	bl	8045d38 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80471c8:	68fb      	ldr	r3, [r7, #12]
 80471ca:	3304      	adds	r3, #4
 80471cc:	4618      	mov	r0, r3
 80471ce:	f7fe fdb3 	bl	8045d38 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80471d2:	68fb      	ldr	r3, [r7, #12]
 80471d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80471d6:	4b2a      	ldr	r3, [pc, #168]	@ (8047280 <xTaskResumeAll+0x108>)
 80471d8:	681b      	ldr	r3, [r3, #0]
 80471da:	429a      	cmp	r2, r3
 80471dc:	d903      	bls.n	80471e6 <xTaskResumeAll+0x6e>
 80471de:	68fb      	ldr	r3, [r7, #12]
 80471e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80471e2:	4a27      	ldr	r2, [pc, #156]	@ (8047280 <xTaskResumeAll+0x108>)
 80471e4:	6013      	str	r3, [r2, #0]
 80471e6:	68fb      	ldr	r3, [r7, #12]
 80471e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80471ea:	4613      	mov	r3, r2
 80471ec:	009b      	lsls	r3, r3, #2
 80471ee:	4413      	add	r3, r2
 80471f0:	009b      	lsls	r3, r3, #2
 80471f2:	4a24      	ldr	r2, [pc, #144]	@ (8047284 <xTaskResumeAll+0x10c>)
 80471f4:	441a      	add	r2, r3
 80471f6:	68fb      	ldr	r3, [r7, #12]
 80471f8:	3304      	adds	r3, #4
 80471fa:	4619      	mov	r1, r3
 80471fc:	4610      	mov	r0, r2
 80471fe:	f7fe fd3e 	bl	8045c7e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8047202:	68fb      	ldr	r3, [r7, #12]
 8047204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047206:	4b20      	ldr	r3, [pc, #128]	@ (8047288 <xTaskResumeAll+0x110>)
 8047208:	681b      	ldr	r3, [r3, #0]
 804720a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 804720c:	429a      	cmp	r2, r3
 804720e:	d302      	bcc.n	8047216 <xTaskResumeAll+0x9e>
					{
						xYieldPending = pdTRUE;
 8047210:	4b1e      	ldr	r3, [pc, #120]	@ (804728c <xTaskResumeAll+0x114>)
 8047212:	2201      	movs	r2, #1
 8047214:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8047216:	4b19      	ldr	r3, [pc, #100]	@ (804727c <xTaskResumeAll+0x104>)
 8047218:	681b      	ldr	r3, [r3, #0]
 804721a:	2b00      	cmp	r3, #0
 804721c:	d1cb      	bne.n	80471b6 <xTaskResumeAll+0x3e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 804721e:	68fb      	ldr	r3, [r7, #12]
 8047220:	2b00      	cmp	r3, #0
 8047222:	d001      	beq.n	8047228 <xTaskResumeAll+0xb0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8047224:	f000 fb48 	bl	80478b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8047228:	4b19      	ldr	r3, [pc, #100]	@ (8047290 <xTaskResumeAll+0x118>)
 804722a:	681b      	ldr	r3, [r3, #0]
 804722c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 804722e:	687b      	ldr	r3, [r7, #4]
 8047230:	2b00      	cmp	r3, #0
 8047232:	d010      	beq.n	8047256 <xTaskResumeAll+0xde>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8047234:	f000 f850 	bl	80472d8 <xTaskIncrementTick>
 8047238:	4603      	mov	r3, r0
 804723a:	2b00      	cmp	r3, #0
 804723c:	d002      	beq.n	8047244 <xTaskResumeAll+0xcc>
							{
								xYieldPending = pdTRUE;
 804723e:	4b13      	ldr	r3, [pc, #76]	@ (804728c <xTaskResumeAll+0x114>)
 8047240:	2201      	movs	r2, #1
 8047242:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8047244:	687b      	ldr	r3, [r7, #4]
 8047246:	3b01      	subs	r3, #1
 8047248:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 804724a:	687b      	ldr	r3, [r7, #4]
 804724c:	2b00      	cmp	r3, #0
 804724e:	d1f1      	bne.n	8047234 <xTaskResumeAll+0xbc>

						xPendedTicks = 0;
 8047250:	4b0f      	ldr	r3, [pc, #60]	@ (8047290 <xTaskResumeAll+0x118>)
 8047252:	2200      	movs	r2, #0
 8047254:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8047256:	4b0d      	ldr	r3, [pc, #52]	@ (804728c <xTaskResumeAll+0x114>)
 8047258:	681b      	ldr	r3, [r3, #0]
 804725a:	2b00      	cmp	r3, #0
 804725c:	d003      	beq.n	8047266 <xTaskResumeAll+0xee>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 804725e:	2301      	movs	r3, #1
 8047260:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8047262:	f7fe fdd3 	bl	8045e0c <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8047266:	f7fe fdf5 	bl	8045e54 <vPortExitCritical>

	return xAlreadyYielded;
 804726a:	68bb      	ldr	r3, [r7, #8]
}
 804726c:	4618      	mov	r0, r3
 804726e:	3710      	adds	r7, #16
 8047270:	46bd      	mov	sp, r7
 8047272:	bd80      	pop	{r7, pc}
 8047274:	2001b814 	.word	0x2001b814
 8047278:	2001b7ec 	.word	0x2001b7ec
 804727c:	2001b7ac 	.word	0x2001b7ac
 8047280:	2001b7f4 	.word	0x2001b7f4
 8047284:	2001b31c 	.word	0x2001b31c
 8047288:	2001b318 	.word	0x2001b318
 804728c:	2001b800 	.word	0x2001b800
 8047290:	2001b7fc 	.word	0x2001b7fc

08047294 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8047294:	b480      	push	{r7}
 8047296:	b083      	sub	sp, #12
 8047298:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 804729a:	4b05      	ldr	r3, [pc, #20]	@ (80472b0 <xTaskGetTickCount+0x1c>)
 804729c:	681b      	ldr	r3, [r3, #0]
 804729e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80472a0:	687b      	ldr	r3, [r7, #4]
}
 80472a2:	4618      	mov	r0, r3
 80472a4:	370c      	adds	r7, #12
 80472a6:	46bd      	mov	sp, r7
 80472a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80472ac:	4770      	bx	lr
 80472ae:	bf00      	nop
 80472b0:	2001b7f0 	.word	0x2001b7f0

080472b4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80472b4:	b480      	push	{r7}
 80472b6:	b083      	sub	sp, #12
 80472b8:	af00      	add	r7, sp, #0
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80472ba:	2300      	movs	r3, #0
 80472bc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80472be:	4b05      	ldr	r3, [pc, #20]	@ (80472d4 <xTaskGetTickCountFromISR+0x20>)
 80472c0:	681b      	ldr	r3, [r3, #0]
 80472c2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80472c4:	683b      	ldr	r3, [r7, #0]
}
 80472c6:	4618      	mov	r0, r3
 80472c8:	370c      	adds	r7, #12
 80472ca:	46bd      	mov	sp, r7
 80472cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80472d0:	4770      	bx	lr
 80472d2:	bf00      	nop
 80472d4:	2001b7f0 	.word	0x2001b7f0

080472d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80472d8:	b580      	push	{r7, lr}
 80472da:	b086      	sub	sp, #24
 80472dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80472de:	2300      	movs	r3, #0
 80472e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80472e2:	4b4b      	ldr	r3, [pc, #300]	@ (8047410 <xTaskIncrementTick+0x138>)
 80472e4:	681b      	ldr	r3, [r3, #0]
 80472e6:	2b00      	cmp	r3, #0
 80472e8:	f040 8088 	bne.w	80473fc <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80472ec:	4b49      	ldr	r3, [pc, #292]	@ (8047414 <xTaskIncrementTick+0x13c>)
 80472ee:	681b      	ldr	r3, [r3, #0]
 80472f0:	3301      	adds	r3, #1
 80472f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80472f4:	4a47      	ldr	r2, [pc, #284]	@ (8047414 <xTaskIncrementTick+0x13c>)
 80472f6:	693b      	ldr	r3, [r7, #16]
 80472f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80472fa:	693b      	ldr	r3, [r7, #16]
 80472fc:	2b00      	cmp	r3, #0
 80472fe:	d119      	bne.n	8047334 <xTaskIncrementTick+0x5c>
		{
			taskSWITCH_DELAYED_LISTS();
 8047300:	4b45      	ldr	r3, [pc, #276]	@ (8047418 <xTaskIncrementTick+0x140>)
 8047302:	681b      	ldr	r3, [r3, #0]
 8047304:	681b      	ldr	r3, [r3, #0]
 8047306:	2b00      	cmp	r3, #0
 8047308:	d003      	beq.n	8047312 <xTaskIncrementTick+0x3a>
 804730a:	f7fe ff05 	bl	8046118 <ulSetInterruptMask>
 804730e:	bf00      	nop
 8047310:	e7fd      	b.n	804730e <xTaskIncrementTick+0x36>
 8047312:	4b41      	ldr	r3, [pc, #260]	@ (8047418 <xTaskIncrementTick+0x140>)
 8047314:	681b      	ldr	r3, [r3, #0]
 8047316:	60fb      	str	r3, [r7, #12]
 8047318:	4b40      	ldr	r3, [pc, #256]	@ (804741c <xTaskIncrementTick+0x144>)
 804731a:	681b      	ldr	r3, [r3, #0]
 804731c:	4a3e      	ldr	r2, [pc, #248]	@ (8047418 <xTaskIncrementTick+0x140>)
 804731e:	6013      	str	r3, [r2, #0]
 8047320:	4a3e      	ldr	r2, [pc, #248]	@ (804741c <xTaskIncrementTick+0x144>)
 8047322:	68fb      	ldr	r3, [r7, #12]
 8047324:	6013      	str	r3, [r2, #0]
 8047326:	4b3e      	ldr	r3, [pc, #248]	@ (8047420 <xTaskIncrementTick+0x148>)
 8047328:	681b      	ldr	r3, [r3, #0]
 804732a:	3301      	adds	r3, #1
 804732c:	4a3c      	ldr	r2, [pc, #240]	@ (8047420 <xTaskIncrementTick+0x148>)
 804732e:	6013      	str	r3, [r2, #0]
 8047330:	f000 fac2 	bl	80478b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8047334:	4b3b      	ldr	r3, [pc, #236]	@ (8047424 <xTaskIncrementTick+0x14c>)
 8047336:	681b      	ldr	r3, [r3, #0]
 8047338:	693a      	ldr	r2, [r7, #16]
 804733a:	429a      	cmp	r2, r3
 804733c:	d349      	bcc.n	80473d2 <xTaskIncrementTick+0xfa>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 804733e:	4b36      	ldr	r3, [pc, #216]	@ (8047418 <xTaskIncrementTick+0x140>)
 8047340:	681b      	ldr	r3, [r3, #0]
 8047342:	681b      	ldr	r3, [r3, #0]
 8047344:	2b00      	cmp	r3, #0
 8047346:	d104      	bne.n	8047352 <xTaskIncrementTick+0x7a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8047348:	4b36      	ldr	r3, [pc, #216]	@ (8047424 <xTaskIncrementTick+0x14c>)
 804734a:	f04f 32ff 	mov.w	r2, #4294967295
 804734e:	601a      	str	r2, [r3, #0]
					break;
 8047350:	e03f      	b.n	80473d2 <xTaskIncrementTick+0xfa>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8047352:	4b31      	ldr	r3, [pc, #196]	@ (8047418 <xTaskIncrementTick+0x140>)
 8047354:	681b      	ldr	r3, [r3, #0]
 8047356:	68db      	ldr	r3, [r3, #12]
 8047358:	68db      	ldr	r3, [r3, #12]
 804735a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 804735c:	68bb      	ldr	r3, [r7, #8]
 804735e:	685b      	ldr	r3, [r3, #4]
 8047360:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8047362:	693a      	ldr	r2, [r7, #16]
 8047364:	687b      	ldr	r3, [r7, #4]
 8047366:	429a      	cmp	r2, r3
 8047368:	d203      	bcs.n	8047372 <xTaskIncrementTick+0x9a>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 804736a:	4a2e      	ldr	r2, [pc, #184]	@ (8047424 <xTaskIncrementTick+0x14c>)
 804736c:	687b      	ldr	r3, [r7, #4]
 804736e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8047370:	e02f      	b.n	80473d2 <xTaskIncrementTick+0xfa>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8047372:	68bb      	ldr	r3, [r7, #8]
 8047374:	3304      	adds	r3, #4
 8047376:	4618      	mov	r0, r3
 8047378:	f7fe fcde 	bl	8045d38 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 804737c:	68bb      	ldr	r3, [r7, #8]
 804737e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8047380:	2b00      	cmp	r3, #0
 8047382:	d004      	beq.n	804738e <xTaskIncrementTick+0xb6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8047384:	68bb      	ldr	r3, [r7, #8]
 8047386:	3318      	adds	r3, #24
 8047388:	4618      	mov	r0, r3
 804738a:	f7fe fcd5 	bl	8045d38 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 804738e:	68bb      	ldr	r3, [r7, #8]
 8047390:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047392:	4b25      	ldr	r3, [pc, #148]	@ (8047428 <xTaskIncrementTick+0x150>)
 8047394:	681b      	ldr	r3, [r3, #0]
 8047396:	429a      	cmp	r2, r3
 8047398:	d903      	bls.n	80473a2 <xTaskIncrementTick+0xca>
 804739a:	68bb      	ldr	r3, [r7, #8]
 804739c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 804739e:	4a22      	ldr	r2, [pc, #136]	@ (8047428 <xTaskIncrementTick+0x150>)
 80473a0:	6013      	str	r3, [r2, #0]
 80473a2:	68bb      	ldr	r3, [r7, #8]
 80473a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80473a6:	4613      	mov	r3, r2
 80473a8:	009b      	lsls	r3, r3, #2
 80473aa:	4413      	add	r3, r2
 80473ac:	009b      	lsls	r3, r3, #2
 80473ae:	4a1f      	ldr	r2, [pc, #124]	@ (804742c <xTaskIncrementTick+0x154>)
 80473b0:	441a      	add	r2, r3
 80473b2:	68bb      	ldr	r3, [r7, #8]
 80473b4:	3304      	adds	r3, #4
 80473b6:	4619      	mov	r1, r3
 80473b8:	4610      	mov	r0, r2
 80473ba:	f7fe fc60 	bl	8045c7e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80473be:	68bb      	ldr	r3, [r7, #8]
 80473c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80473c2:	4b1b      	ldr	r3, [pc, #108]	@ (8047430 <xTaskIncrementTick+0x158>)
 80473c4:	681b      	ldr	r3, [r3, #0]
 80473c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80473c8:	429a      	cmp	r2, r3
 80473ca:	d3b8      	bcc.n	804733e <xTaskIncrementTick+0x66>
						{
							xSwitchRequired = pdTRUE;
 80473cc:	2301      	movs	r3, #1
 80473ce:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80473d0:	e7b5      	b.n	804733e <xTaskIncrementTick+0x66>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80473d2:	4b17      	ldr	r3, [pc, #92]	@ (8047430 <xTaskIncrementTick+0x158>)
 80473d4:	681b      	ldr	r3, [r3, #0]
 80473d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80473d8:	4914      	ldr	r1, [pc, #80]	@ (804742c <xTaskIncrementTick+0x154>)
 80473da:	4613      	mov	r3, r2
 80473dc:	009b      	lsls	r3, r3, #2
 80473de:	4413      	add	r3, r2
 80473e0:	009b      	lsls	r3, r3, #2
 80473e2:	440b      	add	r3, r1
 80473e4:	681b      	ldr	r3, [r3, #0]
 80473e6:	2b01      	cmp	r3, #1
 80473e8:	d901      	bls.n	80473ee <xTaskIncrementTick+0x116>
			{
				xSwitchRequired = pdTRUE;
 80473ea:	2301      	movs	r3, #1
 80473ec:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80473ee:	4b11      	ldr	r3, [pc, #68]	@ (8047434 <xTaskIncrementTick+0x15c>)
 80473f0:	681b      	ldr	r3, [r3, #0]
 80473f2:	2b00      	cmp	r3, #0
 80473f4:	d007      	beq.n	8047406 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 80473f6:	2301      	movs	r3, #1
 80473f8:	617b      	str	r3, [r7, #20]
 80473fa:	e004      	b.n	8047406 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80473fc:	4b0e      	ldr	r3, [pc, #56]	@ (8047438 <xTaskIncrementTick+0x160>)
 80473fe:	681b      	ldr	r3, [r3, #0]
 8047400:	3301      	adds	r3, #1
 8047402:	4a0d      	ldr	r2, [pc, #52]	@ (8047438 <xTaskIncrementTick+0x160>)
 8047404:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8047406:	697b      	ldr	r3, [r7, #20]
}
 8047408:	4618      	mov	r0, r3
 804740a:	3718      	adds	r7, #24
 804740c:	46bd      	mov	sp, r7
 804740e:	bd80      	pop	{r7, pc}
 8047410:	2001b814 	.word	0x2001b814
 8047414:	2001b7f0 	.word	0x2001b7f0
 8047418:	2001b7a4 	.word	0x2001b7a4
 804741c:	2001b7a8 	.word	0x2001b7a8
 8047420:	2001b804 	.word	0x2001b804
 8047424:	2001b80c 	.word	0x2001b80c
 8047428:	2001b7f4 	.word	0x2001b7f4
 804742c:	2001b31c 	.word	0x2001b31c
 8047430:	2001b318 	.word	0x2001b318
 8047434:	2001b800 	.word	0x2001b800
 8047438:	2001b7fc 	.word	0x2001b7fc

0804743c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 804743c:	b580      	push	{r7, lr}
 804743e:	b084      	sub	sp, #16
 8047440:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8047442:	4b37      	ldr	r3, [pc, #220]	@ (8047520 <vTaskSwitchContext+0xe4>)
 8047444:	681b      	ldr	r3, [r3, #0]
 8047446:	2b00      	cmp	r3, #0
 8047448:	d003      	beq.n	8047452 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 804744a:	4b36      	ldr	r3, [pc, #216]	@ (8047524 <vTaskSwitchContext+0xe8>)
 804744c:	2201      	movs	r2, #1
 804744e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8047450:	e061      	b.n	8047516 <vTaskSwitchContext+0xda>
		xYieldPending = pdFALSE;
 8047452:	4b34      	ldr	r3, [pc, #208]	@ (8047524 <vTaskSwitchContext+0xe8>)
 8047454:	2200      	movs	r2, #0
 8047456:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8047458:	4b33      	ldr	r3, [pc, #204]	@ (8047528 <vTaskSwitchContext+0xec>)
 804745a:	681b      	ldr	r3, [r3, #0]
 804745c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804745e:	60bb      	str	r3, [r7, #8]
 8047460:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8047464:	607b      	str	r3, [r7, #4]
 8047466:	68bb      	ldr	r3, [r7, #8]
 8047468:	681b      	ldr	r3, [r3, #0]
 804746a:	687a      	ldr	r2, [r7, #4]
 804746c:	429a      	cmp	r2, r3
 804746e:	d111      	bne.n	8047494 <vTaskSwitchContext+0x58>
 8047470:	68bb      	ldr	r3, [r7, #8]
 8047472:	3304      	adds	r3, #4
 8047474:	681b      	ldr	r3, [r3, #0]
 8047476:	687a      	ldr	r2, [r7, #4]
 8047478:	429a      	cmp	r2, r3
 804747a:	d10b      	bne.n	8047494 <vTaskSwitchContext+0x58>
 804747c:	68bb      	ldr	r3, [r7, #8]
 804747e:	3308      	adds	r3, #8
 8047480:	681b      	ldr	r3, [r3, #0]
 8047482:	687a      	ldr	r2, [r7, #4]
 8047484:	429a      	cmp	r2, r3
 8047486:	d105      	bne.n	8047494 <vTaskSwitchContext+0x58>
 8047488:	68bb      	ldr	r3, [r7, #8]
 804748a:	330c      	adds	r3, #12
 804748c:	681b      	ldr	r3, [r3, #0]
 804748e:	687a      	ldr	r2, [r7, #4]
 8047490:	429a      	cmp	r2, r3
 8047492:	d008      	beq.n	80474a6 <vTaskSwitchContext+0x6a>
 8047494:	4b24      	ldr	r3, [pc, #144]	@ (8047528 <vTaskSwitchContext+0xec>)
 8047496:	681a      	ldr	r2, [r3, #0]
 8047498:	4b23      	ldr	r3, [pc, #140]	@ (8047528 <vTaskSwitchContext+0xec>)
 804749a:	681b      	ldr	r3, [r3, #0]
 804749c:	3334      	adds	r3, #52	@ 0x34
 804749e:	4619      	mov	r1, r3
 80474a0:	4610      	mov	r0, r2
 80474a2:	f7f9 f8b4 	bl	804060e <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80474a6:	4b21      	ldr	r3, [pc, #132]	@ (804752c <vTaskSwitchContext+0xf0>)
 80474a8:	681b      	ldr	r3, [r3, #0]
 80474aa:	60fb      	str	r3, [r7, #12]
 80474ac:	e009      	b.n	80474c2 <vTaskSwitchContext+0x86>
 80474ae:	68fb      	ldr	r3, [r7, #12]
 80474b0:	2b00      	cmp	r3, #0
 80474b2:	d103      	bne.n	80474bc <vTaskSwitchContext+0x80>
 80474b4:	f7fe fe30 	bl	8046118 <ulSetInterruptMask>
 80474b8:	bf00      	nop
 80474ba:	e7fd      	b.n	80474b8 <vTaskSwitchContext+0x7c>
 80474bc:	68fb      	ldr	r3, [r7, #12]
 80474be:	3b01      	subs	r3, #1
 80474c0:	60fb      	str	r3, [r7, #12]
 80474c2:	491b      	ldr	r1, [pc, #108]	@ (8047530 <vTaskSwitchContext+0xf4>)
 80474c4:	68fa      	ldr	r2, [r7, #12]
 80474c6:	4613      	mov	r3, r2
 80474c8:	009b      	lsls	r3, r3, #2
 80474ca:	4413      	add	r3, r2
 80474cc:	009b      	lsls	r3, r3, #2
 80474ce:	440b      	add	r3, r1
 80474d0:	681b      	ldr	r3, [r3, #0]
 80474d2:	2b00      	cmp	r3, #0
 80474d4:	d0eb      	beq.n	80474ae <vTaskSwitchContext+0x72>
 80474d6:	68fa      	ldr	r2, [r7, #12]
 80474d8:	4613      	mov	r3, r2
 80474da:	009b      	lsls	r3, r3, #2
 80474dc:	4413      	add	r3, r2
 80474de:	009b      	lsls	r3, r3, #2
 80474e0:	4a13      	ldr	r2, [pc, #76]	@ (8047530 <vTaskSwitchContext+0xf4>)
 80474e2:	4413      	add	r3, r2
 80474e4:	603b      	str	r3, [r7, #0]
 80474e6:	683b      	ldr	r3, [r7, #0]
 80474e8:	685b      	ldr	r3, [r3, #4]
 80474ea:	685a      	ldr	r2, [r3, #4]
 80474ec:	683b      	ldr	r3, [r7, #0]
 80474ee:	605a      	str	r2, [r3, #4]
 80474f0:	683b      	ldr	r3, [r7, #0]
 80474f2:	685a      	ldr	r2, [r3, #4]
 80474f4:	683b      	ldr	r3, [r7, #0]
 80474f6:	3308      	adds	r3, #8
 80474f8:	429a      	cmp	r2, r3
 80474fa:	d104      	bne.n	8047506 <vTaskSwitchContext+0xca>
 80474fc:	683b      	ldr	r3, [r7, #0]
 80474fe:	685b      	ldr	r3, [r3, #4]
 8047500:	685a      	ldr	r2, [r3, #4]
 8047502:	683b      	ldr	r3, [r7, #0]
 8047504:	605a      	str	r2, [r3, #4]
 8047506:	683b      	ldr	r3, [r7, #0]
 8047508:	685b      	ldr	r3, [r3, #4]
 804750a:	68db      	ldr	r3, [r3, #12]
 804750c:	4a06      	ldr	r2, [pc, #24]	@ (8047528 <vTaskSwitchContext+0xec>)
 804750e:	6013      	str	r3, [r2, #0]
 8047510:	4a06      	ldr	r2, [pc, #24]	@ (804752c <vTaskSwitchContext+0xf0>)
 8047512:	68fb      	ldr	r3, [r7, #12]
 8047514:	6013      	str	r3, [r2, #0]
}
 8047516:	bf00      	nop
 8047518:	3710      	adds	r7, #16
 804751a:	46bd      	mov	sp, r7
 804751c:	bd80      	pop	{r7, pc}
 804751e:	bf00      	nop
 8047520:	2001b814 	.word	0x2001b814
 8047524:	2001b800 	.word	0x2001b800
 8047528:	2001b318 	.word	0x2001b318
 804752c:	2001b7f4 	.word	0x2001b7f4
 8047530:	2001b31c 	.word	0x2001b31c

08047534 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8047534:	b580      	push	{r7, lr}
 8047536:	b082      	sub	sp, #8
 8047538:	af00      	add	r7, sp, #0
 804753a:	6078      	str	r0, [r7, #4]
 804753c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 804753e:	687b      	ldr	r3, [r7, #4]
 8047540:	2b00      	cmp	r3, #0
 8047542:	d103      	bne.n	804754c <vTaskPlaceOnEventList+0x18>
 8047544:	f7fe fde8 	bl	8046118 <ulSetInterruptMask>
 8047548:	bf00      	nop
 804754a:	e7fd      	b.n	8047548 <vTaskPlaceOnEventList+0x14>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 804754c:	4b07      	ldr	r3, [pc, #28]	@ (804756c <vTaskPlaceOnEventList+0x38>)
 804754e:	681b      	ldr	r3, [r3, #0]
 8047550:	3318      	adds	r3, #24
 8047552:	4619      	mov	r1, r3
 8047554:	6878      	ldr	r0, [r7, #4]
 8047556:	f7fe fbb6 	bl	8045cc6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 804755a:	2101      	movs	r1, #1
 804755c:	6838      	ldr	r0, [r7, #0]
 804755e:	f000 fb39 	bl	8047bd4 <prvAddCurrentTaskToDelayedList>
}
 8047562:	bf00      	nop
 8047564:	3708      	adds	r7, #8
 8047566:	46bd      	mov	sp, r7
 8047568:	bd80      	pop	{r7, pc}
 804756a:	bf00      	nop
 804756c:	2001b318 	.word	0x2001b318

08047570 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8047570:	b580      	push	{r7, lr}
 8047572:	b084      	sub	sp, #16
 8047574:	af00      	add	r7, sp, #0
 8047576:	60f8      	str	r0, [r7, #12]
 8047578:	60b9      	str	r1, [r7, #8]
 804757a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 804757c:	68fb      	ldr	r3, [r7, #12]
 804757e:	2b00      	cmp	r3, #0
 8047580:	d103      	bne.n	804758a <vTaskPlaceOnEventListRestricted+0x1a>
 8047582:	f7fe fdc9 	bl	8046118 <ulSetInterruptMask>
 8047586:	bf00      	nop
 8047588:	e7fd      	b.n	8047586 <vTaskPlaceOnEventListRestricted+0x16>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 804758a:	4b0a      	ldr	r3, [pc, #40]	@ (80475b4 <vTaskPlaceOnEventListRestricted+0x44>)
 804758c:	681b      	ldr	r3, [r3, #0]
 804758e:	3318      	adds	r3, #24
 8047590:	4619      	mov	r1, r3
 8047592:	68f8      	ldr	r0, [r7, #12]
 8047594:	f7fe fb73 	bl	8045c7e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8047598:	687b      	ldr	r3, [r7, #4]
 804759a:	2b00      	cmp	r3, #0
 804759c:	d002      	beq.n	80475a4 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 804759e:	f04f 33ff 	mov.w	r3, #4294967295
 80475a2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80475a4:	6879      	ldr	r1, [r7, #4]
 80475a6:	68b8      	ldr	r0, [r7, #8]
 80475a8:	f000 fb14 	bl	8047bd4 <prvAddCurrentTaskToDelayedList>
	}
 80475ac:	bf00      	nop
 80475ae:	3710      	adds	r7, #16
 80475b0:	46bd      	mov	sp, r7
 80475b2:	bd80      	pop	{r7, pc}
 80475b4:	2001b318 	.word	0x2001b318

080475b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80475b8:	b580      	push	{r7, lr}
 80475ba:	b084      	sub	sp, #16
 80475bc:	af00      	add	r7, sp, #0
 80475be:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80475c0:	687b      	ldr	r3, [r7, #4]
 80475c2:	68db      	ldr	r3, [r3, #12]
 80475c4:	68db      	ldr	r3, [r3, #12]
 80475c6:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 80475c8:	68bb      	ldr	r3, [r7, #8]
 80475ca:	2b00      	cmp	r3, #0
 80475cc:	d103      	bne.n	80475d6 <xTaskRemoveFromEventList+0x1e>
 80475ce:	f7fe fda3 	bl	8046118 <ulSetInterruptMask>
 80475d2:	bf00      	nop
 80475d4:	e7fd      	b.n	80475d2 <xTaskRemoveFromEventList+0x1a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80475d6:	68bb      	ldr	r3, [r7, #8]
 80475d8:	3318      	adds	r3, #24
 80475da:	4618      	mov	r0, r3
 80475dc:	f7fe fbac 	bl	8045d38 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80475e0:	4b1d      	ldr	r3, [pc, #116]	@ (8047658 <xTaskRemoveFromEventList+0xa0>)
 80475e2:	681b      	ldr	r3, [r3, #0]
 80475e4:	2b00      	cmp	r3, #0
 80475e6:	d11d      	bne.n	8047624 <xTaskRemoveFromEventList+0x6c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80475e8:	68bb      	ldr	r3, [r7, #8]
 80475ea:	3304      	adds	r3, #4
 80475ec:	4618      	mov	r0, r3
 80475ee:	f7fe fba3 	bl	8045d38 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80475f2:	68bb      	ldr	r3, [r7, #8]
 80475f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80475f6:	4b19      	ldr	r3, [pc, #100]	@ (804765c <xTaskRemoveFromEventList+0xa4>)
 80475f8:	681b      	ldr	r3, [r3, #0]
 80475fa:	429a      	cmp	r2, r3
 80475fc:	d903      	bls.n	8047606 <xTaskRemoveFromEventList+0x4e>
 80475fe:	68bb      	ldr	r3, [r7, #8]
 8047600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8047602:	4a16      	ldr	r2, [pc, #88]	@ (804765c <xTaskRemoveFromEventList+0xa4>)
 8047604:	6013      	str	r3, [r2, #0]
 8047606:	68bb      	ldr	r3, [r7, #8]
 8047608:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 804760a:	4613      	mov	r3, r2
 804760c:	009b      	lsls	r3, r3, #2
 804760e:	4413      	add	r3, r2
 8047610:	009b      	lsls	r3, r3, #2
 8047612:	4a13      	ldr	r2, [pc, #76]	@ (8047660 <xTaskRemoveFromEventList+0xa8>)
 8047614:	441a      	add	r2, r3
 8047616:	68bb      	ldr	r3, [r7, #8]
 8047618:	3304      	adds	r3, #4
 804761a:	4619      	mov	r1, r3
 804761c:	4610      	mov	r0, r2
 804761e:	f7fe fb2e 	bl	8045c7e <vListInsertEnd>
 8047622:	e005      	b.n	8047630 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8047624:	68bb      	ldr	r3, [r7, #8]
 8047626:	3318      	adds	r3, #24
 8047628:	4619      	mov	r1, r3
 804762a:	480e      	ldr	r0, [pc, #56]	@ (8047664 <xTaskRemoveFromEventList+0xac>)
 804762c:	f7fe fb27 	bl	8045c7e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8047630:	68bb      	ldr	r3, [r7, #8]
 8047632:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047634:	4b0c      	ldr	r3, [pc, #48]	@ (8047668 <xTaskRemoveFromEventList+0xb0>)
 8047636:	681b      	ldr	r3, [r3, #0]
 8047638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 804763a:	429a      	cmp	r2, r3
 804763c:	d905      	bls.n	804764a <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 804763e:	2301      	movs	r3, #1
 8047640:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8047642:	4b0a      	ldr	r3, [pc, #40]	@ (804766c <xTaskRemoveFromEventList+0xb4>)
 8047644:	2201      	movs	r2, #1
 8047646:	601a      	str	r2, [r3, #0]
 8047648:	e001      	b.n	804764e <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 804764a:	2300      	movs	r3, #0
 804764c:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 804764e:	68fb      	ldr	r3, [r7, #12]
}
 8047650:	4618      	mov	r0, r3
 8047652:	3710      	adds	r7, #16
 8047654:	46bd      	mov	sp, r7
 8047656:	bd80      	pop	{r7, pc}
 8047658:	2001b814 	.word	0x2001b814
 804765c:	2001b7f4 	.word	0x2001b7f4
 8047660:	2001b31c 	.word	0x2001b31c
 8047664:	2001b7ac 	.word	0x2001b7ac
 8047668:	2001b318 	.word	0x2001b318
 804766c:	2001b800 	.word	0x2001b800

08047670 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8047670:	b480      	push	{r7}
 8047672:	b083      	sub	sp, #12
 8047674:	af00      	add	r7, sp, #0
 8047676:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8047678:	4b06      	ldr	r3, [pc, #24]	@ (8047694 <vTaskInternalSetTimeOutState+0x24>)
 804767a:	681a      	ldr	r2, [r3, #0]
 804767c:	687b      	ldr	r3, [r7, #4]
 804767e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8047680:	4b05      	ldr	r3, [pc, #20]	@ (8047698 <vTaskInternalSetTimeOutState+0x28>)
 8047682:	681a      	ldr	r2, [r3, #0]
 8047684:	687b      	ldr	r3, [r7, #4]
 8047686:	605a      	str	r2, [r3, #4]
}
 8047688:	bf00      	nop
 804768a:	370c      	adds	r7, #12
 804768c:	46bd      	mov	sp, r7
 804768e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8047692:	4770      	bx	lr
 8047694:	2001b804 	.word	0x2001b804
 8047698:	2001b7f0 	.word	0x2001b7f0

0804769c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 804769c:	b580      	push	{r7, lr}
 804769e:	b086      	sub	sp, #24
 80476a0:	af00      	add	r7, sp, #0
 80476a2:	6078      	str	r0, [r7, #4]
 80476a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80476a6:	687b      	ldr	r3, [r7, #4]
 80476a8:	2b00      	cmp	r3, #0
 80476aa:	d103      	bne.n	80476b4 <xTaskCheckForTimeOut+0x18>
 80476ac:	f7fe fd34 	bl	8046118 <ulSetInterruptMask>
 80476b0:	bf00      	nop
 80476b2:	e7fd      	b.n	80476b0 <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
 80476b4:	683b      	ldr	r3, [r7, #0]
 80476b6:	2b00      	cmp	r3, #0
 80476b8:	d103      	bne.n	80476c2 <xTaskCheckForTimeOut+0x26>
 80476ba:	f7fe fd2d 	bl	8046118 <ulSetInterruptMask>
 80476be:	bf00      	nop
 80476c0:	e7fd      	b.n	80476be <xTaskCheckForTimeOut+0x22>

	taskENTER_CRITICAL();
 80476c2:	f7fe fbb5 	bl	8045e30 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80476c6:	4b1d      	ldr	r3, [pc, #116]	@ (804773c <xTaskCheckForTimeOut+0xa0>)
 80476c8:	681b      	ldr	r3, [r3, #0]
 80476ca:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80476cc:	687b      	ldr	r3, [r7, #4]
 80476ce:	685b      	ldr	r3, [r3, #4]
 80476d0:	693a      	ldr	r2, [r7, #16]
 80476d2:	1ad3      	subs	r3, r2, r3
 80476d4:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80476d6:	683b      	ldr	r3, [r7, #0]
 80476d8:	681b      	ldr	r3, [r3, #0]
 80476da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80476de:	d102      	bne.n	80476e6 <xTaskCheckForTimeOut+0x4a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80476e0:	2300      	movs	r3, #0
 80476e2:	617b      	str	r3, [r7, #20]
 80476e4:	e023      	b.n	804772e <xTaskCheckForTimeOut+0x92>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80476e6:	687b      	ldr	r3, [r7, #4]
 80476e8:	681a      	ldr	r2, [r3, #0]
 80476ea:	4b15      	ldr	r3, [pc, #84]	@ (8047740 <xTaskCheckForTimeOut+0xa4>)
 80476ec:	681b      	ldr	r3, [r3, #0]
 80476ee:	429a      	cmp	r2, r3
 80476f0:	d007      	beq.n	8047702 <xTaskCheckForTimeOut+0x66>
 80476f2:	687b      	ldr	r3, [r7, #4]
 80476f4:	685b      	ldr	r3, [r3, #4]
 80476f6:	693a      	ldr	r2, [r7, #16]
 80476f8:	429a      	cmp	r2, r3
 80476fa:	d302      	bcc.n	8047702 <xTaskCheckForTimeOut+0x66>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80476fc:	2301      	movs	r3, #1
 80476fe:	617b      	str	r3, [r7, #20]
 8047700:	e015      	b.n	804772e <xTaskCheckForTimeOut+0x92>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8047702:	683b      	ldr	r3, [r7, #0]
 8047704:	681b      	ldr	r3, [r3, #0]
 8047706:	68fa      	ldr	r2, [r7, #12]
 8047708:	429a      	cmp	r2, r3
 804770a:	d20b      	bcs.n	8047724 <xTaskCheckForTimeOut+0x88>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 804770c:	683b      	ldr	r3, [r7, #0]
 804770e:	681a      	ldr	r2, [r3, #0]
 8047710:	68fb      	ldr	r3, [r7, #12]
 8047712:	1ad2      	subs	r2, r2, r3
 8047714:	683b      	ldr	r3, [r7, #0]
 8047716:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8047718:	6878      	ldr	r0, [r7, #4]
 804771a:	f7ff ffa9 	bl	8047670 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 804771e:	2300      	movs	r3, #0
 8047720:	617b      	str	r3, [r7, #20]
 8047722:	e004      	b.n	804772e <xTaskCheckForTimeOut+0x92>
		}
		else
		{
			*pxTicksToWait = 0;
 8047724:	683b      	ldr	r3, [r7, #0]
 8047726:	2200      	movs	r2, #0
 8047728:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 804772a:	2301      	movs	r3, #1
 804772c:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 804772e:	f7fe fb91 	bl	8045e54 <vPortExitCritical>

	return xReturn;
 8047732:	697b      	ldr	r3, [r7, #20]
}
 8047734:	4618      	mov	r0, r3
 8047736:	3718      	adds	r7, #24
 8047738:	46bd      	mov	sp, r7
 804773a:	bd80      	pop	{r7, pc}
 804773c:	2001b7f0 	.word	0x2001b7f0
 8047740:	2001b804 	.word	0x2001b804

08047744 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8047744:	b480      	push	{r7}
 8047746:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8047748:	4b03      	ldr	r3, [pc, #12]	@ (8047758 <vTaskMissedYield+0x14>)
 804774a:	2201      	movs	r2, #1
 804774c:	601a      	str	r2, [r3, #0]
}
 804774e:	bf00      	nop
 8047750:	46bd      	mov	sp, r7
 8047752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8047756:	4770      	bx	lr
 8047758:	2001b800 	.word	0x2001b800

0804775c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 804775c:	b580      	push	{r7, lr}
 804775e:	b082      	sub	sp, #8
 8047760:	af00      	add	r7, sp, #0
 8047762:	6078      	str	r0, [r7, #4]
	SCHEDULER IS STARTED. **/

	/* In case a task that has a secure context deletes itself, in which case
	the idle task is responsible for deleting the task's secure context, if
	any. */
	portALLOCATE_SECURE_CONTEXT( configMINIMAL_SECURE_STACK_SIZE );
 8047764:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8047768:	f7fe fd56 	bl	8046218 <vPortAllocateSecureContext>

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 804776c:	f000 f84a 	bl	8047804 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8047770:	4b03      	ldr	r3, [pc, #12]	@ (8047780 <prvIdleTask+0x24>)
 8047772:	681b      	ldr	r3, [r3, #0]
 8047774:	2b01      	cmp	r3, #1
 8047776:	d9f9      	bls.n	804776c <prvIdleTask+0x10>
			{
				taskYIELD();
 8047778:	f7fe fb48 	bl	8045e0c <vPortYield>
		prvCheckTasksWaitingTermination();
 804777c:	e7f6      	b.n	804776c <prvIdleTask+0x10>
 804777e:	bf00      	nop
 8047780:	2001b31c 	.word	0x2001b31c

08047784 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8047784:	b580      	push	{r7, lr}
 8047786:	b082      	sub	sp, #8
 8047788:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 804778a:	2300      	movs	r3, #0
 804778c:	607b      	str	r3, [r7, #4]
 804778e:	e00c      	b.n	80477aa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8047790:	687a      	ldr	r2, [r7, #4]
 8047792:	4613      	mov	r3, r2
 8047794:	009b      	lsls	r3, r3, #2
 8047796:	4413      	add	r3, r2
 8047798:	009b      	lsls	r3, r3, #2
 804779a:	4a12      	ldr	r2, [pc, #72]	@ (80477e4 <prvInitialiseTaskLists+0x60>)
 804779c:	4413      	add	r3, r2
 804779e:	4618      	mov	r0, r3
 80477a0:	f7fe fa40 	bl	8045c24 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80477a4:	687b      	ldr	r3, [r7, #4]
 80477a6:	3301      	adds	r3, #1
 80477a8:	607b      	str	r3, [r7, #4]
 80477aa:	687b      	ldr	r3, [r7, #4]
 80477ac:	2b37      	cmp	r3, #55	@ 0x37
 80477ae:	d9ef      	bls.n	8047790 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80477b0:	480d      	ldr	r0, [pc, #52]	@ (80477e8 <prvInitialiseTaskLists+0x64>)
 80477b2:	f7fe fa37 	bl	8045c24 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80477b6:	480d      	ldr	r0, [pc, #52]	@ (80477ec <prvInitialiseTaskLists+0x68>)
 80477b8:	f7fe fa34 	bl	8045c24 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80477bc:	480c      	ldr	r0, [pc, #48]	@ (80477f0 <prvInitialiseTaskLists+0x6c>)
 80477be:	f7fe fa31 	bl	8045c24 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80477c2:	480c      	ldr	r0, [pc, #48]	@ (80477f4 <prvInitialiseTaskLists+0x70>)
 80477c4:	f7fe fa2e 	bl	8045c24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80477c8:	480b      	ldr	r0, [pc, #44]	@ (80477f8 <prvInitialiseTaskLists+0x74>)
 80477ca:	f7fe fa2b 	bl	8045c24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80477ce:	4b0b      	ldr	r3, [pc, #44]	@ (80477fc <prvInitialiseTaskLists+0x78>)
 80477d0:	4a05      	ldr	r2, [pc, #20]	@ (80477e8 <prvInitialiseTaskLists+0x64>)
 80477d2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80477d4:	4b0a      	ldr	r3, [pc, #40]	@ (8047800 <prvInitialiseTaskLists+0x7c>)
 80477d6:	4a05      	ldr	r2, [pc, #20]	@ (80477ec <prvInitialiseTaskLists+0x68>)
 80477d8:	601a      	str	r2, [r3, #0]
}
 80477da:	bf00      	nop
 80477dc:	3708      	adds	r7, #8
 80477de:	46bd      	mov	sp, r7
 80477e0:	bd80      	pop	{r7, pc}
 80477e2:	bf00      	nop
 80477e4:	2001b31c 	.word	0x2001b31c
 80477e8:	2001b77c 	.word	0x2001b77c
 80477ec:	2001b790 	.word	0x2001b790
 80477f0:	2001b7ac 	.word	0x2001b7ac
 80477f4:	2001b7c0 	.word	0x2001b7c0
 80477f8:	2001b7d8 	.word	0x2001b7d8
 80477fc:	2001b7a4 	.word	0x2001b7a4
 8047800:	2001b7a8 	.word	0x2001b7a8

08047804 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8047804:	b580      	push	{r7, lr}
 8047806:	b082      	sub	sp, #8
 8047808:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 804780a:	e019      	b.n	8047840 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 804780c:	f7fe fb10 	bl	8045e30 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8047810:	4b10      	ldr	r3, [pc, #64]	@ (8047854 <prvCheckTasksWaitingTermination+0x50>)
 8047812:	68db      	ldr	r3, [r3, #12]
 8047814:	68db      	ldr	r3, [r3, #12]
 8047816:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8047818:	687b      	ldr	r3, [r7, #4]
 804781a:	3304      	adds	r3, #4
 804781c:	4618      	mov	r0, r3
 804781e:	f7fe fa8b 	bl	8045d38 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8047822:	4b0d      	ldr	r3, [pc, #52]	@ (8047858 <prvCheckTasksWaitingTermination+0x54>)
 8047824:	681b      	ldr	r3, [r3, #0]
 8047826:	3b01      	subs	r3, #1
 8047828:	4a0b      	ldr	r2, [pc, #44]	@ (8047858 <prvCheckTasksWaitingTermination+0x54>)
 804782a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 804782c:	4b0b      	ldr	r3, [pc, #44]	@ (804785c <prvCheckTasksWaitingTermination+0x58>)
 804782e:	681b      	ldr	r3, [r3, #0]
 8047830:	3b01      	subs	r3, #1
 8047832:	4a0a      	ldr	r2, [pc, #40]	@ (804785c <prvCheckTasksWaitingTermination+0x58>)
 8047834:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8047836:	f7fe fb0d 	bl	8045e54 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 804783a:	6878      	ldr	r0, [r7, #4]
 804783c:	f000 f810 	bl	8047860 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8047840:	4b06      	ldr	r3, [pc, #24]	@ (804785c <prvCheckTasksWaitingTermination+0x58>)
 8047842:	681b      	ldr	r3, [r3, #0]
 8047844:	2b00      	cmp	r3, #0
 8047846:	d1e1      	bne.n	804780c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8047848:	bf00      	nop
 804784a:	bf00      	nop
 804784c:	3708      	adds	r7, #8
 804784e:	46bd      	mov	sp, r7
 8047850:	bd80      	pop	{r7, pc}
 8047852:	bf00      	nop
 8047854:	2001b7c0 	.word	0x2001b7c0
 8047858:	2001b7ec 	.word	0x2001b7ec
 804785c:	2001b7d4 	.word	0x2001b7d4

08047860 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8047860:	b580      	push	{r7, lr}
 8047862:	b082      	sub	sp, #8
 8047864:	af00      	add	r7, sp, #0
 8047866:	6078      	str	r0, [r7, #4]
		/* This call is required specifically for the TriCore port.  It must be
		above the vPortFree() calls.  The call is also used by ports/demos that
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );
 8047868:	6878      	ldr	r0, [r7, #4]
 804786a:	f7fe fcd8 	bl	804621e <vPortFreeSecureContext>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 804786e:	687b      	ldr	r3, [r7, #4]
 8047870:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8047874:	2b00      	cmp	r3, #0
 8047876:	d108      	bne.n	804788a <prvDeleteTCB+0x2a>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8047878:	687b      	ldr	r3, [r7, #4]
 804787a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804787c:	4618      	mov	r0, r3
 804787e:	f7fe f8c1 	bl	8045a04 <vPortFree>
				vPortFree( pxTCB );
 8047882:	6878      	ldr	r0, [r7, #4]
 8047884:	f7fe f8be 	bl	8045a04 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8047888:	e011      	b.n	80478ae <prvDeleteTCB+0x4e>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 804788a:	687b      	ldr	r3, [r7, #4]
 804788c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8047890:	2b01      	cmp	r3, #1
 8047892:	d103      	bne.n	804789c <prvDeleteTCB+0x3c>
				vPortFree( pxTCB );
 8047894:	6878      	ldr	r0, [r7, #4]
 8047896:	f7fe f8b5 	bl	8045a04 <vPortFree>
	}
 804789a:	e008      	b.n	80478ae <prvDeleteTCB+0x4e>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 804789c:	687b      	ldr	r3, [r7, #4]
 804789e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80478a2:	2b02      	cmp	r3, #2
 80478a4:	d003      	beq.n	80478ae <prvDeleteTCB+0x4e>
 80478a6:	f7fe fc37 	bl	8046118 <ulSetInterruptMask>
 80478aa:	bf00      	nop
 80478ac:	e7fd      	b.n	80478aa <prvDeleteTCB+0x4a>
	}
 80478ae:	bf00      	nop
 80478b0:	3708      	adds	r7, #8
 80478b2:	46bd      	mov	sp, r7
 80478b4:	bd80      	pop	{r7, pc}
	...

080478b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80478b8:	b480      	push	{r7}
 80478ba:	b083      	sub	sp, #12
 80478bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80478be:	4b0c      	ldr	r3, [pc, #48]	@ (80478f0 <prvResetNextTaskUnblockTime+0x38>)
 80478c0:	681b      	ldr	r3, [r3, #0]
 80478c2:	681b      	ldr	r3, [r3, #0]
 80478c4:	2b00      	cmp	r3, #0
 80478c6:	d104      	bne.n	80478d2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80478c8:	4b0a      	ldr	r3, [pc, #40]	@ (80478f4 <prvResetNextTaskUnblockTime+0x3c>)
 80478ca:	f04f 32ff 	mov.w	r2, #4294967295
 80478ce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80478d0:	e008      	b.n	80478e4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80478d2:	4b07      	ldr	r3, [pc, #28]	@ (80478f0 <prvResetNextTaskUnblockTime+0x38>)
 80478d4:	681b      	ldr	r3, [r3, #0]
 80478d6:	68db      	ldr	r3, [r3, #12]
 80478d8:	68db      	ldr	r3, [r3, #12]
 80478da:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80478dc:	687b      	ldr	r3, [r7, #4]
 80478de:	685b      	ldr	r3, [r3, #4]
 80478e0:	4a04      	ldr	r2, [pc, #16]	@ (80478f4 <prvResetNextTaskUnblockTime+0x3c>)
 80478e2:	6013      	str	r3, [r2, #0]
}
 80478e4:	bf00      	nop
 80478e6:	370c      	adds	r7, #12
 80478e8:	46bd      	mov	sp, r7
 80478ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80478ee:	4770      	bx	lr
 80478f0:	2001b7a4 	.word	0x2001b7a4
 80478f4:	2001b80c 	.word	0x2001b80c

080478f8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80478f8:	b480      	push	{r7}
 80478fa:	b083      	sub	sp, #12
 80478fc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80478fe:	4b0b      	ldr	r3, [pc, #44]	@ (804792c <xTaskGetSchedulerState+0x34>)
 8047900:	681b      	ldr	r3, [r3, #0]
 8047902:	2b00      	cmp	r3, #0
 8047904:	d102      	bne.n	804790c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8047906:	2301      	movs	r3, #1
 8047908:	607b      	str	r3, [r7, #4]
 804790a:	e008      	b.n	804791e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 804790c:	4b08      	ldr	r3, [pc, #32]	@ (8047930 <xTaskGetSchedulerState+0x38>)
 804790e:	681b      	ldr	r3, [r3, #0]
 8047910:	2b00      	cmp	r3, #0
 8047912:	d102      	bne.n	804791a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8047914:	2302      	movs	r3, #2
 8047916:	607b      	str	r3, [r7, #4]
 8047918:	e001      	b.n	804791e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 804791a:	2300      	movs	r3, #0
 804791c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 804791e:	687b      	ldr	r3, [r7, #4]
	}
 8047920:	4618      	mov	r0, r3
 8047922:	370c      	adds	r7, #12
 8047924:	46bd      	mov	sp, r7
 8047926:	f85d 7b04 	ldr.w	r7, [sp], #4
 804792a:	4770      	bx	lr
 804792c:	2001b7f8 	.word	0x2001b7f8
 8047930:	2001b814 	.word	0x2001b814

08047934 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8047934:	b580      	push	{r7, lr}
 8047936:	b084      	sub	sp, #16
 8047938:	af00      	add	r7, sp, #0
 804793a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 804793c:	687b      	ldr	r3, [r7, #4]
 804793e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8047940:	2300      	movs	r3, #0
 8047942:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8047944:	687b      	ldr	r3, [r7, #4]
 8047946:	2b00      	cmp	r3, #0
 8047948:	d051      	beq.n	80479ee <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 804794a:	68bb      	ldr	r3, [r7, #8]
 804794c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 804794e:	4b2a      	ldr	r3, [pc, #168]	@ (80479f8 <xTaskPriorityInherit+0xc4>)
 8047950:	681b      	ldr	r3, [r3, #0]
 8047952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8047954:	429a      	cmp	r2, r3
 8047956:	d241      	bcs.n	80479dc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8047958:	68bb      	ldr	r3, [r7, #8]
 804795a:	699b      	ldr	r3, [r3, #24]
 804795c:	2b00      	cmp	r3, #0
 804795e:	db06      	blt.n	804796e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8047960:	4b25      	ldr	r3, [pc, #148]	@ (80479f8 <xTaskPriorityInherit+0xc4>)
 8047962:	681b      	ldr	r3, [r3, #0]
 8047964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8047966:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 804796a:	68bb      	ldr	r3, [r7, #8]
 804796c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 804796e:	68bb      	ldr	r3, [r7, #8]
 8047970:	6959      	ldr	r1, [r3, #20]
 8047972:	68bb      	ldr	r3, [r7, #8]
 8047974:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047976:	4613      	mov	r3, r2
 8047978:	009b      	lsls	r3, r3, #2
 804797a:	4413      	add	r3, r2
 804797c:	009b      	lsls	r3, r3, #2
 804797e:	4a1f      	ldr	r2, [pc, #124]	@ (80479fc <xTaskPriorityInherit+0xc8>)
 8047980:	4413      	add	r3, r2
 8047982:	4299      	cmp	r1, r3
 8047984:	d122      	bne.n	80479cc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8047986:	68bb      	ldr	r3, [r7, #8]
 8047988:	3304      	adds	r3, #4
 804798a:	4618      	mov	r0, r3
 804798c:	f7fe f9d4 	bl	8045d38 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8047990:	4b19      	ldr	r3, [pc, #100]	@ (80479f8 <xTaskPriorityInherit+0xc4>)
 8047992:	681b      	ldr	r3, [r3, #0]
 8047994:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047996:	68bb      	ldr	r3, [r7, #8]
 8047998:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 804799a:	68bb      	ldr	r3, [r7, #8]
 804799c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 804799e:	4b18      	ldr	r3, [pc, #96]	@ (8047a00 <xTaskPriorityInherit+0xcc>)
 80479a0:	681b      	ldr	r3, [r3, #0]
 80479a2:	429a      	cmp	r2, r3
 80479a4:	d903      	bls.n	80479ae <xTaskPriorityInherit+0x7a>
 80479a6:	68bb      	ldr	r3, [r7, #8]
 80479a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80479aa:	4a15      	ldr	r2, [pc, #84]	@ (8047a00 <xTaskPriorityInherit+0xcc>)
 80479ac:	6013      	str	r3, [r2, #0]
 80479ae:	68bb      	ldr	r3, [r7, #8]
 80479b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80479b2:	4613      	mov	r3, r2
 80479b4:	009b      	lsls	r3, r3, #2
 80479b6:	4413      	add	r3, r2
 80479b8:	009b      	lsls	r3, r3, #2
 80479ba:	4a10      	ldr	r2, [pc, #64]	@ (80479fc <xTaskPriorityInherit+0xc8>)
 80479bc:	441a      	add	r2, r3
 80479be:	68bb      	ldr	r3, [r7, #8]
 80479c0:	3304      	adds	r3, #4
 80479c2:	4619      	mov	r1, r3
 80479c4:	4610      	mov	r0, r2
 80479c6:	f7fe f95a 	bl	8045c7e <vListInsertEnd>
 80479ca:	e004      	b.n	80479d6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80479cc:	4b0a      	ldr	r3, [pc, #40]	@ (80479f8 <xTaskPriorityInherit+0xc4>)
 80479ce:	681b      	ldr	r3, [r3, #0]
 80479d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80479d2:	68bb      	ldr	r3, [r7, #8]
 80479d4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80479d6:	2301      	movs	r3, #1
 80479d8:	60fb      	str	r3, [r7, #12]
 80479da:	e008      	b.n	80479ee <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80479dc:	68bb      	ldr	r3, [r7, #8]
 80479de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80479e0:	4b05      	ldr	r3, [pc, #20]	@ (80479f8 <xTaskPriorityInherit+0xc4>)
 80479e2:	681b      	ldr	r3, [r3, #0]
 80479e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80479e6:	429a      	cmp	r2, r3
 80479e8:	d201      	bcs.n	80479ee <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80479ea:	2301      	movs	r3, #1
 80479ec:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80479ee:	68fb      	ldr	r3, [r7, #12]
	}
 80479f0:	4618      	mov	r0, r3
 80479f2:	3710      	adds	r7, #16
 80479f4:	46bd      	mov	sp, r7
 80479f6:	bd80      	pop	{r7, pc}
 80479f8:	2001b318 	.word	0x2001b318
 80479fc:	2001b31c 	.word	0x2001b31c
 8047a00:	2001b7f4 	.word	0x2001b7f4

08047a04 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8047a04:	b580      	push	{r7, lr}
 8047a06:	b084      	sub	sp, #16
 8047a08:	af00      	add	r7, sp, #0
 8047a0a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8047a0c:	687b      	ldr	r3, [r7, #4]
 8047a0e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8047a10:	2300      	movs	r3, #0
 8047a12:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8047a14:	687b      	ldr	r3, [r7, #4]
 8047a16:	2b00      	cmp	r3, #0
 8047a18:	d048      	beq.n	8047aac <xTaskPriorityDisinherit+0xa8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8047a1a:	4b27      	ldr	r3, [pc, #156]	@ (8047ab8 <xTaskPriorityDisinherit+0xb4>)
 8047a1c:	681b      	ldr	r3, [r3, #0]
 8047a1e:	68ba      	ldr	r2, [r7, #8]
 8047a20:	429a      	cmp	r2, r3
 8047a22:	d003      	beq.n	8047a2c <xTaskPriorityDisinherit+0x28>
 8047a24:	f7fe fb78 	bl	8046118 <ulSetInterruptMask>
 8047a28:	bf00      	nop
 8047a2a:	e7fd      	b.n	8047a28 <xTaskPriorityDisinherit+0x24>
			configASSERT( pxTCB->uxMutexesHeld );
 8047a2c:	68bb      	ldr	r3, [r7, #8]
 8047a2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8047a30:	2b00      	cmp	r3, #0
 8047a32:	d103      	bne.n	8047a3c <xTaskPriorityDisinherit+0x38>
 8047a34:	f7fe fb70 	bl	8046118 <ulSetInterruptMask>
 8047a38:	bf00      	nop
 8047a3a:	e7fd      	b.n	8047a38 <xTaskPriorityDisinherit+0x34>
			( pxTCB->uxMutexesHeld )--;
 8047a3c:	68bb      	ldr	r3, [r7, #8]
 8047a3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8047a40:	1e5a      	subs	r2, r3, #1
 8047a42:	68bb      	ldr	r3, [r7, #8]
 8047a44:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8047a46:	68bb      	ldr	r3, [r7, #8]
 8047a48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047a4a:	68bb      	ldr	r3, [r7, #8]
 8047a4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8047a4e:	429a      	cmp	r2, r3
 8047a50:	d02c      	beq.n	8047aac <xTaskPriorityDisinherit+0xa8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8047a52:	68bb      	ldr	r3, [r7, #8]
 8047a54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8047a56:	2b00      	cmp	r3, #0
 8047a58:	d128      	bne.n	8047aac <xTaskPriorityDisinherit+0xa8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8047a5a:	68bb      	ldr	r3, [r7, #8]
 8047a5c:	3304      	adds	r3, #4
 8047a5e:	4618      	mov	r0, r3
 8047a60:	f7fe f96a 	bl	8045d38 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8047a64:	68bb      	ldr	r3, [r7, #8]
 8047a66:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8047a68:	68bb      	ldr	r3, [r7, #8]
 8047a6a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8047a6c:	68bb      	ldr	r3, [r7, #8]
 8047a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8047a70:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8047a74:	68bb      	ldr	r3, [r7, #8]
 8047a76:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8047a78:	68bb      	ldr	r3, [r7, #8]
 8047a7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8047abc <xTaskPriorityDisinherit+0xb8>)
 8047a7e:	681b      	ldr	r3, [r3, #0]
 8047a80:	429a      	cmp	r2, r3
 8047a82:	d903      	bls.n	8047a8c <xTaskPriorityDisinherit+0x88>
 8047a84:	68bb      	ldr	r3, [r7, #8]
 8047a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8047a88:	4a0c      	ldr	r2, [pc, #48]	@ (8047abc <xTaskPriorityDisinherit+0xb8>)
 8047a8a:	6013      	str	r3, [r2, #0]
 8047a8c:	68bb      	ldr	r3, [r7, #8]
 8047a8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047a90:	4613      	mov	r3, r2
 8047a92:	009b      	lsls	r3, r3, #2
 8047a94:	4413      	add	r3, r2
 8047a96:	009b      	lsls	r3, r3, #2
 8047a98:	4a09      	ldr	r2, [pc, #36]	@ (8047ac0 <xTaskPriorityDisinherit+0xbc>)
 8047a9a:	441a      	add	r2, r3
 8047a9c:	68bb      	ldr	r3, [r7, #8]
 8047a9e:	3304      	adds	r3, #4
 8047aa0:	4619      	mov	r1, r3
 8047aa2:	4610      	mov	r0, r2
 8047aa4:	f7fe f8eb 	bl	8045c7e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8047aa8:	2301      	movs	r3, #1
 8047aaa:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8047aac:	68fb      	ldr	r3, [r7, #12]
	}
 8047aae:	4618      	mov	r0, r3
 8047ab0:	3710      	adds	r7, #16
 8047ab2:	46bd      	mov	sp, r7
 8047ab4:	bd80      	pop	{r7, pc}
 8047ab6:	bf00      	nop
 8047ab8:	2001b318 	.word	0x2001b318
 8047abc:	2001b7f4 	.word	0x2001b7f4
 8047ac0:	2001b31c 	.word	0x2001b31c

08047ac4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8047ac4:	b580      	push	{r7, lr}
 8047ac6:	b086      	sub	sp, #24
 8047ac8:	af00      	add	r7, sp, #0
 8047aca:	6078      	str	r0, [r7, #4]
 8047acc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8047ace:	687b      	ldr	r3, [r7, #4]
 8047ad0:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8047ad2:	2301      	movs	r3, #1
 8047ad4:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8047ad6:	687b      	ldr	r3, [r7, #4]
 8047ad8:	2b00      	cmp	r3, #0
 8047ada:	d05c      	beq.n	8047b96 <vTaskPriorityDisinheritAfterTimeout+0xd2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8047adc:	693b      	ldr	r3, [r7, #16]
 8047ade:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8047ae0:	2b00      	cmp	r3, #0
 8047ae2:	d103      	bne.n	8047aec <vTaskPriorityDisinheritAfterTimeout+0x28>
 8047ae4:	f7fe fb18 	bl	8046118 <ulSetInterruptMask>
 8047ae8:	bf00      	nop
 8047aea:	e7fd      	b.n	8047ae8 <vTaskPriorityDisinheritAfterTimeout+0x24>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8047aec:	693b      	ldr	r3, [r7, #16]
 8047aee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8047af0:	683a      	ldr	r2, [r7, #0]
 8047af2:	429a      	cmp	r2, r3
 8047af4:	d902      	bls.n	8047afc <vTaskPriorityDisinheritAfterTimeout+0x38>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8047af6:	683b      	ldr	r3, [r7, #0]
 8047af8:	617b      	str	r3, [r7, #20]
 8047afa:	e002      	b.n	8047b02 <vTaskPriorityDisinheritAfterTimeout+0x3e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8047afc:	693b      	ldr	r3, [r7, #16]
 8047afe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8047b00:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8047b02:	693b      	ldr	r3, [r7, #16]
 8047b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8047b06:	697a      	ldr	r2, [r7, #20]
 8047b08:	429a      	cmp	r2, r3
 8047b0a:	d044      	beq.n	8047b96 <vTaskPriorityDisinheritAfterTimeout+0xd2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8047b0c:	693b      	ldr	r3, [r7, #16]
 8047b0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8047b10:	68fa      	ldr	r2, [r7, #12]
 8047b12:	429a      	cmp	r2, r3
 8047b14:	d13f      	bne.n	8047b96 <vTaskPriorityDisinheritAfterTimeout+0xd2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8047b16:	4b22      	ldr	r3, [pc, #136]	@ (8047ba0 <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 8047b18:	681b      	ldr	r3, [r3, #0]
 8047b1a:	693a      	ldr	r2, [r7, #16]
 8047b1c:	429a      	cmp	r2, r3
 8047b1e:	d103      	bne.n	8047b28 <vTaskPriorityDisinheritAfterTimeout+0x64>
 8047b20:	f7fe fafa 	bl	8046118 <ulSetInterruptMask>
 8047b24:	bf00      	nop
 8047b26:	e7fd      	b.n	8047b24 <vTaskPriorityDisinheritAfterTimeout+0x60>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8047b28:	693b      	ldr	r3, [r7, #16]
 8047b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8047b2c:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 8047b2e:	693b      	ldr	r3, [r7, #16]
 8047b30:	697a      	ldr	r2, [r7, #20]
 8047b32:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8047b34:	693b      	ldr	r3, [r7, #16]
 8047b36:	699b      	ldr	r3, [r3, #24]
 8047b38:	2b00      	cmp	r3, #0
 8047b3a:	db04      	blt.n	8047b46 <vTaskPriorityDisinheritAfterTimeout+0x82>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8047b3c:	697b      	ldr	r3, [r7, #20]
 8047b3e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8047b42:	693b      	ldr	r3, [r7, #16]
 8047b44:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8047b46:	693b      	ldr	r3, [r7, #16]
 8047b48:	6959      	ldr	r1, [r3, #20]
 8047b4a:	68ba      	ldr	r2, [r7, #8]
 8047b4c:	4613      	mov	r3, r2
 8047b4e:	009b      	lsls	r3, r3, #2
 8047b50:	4413      	add	r3, r2
 8047b52:	009b      	lsls	r3, r3, #2
 8047b54:	4a13      	ldr	r2, [pc, #76]	@ (8047ba4 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 8047b56:	4413      	add	r3, r2
 8047b58:	4299      	cmp	r1, r3
 8047b5a:	d11c      	bne.n	8047b96 <vTaskPriorityDisinheritAfterTimeout+0xd2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8047b5c:	693b      	ldr	r3, [r7, #16]
 8047b5e:	3304      	adds	r3, #4
 8047b60:	4618      	mov	r0, r3
 8047b62:	f7fe f8e9 	bl	8045d38 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8047b66:	693b      	ldr	r3, [r7, #16]
 8047b68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047b6a:	4b0f      	ldr	r3, [pc, #60]	@ (8047ba8 <vTaskPriorityDisinheritAfterTimeout+0xe4>)
 8047b6c:	681b      	ldr	r3, [r3, #0]
 8047b6e:	429a      	cmp	r2, r3
 8047b70:	d903      	bls.n	8047b7a <vTaskPriorityDisinheritAfterTimeout+0xb6>
 8047b72:	693b      	ldr	r3, [r7, #16]
 8047b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8047b76:	4a0c      	ldr	r2, [pc, #48]	@ (8047ba8 <vTaskPriorityDisinheritAfterTimeout+0xe4>)
 8047b78:	6013      	str	r3, [r2, #0]
 8047b7a:	693b      	ldr	r3, [r7, #16]
 8047b7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047b7e:	4613      	mov	r3, r2
 8047b80:	009b      	lsls	r3, r3, #2
 8047b82:	4413      	add	r3, r2
 8047b84:	009b      	lsls	r3, r3, #2
 8047b86:	4a07      	ldr	r2, [pc, #28]	@ (8047ba4 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 8047b88:	441a      	add	r2, r3
 8047b8a:	693b      	ldr	r3, [r7, #16]
 8047b8c:	3304      	adds	r3, #4
 8047b8e:	4619      	mov	r1, r3
 8047b90:	4610      	mov	r0, r2
 8047b92:	f7fe f874 	bl	8045c7e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8047b96:	bf00      	nop
 8047b98:	3718      	adds	r7, #24
 8047b9a:	46bd      	mov	sp, r7
 8047b9c:	bd80      	pop	{r7, pc}
 8047b9e:	bf00      	nop
 8047ba0:	2001b318 	.word	0x2001b318
 8047ba4:	2001b31c 	.word	0x2001b31c
 8047ba8:	2001b7f4 	.word	0x2001b7f4

08047bac <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8047bac:	b480      	push	{r7}
 8047bae:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8047bb0:	4b07      	ldr	r3, [pc, #28]	@ (8047bd0 <pvTaskIncrementMutexHeldCount+0x24>)
 8047bb2:	681b      	ldr	r3, [r3, #0]
 8047bb4:	2b00      	cmp	r3, #0
 8047bb6:	d004      	beq.n	8047bc2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8047bb8:	4b05      	ldr	r3, [pc, #20]	@ (8047bd0 <pvTaskIncrementMutexHeldCount+0x24>)
 8047bba:	681b      	ldr	r3, [r3, #0]
 8047bbc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8047bbe:	3201      	adds	r2, #1
 8047bc0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8047bc2:	4b03      	ldr	r3, [pc, #12]	@ (8047bd0 <pvTaskIncrementMutexHeldCount+0x24>)
 8047bc4:	681b      	ldr	r3, [r3, #0]
	}
 8047bc6:	4618      	mov	r0, r3
 8047bc8:	46bd      	mov	sp, r7
 8047bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8047bce:	4770      	bx	lr
 8047bd0:	2001b318 	.word	0x2001b318

08047bd4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8047bd4:	b580      	push	{r7, lr}
 8047bd6:	b084      	sub	sp, #16
 8047bd8:	af00      	add	r7, sp, #0
 8047bda:	6078      	str	r0, [r7, #4]
 8047bdc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8047bde:	4b21      	ldr	r3, [pc, #132]	@ (8047c64 <prvAddCurrentTaskToDelayedList+0x90>)
 8047be0:	681b      	ldr	r3, [r3, #0]
 8047be2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8047be4:	4b20      	ldr	r3, [pc, #128]	@ (8047c68 <prvAddCurrentTaskToDelayedList+0x94>)
 8047be6:	681b      	ldr	r3, [r3, #0]
 8047be8:	3304      	adds	r3, #4
 8047bea:	4618      	mov	r0, r3
 8047bec:	f7fe f8a4 	bl	8045d38 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8047bf0:	687b      	ldr	r3, [r7, #4]
 8047bf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8047bf6:	d10a      	bne.n	8047c0e <prvAddCurrentTaskToDelayedList+0x3a>
 8047bf8:	683b      	ldr	r3, [r7, #0]
 8047bfa:	2b00      	cmp	r3, #0
 8047bfc:	d007      	beq.n	8047c0e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8047bfe:	4b1a      	ldr	r3, [pc, #104]	@ (8047c68 <prvAddCurrentTaskToDelayedList+0x94>)
 8047c00:	681b      	ldr	r3, [r3, #0]
 8047c02:	3304      	adds	r3, #4
 8047c04:	4619      	mov	r1, r3
 8047c06:	4819      	ldr	r0, [pc, #100]	@ (8047c6c <prvAddCurrentTaskToDelayedList+0x98>)
 8047c08:	f7fe f839 	bl	8045c7e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8047c0c:	e026      	b.n	8047c5c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8047c0e:	68fa      	ldr	r2, [r7, #12]
 8047c10:	687b      	ldr	r3, [r7, #4]
 8047c12:	4413      	add	r3, r2
 8047c14:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8047c16:	4b14      	ldr	r3, [pc, #80]	@ (8047c68 <prvAddCurrentTaskToDelayedList+0x94>)
 8047c18:	681b      	ldr	r3, [r3, #0]
 8047c1a:	68ba      	ldr	r2, [r7, #8]
 8047c1c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8047c1e:	68ba      	ldr	r2, [r7, #8]
 8047c20:	68fb      	ldr	r3, [r7, #12]
 8047c22:	429a      	cmp	r2, r3
 8047c24:	d209      	bcs.n	8047c3a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8047c26:	4b12      	ldr	r3, [pc, #72]	@ (8047c70 <prvAddCurrentTaskToDelayedList+0x9c>)
 8047c28:	681a      	ldr	r2, [r3, #0]
 8047c2a:	4b0f      	ldr	r3, [pc, #60]	@ (8047c68 <prvAddCurrentTaskToDelayedList+0x94>)
 8047c2c:	681b      	ldr	r3, [r3, #0]
 8047c2e:	3304      	adds	r3, #4
 8047c30:	4619      	mov	r1, r3
 8047c32:	4610      	mov	r0, r2
 8047c34:	f7fe f847 	bl	8045cc6 <vListInsert>
}
 8047c38:	e010      	b.n	8047c5c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8047c3a:	4b0e      	ldr	r3, [pc, #56]	@ (8047c74 <prvAddCurrentTaskToDelayedList+0xa0>)
 8047c3c:	681a      	ldr	r2, [r3, #0]
 8047c3e:	4b0a      	ldr	r3, [pc, #40]	@ (8047c68 <prvAddCurrentTaskToDelayedList+0x94>)
 8047c40:	681b      	ldr	r3, [r3, #0]
 8047c42:	3304      	adds	r3, #4
 8047c44:	4619      	mov	r1, r3
 8047c46:	4610      	mov	r0, r2
 8047c48:	f7fe f83d 	bl	8045cc6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8047c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8047c78 <prvAddCurrentTaskToDelayedList+0xa4>)
 8047c4e:	681b      	ldr	r3, [r3, #0]
 8047c50:	68ba      	ldr	r2, [r7, #8]
 8047c52:	429a      	cmp	r2, r3
 8047c54:	d202      	bcs.n	8047c5c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8047c56:	4a08      	ldr	r2, [pc, #32]	@ (8047c78 <prvAddCurrentTaskToDelayedList+0xa4>)
 8047c58:	68bb      	ldr	r3, [r7, #8]
 8047c5a:	6013      	str	r3, [r2, #0]
}
 8047c5c:	bf00      	nop
 8047c5e:	3710      	adds	r7, #16
 8047c60:	46bd      	mov	sp, r7
 8047c62:	bd80      	pop	{r7, pc}
 8047c64:	2001b7f0 	.word	0x2001b7f0
 8047c68:	2001b318 	.word	0x2001b318
 8047c6c:	2001b7d8 	.word	0x2001b7d8
 8047c70:	2001b7a8 	.word	0x2001b7a8
 8047c74:	2001b7a4 	.word	0x2001b7a4
 8047c78:	2001b80c 	.word	0x2001b80c

08047c7c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8047c7c:	b580      	push	{r7, lr}
 8047c7e:	b088      	sub	sp, #32
 8047c80:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8047c82:	2300      	movs	r3, #0
 8047c84:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8047c86:	f000 fad3 	bl	8048230 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8047c8a:	4b18      	ldr	r3, [pc, #96]	@ (8047cec <xTimerCreateTimerTask+0x70>)
 8047c8c:	681b      	ldr	r3, [r3, #0]
 8047c8e:	2b00      	cmp	r3, #0
 8047c90:	d020      	beq.n	8047cd4 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8047c92:	2300      	movs	r3, #0
 8047c94:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8047c96:	2300      	movs	r3, #0
 8047c98:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8047c9a:	463a      	mov	r2, r7
 8047c9c:	1d39      	adds	r1, r7, #4
 8047c9e:	f107 0308 	add.w	r3, r7, #8
 8047ca2:	4618      	mov	r0, r3
 8047ca4:	f7fd fdde 	bl	8045864 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8047ca8:	6839      	ldr	r1, [r7, #0]
 8047caa:	687b      	ldr	r3, [r7, #4]
 8047cac:	68ba      	ldr	r2, [r7, #8]
 8047cae:	9202      	str	r2, [sp, #8]
 8047cb0:	9301      	str	r3, [sp, #4]
 8047cb2:	2303      	movs	r3, #3
 8047cb4:	9300      	str	r3, [sp, #0]
 8047cb6:	2300      	movs	r3, #0
 8047cb8:	460a      	mov	r2, r1
 8047cba:	490d      	ldr	r1, [pc, #52]	@ (8047cf0 <xTimerCreateTimerTask+0x74>)
 8047cbc:	480d      	ldr	r0, [pc, #52]	@ (8047cf4 <xTimerCreateTimerTask+0x78>)
 8047cbe:	f7ff f84f 	bl	8046d60 <xTaskCreateStatic>
 8047cc2:	4603      	mov	r3, r0
 8047cc4:	4a0c      	ldr	r2, [pc, #48]	@ (8047cf8 <xTimerCreateTimerTask+0x7c>)
 8047cc6:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8047cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8047cf8 <xTimerCreateTimerTask+0x7c>)
 8047cca:	681b      	ldr	r3, [r3, #0]
 8047ccc:	2b00      	cmp	r3, #0
 8047cce:	d001      	beq.n	8047cd4 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8047cd0:	2301      	movs	r3, #1
 8047cd2:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8047cd4:	68fb      	ldr	r3, [r7, #12]
 8047cd6:	2b00      	cmp	r3, #0
 8047cd8:	d103      	bne.n	8047ce2 <xTimerCreateTimerTask+0x66>
 8047cda:	f7fe fa1d 	bl	8046118 <ulSetInterruptMask>
 8047cde:	bf00      	nop
 8047ce0:	e7fd      	b.n	8047cde <xTimerCreateTimerTask+0x62>
	return xReturn;
 8047ce2:	68fb      	ldr	r3, [r7, #12]
}
 8047ce4:	4618      	mov	r0, r3
 8047ce6:	3710      	adds	r7, #16
 8047ce8:	46bd      	mov	sp, r7
 8047cea:	bd80      	pop	{r7, pc}
 8047cec:	2001b848 	.word	0x2001b848
 8047cf0:	080498d0 	.word	0x080498d0
 8047cf4:	08047e15 	.word	0x08047e15
 8047cf8:	2001b84c 	.word	0x2001b84c

08047cfc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8047cfc:	b580      	push	{r7, lr}
 8047cfe:	b08a      	sub	sp, #40	@ 0x28
 8047d00:	af00      	add	r7, sp, #0
 8047d02:	60f8      	str	r0, [r7, #12]
 8047d04:	60b9      	str	r1, [r7, #8]
 8047d06:	607a      	str	r2, [r7, #4]
 8047d08:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8047d0a:	2300      	movs	r3, #0
 8047d0c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8047d0e:	68fb      	ldr	r3, [r7, #12]
 8047d10:	2b00      	cmp	r3, #0
 8047d12:	d103      	bne.n	8047d1c <xTimerGenericCommand+0x20>
 8047d14:	f7fe fa00 	bl	8046118 <ulSetInterruptMask>
 8047d18:	bf00      	nop
 8047d1a:	e7fd      	b.n	8047d18 <xTimerGenericCommand+0x1c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8047d1c:	4b19      	ldr	r3, [pc, #100]	@ (8047d84 <xTimerGenericCommand+0x88>)
 8047d1e:	681b      	ldr	r3, [r3, #0]
 8047d20:	2b00      	cmp	r3, #0
 8047d22:	d02a      	beq.n	8047d7a <xTimerGenericCommand+0x7e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8047d24:	68bb      	ldr	r3, [r7, #8]
 8047d26:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8047d28:	687b      	ldr	r3, [r7, #4]
 8047d2a:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8047d2c:	68fb      	ldr	r3, [r7, #12]
 8047d2e:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8047d30:	68bb      	ldr	r3, [r7, #8]
 8047d32:	2b05      	cmp	r3, #5
 8047d34:	dc18      	bgt.n	8047d68 <xTimerGenericCommand+0x6c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8047d36:	f7ff fddf 	bl	80478f8 <xTaskGetSchedulerState>
 8047d3a:	4603      	mov	r3, r0
 8047d3c:	2b02      	cmp	r3, #2
 8047d3e:	d109      	bne.n	8047d54 <xTimerGenericCommand+0x58>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8047d40:	4b10      	ldr	r3, [pc, #64]	@ (8047d84 <xTimerGenericCommand+0x88>)
 8047d42:	6818      	ldr	r0, [r3, #0]
 8047d44:	f107 0114 	add.w	r1, r7, #20
 8047d48:	2300      	movs	r3, #0
 8047d4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8047d4c:	f7fe fba4 	bl	8046498 <xQueueGenericSend>
 8047d50:	6278      	str	r0, [r7, #36]	@ 0x24
 8047d52:	e012      	b.n	8047d7a <xTimerGenericCommand+0x7e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8047d54:	4b0b      	ldr	r3, [pc, #44]	@ (8047d84 <xTimerGenericCommand+0x88>)
 8047d56:	6818      	ldr	r0, [r3, #0]
 8047d58:	f107 0114 	add.w	r1, r7, #20
 8047d5c:	2300      	movs	r3, #0
 8047d5e:	2200      	movs	r2, #0
 8047d60:	f7fe fb9a 	bl	8046498 <xQueueGenericSend>
 8047d64:	6278      	str	r0, [r7, #36]	@ 0x24
 8047d66:	e008      	b.n	8047d7a <xTimerGenericCommand+0x7e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8047d68:	4b06      	ldr	r3, [pc, #24]	@ (8047d84 <xTimerGenericCommand+0x88>)
 8047d6a:	6818      	ldr	r0, [r3, #0]
 8047d6c:	f107 0114 	add.w	r1, r7, #20
 8047d70:	2300      	movs	r3, #0
 8047d72:	683a      	ldr	r2, [r7, #0]
 8047d74:	f7fe fc5d 	bl	8046632 <xQueueGenericSendFromISR>
 8047d78:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8047d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8047d7c:	4618      	mov	r0, r3
 8047d7e:	3728      	adds	r7, #40	@ 0x28
 8047d80:	46bd      	mov	sp, r7
 8047d82:	bd80      	pop	{r7, pc}
 8047d84:	2001b848 	.word	0x2001b848

08047d88 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8047d88:	b580      	push	{r7, lr}
 8047d8a:	b086      	sub	sp, #24
 8047d8c:	af02      	add	r7, sp, #8
 8047d8e:	6078      	str	r0, [r7, #4]
 8047d90:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8047d92:	4b1f      	ldr	r3, [pc, #124]	@ (8047e10 <prvProcessExpiredTimer+0x88>)
 8047d94:	681b      	ldr	r3, [r3, #0]
 8047d96:	68db      	ldr	r3, [r3, #12]
 8047d98:	68db      	ldr	r3, [r3, #12]
 8047d9a:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8047d9c:	68fb      	ldr	r3, [r7, #12]
 8047d9e:	3304      	adds	r3, #4
 8047da0:	4618      	mov	r0, r3
 8047da2:	f7fd ffc9 	bl	8045d38 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8047da6:	68fb      	ldr	r3, [r7, #12]
 8047da8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8047dac:	f003 0304 	and.w	r3, r3, #4
 8047db0:	2b00      	cmp	r3, #0
 8047db2:	d01b      	beq.n	8047dec <prvProcessExpiredTimer+0x64>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8047db4:	68fb      	ldr	r3, [r7, #12]
 8047db6:	699a      	ldr	r2, [r3, #24]
 8047db8:	687b      	ldr	r3, [r7, #4]
 8047dba:	18d1      	adds	r1, r2, r3
 8047dbc:	687b      	ldr	r3, [r7, #4]
 8047dbe:	683a      	ldr	r2, [r7, #0]
 8047dc0:	68f8      	ldr	r0, [r7, #12]
 8047dc2:	f000 f8c5 	bl	8047f50 <prvInsertTimerInActiveList>
 8047dc6:	4603      	mov	r3, r0
 8047dc8:	2b00      	cmp	r3, #0
 8047dca:	d018      	beq.n	8047dfe <prvProcessExpiredTimer+0x76>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8047dcc:	2300      	movs	r3, #0
 8047dce:	9300      	str	r3, [sp, #0]
 8047dd0:	2300      	movs	r3, #0
 8047dd2:	687a      	ldr	r2, [r7, #4]
 8047dd4:	2100      	movs	r1, #0
 8047dd6:	68f8      	ldr	r0, [r7, #12]
 8047dd8:	f7ff ff90 	bl	8047cfc <xTimerGenericCommand>
 8047ddc:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
 8047dde:	68bb      	ldr	r3, [r7, #8]
 8047de0:	2b00      	cmp	r3, #0
 8047de2:	d10c      	bne.n	8047dfe <prvProcessExpiredTimer+0x76>
 8047de4:	f7fe f998 	bl	8046118 <ulSetInterruptMask>
 8047de8:	bf00      	nop
 8047dea:	e7fd      	b.n	8047de8 <prvProcessExpiredTimer+0x60>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8047dec:	68fb      	ldr	r3, [r7, #12]
 8047dee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8047df2:	f023 0301 	bic.w	r3, r3, #1
 8047df6:	b2da      	uxtb	r2, r3
 8047df8:	68fb      	ldr	r3, [r7, #12]
 8047dfa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8047dfe:	68fb      	ldr	r3, [r7, #12]
 8047e00:	6a1b      	ldr	r3, [r3, #32]
 8047e02:	68f8      	ldr	r0, [r7, #12]
 8047e04:	4798      	blx	r3
}
 8047e06:	bf00      	nop
 8047e08:	3710      	adds	r7, #16
 8047e0a:	46bd      	mov	sp, r7
 8047e0c:	bd80      	pop	{r7, pc}
 8047e0e:	bf00      	nop
 8047e10:	2001b840 	.word	0x2001b840

08047e14 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8047e14:	b580      	push	{r7, lr}
 8047e16:	b084      	sub	sp, #16
 8047e18:	af00      	add	r7, sp, #0
 8047e1a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8047e1c:	f107 0308 	add.w	r3, r7, #8
 8047e20:	4618      	mov	r0, r3
 8047e22:	f000 f851 	bl	8047ec8 <prvGetNextExpireTime>
 8047e26:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8047e28:	68bb      	ldr	r3, [r7, #8]
 8047e2a:	4619      	mov	r1, r3
 8047e2c:	68f8      	ldr	r0, [r7, #12]
 8047e2e:	f000 f805 	bl	8047e3c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8047e32:	f000 f8cf 	bl	8047fd4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8047e36:	bf00      	nop
 8047e38:	e7f0      	b.n	8047e1c <prvTimerTask+0x8>
	...

08047e3c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8047e3c:	b580      	push	{r7, lr}
 8047e3e:	b084      	sub	sp, #16
 8047e40:	af00      	add	r7, sp, #0
 8047e42:	6078      	str	r0, [r7, #4]
 8047e44:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8047e46:	f7ff f989 	bl	804715c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8047e4a:	f107 0308 	add.w	r3, r7, #8
 8047e4e:	4618      	mov	r0, r3
 8047e50:	f000 f85e 	bl	8047f10 <prvSampleTimeNow>
 8047e54:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8047e56:	68bb      	ldr	r3, [r7, #8]
 8047e58:	2b00      	cmp	r3, #0
 8047e5a:	d12a      	bne.n	8047eb2 <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8047e5c:	683b      	ldr	r3, [r7, #0]
 8047e5e:	2b00      	cmp	r3, #0
 8047e60:	d10a      	bne.n	8047e78 <prvProcessTimerOrBlockTask+0x3c>
 8047e62:	687a      	ldr	r2, [r7, #4]
 8047e64:	68fb      	ldr	r3, [r7, #12]
 8047e66:	429a      	cmp	r2, r3
 8047e68:	d806      	bhi.n	8047e78 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8047e6a:	f7ff f985 	bl	8047178 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8047e6e:	68f9      	ldr	r1, [r7, #12]
 8047e70:	6878      	ldr	r0, [r7, #4]
 8047e72:	f7ff ff89 	bl	8047d88 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8047e76:	e01e      	b.n	8047eb6 <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
 8047e78:	683b      	ldr	r3, [r7, #0]
 8047e7a:	2b00      	cmp	r3, #0
 8047e7c:	d008      	beq.n	8047e90 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8047e7e:	4b10      	ldr	r3, [pc, #64]	@ (8047ec0 <prvProcessTimerOrBlockTask+0x84>)
 8047e80:	681b      	ldr	r3, [r3, #0]
 8047e82:	681b      	ldr	r3, [r3, #0]
 8047e84:	2b00      	cmp	r3, #0
 8047e86:	d101      	bne.n	8047e8c <prvProcessTimerOrBlockTask+0x50>
 8047e88:	2301      	movs	r3, #1
 8047e8a:	e000      	b.n	8047e8e <prvProcessTimerOrBlockTask+0x52>
 8047e8c:	2300      	movs	r3, #0
 8047e8e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8047e90:	4b0c      	ldr	r3, [pc, #48]	@ (8047ec4 <prvProcessTimerOrBlockTask+0x88>)
 8047e92:	6818      	ldr	r0, [r3, #0]
 8047e94:	687a      	ldr	r2, [r7, #4]
 8047e96:	68fb      	ldr	r3, [r7, #12]
 8047e98:	1ad3      	subs	r3, r2, r3
 8047e9a:	683a      	ldr	r2, [r7, #0]
 8047e9c:	4619      	mov	r1, r3
 8047e9e:	f7fe ff2b 	bl	8046cf8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8047ea2:	f7ff f969 	bl	8047178 <xTaskResumeAll>
 8047ea6:	4603      	mov	r3, r0
 8047ea8:	2b00      	cmp	r3, #0
 8047eaa:	d104      	bne.n	8047eb6 <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
 8047eac:	f7fd ffae 	bl	8045e0c <vPortYield>
}
 8047eb0:	e001      	b.n	8047eb6 <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
 8047eb2:	f7ff f961 	bl	8047178 <xTaskResumeAll>
}
 8047eb6:	bf00      	nop
 8047eb8:	3710      	adds	r7, #16
 8047eba:	46bd      	mov	sp, r7
 8047ebc:	bd80      	pop	{r7, pc}
 8047ebe:	bf00      	nop
 8047ec0:	2001b844 	.word	0x2001b844
 8047ec4:	2001b848 	.word	0x2001b848

08047ec8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8047ec8:	b480      	push	{r7}
 8047eca:	b085      	sub	sp, #20
 8047ecc:	af00      	add	r7, sp, #0
 8047ece:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8047ed0:	4b0e      	ldr	r3, [pc, #56]	@ (8047f0c <prvGetNextExpireTime+0x44>)
 8047ed2:	681b      	ldr	r3, [r3, #0]
 8047ed4:	681b      	ldr	r3, [r3, #0]
 8047ed6:	2b00      	cmp	r3, #0
 8047ed8:	d101      	bne.n	8047ede <prvGetNextExpireTime+0x16>
 8047eda:	2201      	movs	r2, #1
 8047edc:	e000      	b.n	8047ee0 <prvGetNextExpireTime+0x18>
 8047ede:	2200      	movs	r2, #0
 8047ee0:	687b      	ldr	r3, [r7, #4]
 8047ee2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8047ee4:	687b      	ldr	r3, [r7, #4]
 8047ee6:	681b      	ldr	r3, [r3, #0]
 8047ee8:	2b00      	cmp	r3, #0
 8047eea:	d105      	bne.n	8047ef8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8047eec:	4b07      	ldr	r3, [pc, #28]	@ (8047f0c <prvGetNextExpireTime+0x44>)
 8047eee:	681b      	ldr	r3, [r3, #0]
 8047ef0:	68db      	ldr	r3, [r3, #12]
 8047ef2:	681b      	ldr	r3, [r3, #0]
 8047ef4:	60fb      	str	r3, [r7, #12]
 8047ef6:	e001      	b.n	8047efc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8047ef8:	2300      	movs	r3, #0
 8047efa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8047efc:	68fb      	ldr	r3, [r7, #12]
}
 8047efe:	4618      	mov	r0, r3
 8047f00:	3714      	adds	r7, #20
 8047f02:	46bd      	mov	sp, r7
 8047f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8047f08:	4770      	bx	lr
 8047f0a:	bf00      	nop
 8047f0c:	2001b840 	.word	0x2001b840

08047f10 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8047f10:	b580      	push	{r7, lr}
 8047f12:	b084      	sub	sp, #16
 8047f14:	af00      	add	r7, sp, #0
 8047f16:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8047f18:	f7ff f9bc 	bl	8047294 <xTaskGetTickCount>
 8047f1c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8047f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8047f4c <prvSampleTimeNow+0x3c>)
 8047f20:	681b      	ldr	r3, [r3, #0]
 8047f22:	68fa      	ldr	r2, [r7, #12]
 8047f24:	429a      	cmp	r2, r3
 8047f26:	d205      	bcs.n	8047f34 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8047f28:	f000 f924 	bl	8048174 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8047f2c:	687b      	ldr	r3, [r7, #4]
 8047f2e:	2201      	movs	r2, #1
 8047f30:	601a      	str	r2, [r3, #0]
 8047f32:	e002      	b.n	8047f3a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8047f34:	687b      	ldr	r3, [r7, #4]
 8047f36:	2200      	movs	r2, #0
 8047f38:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8047f3a:	4a04      	ldr	r2, [pc, #16]	@ (8047f4c <prvSampleTimeNow+0x3c>)
 8047f3c:	68fb      	ldr	r3, [r7, #12]
 8047f3e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8047f40:	68fb      	ldr	r3, [r7, #12]
}
 8047f42:	4618      	mov	r0, r3
 8047f44:	3710      	adds	r7, #16
 8047f46:	46bd      	mov	sp, r7
 8047f48:	bd80      	pop	{r7, pc}
 8047f4a:	bf00      	nop
 8047f4c:	2001b850 	.word	0x2001b850

08047f50 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8047f50:	b580      	push	{r7, lr}
 8047f52:	b086      	sub	sp, #24
 8047f54:	af00      	add	r7, sp, #0
 8047f56:	60f8      	str	r0, [r7, #12]
 8047f58:	60b9      	str	r1, [r7, #8]
 8047f5a:	607a      	str	r2, [r7, #4]
 8047f5c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8047f5e:	2300      	movs	r3, #0
 8047f60:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8047f62:	68fb      	ldr	r3, [r7, #12]
 8047f64:	68ba      	ldr	r2, [r7, #8]
 8047f66:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8047f68:	68fb      	ldr	r3, [r7, #12]
 8047f6a:	68fa      	ldr	r2, [r7, #12]
 8047f6c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8047f6e:	68ba      	ldr	r2, [r7, #8]
 8047f70:	687b      	ldr	r3, [r7, #4]
 8047f72:	429a      	cmp	r2, r3
 8047f74:	d812      	bhi.n	8047f9c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8047f76:	687a      	ldr	r2, [r7, #4]
 8047f78:	683b      	ldr	r3, [r7, #0]
 8047f7a:	1ad2      	subs	r2, r2, r3
 8047f7c:	68fb      	ldr	r3, [r7, #12]
 8047f7e:	699b      	ldr	r3, [r3, #24]
 8047f80:	429a      	cmp	r2, r3
 8047f82:	d302      	bcc.n	8047f8a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8047f84:	2301      	movs	r3, #1
 8047f86:	617b      	str	r3, [r7, #20]
 8047f88:	e01b      	b.n	8047fc2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8047f8a:	4b10      	ldr	r3, [pc, #64]	@ (8047fcc <prvInsertTimerInActiveList+0x7c>)
 8047f8c:	681a      	ldr	r2, [r3, #0]
 8047f8e:	68fb      	ldr	r3, [r7, #12]
 8047f90:	3304      	adds	r3, #4
 8047f92:	4619      	mov	r1, r3
 8047f94:	4610      	mov	r0, r2
 8047f96:	f7fd fe96 	bl	8045cc6 <vListInsert>
 8047f9a:	e012      	b.n	8047fc2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8047f9c:	687a      	ldr	r2, [r7, #4]
 8047f9e:	683b      	ldr	r3, [r7, #0]
 8047fa0:	429a      	cmp	r2, r3
 8047fa2:	d206      	bcs.n	8047fb2 <prvInsertTimerInActiveList+0x62>
 8047fa4:	68ba      	ldr	r2, [r7, #8]
 8047fa6:	683b      	ldr	r3, [r7, #0]
 8047fa8:	429a      	cmp	r2, r3
 8047faa:	d302      	bcc.n	8047fb2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8047fac:	2301      	movs	r3, #1
 8047fae:	617b      	str	r3, [r7, #20]
 8047fb0:	e007      	b.n	8047fc2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8047fb2:	4b07      	ldr	r3, [pc, #28]	@ (8047fd0 <prvInsertTimerInActiveList+0x80>)
 8047fb4:	681a      	ldr	r2, [r3, #0]
 8047fb6:	68fb      	ldr	r3, [r7, #12]
 8047fb8:	3304      	adds	r3, #4
 8047fba:	4619      	mov	r1, r3
 8047fbc:	4610      	mov	r0, r2
 8047fbe:	f7fd fe82 	bl	8045cc6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8047fc2:	697b      	ldr	r3, [r7, #20]
}
 8047fc4:	4618      	mov	r0, r3
 8047fc6:	3718      	adds	r7, #24
 8047fc8:	46bd      	mov	sp, r7
 8047fca:	bd80      	pop	{r7, pc}
 8047fcc:	2001b844 	.word	0x2001b844
 8047fd0:	2001b840 	.word	0x2001b840

08047fd4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8047fd4:	b580      	push	{r7, lr}
 8047fd6:	b08c      	sub	sp, #48	@ 0x30
 8047fd8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8047fda:	e0b8      	b.n	804814e <prvProcessReceivedCommands+0x17a>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8047fdc:	68bb      	ldr	r3, [r7, #8]
 8047fde:	2b00      	cmp	r3, #0
 8047fe0:	da12      	bge.n	8048008 <prvProcessReceivedCommands+0x34>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8047fe2:	f107 0308 	add.w	r3, r7, #8
 8047fe6:	3304      	adds	r3, #4
 8047fe8:	627b      	str	r3, [r7, #36]	@ 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8047fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8047fec:	2b00      	cmp	r3, #0
 8047fee:	d103      	bne.n	8047ff8 <prvProcessReceivedCommands+0x24>
 8047ff0:	f7fe f892 	bl	8046118 <ulSetInterruptMask>
 8047ff4:	bf00      	nop
 8047ff6:	e7fd      	b.n	8047ff4 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8047ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8047ffa:	681b      	ldr	r3, [r3, #0]
 8047ffc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8047ffe:	6850      	ldr	r0, [r2, #4]
 8048000:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8048002:	6892      	ldr	r2, [r2, #8]
 8048004:	4611      	mov	r1, r2
 8048006:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8048008:	68bb      	ldr	r3, [r7, #8]
 804800a:	2b00      	cmp	r3, #0
 804800c:	f2c0 809f 	blt.w	804814e <prvProcessReceivedCommands+0x17a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8048010:	693b      	ldr	r3, [r7, #16]
 8048012:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8048014:	6a3b      	ldr	r3, [r7, #32]
 8048016:	695b      	ldr	r3, [r3, #20]
 8048018:	2b00      	cmp	r3, #0
 804801a:	d004      	beq.n	8048026 <prvProcessReceivedCommands+0x52>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 804801c:	6a3b      	ldr	r3, [r7, #32]
 804801e:	3304      	adds	r3, #4
 8048020:	4618      	mov	r0, r3
 8048022:	f7fd fe89 	bl	8045d38 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8048026:	1d3b      	adds	r3, r7, #4
 8048028:	4618      	mov	r0, r3
 804802a:	f7ff ff71 	bl	8047f10 <prvSampleTimeNow>
 804802e:	61f8      	str	r0, [r7, #28]

			switch( xMessage.xMessageID )
 8048030:	68bb      	ldr	r3, [r7, #8]
 8048032:	2b09      	cmp	r3, #9
 8048034:	f200 8088 	bhi.w	8048148 <prvProcessReceivedCommands+0x174>
 8048038:	a201      	add	r2, pc, #4	@ (adr r2, 8048040 <prvProcessReceivedCommands+0x6c>)
 804803a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 804803e:	bf00      	nop
 8048040:	08048069 	.word	0x08048069
 8048044:	08048069 	.word	0x08048069
 8048048:	08048069 	.word	0x08048069
 804804c:	080480cf 	.word	0x080480cf
 8048050:	080480e3 	.word	0x080480e3
 8048054:	0804811f 	.word	0x0804811f
 8048058:	08048069 	.word	0x08048069
 804805c:	08048069 	.word	0x08048069
 8048060:	080480cf 	.word	0x080480cf
 8048064:	080480e3 	.word	0x080480e3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8048068:	6a3b      	ldr	r3, [r7, #32]
 804806a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 804806e:	f043 0301 	orr.w	r3, r3, #1
 8048072:	b2da      	uxtb	r2, r3
 8048074:	6a3b      	ldr	r3, [r7, #32]
 8048076:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 804807a:	68fa      	ldr	r2, [r7, #12]
 804807c:	6a3b      	ldr	r3, [r7, #32]
 804807e:	699b      	ldr	r3, [r3, #24]
 8048080:	18d1      	adds	r1, r2, r3
 8048082:	68fb      	ldr	r3, [r7, #12]
 8048084:	69fa      	ldr	r2, [r7, #28]
 8048086:	6a38      	ldr	r0, [r7, #32]
 8048088:	f7ff ff62 	bl	8047f50 <prvInsertTimerInActiveList>
 804808c:	4603      	mov	r3, r0
 804808e:	2b00      	cmp	r3, #0
 8048090:	d05c      	beq.n	804814c <prvProcessReceivedCommands+0x178>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8048092:	6a3b      	ldr	r3, [r7, #32]
 8048094:	6a1b      	ldr	r3, [r3, #32]
 8048096:	6a38      	ldr	r0, [r7, #32]
 8048098:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 804809a:	6a3b      	ldr	r3, [r7, #32]
 804809c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80480a0:	f003 0304 	and.w	r3, r3, #4
 80480a4:	2b00      	cmp	r3, #0
 80480a6:	d051      	beq.n	804814c <prvProcessReceivedCommands+0x178>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80480a8:	68fa      	ldr	r2, [r7, #12]
 80480aa:	6a3b      	ldr	r3, [r7, #32]
 80480ac:	699b      	ldr	r3, [r3, #24]
 80480ae:	441a      	add	r2, r3
 80480b0:	2300      	movs	r3, #0
 80480b2:	9300      	str	r3, [sp, #0]
 80480b4:	2300      	movs	r3, #0
 80480b6:	2100      	movs	r1, #0
 80480b8:	6a38      	ldr	r0, [r7, #32]
 80480ba:	f7ff fe1f 	bl	8047cfc <xTimerGenericCommand>
 80480be:	61b8      	str	r0, [r7, #24]
							configASSERT( xResult );
 80480c0:	69bb      	ldr	r3, [r7, #24]
 80480c2:	2b00      	cmp	r3, #0
 80480c4:	d142      	bne.n	804814c <prvProcessReceivedCommands+0x178>
 80480c6:	f7fe f827 	bl	8046118 <ulSetInterruptMask>
 80480ca:	bf00      	nop
 80480cc:	e7fd      	b.n	80480ca <prvProcessReceivedCommands+0xf6>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80480ce:	6a3b      	ldr	r3, [r7, #32]
 80480d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80480d4:	f023 0301 	bic.w	r3, r3, #1
 80480d8:	b2da      	uxtb	r2, r3
 80480da:	6a3b      	ldr	r3, [r7, #32]
 80480dc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80480e0:	e035      	b.n	804814e <prvProcessReceivedCommands+0x17a>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80480e2:	6a3b      	ldr	r3, [r7, #32]
 80480e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80480e8:	f043 0301 	orr.w	r3, r3, #1
 80480ec:	b2da      	uxtb	r2, r3
 80480ee:	6a3b      	ldr	r3, [r7, #32]
 80480f0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80480f4:	68fa      	ldr	r2, [r7, #12]
 80480f6:	6a3b      	ldr	r3, [r7, #32]
 80480f8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80480fa:	6a3b      	ldr	r3, [r7, #32]
 80480fc:	699b      	ldr	r3, [r3, #24]
 80480fe:	2b00      	cmp	r3, #0
 8048100:	d103      	bne.n	804810a <prvProcessReceivedCommands+0x136>
 8048102:	f7fe f809 	bl	8046118 <ulSetInterruptMask>
 8048106:	bf00      	nop
 8048108:	e7fd      	b.n	8048106 <prvProcessReceivedCommands+0x132>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 804810a:	6a3b      	ldr	r3, [r7, #32]
 804810c:	699a      	ldr	r2, [r3, #24]
 804810e:	69fb      	ldr	r3, [r7, #28]
 8048110:	18d1      	adds	r1, r2, r3
 8048112:	69fb      	ldr	r3, [r7, #28]
 8048114:	69fa      	ldr	r2, [r7, #28]
 8048116:	6a38      	ldr	r0, [r7, #32]
 8048118:	f7ff ff1a 	bl	8047f50 <prvInsertTimerInActiveList>
					break;
 804811c:	e017      	b.n	804814e <prvProcessReceivedCommands+0x17a>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 804811e:	6a3b      	ldr	r3, [r7, #32]
 8048120:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8048124:	f003 0302 	and.w	r3, r3, #2
 8048128:	2b00      	cmp	r3, #0
 804812a:	d103      	bne.n	8048134 <prvProcessReceivedCommands+0x160>
						{
							vPortFree( pxTimer );
 804812c:	6a38      	ldr	r0, [r7, #32]
 804812e:	f7fd fc69 	bl	8045a04 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8048132:	e00c      	b.n	804814e <prvProcessReceivedCommands+0x17a>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8048134:	6a3b      	ldr	r3, [r7, #32]
 8048136:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 804813a:	f023 0301 	bic.w	r3, r3, #1
 804813e:	b2da      	uxtb	r2, r3
 8048140:	6a3b      	ldr	r3, [r7, #32]
 8048142:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8048146:	e002      	b.n	804814e <prvProcessReceivedCommands+0x17a>

				default	:
					/* Don't expect to get here. */
					break;
 8048148:	bf00      	nop
 804814a:	e000      	b.n	804814e <prvProcessReceivedCommands+0x17a>
					break;
 804814c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 804814e:	4b08      	ldr	r3, [pc, #32]	@ (8048170 <prvProcessReceivedCommands+0x19c>)
 8048150:	681b      	ldr	r3, [r3, #0]
 8048152:	f107 0108 	add.w	r1, r7, #8
 8048156:	2200      	movs	r2, #0
 8048158:	4618      	mov	r0, r3
 804815a:	f7fe fade 	bl	804671a <xQueueReceive>
 804815e:	4603      	mov	r3, r0
 8048160:	2b00      	cmp	r3, #0
 8048162:	f47f af3b 	bne.w	8047fdc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8048166:	bf00      	nop
 8048168:	bf00      	nop
 804816a:	3728      	adds	r7, #40	@ 0x28
 804816c:	46bd      	mov	sp, r7
 804816e:	bd80      	pop	{r7, pc}
 8048170:	2001b848 	.word	0x2001b848

08048174 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8048174:	b580      	push	{r7, lr}
 8048176:	b088      	sub	sp, #32
 8048178:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 804817a:	e041      	b.n	8048200 <prvSwitchTimerLists+0x8c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 804817c:	4b2a      	ldr	r3, [pc, #168]	@ (8048228 <prvSwitchTimerLists+0xb4>)
 804817e:	681b      	ldr	r3, [r3, #0]
 8048180:	68db      	ldr	r3, [r3, #12]
 8048182:	681b      	ldr	r3, [r3, #0]
 8048184:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8048186:	4b28      	ldr	r3, [pc, #160]	@ (8048228 <prvSwitchTimerLists+0xb4>)
 8048188:	681b      	ldr	r3, [r3, #0]
 804818a:	68db      	ldr	r3, [r3, #12]
 804818c:	68db      	ldr	r3, [r3, #12]
 804818e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8048190:	68fb      	ldr	r3, [r7, #12]
 8048192:	3304      	adds	r3, #4
 8048194:	4618      	mov	r0, r3
 8048196:	f7fd fdcf 	bl	8045d38 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 804819a:	68fb      	ldr	r3, [r7, #12]
 804819c:	6a1b      	ldr	r3, [r3, #32]
 804819e:	68f8      	ldr	r0, [r7, #12]
 80481a0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80481a2:	68fb      	ldr	r3, [r7, #12]
 80481a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80481a8:	f003 0304 	and.w	r3, r3, #4
 80481ac:	2b00      	cmp	r3, #0
 80481ae:	d027      	beq.n	8048200 <prvSwitchTimerLists+0x8c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80481b0:	68fb      	ldr	r3, [r7, #12]
 80481b2:	699b      	ldr	r3, [r3, #24]
 80481b4:	693a      	ldr	r2, [r7, #16]
 80481b6:	4413      	add	r3, r2
 80481b8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80481ba:	68ba      	ldr	r2, [r7, #8]
 80481bc:	693b      	ldr	r3, [r7, #16]
 80481be:	429a      	cmp	r2, r3
 80481c0:	d90e      	bls.n	80481e0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80481c2:	68fb      	ldr	r3, [r7, #12]
 80481c4:	68ba      	ldr	r2, [r7, #8]
 80481c6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80481c8:	68fb      	ldr	r3, [r7, #12]
 80481ca:	68fa      	ldr	r2, [r7, #12]
 80481cc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80481ce:	4b16      	ldr	r3, [pc, #88]	@ (8048228 <prvSwitchTimerLists+0xb4>)
 80481d0:	681a      	ldr	r2, [r3, #0]
 80481d2:	68fb      	ldr	r3, [r7, #12]
 80481d4:	3304      	adds	r3, #4
 80481d6:	4619      	mov	r1, r3
 80481d8:	4610      	mov	r0, r2
 80481da:	f7fd fd74 	bl	8045cc6 <vListInsert>
 80481de:	e00f      	b.n	8048200 <prvSwitchTimerLists+0x8c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80481e0:	2300      	movs	r3, #0
 80481e2:	9300      	str	r3, [sp, #0]
 80481e4:	2300      	movs	r3, #0
 80481e6:	693a      	ldr	r2, [r7, #16]
 80481e8:	2100      	movs	r1, #0
 80481ea:	68f8      	ldr	r0, [r7, #12]
 80481ec:	f7ff fd86 	bl	8047cfc <xTimerGenericCommand>
 80481f0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80481f2:	687b      	ldr	r3, [r7, #4]
 80481f4:	2b00      	cmp	r3, #0
 80481f6:	d103      	bne.n	8048200 <prvSwitchTimerLists+0x8c>
 80481f8:	f7fd ff8e 	bl	8046118 <ulSetInterruptMask>
 80481fc:	bf00      	nop
 80481fe:	e7fd      	b.n	80481fc <prvSwitchTimerLists+0x88>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8048200:	4b09      	ldr	r3, [pc, #36]	@ (8048228 <prvSwitchTimerLists+0xb4>)
 8048202:	681b      	ldr	r3, [r3, #0]
 8048204:	681b      	ldr	r3, [r3, #0]
 8048206:	2b00      	cmp	r3, #0
 8048208:	d1b8      	bne.n	804817c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 804820a:	4b07      	ldr	r3, [pc, #28]	@ (8048228 <prvSwitchTimerLists+0xb4>)
 804820c:	681b      	ldr	r3, [r3, #0]
 804820e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8048210:	4b06      	ldr	r3, [pc, #24]	@ (804822c <prvSwitchTimerLists+0xb8>)
 8048212:	681b      	ldr	r3, [r3, #0]
 8048214:	4a04      	ldr	r2, [pc, #16]	@ (8048228 <prvSwitchTimerLists+0xb4>)
 8048216:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8048218:	4a04      	ldr	r2, [pc, #16]	@ (804822c <prvSwitchTimerLists+0xb8>)
 804821a:	697b      	ldr	r3, [r7, #20]
 804821c:	6013      	str	r3, [r2, #0]
}
 804821e:	bf00      	nop
 8048220:	3718      	adds	r7, #24
 8048222:	46bd      	mov	sp, r7
 8048224:	bd80      	pop	{r7, pc}
 8048226:	bf00      	nop
 8048228:	2001b840 	.word	0x2001b840
 804822c:	2001b844 	.word	0x2001b844

08048230 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8048230:	b580      	push	{r7, lr}
 8048232:	b082      	sub	sp, #8
 8048234:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8048236:	f7fd fdfb 	bl	8045e30 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 804823a:	4b15      	ldr	r3, [pc, #84]	@ (8048290 <prvCheckForValidListAndQueue+0x60>)
 804823c:	681b      	ldr	r3, [r3, #0]
 804823e:	2b00      	cmp	r3, #0
 8048240:	d120      	bne.n	8048284 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8048242:	4814      	ldr	r0, [pc, #80]	@ (8048294 <prvCheckForValidListAndQueue+0x64>)
 8048244:	f7fd fcee 	bl	8045c24 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8048248:	4813      	ldr	r0, [pc, #76]	@ (8048298 <prvCheckForValidListAndQueue+0x68>)
 804824a:	f7fd fceb 	bl	8045c24 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 804824e:	4b13      	ldr	r3, [pc, #76]	@ (804829c <prvCheckForValidListAndQueue+0x6c>)
 8048250:	4a10      	ldr	r2, [pc, #64]	@ (8048294 <prvCheckForValidListAndQueue+0x64>)
 8048252:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8048254:	4b12      	ldr	r3, [pc, #72]	@ (80482a0 <prvCheckForValidListAndQueue+0x70>)
 8048256:	4a10      	ldr	r2, [pc, #64]	@ (8048298 <prvCheckForValidListAndQueue+0x68>)
 8048258:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 804825a:	2300      	movs	r3, #0
 804825c:	9300      	str	r3, [sp, #0]
 804825e:	4b11      	ldr	r3, [pc, #68]	@ (80482a4 <prvCheckForValidListAndQueue+0x74>)
 8048260:	4a11      	ldr	r2, [pc, #68]	@ (80482a8 <prvCheckForValidListAndQueue+0x78>)
 8048262:	2110      	movs	r1, #16
 8048264:	2005      	movs	r0, #5
 8048266:	f7fe f83a 	bl	80462de <xQueueGenericCreateStatic>
 804826a:	4603      	mov	r3, r0
 804826c:	4a08      	ldr	r2, [pc, #32]	@ (8048290 <prvCheckForValidListAndQueue+0x60>)
 804826e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8048270:	4b07      	ldr	r3, [pc, #28]	@ (8048290 <prvCheckForValidListAndQueue+0x60>)
 8048272:	681b      	ldr	r3, [r3, #0]
 8048274:	2b00      	cmp	r3, #0
 8048276:	d005      	beq.n	8048284 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8048278:	4b05      	ldr	r3, [pc, #20]	@ (8048290 <prvCheckForValidListAndQueue+0x60>)
 804827a:	681b      	ldr	r3, [r3, #0]
 804827c:	490b      	ldr	r1, [pc, #44]	@ (80482ac <prvCheckForValidListAndQueue+0x7c>)
 804827e:	4618      	mov	r0, r3
 8048280:	f7fe fd10 	bl	8046ca4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8048284:	f7fd fde6 	bl	8045e54 <vPortExitCritical>
}
 8048288:	bf00      	nop
 804828a:	46bd      	mov	sp, r7
 804828c:	bd80      	pop	{r7, pc}
 804828e:	bf00      	nop
 8048290:	2001b848 	.word	0x2001b848
 8048294:	2001b818 	.word	0x2001b818
 8048298:	2001b82c 	.word	0x2001b82c
 804829c:	2001b840 	.word	0x2001b840
 80482a0:	2001b844 	.word	0x2001b844
 80482a4:	2001b8a4 	.word	0x2001b8a4
 80482a8:	2001b854 	.word	0x2001b854
 80482ac:	080498d8 	.word	0x080498d8

080482b0 <std>:
 80482b0:	2300      	movs	r3, #0
 80482b2:	b510      	push	{r4, lr}
 80482b4:	4604      	mov	r4, r0
 80482b6:	6083      	str	r3, [r0, #8]
 80482b8:	8181      	strh	r1, [r0, #12]
 80482ba:	4619      	mov	r1, r3
 80482bc:	6643      	str	r3, [r0, #100]	@ 0x64
 80482be:	81c2      	strh	r2, [r0, #14]
 80482c0:	2208      	movs	r2, #8
 80482c2:	6183      	str	r3, [r0, #24]
 80482c4:	e9c0 3300 	strd	r3, r3, [r0]
 80482c8:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80482cc:	305c      	adds	r0, #92	@ 0x5c
 80482ce:	f000 f9f9 	bl	80486c4 <memset>
 80482d2:	4b0d      	ldr	r3, [pc, #52]	@ (8048308 <std+0x58>)
 80482d4:	6224      	str	r4, [r4, #32]
 80482d6:	6263      	str	r3, [r4, #36]	@ 0x24
 80482d8:	4b0c      	ldr	r3, [pc, #48]	@ (804830c <std+0x5c>)
 80482da:	62a3      	str	r3, [r4, #40]	@ 0x28
 80482dc:	4b0c      	ldr	r3, [pc, #48]	@ (8048310 <std+0x60>)
 80482de:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80482e0:	4b0c      	ldr	r3, [pc, #48]	@ (8048314 <std+0x64>)
 80482e2:	6323      	str	r3, [r4, #48]	@ 0x30
 80482e4:	4b0c      	ldr	r3, [pc, #48]	@ (8048318 <std+0x68>)
 80482e6:	429c      	cmp	r4, r3
 80482e8:	d006      	beq.n	80482f8 <std+0x48>
 80482ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80482ee:	4294      	cmp	r4, r2
 80482f0:	d002      	beq.n	80482f8 <std+0x48>
 80482f2:	33d0      	adds	r3, #208	@ 0xd0
 80482f4:	429c      	cmp	r4, r3
 80482f6:	d105      	bne.n	8048304 <std+0x54>
 80482f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80482fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8048300:	f000 ba58 	b.w	80487b4 <__retarget_lock_init_recursive>
 8048304:	bd10      	pop	{r4, pc}
 8048306:	bf00      	nop
 8048308:	08048515 	.word	0x08048515
 804830c:	08048537 	.word	0x08048537
 8048310:	0804856f 	.word	0x0804856f
 8048314:	08048593 	.word	0x08048593
 8048318:	2001b8f4 	.word	0x2001b8f4

0804831c <stdio_exit_handler>:
 804831c:	4a02      	ldr	r2, [pc, #8]	@ (8048328 <stdio_exit_handler+0xc>)
 804831e:	4903      	ldr	r1, [pc, #12]	@ (804832c <stdio_exit_handler+0x10>)
 8048320:	4803      	ldr	r0, [pc, #12]	@ (8048330 <stdio_exit_handler+0x14>)
 8048322:	f000 b869 	b.w	80483f8 <_fwalk_sglue>
 8048326:	bf00      	nop
 8048328:	20018040 	.word	0x20018040
 804832c:	08049071 	.word	0x08049071
 8048330:	20018050 	.word	0x20018050

08048334 <cleanup_stdio>:
 8048334:	6841      	ldr	r1, [r0, #4]
 8048336:	4b0c      	ldr	r3, [pc, #48]	@ (8048368 <cleanup_stdio+0x34>)
 8048338:	4299      	cmp	r1, r3
 804833a:	b510      	push	{r4, lr}
 804833c:	4604      	mov	r4, r0
 804833e:	d001      	beq.n	8048344 <cleanup_stdio+0x10>
 8048340:	f000 fe96 	bl	8049070 <_fflush_r>
 8048344:	68a1      	ldr	r1, [r4, #8]
 8048346:	4b09      	ldr	r3, [pc, #36]	@ (804836c <cleanup_stdio+0x38>)
 8048348:	4299      	cmp	r1, r3
 804834a:	d002      	beq.n	8048352 <cleanup_stdio+0x1e>
 804834c:	4620      	mov	r0, r4
 804834e:	f000 fe8f 	bl	8049070 <_fflush_r>
 8048352:	68e1      	ldr	r1, [r4, #12]
 8048354:	4b06      	ldr	r3, [pc, #24]	@ (8048370 <cleanup_stdio+0x3c>)
 8048356:	4299      	cmp	r1, r3
 8048358:	d004      	beq.n	8048364 <cleanup_stdio+0x30>
 804835a:	4620      	mov	r0, r4
 804835c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8048360:	f000 be86 	b.w	8049070 <_fflush_r>
 8048364:	bd10      	pop	{r4, pc}
 8048366:	bf00      	nop
 8048368:	2001b8f4 	.word	0x2001b8f4
 804836c:	2001b95c 	.word	0x2001b95c
 8048370:	2001b9c4 	.word	0x2001b9c4

08048374 <global_stdio_init.part.0>:
 8048374:	b510      	push	{r4, lr}
 8048376:	4b0b      	ldr	r3, [pc, #44]	@ (80483a4 <global_stdio_init.part.0+0x30>)
 8048378:	2104      	movs	r1, #4
 804837a:	4c0b      	ldr	r4, [pc, #44]	@ (80483a8 <global_stdio_init.part.0+0x34>)
 804837c:	4a0b      	ldr	r2, [pc, #44]	@ (80483ac <global_stdio_init.part.0+0x38>)
 804837e:	4620      	mov	r0, r4
 8048380:	601a      	str	r2, [r3, #0]
 8048382:	2200      	movs	r2, #0
 8048384:	f7ff ff94 	bl	80482b0 <std>
 8048388:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 804838c:	2201      	movs	r2, #1
 804838e:	2109      	movs	r1, #9
 8048390:	f7ff ff8e 	bl	80482b0 <std>
 8048394:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8048398:	2202      	movs	r2, #2
 804839a:	2112      	movs	r1, #18
 804839c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80483a0:	f7ff bf86 	b.w	80482b0 <std>
 80483a4:	2001ba2c 	.word	0x2001ba2c
 80483a8:	2001b8f4 	.word	0x2001b8f4
 80483ac:	0804831d 	.word	0x0804831d

080483b0 <__sfp_lock_acquire>:
 80483b0:	4801      	ldr	r0, [pc, #4]	@ (80483b8 <__sfp_lock_acquire+0x8>)
 80483b2:	f000 ba00 	b.w	80487b6 <__retarget_lock_acquire_recursive>
 80483b6:	bf00      	nop
 80483b8:	2001ba35 	.word	0x2001ba35

080483bc <__sfp_lock_release>:
 80483bc:	4801      	ldr	r0, [pc, #4]	@ (80483c4 <__sfp_lock_release+0x8>)
 80483be:	f000 b9fb 	b.w	80487b8 <__retarget_lock_release_recursive>
 80483c2:	bf00      	nop
 80483c4:	2001ba35 	.word	0x2001ba35

080483c8 <__sinit>:
 80483c8:	b510      	push	{r4, lr}
 80483ca:	4604      	mov	r4, r0
 80483cc:	f7ff fff0 	bl	80483b0 <__sfp_lock_acquire>
 80483d0:	6a23      	ldr	r3, [r4, #32]
 80483d2:	b11b      	cbz	r3, 80483dc <__sinit+0x14>
 80483d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80483d8:	f7ff bff0 	b.w	80483bc <__sfp_lock_release>
 80483dc:	4b04      	ldr	r3, [pc, #16]	@ (80483f0 <__sinit+0x28>)
 80483de:	6223      	str	r3, [r4, #32]
 80483e0:	4b04      	ldr	r3, [pc, #16]	@ (80483f4 <__sinit+0x2c>)
 80483e2:	681b      	ldr	r3, [r3, #0]
 80483e4:	2b00      	cmp	r3, #0
 80483e6:	d1f5      	bne.n	80483d4 <__sinit+0xc>
 80483e8:	f7ff ffc4 	bl	8048374 <global_stdio_init.part.0>
 80483ec:	e7f2      	b.n	80483d4 <__sinit+0xc>
 80483ee:	bf00      	nop
 80483f0:	08048335 	.word	0x08048335
 80483f4:	2001ba2c 	.word	0x2001ba2c

080483f8 <_fwalk_sglue>:
 80483f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80483fc:	4607      	mov	r7, r0
 80483fe:	4688      	mov	r8, r1
 8048400:	4614      	mov	r4, r2
 8048402:	2600      	movs	r6, #0
 8048404:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8048408:	f1b9 0901 	subs.w	r9, r9, #1
 804840c:	d505      	bpl.n	804841a <_fwalk_sglue+0x22>
 804840e:	6824      	ldr	r4, [r4, #0]
 8048410:	2c00      	cmp	r4, #0
 8048412:	d1f7      	bne.n	8048404 <_fwalk_sglue+0xc>
 8048414:	4630      	mov	r0, r6
 8048416:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 804841a:	89ab      	ldrh	r3, [r5, #12]
 804841c:	2b01      	cmp	r3, #1
 804841e:	d907      	bls.n	8048430 <_fwalk_sglue+0x38>
 8048420:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8048424:	3301      	adds	r3, #1
 8048426:	d003      	beq.n	8048430 <_fwalk_sglue+0x38>
 8048428:	4629      	mov	r1, r5
 804842a:	4638      	mov	r0, r7
 804842c:	47c0      	blx	r8
 804842e:	4306      	orrs	r6, r0
 8048430:	3568      	adds	r5, #104	@ 0x68
 8048432:	e7e9      	b.n	8048408 <_fwalk_sglue+0x10>

08048434 <iprintf>:
 8048434:	b40f      	push	{r0, r1, r2, r3}
 8048436:	b507      	push	{r0, r1, r2, lr}
 8048438:	4906      	ldr	r1, [pc, #24]	@ (8048454 <iprintf+0x20>)
 804843a:	ab04      	add	r3, sp, #16
 804843c:	6808      	ldr	r0, [r1, #0]
 804843e:	f853 2b04 	ldr.w	r2, [r3], #4
 8048442:	6881      	ldr	r1, [r0, #8]
 8048444:	9301      	str	r3, [sp, #4]
 8048446:	f000 fae7 	bl	8048a18 <_vfiprintf_r>
 804844a:	b003      	add	sp, #12
 804844c:	f85d eb04 	ldr.w	lr, [sp], #4
 8048450:	b004      	add	sp, #16
 8048452:	4770      	bx	lr
 8048454:	2001804c 	.word	0x2001804c

08048458 <_puts_r>:
 8048458:	6a03      	ldr	r3, [r0, #32]
 804845a:	b570      	push	{r4, r5, r6, lr}
 804845c:	4605      	mov	r5, r0
 804845e:	460e      	mov	r6, r1
 8048460:	6884      	ldr	r4, [r0, #8]
 8048462:	b90b      	cbnz	r3, 8048468 <_puts_r+0x10>
 8048464:	f7ff ffb0 	bl	80483c8 <__sinit>
 8048468:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 804846a:	07db      	lsls	r3, r3, #31
 804846c:	d405      	bmi.n	804847a <_puts_r+0x22>
 804846e:	89a3      	ldrh	r3, [r4, #12]
 8048470:	0598      	lsls	r0, r3, #22
 8048472:	d402      	bmi.n	804847a <_puts_r+0x22>
 8048474:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8048476:	f000 f99e 	bl	80487b6 <__retarget_lock_acquire_recursive>
 804847a:	89a3      	ldrh	r3, [r4, #12]
 804847c:	0719      	lsls	r1, r3, #28
 804847e:	d502      	bpl.n	8048486 <_puts_r+0x2e>
 8048480:	6923      	ldr	r3, [r4, #16]
 8048482:	2b00      	cmp	r3, #0
 8048484:	d135      	bne.n	80484f2 <_puts_r+0x9a>
 8048486:	4621      	mov	r1, r4
 8048488:	4628      	mov	r0, r5
 804848a:	f000 f8c5 	bl	8048618 <__swsetup_r>
 804848e:	b380      	cbz	r0, 80484f2 <_puts_r+0x9a>
 8048490:	f04f 35ff 	mov.w	r5, #4294967295
 8048494:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8048496:	07da      	lsls	r2, r3, #31
 8048498:	d405      	bmi.n	80484a6 <_puts_r+0x4e>
 804849a:	89a3      	ldrh	r3, [r4, #12]
 804849c:	059b      	lsls	r3, r3, #22
 804849e:	d402      	bmi.n	80484a6 <_puts_r+0x4e>
 80484a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80484a2:	f000 f989 	bl	80487b8 <__retarget_lock_release_recursive>
 80484a6:	4628      	mov	r0, r5
 80484a8:	bd70      	pop	{r4, r5, r6, pc}
 80484aa:	2b00      	cmp	r3, #0
 80484ac:	da04      	bge.n	80484b8 <_puts_r+0x60>
 80484ae:	69a2      	ldr	r2, [r4, #24]
 80484b0:	429a      	cmp	r2, r3
 80484b2:	dc17      	bgt.n	80484e4 <_puts_r+0x8c>
 80484b4:	290a      	cmp	r1, #10
 80484b6:	d015      	beq.n	80484e4 <_puts_r+0x8c>
 80484b8:	6823      	ldr	r3, [r4, #0]
 80484ba:	1c5a      	adds	r2, r3, #1
 80484bc:	6022      	str	r2, [r4, #0]
 80484be:	7019      	strb	r1, [r3, #0]
 80484c0:	68a3      	ldr	r3, [r4, #8]
 80484c2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80484c6:	3b01      	subs	r3, #1
 80484c8:	60a3      	str	r3, [r4, #8]
 80484ca:	2900      	cmp	r1, #0
 80484cc:	d1ed      	bne.n	80484aa <_puts_r+0x52>
 80484ce:	2b00      	cmp	r3, #0
 80484d0:	da11      	bge.n	80484f6 <_puts_r+0x9e>
 80484d2:	4622      	mov	r2, r4
 80484d4:	210a      	movs	r1, #10
 80484d6:	4628      	mov	r0, r5
 80484d8:	f000 f85f 	bl	804859a <__swbuf_r>
 80484dc:	3001      	adds	r0, #1
 80484de:	d0d7      	beq.n	8048490 <_puts_r+0x38>
 80484e0:	250a      	movs	r5, #10
 80484e2:	e7d7      	b.n	8048494 <_puts_r+0x3c>
 80484e4:	4622      	mov	r2, r4
 80484e6:	4628      	mov	r0, r5
 80484e8:	f000 f857 	bl	804859a <__swbuf_r>
 80484ec:	3001      	adds	r0, #1
 80484ee:	d1e7      	bne.n	80484c0 <_puts_r+0x68>
 80484f0:	e7ce      	b.n	8048490 <_puts_r+0x38>
 80484f2:	3e01      	subs	r6, #1
 80484f4:	e7e4      	b.n	80484c0 <_puts_r+0x68>
 80484f6:	6823      	ldr	r3, [r4, #0]
 80484f8:	1c5a      	adds	r2, r3, #1
 80484fa:	6022      	str	r2, [r4, #0]
 80484fc:	220a      	movs	r2, #10
 80484fe:	701a      	strb	r2, [r3, #0]
 8048500:	e7ee      	b.n	80484e0 <_puts_r+0x88>
	...

08048504 <puts>:
 8048504:	4b02      	ldr	r3, [pc, #8]	@ (8048510 <puts+0xc>)
 8048506:	4601      	mov	r1, r0
 8048508:	6818      	ldr	r0, [r3, #0]
 804850a:	f7ff bfa5 	b.w	8048458 <_puts_r>
 804850e:	bf00      	nop
 8048510:	2001804c 	.word	0x2001804c

08048514 <__sread>:
 8048514:	b510      	push	{r4, lr}
 8048516:	460c      	mov	r4, r1
 8048518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 804851c:	f000 f8fc 	bl	8048718 <_read_r>
 8048520:	2800      	cmp	r0, #0
 8048522:	bfab      	itete	ge
 8048524:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8048526:	89a3      	ldrhlt	r3, [r4, #12]
 8048528:	181b      	addge	r3, r3, r0
 804852a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 804852e:	bfac      	ite	ge
 8048530:	6563      	strge	r3, [r4, #84]	@ 0x54
 8048532:	81a3      	strhlt	r3, [r4, #12]
 8048534:	bd10      	pop	{r4, pc}

08048536 <__swrite>:
 8048536:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804853a:	461f      	mov	r7, r3
 804853c:	898b      	ldrh	r3, [r1, #12]
 804853e:	4605      	mov	r5, r0
 8048540:	460c      	mov	r4, r1
 8048542:	05db      	lsls	r3, r3, #23
 8048544:	4616      	mov	r6, r2
 8048546:	d505      	bpl.n	8048554 <__swrite+0x1e>
 8048548:	2302      	movs	r3, #2
 804854a:	2200      	movs	r2, #0
 804854c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8048550:	f000 f8d0 	bl	80486f4 <_lseek_r>
 8048554:	89a3      	ldrh	r3, [r4, #12]
 8048556:	4632      	mov	r2, r6
 8048558:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 804855c:	4628      	mov	r0, r5
 804855e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8048562:	81a3      	strh	r3, [r4, #12]
 8048564:	463b      	mov	r3, r7
 8048566:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 804856a:	f000 b8e7 	b.w	804873c <_write_r>

0804856e <__sseek>:
 804856e:	b510      	push	{r4, lr}
 8048570:	460c      	mov	r4, r1
 8048572:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8048576:	f000 f8bd 	bl	80486f4 <_lseek_r>
 804857a:	1c43      	adds	r3, r0, #1
 804857c:	89a3      	ldrh	r3, [r4, #12]
 804857e:	bf15      	itete	ne
 8048580:	6560      	strne	r0, [r4, #84]	@ 0x54
 8048582:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8048586:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 804858a:	81a3      	strheq	r3, [r4, #12]
 804858c:	bf18      	it	ne
 804858e:	81a3      	strhne	r3, [r4, #12]
 8048590:	bd10      	pop	{r4, pc}

08048592 <__sclose>:
 8048592:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8048596:	f000 b89d 	b.w	80486d4 <_close_r>

0804859a <__swbuf_r>:
 804859a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804859c:	460e      	mov	r6, r1
 804859e:	4614      	mov	r4, r2
 80485a0:	4605      	mov	r5, r0
 80485a2:	b118      	cbz	r0, 80485ac <__swbuf_r+0x12>
 80485a4:	6a03      	ldr	r3, [r0, #32]
 80485a6:	b90b      	cbnz	r3, 80485ac <__swbuf_r+0x12>
 80485a8:	f7ff ff0e 	bl	80483c8 <__sinit>
 80485ac:	69a3      	ldr	r3, [r4, #24]
 80485ae:	60a3      	str	r3, [r4, #8]
 80485b0:	89a3      	ldrh	r3, [r4, #12]
 80485b2:	071a      	lsls	r2, r3, #28
 80485b4:	d501      	bpl.n	80485ba <__swbuf_r+0x20>
 80485b6:	6923      	ldr	r3, [r4, #16]
 80485b8:	b943      	cbnz	r3, 80485cc <__swbuf_r+0x32>
 80485ba:	4621      	mov	r1, r4
 80485bc:	4628      	mov	r0, r5
 80485be:	f000 f82b 	bl	8048618 <__swsetup_r>
 80485c2:	b118      	cbz	r0, 80485cc <__swbuf_r+0x32>
 80485c4:	f04f 37ff 	mov.w	r7, #4294967295
 80485c8:	4638      	mov	r0, r7
 80485ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80485cc:	6823      	ldr	r3, [r4, #0]
 80485ce:	b2f6      	uxtb	r6, r6
 80485d0:	6922      	ldr	r2, [r4, #16]
 80485d2:	4637      	mov	r7, r6
 80485d4:	1a98      	subs	r0, r3, r2
 80485d6:	6963      	ldr	r3, [r4, #20]
 80485d8:	4283      	cmp	r3, r0
 80485da:	dc05      	bgt.n	80485e8 <__swbuf_r+0x4e>
 80485dc:	4621      	mov	r1, r4
 80485de:	4628      	mov	r0, r5
 80485e0:	f000 fd46 	bl	8049070 <_fflush_r>
 80485e4:	2800      	cmp	r0, #0
 80485e6:	d1ed      	bne.n	80485c4 <__swbuf_r+0x2a>
 80485e8:	68a3      	ldr	r3, [r4, #8]
 80485ea:	3b01      	subs	r3, #1
 80485ec:	60a3      	str	r3, [r4, #8]
 80485ee:	6823      	ldr	r3, [r4, #0]
 80485f0:	1c5a      	adds	r2, r3, #1
 80485f2:	6022      	str	r2, [r4, #0]
 80485f4:	701e      	strb	r6, [r3, #0]
 80485f6:	1c43      	adds	r3, r0, #1
 80485f8:	6962      	ldr	r2, [r4, #20]
 80485fa:	429a      	cmp	r2, r3
 80485fc:	d004      	beq.n	8048608 <__swbuf_r+0x6e>
 80485fe:	89a3      	ldrh	r3, [r4, #12]
 8048600:	07db      	lsls	r3, r3, #31
 8048602:	d5e1      	bpl.n	80485c8 <__swbuf_r+0x2e>
 8048604:	2e0a      	cmp	r6, #10
 8048606:	d1df      	bne.n	80485c8 <__swbuf_r+0x2e>
 8048608:	4621      	mov	r1, r4
 804860a:	4628      	mov	r0, r5
 804860c:	f000 fd30 	bl	8049070 <_fflush_r>
 8048610:	2800      	cmp	r0, #0
 8048612:	d0d9      	beq.n	80485c8 <__swbuf_r+0x2e>
 8048614:	e7d6      	b.n	80485c4 <__swbuf_r+0x2a>
	...

08048618 <__swsetup_r>:
 8048618:	b538      	push	{r3, r4, r5, lr}
 804861a:	4b29      	ldr	r3, [pc, #164]	@ (80486c0 <__swsetup_r+0xa8>)
 804861c:	4605      	mov	r5, r0
 804861e:	460c      	mov	r4, r1
 8048620:	6818      	ldr	r0, [r3, #0]
 8048622:	b118      	cbz	r0, 804862c <__swsetup_r+0x14>
 8048624:	6a03      	ldr	r3, [r0, #32]
 8048626:	b90b      	cbnz	r3, 804862c <__swsetup_r+0x14>
 8048628:	f7ff fece 	bl	80483c8 <__sinit>
 804862c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8048630:	0719      	lsls	r1, r3, #28
 8048632:	d422      	bmi.n	804867a <__swsetup_r+0x62>
 8048634:	06da      	lsls	r2, r3, #27
 8048636:	d407      	bmi.n	8048648 <__swsetup_r+0x30>
 8048638:	2209      	movs	r2, #9
 804863a:	602a      	str	r2, [r5, #0]
 804863c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8048640:	f04f 30ff 	mov.w	r0, #4294967295
 8048644:	81a3      	strh	r3, [r4, #12]
 8048646:	e033      	b.n	80486b0 <__swsetup_r+0x98>
 8048648:	0758      	lsls	r0, r3, #29
 804864a:	d512      	bpl.n	8048672 <__swsetup_r+0x5a>
 804864c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 804864e:	b141      	cbz	r1, 8048662 <__swsetup_r+0x4a>
 8048650:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8048654:	4299      	cmp	r1, r3
 8048656:	d002      	beq.n	804865e <__swsetup_r+0x46>
 8048658:	4628      	mov	r0, r5
 804865a:	f000 f8bb 	bl	80487d4 <_free_r>
 804865e:	2300      	movs	r3, #0
 8048660:	6363      	str	r3, [r4, #52]	@ 0x34
 8048662:	89a3      	ldrh	r3, [r4, #12]
 8048664:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8048668:	81a3      	strh	r3, [r4, #12]
 804866a:	2300      	movs	r3, #0
 804866c:	6063      	str	r3, [r4, #4]
 804866e:	6923      	ldr	r3, [r4, #16]
 8048670:	6023      	str	r3, [r4, #0]
 8048672:	89a3      	ldrh	r3, [r4, #12]
 8048674:	f043 0308 	orr.w	r3, r3, #8
 8048678:	81a3      	strh	r3, [r4, #12]
 804867a:	6923      	ldr	r3, [r4, #16]
 804867c:	b94b      	cbnz	r3, 8048692 <__swsetup_r+0x7a>
 804867e:	89a3      	ldrh	r3, [r4, #12]
 8048680:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8048684:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8048688:	d003      	beq.n	8048692 <__swsetup_r+0x7a>
 804868a:	4621      	mov	r1, r4
 804868c:	4628      	mov	r0, r5
 804868e:	f000 fd3c 	bl	804910a <__smakebuf_r>
 8048692:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8048696:	f013 0201 	ands.w	r2, r3, #1
 804869a:	d00a      	beq.n	80486b2 <__swsetup_r+0x9a>
 804869c:	2200      	movs	r2, #0
 804869e:	60a2      	str	r2, [r4, #8]
 80486a0:	6962      	ldr	r2, [r4, #20]
 80486a2:	4252      	negs	r2, r2
 80486a4:	61a2      	str	r2, [r4, #24]
 80486a6:	6922      	ldr	r2, [r4, #16]
 80486a8:	b942      	cbnz	r2, 80486bc <__swsetup_r+0xa4>
 80486aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80486ae:	d1c5      	bne.n	804863c <__swsetup_r+0x24>
 80486b0:	bd38      	pop	{r3, r4, r5, pc}
 80486b2:	0799      	lsls	r1, r3, #30
 80486b4:	bf58      	it	pl
 80486b6:	6962      	ldrpl	r2, [r4, #20]
 80486b8:	60a2      	str	r2, [r4, #8]
 80486ba:	e7f4      	b.n	80486a6 <__swsetup_r+0x8e>
 80486bc:	2000      	movs	r0, #0
 80486be:	e7f7      	b.n	80486b0 <__swsetup_r+0x98>
 80486c0:	2001804c 	.word	0x2001804c

080486c4 <memset>:
 80486c4:	4402      	add	r2, r0
 80486c6:	4603      	mov	r3, r0
 80486c8:	4293      	cmp	r3, r2
 80486ca:	d100      	bne.n	80486ce <memset+0xa>
 80486cc:	4770      	bx	lr
 80486ce:	f803 1b01 	strb.w	r1, [r3], #1
 80486d2:	e7f9      	b.n	80486c8 <memset+0x4>

080486d4 <_close_r>:
 80486d4:	b538      	push	{r3, r4, r5, lr}
 80486d6:	2300      	movs	r3, #0
 80486d8:	4d05      	ldr	r5, [pc, #20]	@ (80486f0 <_close_r+0x1c>)
 80486da:	4604      	mov	r4, r0
 80486dc:	4608      	mov	r0, r1
 80486de:	602b      	str	r3, [r5, #0]
 80486e0:	f7f8 fc89 	bl	8040ff6 <_close>
 80486e4:	1c43      	adds	r3, r0, #1
 80486e6:	d102      	bne.n	80486ee <_close_r+0x1a>
 80486e8:	682b      	ldr	r3, [r5, #0]
 80486ea:	b103      	cbz	r3, 80486ee <_close_r+0x1a>
 80486ec:	6023      	str	r3, [r4, #0]
 80486ee:	bd38      	pop	{r3, r4, r5, pc}
 80486f0:	2001ba30 	.word	0x2001ba30

080486f4 <_lseek_r>:
 80486f4:	b538      	push	{r3, r4, r5, lr}
 80486f6:	4604      	mov	r4, r0
 80486f8:	4d06      	ldr	r5, [pc, #24]	@ (8048714 <_lseek_r+0x20>)
 80486fa:	4608      	mov	r0, r1
 80486fc:	4611      	mov	r1, r2
 80486fe:	2200      	movs	r2, #0
 8048700:	602a      	str	r2, [r5, #0]
 8048702:	461a      	mov	r2, r3
 8048704:	f7f8 fc9e 	bl	8041044 <_lseek>
 8048708:	1c43      	adds	r3, r0, #1
 804870a:	d102      	bne.n	8048712 <_lseek_r+0x1e>
 804870c:	682b      	ldr	r3, [r5, #0]
 804870e:	b103      	cbz	r3, 8048712 <_lseek_r+0x1e>
 8048710:	6023      	str	r3, [r4, #0]
 8048712:	bd38      	pop	{r3, r4, r5, pc}
 8048714:	2001ba30 	.word	0x2001ba30

08048718 <_read_r>:
 8048718:	b538      	push	{r3, r4, r5, lr}
 804871a:	4604      	mov	r4, r0
 804871c:	4d06      	ldr	r5, [pc, #24]	@ (8048738 <_read_r+0x20>)
 804871e:	4608      	mov	r0, r1
 8048720:	4611      	mov	r1, r2
 8048722:	2200      	movs	r2, #0
 8048724:	602a      	str	r2, [r5, #0]
 8048726:	461a      	mov	r2, r3
 8048728:	f7f8 fc2c 	bl	8040f84 <_read>
 804872c:	1c43      	adds	r3, r0, #1
 804872e:	d102      	bne.n	8048736 <_read_r+0x1e>
 8048730:	682b      	ldr	r3, [r5, #0]
 8048732:	b103      	cbz	r3, 8048736 <_read_r+0x1e>
 8048734:	6023      	str	r3, [r4, #0]
 8048736:	bd38      	pop	{r3, r4, r5, pc}
 8048738:	2001ba30 	.word	0x2001ba30

0804873c <_write_r>:
 804873c:	b538      	push	{r3, r4, r5, lr}
 804873e:	4604      	mov	r4, r0
 8048740:	4d06      	ldr	r5, [pc, #24]	@ (804875c <_write_r+0x20>)
 8048742:	4608      	mov	r0, r1
 8048744:	4611      	mov	r1, r2
 8048746:	2200      	movs	r2, #0
 8048748:	602a      	str	r2, [r5, #0]
 804874a:	461a      	mov	r2, r3
 804874c:	f7f8 fc37 	bl	8040fbe <_write>
 8048750:	1c43      	adds	r3, r0, #1
 8048752:	d102      	bne.n	804875a <_write_r+0x1e>
 8048754:	682b      	ldr	r3, [r5, #0]
 8048756:	b103      	cbz	r3, 804875a <_write_r+0x1e>
 8048758:	6023      	str	r3, [r4, #0]
 804875a:	bd38      	pop	{r3, r4, r5, pc}
 804875c:	2001ba30 	.word	0x2001ba30

08048760 <__errno>:
 8048760:	4b01      	ldr	r3, [pc, #4]	@ (8048768 <__errno+0x8>)
 8048762:	6818      	ldr	r0, [r3, #0]
 8048764:	4770      	bx	lr
 8048766:	bf00      	nop
 8048768:	2001804c 	.word	0x2001804c

0804876c <__libc_init_array>:
 804876c:	b570      	push	{r4, r5, r6, lr}
 804876e:	4d0d      	ldr	r5, [pc, #52]	@ (80487a4 <__libc_init_array+0x38>)
 8048770:	2600      	movs	r6, #0
 8048772:	4c0d      	ldr	r4, [pc, #52]	@ (80487a8 <__libc_init_array+0x3c>)
 8048774:	1b64      	subs	r4, r4, r5
 8048776:	10a4      	asrs	r4, r4, #2
 8048778:	42a6      	cmp	r6, r4
 804877a:	d109      	bne.n	8048790 <__libc_init_array+0x24>
 804877c:	4d0b      	ldr	r5, [pc, #44]	@ (80487ac <__libc_init_array+0x40>)
 804877e:	2600      	movs	r6, #0
 8048780:	4c0b      	ldr	r4, [pc, #44]	@ (80487b0 <__libc_init_array+0x44>)
 8048782:	f000 fd3f 	bl	8049204 <_init>
 8048786:	1b64      	subs	r4, r4, r5
 8048788:	10a4      	asrs	r4, r4, #2
 804878a:	42a6      	cmp	r6, r4
 804878c:	d105      	bne.n	804879a <__libc_init_array+0x2e>
 804878e:	bd70      	pop	{r4, r5, r6, pc}
 8048790:	f855 3b04 	ldr.w	r3, [r5], #4
 8048794:	3601      	adds	r6, #1
 8048796:	4798      	blx	r3
 8048798:	e7ee      	b.n	8048778 <__libc_init_array+0xc>
 804879a:	f855 3b04 	ldr.w	r3, [r5], #4
 804879e:	3601      	adds	r6, #1
 80487a0:	4798      	blx	r3
 80487a2:	e7f2      	b.n	804878a <__libc_init_array+0x1e>
 80487a4:	080499c0 	.word	0x080499c0
 80487a8:	080499c0 	.word	0x080499c0
 80487ac:	080499c0 	.word	0x080499c0
 80487b0:	080499c4 	.word	0x080499c4

080487b4 <__retarget_lock_init_recursive>:
 80487b4:	4770      	bx	lr

080487b6 <__retarget_lock_acquire_recursive>:
 80487b6:	4770      	bx	lr

080487b8 <__retarget_lock_release_recursive>:
 80487b8:	4770      	bx	lr

080487ba <memcpy>:
 80487ba:	440a      	add	r2, r1
 80487bc:	1e43      	subs	r3, r0, #1
 80487be:	4291      	cmp	r1, r2
 80487c0:	d100      	bne.n	80487c4 <memcpy+0xa>
 80487c2:	4770      	bx	lr
 80487c4:	b510      	push	{r4, lr}
 80487c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80487ca:	4291      	cmp	r1, r2
 80487cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80487d0:	d1f9      	bne.n	80487c6 <memcpy+0xc>
 80487d2:	bd10      	pop	{r4, pc}

080487d4 <_free_r>:
 80487d4:	b538      	push	{r3, r4, r5, lr}
 80487d6:	4605      	mov	r5, r0
 80487d8:	2900      	cmp	r1, #0
 80487da:	d041      	beq.n	8048860 <_free_r+0x8c>
 80487dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80487e0:	1f0c      	subs	r4, r1, #4
 80487e2:	2b00      	cmp	r3, #0
 80487e4:	bfb8      	it	lt
 80487e6:	18e4      	addlt	r4, r4, r3
 80487e8:	f000 f8e0 	bl	80489ac <__malloc_lock>
 80487ec:	4a1d      	ldr	r2, [pc, #116]	@ (8048864 <_free_r+0x90>)
 80487ee:	6813      	ldr	r3, [r2, #0]
 80487f0:	b933      	cbnz	r3, 8048800 <_free_r+0x2c>
 80487f2:	6063      	str	r3, [r4, #4]
 80487f4:	6014      	str	r4, [r2, #0]
 80487f6:	4628      	mov	r0, r5
 80487f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80487fc:	f000 b8dc 	b.w	80489b8 <__malloc_unlock>
 8048800:	42a3      	cmp	r3, r4
 8048802:	d908      	bls.n	8048816 <_free_r+0x42>
 8048804:	6820      	ldr	r0, [r4, #0]
 8048806:	1821      	adds	r1, r4, r0
 8048808:	428b      	cmp	r3, r1
 804880a:	bf01      	itttt	eq
 804880c:	6819      	ldreq	r1, [r3, #0]
 804880e:	685b      	ldreq	r3, [r3, #4]
 8048810:	1809      	addeq	r1, r1, r0
 8048812:	6021      	streq	r1, [r4, #0]
 8048814:	e7ed      	b.n	80487f2 <_free_r+0x1e>
 8048816:	461a      	mov	r2, r3
 8048818:	685b      	ldr	r3, [r3, #4]
 804881a:	b10b      	cbz	r3, 8048820 <_free_r+0x4c>
 804881c:	42a3      	cmp	r3, r4
 804881e:	d9fa      	bls.n	8048816 <_free_r+0x42>
 8048820:	6811      	ldr	r1, [r2, #0]
 8048822:	1850      	adds	r0, r2, r1
 8048824:	42a0      	cmp	r0, r4
 8048826:	d10b      	bne.n	8048840 <_free_r+0x6c>
 8048828:	6820      	ldr	r0, [r4, #0]
 804882a:	4401      	add	r1, r0
 804882c:	1850      	adds	r0, r2, r1
 804882e:	6011      	str	r1, [r2, #0]
 8048830:	4283      	cmp	r3, r0
 8048832:	d1e0      	bne.n	80487f6 <_free_r+0x22>
 8048834:	6818      	ldr	r0, [r3, #0]
 8048836:	685b      	ldr	r3, [r3, #4]
 8048838:	4408      	add	r0, r1
 804883a:	6053      	str	r3, [r2, #4]
 804883c:	6010      	str	r0, [r2, #0]
 804883e:	e7da      	b.n	80487f6 <_free_r+0x22>
 8048840:	d902      	bls.n	8048848 <_free_r+0x74>
 8048842:	230c      	movs	r3, #12
 8048844:	602b      	str	r3, [r5, #0]
 8048846:	e7d6      	b.n	80487f6 <_free_r+0x22>
 8048848:	6820      	ldr	r0, [r4, #0]
 804884a:	1821      	adds	r1, r4, r0
 804884c:	428b      	cmp	r3, r1
 804884e:	bf02      	ittt	eq
 8048850:	6819      	ldreq	r1, [r3, #0]
 8048852:	685b      	ldreq	r3, [r3, #4]
 8048854:	1809      	addeq	r1, r1, r0
 8048856:	6063      	str	r3, [r4, #4]
 8048858:	bf08      	it	eq
 804885a:	6021      	streq	r1, [r4, #0]
 804885c:	6054      	str	r4, [r2, #4]
 804885e:	e7ca      	b.n	80487f6 <_free_r+0x22>
 8048860:	bd38      	pop	{r3, r4, r5, pc}
 8048862:	bf00      	nop
 8048864:	2001ba3c 	.word	0x2001ba3c

08048868 <sbrk_aligned>:
 8048868:	b570      	push	{r4, r5, r6, lr}
 804886a:	4e0f      	ldr	r6, [pc, #60]	@ (80488a8 <sbrk_aligned+0x40>)
 804886c:	460c      	mov	r4, r1
 804886e:	4605      	mov	r5, r0
 8048870:	6831      	ldr	r1, [r6, #0]
 8048872:	b911      	cbnz	r1, 804887a <sbrk_aligned+0x12>
 8048874:	f000 fca8 	bl	80491c8 <_sbrk_r>
 8048878:	6030      	str	r0, [r6, #0]
 804887a:	4621      	mov	r1, r4
 804887c:	4628      	mov	r0, r5
 804887e:	f000 fca3 	bl	80491c8 <_sbrk_r>
 8048882:	1c43      	adds	r3, r0, #1
 8048884:	d103      	bne.n	804888e <sbrk_aligned+0x26>
 8048886:	f04f 34ff 	mov.w	r4, #4294967295
 804888a:	4620      	mov	r0, r4
 804888c:	bd70      	pop	{r4, r5, r6, pc}
 804888e:	1cc4      	adds	r4, r0, #3
 8048890:	f024 0403 	bic.w	r4, r4, #3
 8048894:	42a0      	cmp	r0, r4
 8048896:	d0f8      	beq.n	804888a <sbrk_aligned+0x22>
 8048898:	1a21      	subs	r1, r4, r0
 804889a:	4628      	mov	r0, r5
 804889c:	f000 fc94 	bl	80491c8 <_sbrk_r>
 80488a0:	3001      	adds	r0, #1
 80488a2:	d1f2      	bne.n	804888a <sbrk_aligned+0x22>
 80488a4:	e7ef      	b.n	8048886 <sbrk_aligned+0x1e>
 80488a6:	bf00      	nop
 80488a8:	2001ba38 	.word	0x2001ba38

080488ac <_malloc_r>:
 80488ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80488b0:	1ccd      	adds	r5, r1, #3
 80488b2:	4606      	mov	r6, r0
 80488b4:	f025 0503 	bic.w	r5, r5, #3
 80488b8:	3508      	adds	r5, #8
 80488ba:	2d0c      	cmp	r5, #12
 80488bc:	bf38      	it	cc
 80488be:	250c      	movcc	r5, #12
 80488c0:	2d00      	cmp	r5, #0
 80488c2:	db01      	blt.n	80488c8 <_malloc_r+0x1c>
 80488c4:	42a9      	cmp	r1, r5
 80488c6:	d904      	bls.n	80488d2 <_malloc_r+0x26>
 80488c8:	230c      	movs	r3, #12
 80488ca:	6033      	str	r3, [r6, #0]
 80488cc:	2000      	movs	r0, #0
 80488ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80488d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80489a8 <_malloc_r+0xfc>
 80488d6:	f000 f869 	bl	80489ac <__malloc_lock>
 80488da:	f8d8 3000 	ldr.w	r3, [r8]
 80488de:	461c      	mov	r4, r3
 80488e0:	bb44      	cbnz	r4, 8048934 <_malloc_r+0x88>
 80488e2:	4629      	mov	r1, r5
 80488e4:	4630      	mov	r0, r6
 80488e6:	f7ff ffbf 	bl	8048868 <sbrk_aligned>
 80488ea:	1c43      	adds	r3, r0, #1
 80488ec:	4604      	mov	r4, r0
 80488ee:	d158      	bne.n	80489a2 <_malloc_r+0xf6>
 80488f0:	f8d8 4000 	ldr.w	r4, [r8]
 80488f4:	4627      	mov	r7, r4
 80488f6:	2f00      	cmp	r7, #0
 80488f8:	d143      	bne.n	8048982 <_malloc_r+0xd6>
 80488fa:	2c00      	cmp	r4, #0
 80488fc:	d04b      	beq.n	8048996 <_malloc_r+0xea>
 80488fe:	6823      	ldr	r3, [r4, #0]
 8048900:	4639      	mov	r1, r7
 8048902:	4630      	mov	r0, r6
 8048904:	eb04 0903 	add.w	r9, r4, r3
 8048908:	f000 fc5e 	bl	80491c8 <_sbrk_r>
 804890c:	4581      	cmp	r9, r0
 804890e:	d142      	bne.n	8048996 <_malloc_r+0xea>
 8048910:	6821      	ldr	r1, [r4, #0]
 8048912:	4630      	mov	r0, r6
 8048914:	1a6d      	subs	r5, r5, r1
 8048916:	4629      	mov	r1, r5
 8048918:	f7ff ffa6 	bl	8048868 <sbrk_aligned>
 804891c:	3001      	adds	r0, #1
 804891e:	d03a      	beq.n	8048996 <_malloc_r+0xea>
 8048920:	6823      	ldr	r3, [r4, #0]
 8048922:	442b      	add	r3, r5
 8048924:	6023      	str	r3, [r4, #0]
 8048926:	f8d8 3000 	ldr.w	r3, [r8]
 804892a:	685a      	ldr	r2, [r3, #4]
 804892c:	bb62      	cbnz	r2, 8048988 <_malloc_r+0xdc>
 804892e:	f8c8 7000 	str.w	r7, [r8]
 8048932:	e00f      	b.n	8048954 <_malloc_r+0xa8>
 8048934:	6822      	ldr	r2, [r4, #0]
 8048936:	1b52      	subs	r2, r2, r5
 8048938:	d420      	bmi.n	804897c <_malloc_r+0xd0>
 804893a:	2a0b      	cmp	r2, #11
 804893c:	d917      	bls.n	804896e <_malloc_r+0xc2>
 804893e:	1961      	adds	r1, r4, r5
 8048940:	42a3      	cmp	r3, r4
 8048942:	6025      	str	r5, [r4, #0]
 8048944:	bf18      	it	ne
 8048946:	6059      	strne	r1, [r3, #4]
 8048948:	6863      	ldr	r3, [r4, #4]
 804894a:	bf08      	it	eq
 804894c:	f8c8 1000 	streq.w	r1, [r8]
 8048950:	5162      	str	r2, [r4, r5]
 8048952:	604b      	str	r3, [r1, #4]
 8048954:	4630      	mov	r0, r6
 8048956:	f000 f82f 	bl	80489b8 <__malloc_unlock>
 804895a:	f104 000b 	add.w	r0, r4, #11
 804895e:	1d23      	adds	r3, r4, #4
 8048960:	f020 0007 	bic.w	r0, r0, #7
 8048964:	1ac2      	subs	r2, r0, r3
 8048966:	bf1c      	itt	ne
 8048968:	1a1b      	subne	r3, r3, r0
 804896a:	50a3      	strne	r3, [r4, r2]
 804896c:	e7af      	b.n	80488ce <_malloc_r+0x22>
 804896e:	6862      	ldr	r2, [r4, #4]
 8048970:	42a3      	cmp	r3, r4
 8048972:	bf0c      	ite	eq
 8048974:	f8c8 2000 	streq.w	r2, [r8]
 8048978:	605a      	strne	r2, [r3, #4]
 804897a:	e7eb      	b.n	8048954 <_malloc_r+0xa8>
 804897c:	4623      	mov	r3, r4
 804897e:	6864      	ldr	r4, [r4, #4]
 8048980:	e7ae      	b.n	80488e0 <_malloc_r+0x34>
 8048982:	463c      	mov	r4, r7
 8048984:	687f      	ldr	r7, [r7, #4]
 8048986:	e7b6      	b.n	80488f6 <_malloc_r+0x4a>
 8048988:	461a      	mov	r2, r3
 804898a:	685b      	ldr	r3, [r3, #4]
 804898c:	42a3      	cmp	r3, r4
 804898e:	d1fb      	bne.n	8048988 <_malloc_r+0xdc>
 8048990:	2300      	movs	r3, #0
 8048992:	6053      	str	r3, [r2, #4]
 8048994:	e7de      	b.n	8048954 <_malloc_r+0xa8>
 8048996:	230c      	movs	r3, #12
 8048998:	4630      	mov	r0, r6
 804899a:	6033      	str	r3, [r6, #0]
 804899c:	f000 f80c 	bl	80489b8 <__malloc_unlock>
 80489a0:	e794      	b.n	80488cc <_malloc_r+0x20>
 80489a2:	6005      	str	r5, [r0, #0]
 80489a4:	e7d6      	b.n	8048954 <_malloc_r+0xa8>
 80489a6:	bf00      	nop
 80489a8:	2001ba3c 	.word	0x2001ba3c

080489ac <__malloc_lock>:
 80489ac:	4801      	ldr	r0, [pc, #4]	@ (80489b4 <__malloc_lock+0x8>)
 80489ae:	f7ff bf02 	b.w	80487b6 <__retarget_lock_acquire_recursive>
 80489b2:	bf00      	nop
 80489b4:	2001ba34 	.word	0x2001ba34

080489b8 <__malloc_unlock>:
 80489b8:	4801      	ldr	r0, [pc, #4]	@ (80489c0 <__malloc_unlock+0x8>)
 80489ba:	f7ff befd 	b.w	80487b8 <__retarget_lock_release_recursive>
 80489be:	bf00      	nop
 80489c0:	2001ba34 	.word	0x2001ba34

080489c4 <__sfputc_r>:
 80489c4:	6893      	ldr	r3, [r2, #8]
 80489c6:	3b01      	subs	r3, #1
 80489c8:	2b00      	cmp	r3, #0
 80489ca:	b410      	push	{r4}
 80489cc:	6093      	str	r3, [r2, #8]
 80489ce:	da08      	bge.n	80489e2 <__sfputc_r+0x1e>
 80489d0:	6994      	ldr	r4, [r2, #24]
 80489d2:	42a3      	cmp	r3, r4
 80489d4:	db01      	blt.n	80489da <__sfputc_r+0x16>
 80489d6:	290a      	cmp	r1, #10
 80489d8:	d103      	bne.n	80489e2 <__sfputc_r+0x1e>
 80489da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80489de:	f7ff bddc 	b.w	804859a <__swbuf_r>
 80489e2:	6813      	ldr	r3, [r2, #0]
 80489e4:	1c58      	adds	r0, r3, #1
 80489e6:	6010      	str	r0, [r2, #0]
 80489e8:	4608      	mov	r0, r1
 80489ea:	7019      	strb	r1, [r3, #0]
 80489ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80489f0:	4770      	bx	lr

080489f2 <__sfputs_r>:
 80489f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80489f4:	4606      	mov	r6, r0
 80489f6:	460f      	mov	r7, r1
 80489f8:	4614      	mov	r4, r2
 80489fa:	18d5      	adds	r5, r2, r3
 80489fc:	42ac      	cmp	r4, r5
 80489fe:	d101      	bne.n	8048a04 <__sfputs_r+0x12>
 8048a00:	2000      	movs	r0, #0
 8048a02:	e007      	b.n	8048a14 <__sfputs_r+0x22>
 8048a04:	463a      	mov	r2, r7
 8048a06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8048a0a:	4630      	mov	r0, r6
 8048a0c:	f7ff ffda 	bl	80489c4 <__sfputc_r>
 8048a10:	1c43      	adds	r3, r0, #1
 8048a12:	d1f3      	bne.n	80489fc <__sfputs_r+0xa>
 8048a14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08048a18 <_vfiprintf_r>:
 8048a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8048a1c:	460d      	mov	r5, r1
 8048a1e:	b09d      	sub	sp, #116	@ 0x74
 8048a20:	4614      	mov	r4, r2
 8048a22:	4698      	mov	r8, r3
 8048a24:	4606      	mov	r6, r0
 8048a26:	b118      	cbz	r0, 8048a30 <_vfiprintf_r+0x18>
 8048a28:	6a03      	ldr	r3, [r0, #32]
 8048a2a:	b90b      	cbnz	r3, 8048a30 <_vfiprintf_r+0x18>
 8048a2c:	f7ff fccc 	bl	80483c8 <__sinit>
 8048a30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8048a32:	07d9      	lsls	r1, r3, #31
 8048a34:	d405      	bmi.n	8048a42 <_vfiprintf_r+0x2a>
 8048a36:	89ab      	ldrh	r3, [r5, #12]
 8048a38:	059a      	lsls	r2, r3, #22
 8048a3a:	d402      	bmi.n	8048a42 <_vfiprintf_r+0x2a>
 8048a3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8048a3e:	f7ff feba 	bl	80487b6 <__retarget_lock_acquire_recursive>
 8048a42:	89ab      	ldrh	r3, [r5, #12]
 8048a44:	071b      	lsls	r3, r3, #28
 8048a46:	d501      	bpl.n	8048a4c <_vfiprintf_r+0x34>
 8048a48:	692b      	ldr	r3, [r5, #16]
 8048a4a:	b99b      	cbnz	r3, 8048a74 <_vfiprintf_r+0x5c>
 8048a4c:	4629      	mov	r1, r5
 8048a4e:	4630      	mov	r0, r6
 8048a50:	f7ff fde2 	bl	8048618 <__swsetup_r>
 8048a54:	b170      	cbz	r0, 8048a74 <_vfiprintf_r+0x5c>
 8048a56:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8048a58:	07dc      	lsls	r4, r3, #31
 8048a5a:	d504      	bpl.n	8048a66 <_vfiprintf_r+0x4e>
 8048a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8048a60:	b01d      	add	sp, #116	@ 0x74
 8048a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8048a66:	89ab      	ldrh	r3, [r5, #12]
 8048a68:	0598      	lsls	r0, r3, #22
 8048a6a:	d4f7      	bmi.n	8048a5c <_vfiprintf_r+0x44>
 8048a6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8048a6e:	f7ff fea3 	bl	80487b8 <__retarget_lock_release_recursive>
 8048a72:	e7f3      	b.n	8048a5c <_vfiprintf_r+0x44>
 8048a74:	2300      	movs	r3, #0
 8048a76:	f8cd 800c 	str.w	r8, [sp, #12]
 8048a7a:	f04f 0901 	mov.w	r9, #1
 8048a7e:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8048c34 <_vfiprintf_r+0x21c>
 8048a82:	9309      	str	r3, [sp, #36]	@ 0x24
 8048a84:	2320      	movs	r3, #32
 8048a86:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8048a8a:	2330      	movs	r3, #48	@ 0x30
 8048a8c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8048a90:	4623      	mov	r3, r4
 8048a92:	469a      	mov	sl, r3
 8048a94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8048a98:	b10a      	cbz	r2, 8048a9e <_vfiprintf_r+0x86>
 8048a9a:	2a25      	cmp	r2, #37	@ 0x25
 8048a9c:	d1f9      	bne.n	8048a92 <_vfiprintf_r+0x7a>
 8048a9e:	ebba 0b04 	subs.w	fp, sl, r4
 8048aa2:	d00b      	beq.n	8048abc <_vfiprintf_r+0xa4>
 8048aa4:	465b      	mov	r3, fp
 8048aa6:	4622      	mov	r2, r4
 8048aa8:	4629      	mov	r1, r5
 8048aaa:	4630      	mov	r0, r6
 8048aac:	f7ff ffa1 	bl	80489f2 <__sfputs_r>
 8048ab0:	3001      	adds	r0, #1
 8048ab2:	f000 80a7 	beq.w	8048c04 <_vfiprintf_r+0x1ec>
 8048ab6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8048ab8:	445a      	add	r2, fp
 8048aba:	9209      	str	r2, [sp, #36]	@ 0x24
 8048abc:	f89a 3000 	ldrb.w	r3, [sl]
 8048ac0:	2b00      	cmp	r3, #0
 8048ac2:	f000 809f 	beq.w	8048c04 <_vfiprintf_r+0x1ec>
 8048ac6:	2300      	movs	r3, #0
 8048ac8:	f04f 32ff 	mov.w	r2, #4294967295
 8048acc:	f10a 0a01 	add.w	sl, sl, #1
 8048ad0:	9304      	str	r3, [sp, #16]
 8048ad2:	9307      	str	r3, [sp, #28]
 8048ad4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8048ad8:	931a      	str	r3, [sp, #104]	@ 0x68
 8048ada:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8048ade:	4654      	mov	r4, sl
 8048ae0:	2205      	movs	r2, #5
 8048ae2:	4854      	ldr	r0, [pc, #336]	@ (8048c34 <_vfiprintf_r+0x21c>)
 8048ae4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8048ae8:	f000 fb7e 	bl	80491e8 <memchr>
 8048aec:	9a04      	ldr	r2, [sp, #16]
 8048aee:	b9d8      	cbnz	r0, 8048b28 <_vfiprintf_r+0x110>
 8048af0:	06d1      	lsls	r1, r2, #27
 8048af2:	bf44      	itt	mi
 8048af4:	2320      	movmi	r3, #32
 8048af6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8048afa:	0713      	lsls	r3, r2, #28
 8048afc:	bf44      	itt	mi
 8048afe:	232b      	movmi	r3, #43	@ 0x2b
 8048b00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8048b04:	f89a 3000 	ldrb.w	r3, [sl]
 8048b08:	2b2a      	cmp	r3, #42	@ 0x2a
 8048b0a:	d015      	beq.n	8048b38 <_vfiprintf_r+0x120>
 8048b0c:	9a07      	ldr	r2, [sp, #28]
 8048b0e:	4654      	mov	r4, sl
 8048b10:	2000      	movs	r0, #0
 8048b12:	f04f 0c0a 	mov.w	ip, #10
 8048b16:	4621      	mov	r1, r4
 8048b18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8048b1c:	3b30      	subs	r3, #48	@ 0x30
 8048b1e:	2b09      	cmp	r3, #9
 8048b20:	d94b      	bls.n	8048bba <_vfiprintf_r+0x1a2>
 8048b22:	b1b0      	cbz	r0, 8048b52 <_vfiprintf_r+0x13a>
 8048b24:	9207      	str	r2, [sp, #28]
 8048b26:	e014      	b.n	8048b52 <_vfiprintf_r+0x13a>
 8048b28:	eba0 0308 	sub.w	r3, r0, r8
 8048b2c:	46a2      	mov	sl, r4
 8048b2e:	fa09 f303 	lsl.w	r3, r9, r3
 8048b32:	4313      	orrs	r3, r2
 8048b34:	9304      	str	r3, [sp, #16]
 8048b36:	e7d2      	b.n	8048ade <_vfiprintf_r+0xc6>
 8048b38:	9b03      	ldr	r3, [sp, #12]
 8048b3a:	1d19      	adds	r1, r3, #4
 8048b3c:	681b      	ldr	r3, [r3, #0]
 8048b3e:	2b00      	cmp	r3, #0
 8048b40:	9103      	str	r1, [sp, #12]
 8048b42:	bfbb      	ittet	lt
 8048b44:	425b      	neglt	r3, r3
 8048b46:	f042 0202 	orrlt.w	r2, r2, #2
 8048b4a:	9307      	strge	r3, [sp, #28]
 8048b4c:	9307      	strlt	r3, [sp, #28]
 8048b4e:	bfb8      	it	lt
 8048b50:	9204      	strlt	r2, [sp, #16]
 8048b52:	7823      	ldrb	r3, [r4, #0]
 8048b54:	2b2e      	cmp	r3, #46	@ 0x2e
 8048b56:	d10a      	bne.n	8048b6e <_vfiprintf_r+0x156>
 8048b58:	7863      	ldrb	r3, [r4, #1]
 8048b5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8048b5c:	d132      	bne.n	8048bc4 <_vfiprintf_r+0x1ac>
 8048b5e:	9b03      	ldr	r3, [sp, #12]
 8048b60:	3402      	adds	r4, #2
 8048b62:	1d1a      	adds	r2, r3, #4
 8048b64:	681b      	ldr	r3, [r3, #0]
 8048b66:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8048b6a:	9203      	str	r2, [sp, #12]
 8048b6c:	9305      	str	r3, [sp, #20]
 8048b6e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8048c44 <_vfiprintf_r+0x22c>
 8048b72:	2203      	movs	r2, #3
 8048b74:	7821      	ldrb	r1, [r4, #0]
 8048b76:	4650      	mov	r0, sl
 8048b78:	f000 fb36 	bl	80491e8 <memchr>
 8048b7c:	b138      	cbz	r0, 8048b8e <_vfiprintf_r+0x176>
 8048b7e:	eba0 000a 	sub.w	r0, r0, sl
 8048b82:	2240      	movs	r2, #64	@ 0x40
 8048b84:	9b04      	ldr	r3, [sp, #16]
 8048b86:	3401      	adds	r4, #1
 8048b88:	4082      	lsls	r2, r0
 8048b8a:	4313      	orrs	r3, r2
 8048b8c:	9304      	str	r3, [sp, #16]
 8048b8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8048b92:	2206      	movs	r2, #6
 8048b94:	4828      	ldr	r0, [pc, #160]	@ (8048c38 <_vfiprintf_r+0x220>)
 8048b96:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8048b9a:	f000 fb25 	bl	80491e8 <memchr>
 8048b9e:	2800      	cmp	r0, #0
 8048ba0:	d03f      	beq.n	8048c22 <_vfiprintf_r+0x20a>
 8048ba2:	4b26      	ldr	r3, [pc, #152]	@ (8048c3c <_vfiprintf_r+0x224>)
 8048ba4:	bb1b      	cbnz	r3, 8048bee <_vfiprintf_r+0x1d6>
 8048ba6:	9b03      	ldr	r3, [sp, #12]
 8048ba8:	3307      	adds	r3, #7
 8048baa:	f023 0307 	bic.w	r3, r3, #7
 8048bae:	3308      	adds	r3, #8
 8048bb0:	9303      	str	r3, [sp, #12]
 8048bb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8048bb4:	443b      	add	r3, r7
 8048bb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8048bb8:	e76a      	b.n	8048a90 <_vfiprintf_r+0x78>
 8048bba:	fb0c 3202 	mla	r2, ip, r2, r3
 8048bbe:	460c      	mov	r4, r1
 8048bc0:	2001      	movs	r0, #1
 8048bc2:	e7a8      	b.n	8048b16 <_vfiprintf_r+0xfe>
 8048bc4:	2300      	movs	r3, #0
 8048bc6:	3401      	adds	r4, #1
 8048bc8:	f04f 0c0a 	mov.w	ip, #10
 8048bcc:	4619      	mov	r1, r3
 8048bce:	9305      	str	r3, [sp, #20]
 8048bd0:	4620      	mov	r0, r4
 8048bd2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8048bd6:	3a30      	subs	r2, #48	@ 0x30
 8048bd8:	2a09      	cmp	r2, #9
 8048bda:	d903      	bls.n	8048be4 <_vfiprintf_r+0x1cc>
 8048bdc:	2b00      	cmp	r3, #0
 8048bde:	d0c6      	beq.n	8048b6e <_vfiprintf_r+0x156>
 8048be0:	9105      	str	r1, [sp, #20]
 8048be2:	e7c4      	b.n	8048b6e <_vfiprintf_r+0x156>
 8048be4:	fb0c 2101 	mla	r1, ip, r1, r2
 8048be8:	4604      	mov	r4, r0
 8048bea:	2301      	movs	r3, #1
 8048bec:	e7f0      	b.n	8048bd0 <_vfiprintf_r+0x1b8>
 8048bee:	ab03      	add	r3, sp, #12
 8048bf0:	462a      	mov	r2, r5
 8048bf2:	a904      	add	r1, sp, #16
 8048bf4:	4630      	mov	r0, r6
 8048bf6:	9300      	str	r3, [sp, #0]
 8048bf8:	4b11      	ldr	r3, [pc, #68]	@ (8048c40 <_vfiprintf_r+0x228>)
 8048bfa:	f3af 8000 	nop.w
 8048bfe:	4607      	mov	r7, r0
 8048c00:	1c78      	adds	r0, r7, #1
 8048c02:	d1d6      	bne.n	8048bb2 <_vfiprintf_r+0x19a>
 8048c04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8048c06:	07d9      	lsls	r1, r3, #31
 8048c08:	d405      	bmi.n	8048c16 <_vfiprintf_r+0x1fe>
 8048c0a:	89ab      	ldrh	r3, [r5, #12]
 8048c0c:	059a      	lsls	r2, r3, #22
 8048c0e:	d402      	bmi.n	8048c16 <_vfiprintf_r+0x1fe>
 8048c10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8048c12:	f7ff fdd1 	bl	80487b8 <__retarget_lock_release_recursive>
 8048c16:	89ab      	ldrh	r3, [r5, #12]
 8048c18:	065b      	lsls	r3, r3, #25
 8048c1a:	f53f af1f 	bmi.w	8048a5c <_vfiprintf_r+0x44>
 8048c1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8048c20:	e71e      	b.n	8048a60 <_vfiprintf_r+0x48>
 8048c22:	ab03      	add	r3, sp, #12
 8048c24:	462a      	mov	r2, r5
 8048c26:	a904      	add	r1, sp, #16
 8048c28:	4630      	mov	r0, r6
 8048c2a:	9300      	str	r3, [sp, #0]
 8048c2c:	4b04      	ldr	r3, [pc, #16]	@ (8048c40 <_vfiprintf_r+0x228>)
 8048c2e:	f000 f87d 	bl	8048d2c <_printf_i>
 8048c32:	e7e4      	b.n	8048bfe <_vfiprintf_r+0x1e6>
 8048c34:	08049984 	.word	0x08049984
 8048c38:	0804998e 	.word	0x0804998e
 8048c3c:	00000000 	.word	0x00000000
 8048c40:	080489f3 	.word	0x080489f3
 8048c44:	0804998a 	.word	0x0804998a

08048c48 <_printf_common>:
 8048c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8048c4c:	4616      	mov	r6, r2
 8048c4e:	4698      	mov	r8, r3
 8048c50:	688a      	ldr	r2, [r1, #8]
 8048c52:	4607      	mov	r7, r0
 8048c54:	690b      	ldr	r3, [r1, #16]
 8048c56:	460c      	mov	r4, r1
 8048c58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8048c5c:	4293      	cmp	r3, r2
 8048c5e:	bfb8      	it	lt
 8048c60:	4613      	movlt	r3, r2
 8048c62:	6033      	str	r3, [r6, #0]
 8048c64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8048c68:	b10a      	cbz	r2, 8048c6e <_printf_common+0x26>
 8048c6a:	3301      	adds	r3, #1
 8048c6c:	6033      	str	r3, [r6, #0]
 8048c6e:	6823      	ldr	r3, [r4, #0]
 8048c70:	0699      	lsls	r1, r3, #26
 8048c72:	bf42      	ittt	mi
 8048c74:	6833      	ldrmi	r3, [r6, #0]
 8048c76:	3302      	addmi	r3, #2
 8048c78:	6033      	strmi	r3, [r6, #0]
 8048c7a:	6825      	ldr	r5, [r4, #0]
 8048c7c:	f015 0506 	ands.w	r5, r5, #6
 8048c80:	d106      	bne.n	8048c90 <_printf_common+0x48>
 8048c82:	f104 0a19 	add.w	sl, r4, #25
 8048c86:	68e3      	ldr	r3, [r4, #12]
 8048c88:	6832      	ldr	r2, [r6, #0]
 8048c8a:	1a9b      	subs	r3, r3, r2
 8048c8c:	42ab      	cmp	r3, r5
 8048c8e:	dc2b      	bgt.n	8048ce8 <_printf_common+0xa0>
 8048c90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8048c94:	6822      	ldr	r2, [r4, #0]
 8048c96:	3b00      	subs	r3, #0
 8048c98:	bf18      	it	ne
 8048c9a:	2301      	movne	r3, #1
 8048c9c:	0692      	lsls	r2, r2, #26
 8048c9e:	d430      	bmi.n	8048d02 <_printf_common+0xba>
 8048ca0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8048ca4:	4641      	mov	r1, r8
 8048ca6:	4638      	mov	r0, r7
 8048ca8:	47c8      	blx	r9
 8048caa:	3001      	adds	r0, #1
 8048cac:	d023      	beq.n	8048cf6 <_printf_common+0xae>
 8048cae:	6823      	ldr	r3, [r4, #0]
 8048cb0:	341a      	adds	r4, #26
 8048cb2:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8048cb6:	f003 0306 	and.w	r3, r3, #6
 8048cba:	2b04      	cmp	r3, #4
 8048cbc:	bf0a      	itet	eq
 8048cbe:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8048cc2:	2500      	movne	r5, #0
 8048cc4:	6833      	ldreq	r3, [r6, #0]
 8048cc6:	f04f 0600 	mov.w	r6, #0
 8048cca:	bf08      	it	eq
 8048ccc:	1aed      	subeq	r5, r5, r3
 8048cce:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8048cd2:	bf08      	it	eq
 8048cd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8048cd8:	4293      	cmp	r3, r2
 8048cda:	bfc4      	itt	gt
 8048cdc:	1a9b      	subgt	r3, r3, r2
 8048cde:	18ed      	addgt	r5, r5, r3
 8048ce0:	42b5      	cmp	r5, r6
 8048ce2:	d11a      	bne.n	8048d1a <_printf_common+0xd2>
 8048ce4:	2000      	movs	r0, #0
 8048ce6:	e008      	b.n	8048cfa <_printf_common+0xb2>
 8048ce8:	2301      	movs	r3, #1
 8048cea:	4652      	mov	r2, sl
 8048cec:	4641      	mov	r1, r8
 8048cee:	4638      	mov	r0, r7
 8048cf0:	47c8      	blx	r9
 8048cf2:	3001      	adds	r0, #1
 8048cf4:	d103      	bne.n	8048cfe <_printf_common+0xb6>
 8048cf6:	f04f 30ff 	mov.w	r0, #4294967295
 8048cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8048cfe:	3501      	adds	r5, #1
 8048d00:	e7c1      	b.n	8048c86 <_printf_common+0x3e>
 8048d02:	18e1      	adds	r1, r4, r3
 8048d04:	1c5a      	adds	r2, r3, #1
 8048d06:	2030      	movs	r0, #48	@ 0x30
 8048d08:	3302      	adds	r3, #2
 8048d0a:	4422      	add	r2, r4
 8048d0c:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8048d10:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8048d14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8048d18:	e7c2      	b.n	8048ca0 <_printf_common+0x58>
 8048d1a:	2301      	movs	r3, #1
 8048d1c:	4622      	mov	r2, r4
 8048d1e:	4641      	mov	r1, r8
 8048d20:	4638      	mov	r0, r7
 8048d22:	47c8      	blx	r9
 8048d24:	3001      	adds	r0, #1
 8048d26:	d0e6      	beq.n	8048cf6 <_printf_common+0xae>
 8048d28:	3601      	adds	r6, #1
 8048d2a:	e7d9      	b.n	8048ce0 <_printf_common+0x98>

08048d2c <_printf_i>:
 8048d2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8048d30:	7e0f      	ldrb	r7, [r1, #24]
 8048d32:	4691      	mov	r9, r2
 8048d34:	4680      	mov	r8, r0
 8048d36:	460c      	mov	r4, r1
 8048d38:	2f78      	cmp	r7, #120	@ 0x78
 8048d3a:	469a      	mov	sl, r3
 8048d3c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8048d3e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8048d42:	d807      	bhi.n	8048d54 <_printf_i+0x28>
 8048d44:	2f62      	cmp	r7, #98	@ 0x62
 8048d46:	d80a      	bhi.n	8048d5e <_printf_i+0x32>
 8048d48:	2f00      	cmp	r7, #0
 8048d4a:	f000 80d1 	beq.w	8048ef0 <_printf_i+0x1c4>
 8048d4e:	2f58      	cmp	r7, #88	@ 0x58
 8048d50:	f000 80b8 	beq.w	8048ec4 <_printf_i+0x198>
 8048d54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8048d58:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8048d5c:	e03a      	b.n	8048dd4 <_printf_i+0xa8>
 8048d5e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8048d62:	2b15      	cmp	r3, #21
 8048d64:	d8f6      	bhi.n	8048d54 <_printf_i+0x28>
 8048d66:	a101      	add	r1, pc, #4	@ (adr r1, 8048d6c <_printf_i+0x40>)
 8048d68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8048d6c:	08048dc5 	.word	0x08048dc5
 8048d70:	08048dd9 	.word	0x08048dd9
 8048d74:	08048d55 	.word	0x08048d55
 8048d78:	08048d55 	.word	0x08048d55
 8048d7c:	08048d55 	.word	0x08048d55
 8048d80:	08048d55 	.word	0x08048d55
 8048d84:	08048dd9 	.word	0x08048dd9
 8048d88:	08048d55 	.word	0x08048d55
 8048d8c:	08048d55 	.word	0x08048d55
 8048d90:	08048d55 	.word	0x08048d55
 8048d94:	08048d55 	.word	0x08048d55
 8048d98:	08048ed7 	.word	0x08048ed7
 8048d9c:	08048e03 	.word	0x08048e03
 8048da0:	08048e91 	.word	0x08048e91
 8048da4:	08048d55 	.word	0x08048d55
 8048da8:	08048d55 	.word	0x08048d55
 8048dac:	08048ef9 	.word	0x08048ef9
 8048db0:	08048d55 	.word	0x08048d55
 8048db4:	08048e03 	.word	0x08048e03
 8048db8:	08048d55 	.word	0x08048d55
 8048dbc:	08048d55 	.word	0x08048d55
 8048dc0:	08048e99 	.word	0x08048e99
 8048dc4:	6833      	ldr	r3, [r6, #0]
 8048dc6:	1d1a      	adds	r2, r3, #4
 8048dc8:	681b      	ldr	r3, [r3, #0]
 8048dca:	6032      	str	r2, [r6, #0]
 8048dcc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8048dd0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8048dd4:	2301      	movs	r3, #1
 8048dd6:	e09c      	b.n	8048f12 <_printf_i+0x1e6>
 8048dd8:	6833      	ldr	r3, [r6, #0]
 8048dda:	6820      	ldr	r0, [r4, #0]
 8048ddc:	1d19      	adds	r1, r3, #4
 8048dde:	6031      	str	r1, [r6, #0]
 8048de0:	0606      	lsls	r6, r0, #24
 8048de2:	d501      	bpl.n	8048de8 <_printf_i+0xbc>
 8048de4:	681d      	ldr	r5, [r3, #0]
 8048de6:	e003      	b.n	8048df0 <_printf_i+0xc4>
 8048de8:	0645      	lsls	r5, r0, #25
 8048dea:	d5fb      	bpl.n	8048de4 <_printf_i+0xb8>
 8048dec:	f9b3 5000 	ldrsh.w	r5, [r3]
 8048df0:	2d00      	cmp	r5, #0
 8048df2:	da03      	bge.n	8048dfc <_printf_i+0xd0>
 8048df4:	232d      	movs	r3, #45	@ 0x2d
 8048df6:	426d      	negs	r5, r5
 8048df8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8048dfc:	4858      	ldr	r0, [pc, #352]	@ (8048f60 <_printf_i+0x234>)
 8048dfe:	230a      	movs	r3, #10
 8048e00:	e011      	b.n	8048e26 <_printf_i+0xfa>
 8048e02:	6821      	ldr	r1, [r4, #0]
 8048e04:	6833      	ldr	r3, [r6, #0]
 8048e06:	0608      	lsls	r0, r1, #24
 8048e08:	f853 5b04 	ldr.w	r5, [r3], #4
 8048e0c:	d402      	bmi.n	8048e14 <_printf_i+0xe8>
 8048e0e:	0649      	lsls	r1, r1, #25
 8048e10:	bf48      	it	mi
 8048e12:	b2ad      	uxthmi	r5, r5
 8048e14:	2f6f      	cmp	r7, #111	@ 0x6f
 8048e16:	6033      	str	r3, [r6, #0]
 8048e18:	4851      	ldr	r0, [pc, #324]	@ (8048f60 <_printf_i+0x234>)
 8048e1a:	bf14      	ite	ne
 8048e1c:	230a      	movne	r3, #10
 8048e1e:	2308      	moveq	r3, #8
 8048e20:	2100      	movs	r1, #0
 8048e22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8048e26:	6866      	ldr	r6, [r4, #4]
 8048e28:	2e00      	cmp	r6, #0
 8048e2a:	60a6      	str	r6, [r4, #8]
 8048e2c:	db05      	blt.n	8048e3a <_printf_i+0x10e>
 8048e2e:	6821      	ldr	r1, [r4, #0]
 8048e30:	432e      	orrs	r6, r5
 8048e32:	f021 0104 	bic.w	r1, r1, #4
 8048e36:	6021      	str	r1, [r4, #0]
 8048e38:	d04b      	beq.n	8048ed2 <_printf_i+0x1a6>
 8048e3a:	4616      	mov	r6, r2
 8048e3c:	fbb5 f1f3 	udiv	r1, r5, r3
 8048e40:	fb03 5711 	mls	r7, r3, r1, r5
 8048e44:	5dc7      	ldrb	r7, [r0, r7]
 8048e46:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8048e4a:	462f      	mov	r7, r5
 8048e4c:	460d      	mov	r5, r1
 8048e4e:	42bb      	cmp	r3, r7
 8048e50:	d9f4      	bls.n	8048e3c <_printf_i+0x110>
 8048e52:	2b08      	cmp	r3, #8
 8048e54:	d10b      	bne.n	8048e6e <_printf_i+0x142>
 8048e56:	6823      	ldr	r3, [r4, #0]
 8048e58:	07df      	lsls	r7, r3, #31
 8048e5a:	d508      	bpl.n	8048e6e <_printf_i+0x142>
 8048e5c:	6923      	ldr	r3, [r4, #16]
 8048e5e:	6861      	ldr	r1, [r4, #4]
 8048e60:	4299      	cmp	r1, r3
 8048e62:	bfde      	ittt	le
 8048e64:	2330      	movle	r3, #48	@ 0x30
 8048e66:	f806 3c01 	strble.w	r3, [r6, #-1]
 8048e6a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8048e6e:	1b92      	subs	r2, r2, r6
 8048e70:	6122      	str	r2, [r4, #16]
 8048e72:	464b      	mov	r3, r9
 8048e74:	aa03      	add	r2, sp, #12
 8048e76:	4621      	mov	r1, r4
 8048e78:	4640      	mov	r0, r8
 8048e7a:	f8cd a000 	str.w	sl, [sp]
 8048e7e:	f7ff fee3 	bl	8048c48 <_printf_common>
 8048e82:	3001      	adds	r0, #1
 8048e84:	d14a      	bne.n	8048f1c <_printf_i+0x1f0>
 8048e86:	f04f 30ff 	mov.w	r0, #4294967295
 8048e8a:	b004      	add	sp, #16
 8048e8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8048e90:	6823      	ldr	r3, [r4, #0]
 8048e92:	f043 0320 	orr.w	r3, r3, #32
 8048e96:	6023      	str	r3, [r4, #0]
 8048e98:	2778      	movs	r7, #120	@ 0x78
 8048e9a:	4832      	ldr	r0, [pc, #200]	@ (8048f64 <_printf_i+0x238>)
 8048e9c:	6823      	ldr	r3, [r4, #0]
 8048e9e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8048ea2:	061f      	lsls	r7, r3, #24
 8048ea4:	6831      	ldr	r1, [r6, #0]
 8048ea6:	f851 5b04 	ldr.w	r5, [r1], #4
 8048eaa:	d402      	bmi.n	8048eb2 <_printf_i+0x186>
 8048eac:	065f      	lsls	r7, r3, #25
 8048eae:	bf48      	it	mi
 8048eb0:	b2ad      	uxthmi	r5, r5
 8048eb2:	6031      	str	r1, [r6, #0]
 8048eb4:	07d9      	lsls	r1, r3, #31
 8048eb6:	bf44      	itt	mi
 8048eb8:	f043 0320 	orrmi.w	r3, r3, #32
 8048ebc:	6023      	strmi	r3, [r4, #0]
 8048ebe:	b11d      	cbz	r5, 8048ec8 <_printf_i+0x19c>
 8048ec0:	2310      	movs	r3, #16
 8048ec2:	e7ad      	b.n	8048e20 <_printf_i+0xf4>
 8048ec4:	4826      	ldr	r0, [pc, #152]	@ (8048f60 <_printf_i+0x234>)
 8048ec6:	e7e9      	b.n	8048e9c <_printf_i+0x170>
 8048ec8:	6823      	ldr	r3, [r4, #0]
 8048eca:	f023 0320 	bic.w	r3, r3, #32
 8048ece:	6023      	str	r3, [r4, #0]
 8048ed0:	e7f6      	b.n	8048ec0 <_printf_i+0x194>
 8048ed2:	4616      	mov	r6, r2
 8048ed4:	e7bd      	b.n	8048e52 <_printf_i+0x126>
 8048ed6:	6833      	ldr	r3, [r6, #0]
 8048ed8:	6825      	ldr	r5, [r4, #0]
 8048eda:	1d18      	adds	r0, r3, #4
 8048edc:	6961      	ldr	r1, [r4, #20]
 8048ede:	6030      	str	r0, [r6, #0]
 8048ee0:	062e      	lsls	r6, r5, #24
 8048ee2:	681b      	ldr	r3, [r3, #0]
 8048ee4:	d501      	bpl.n	8048eea <_printf_i+0x1be>
 8048ee6:	6019      	str	r1, [r3, #0]
 8048ee8:	e002      	b.n	8048ef0 <_printf_i+0x1c4>
 8048eea:	0668      	lsls	r0, r5, #25
 8048eec:	d5fb      	bpl.n	8048ee6 <_printf_i+0x1ba>
 8048eee:	8019      	strh	r1, [r3, #0]
 8048ef0:	2300      	movs	r3, #0
 8048ef2:	4616      	mov	r6, r2
 8048ef4:	6123      	str	r3, [r4, #16]
 8048ef6:	e7bc      	b.n	8048e72 <_printf_i+0x146>
 8048ef8:	6833      	ldr	r3, [r6, #0]
 8048efa:	2100      	movs	r1, #0
 8048efc:	1d1a      	adds	r2, r3, #4
 8048efe:	6032      	str	r2, [r6, #0]
 8048f00:	681e      	ldr	r6, [r3, #0]
 8048f02:	6862      	ldr	r2, [r4, #4]
 8048f04:	4630      	mov	r0, r6
 8048f06:	f000 f96f 	bl	80491e8 <memchr>
 8048f0a:	b108      	cbz	r0, 8048f10 <_printf_i+0x1e4>
 8048f0c:	1b80      	subs	r0, r0, r6
 8048f0e:	6060      	str	r0, [r4, #4]
 8048f10:	6863      	ldr	r3, [r4, #4]
 8048f12:	6123      	str	r3, [r4, #16]
 8048f14:	2300      	movs	r3, #0
 8048f16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8048f1a:	e7aa      	b.n	8048e72 <_printf_i+0x146>
 8048f1c:	6923      	ldr	r3, [r4, #16]
 8048f1e:	4632      	mov	r2, r6
 8048f20:	4649      	mov	r1, r9
 8048f22:	4640      	mov	r0, r8
 8048f24:	47d0      	blx	sl
 8048f26:	3001      	adds	r0, #1
 8048f28:	d0ad      	beq.n	8048e86 <_printf_i+0x15a>
 8048f2a:	6823      	ldr	r3, [r4, #0]
 8048f2c:	079b      	lsls	r3, r3, #30
 8048f2e:	d413      	bmi.n	8048f58 <_printf_i+0x22c>
 8048f30:	68e0      	ldr	r0, [r4, #12]
 8048f32:	9b03      	ldr	r3, [sp, #12]
 8048f34:	4298      	cmp	r0, r3
 8048f36:	bfb8      	it	lt
 8048f38:	4618      	movlt	r0, r3
 8048f3a:	e7a6      	b.n	8048e8a <_printf_i+0x15e>
 8048f3c:	2301      	movs	r3, #1
 8048f3e:	4632      	mov	r2, r6
 8048f40:	4649      	mov	r1, r9
 8048f42:	4640      	mov	r0, r8
 8048f44:	47d0      	blx	sl
 8048f46:	3001      	adds	r0, #1
 8048f48:	d09d      	beq.n	8048e86 <_printf_i+0x15a>
 8048f4a:	3501      	adds	r5, #1
 8048f4c:	68e3      	ldr	r3, [r4, #12]
 8048f4e:	9903      	ldr	r1, [sp, #12]
 8048f50:	1a5b      	subs	r3, r3, r1
 8048f52:	42ab      	cmp	r3, r5
 8048f54:	dcf2      	bgt.n	8048f3c <_printf_i+0x210>
 8048f56:	e7eb      	b.n	8048f30 <_printf_i+0x204>
 8048f58:	2500      	movs	r5, #0
 8048f5a:	f104 0619 	add.w	r6, r4, #25
 8048f5e:	e7f5      	b.n	8048f4c <_printf_i+0x220>
 8048f60:	08049995 	.word	0x08049995
 8048f64:	080499a6 	.word	0x080499a6

08048f68 <__sflush_r>:
 8048f68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8048f6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8048f70:	0716      	lsls	r6, r2, #28
 8048f72:	4605      	mov	r5, r0
 8048f74:	460c      	mov	r4, r1
 8048f76:	d454      	bmi.n	8049022 <__sflush_r+0xba>
 8048f78:	684b      	ldr	r3, [r1, #4]
 8048f7a:	2b00      	cmp	r3, #0
 8048f7c:	dc02      	bgt.n	8048f84 <__sflush_r+0x1c>
 8048f7e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8048f80:	2b00      	cmp	r3, #0
 8048f82:	dd48      	ble.n	8049016 <__sflush_r+0xae>
 8048f84:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8048f86:	2e00      	cmp	r6, #0
 8048f88:	d045      	beq.n	8049016 <__sflush_r+0xae>
 8048f8a:	2300      	movs	r3, #0
 8048f8c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8048f90:	682f      	ldr	r7, [r5, #0]
 8048f92:	6a21      	ldr	r1, [r4, #32]
 8048f94:	602b      	str	r3, [r5, #0]
 8048f96:	d030      	beq.n	8048ffa <__sflush_r+0x92>
 8048f98:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8048f9a:	89a3      	ldrh	r3, [r4, #12]
 8048f9c:	0759      	lsls	r1, r3, #29
 8048f9e:	d505      	bpl.n	8048fac <__sflush_r+0x44>
 8048fa0:	6863      	ldr	r3, [r4, #4]
 8048fa2:	1ad2      	subs	r2, r2, r3
 8048fa4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8048fa6:	b10b      	cbz	r3, 8048fac <__sflush_r+0x44>
 8048fa8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8048faa:	1ad2      	subs	r2, r2, r3
 8048fac:	2300      	movs	r3, #0
 8048fae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8048fb0:	6a21      	ldr	r1, [r4, #32]
 8048fb2:	4628      	mov	r0, r5
 8048fb4:	47b0      	blx	r6
 8048fb6:	1c43      	adds	r3, r0, #1
 8048fb8:	89a3      	ldrh	r3, [r4, #12]
 8048fba:	d106      	bne.n	8048fca <__sflush_r+0x62>
 8048fbc:	6829      	ldr	r1, [r5, #0]
 8048fbe:	291d      	cmp	r1, #29
 8048fc0:	d82b      	bhi.n	804901a <__sflush_r+0xb2>
 8048fc2:	4a2a      	ldr	r2, [pc, #168]	@ (804906c <__sflush_r+0x104>)
 8048fc4:	40ca      	lsrs	r2, r1
 8048fc6:	07d6      	lsls	r6, r2, #31
 8048fc8:	d527      	bpl.n	804901a <__sflush_r+0xb2>
 8048fca:	2200      	movs	r2, #0
 8048fcc:	04d9      	lsls	r1, r3, #19
 8048fce:	6062      	str	r2, [r4, #4]
 8048fd0:	6922      	ldr	r2, [r4, #16]
 8048fd2:	6022      	str	r2, [r4, #0]
 8048fd4:	d504      	bpl.n	8048fe0 <__sflush_r+0x78>
 8048fd6:	1c42      	adds	r2, r0, #1
 8048fd8:	d101      	bne.n	8048fde <__sflush_r+0x76>
 8048fda:	682b      	ldr	r3, [r5, #0]
 8048fdc:	b903      	cbnz	r3, 8048fe0 <__sflush_r+0x78>
 8048fde:	6560      	str	r0, [r4, #84]	@ 0x54
 8048fe0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8048fe2:	602f      	str	r7, [r5, #0]
 8048fe4:	b1b9      	cbz	r1, 8049016 <__sflush_r+0xae>
 8048fe6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8048fea:	4299      	cmp	r1, r3
 8048fec:	d002      	beq.n	8048ff4 <__sflush_r+0x8c>
 8048fee:	4628      	mov	r0, r5
 8048ff0:	f7ff fbf0 	bl	80487d4 <_free_r>
 8048ff4:	2300      	movs	r3, #0
 8048ff6:	6363      	str	r3, [r4, #52]	@ 0x34
 8048ff8:	e00d      	b.n	8049016 <__sflush_r+0xae>
 8048ffa:	2301      	movs	r3, #1
 8048ffc:	4628      	mov	r0, r5
 8048ffe:	47b0      	blx	r6
 8049000:	4602      	mov	r2, r0
 8049002:	1c50      	adds	r0, r2, #1
 8049004:	d1c9      	bne.n	8048f9a <__sflush_r+0x32>
 8049006:	682b      	ldr	r3, [r5, #0]
 8049008:	2b00      	cmp	r3, #0
 804900a:	d0c6      	beq.n	8048f9a <__sflush_r+0x32>
 804900c:	2b1d      	cmp	r3, #29
 804900e:	d001      	beq.n	8049014 <__sflush_r+0xac>
 8049010:	2b16      	cmp	r3, #22
 8049012:	d11d      	bne.n	8049050 <__sflush_r+0xe8>
 8049014:	602f      	str	r7, [r5, #0]
 8049016:	2000      	movs	r0, #0
 8049018:	e021      	b.n	804905e <__sflush_r+0xf6>
 804901a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 804901e:	b21b      	sxth	r3, r3
 8049020:	e01a      	b.n	8049058 <__sflush_r+0xf0>
 8049022:	690f      	ldr	r7, [r1, #16]
 8049024:	2f00      	cmp	r7, #0
 8049026:	d0f6      	beq.n	8049016 <__sflush_r+0xae>
 8049028:	0793      	lsls	r3, r2, #30
 804902a:	680e      	ldr	r6, [r1, #0]
 804902c:	600f      	str	r7, [r1, #0]
 804902e:	bf0c      	ite	eq
 8049030:	694b      	ldreq	r3, [r1, #20]
 8049032:	2300      	movne	r3, #0
 8049034:	eba6 0807 	sub.w	r8, r6, r7
 8049038:	608b      	str	r3, [r1, #8]
 804903a:	f1b8 0f00 	cmp.w	r8, #0
 804903e:	ddea      	ble.n	8049016 <__sflush_r+0xae>
 8049040:	4643      	mov	r3, r8
 8049042:	463a      	mov	r2, r7
 8049044:	6a21      	ldr	r1, [r4, #32]
 8049046:	4628      	mov	r0, r5
 8049048:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 804904a:	47b0      	blx	r6
 804904c:	2800      	cmp	r0, #0
 804904e:	dc08      	bgt.n	8049062 <__sflush_r+0xfa>
 8049050:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8049054:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8049058:	f04f 30ff 	mov.w	r0, #4294967295
 804905c:	81a3      	strh	r3, [r4, #12]
 804905e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8049062:	4407      	add	r7, r0
 8049064:	eba8 0800 	sub.w	r8, r8, r0
 8049068:	e7e7      	b.n	804903a <__sflush_r+0xd2>
 804906a:	bf00      	nop
 804906c:	20400001 	.word	0x20400001

08049070 <_fflush_r>:
 8049070:	b538      	push	{r3, r4, r5, lr}
 8049072:	690b      	ldr	r3, [r1, #16]
 8049074:	4605      	mov	r5, r0
 8049076:	460c      	mov	r4, r1
 8049078:	b913      	cbnz	r3, 8049080 <_fflush_r+0x10>
 804907a:	2500      	movs	r5, #0
 804907c:	4628      	mov	r0, r5
 804907e:	bd38      	pop	{r3, r4, r5, pc}
 8049080:	b118      	cbz	r0, 804908a <_fflush_r+0x1a>
 8049082:	6a03      	ldr	r3, [r0, #32]
 8049084:	b90b      	cbnz	r3, 804908a <_fflush_r+0x1a>
 8049086:	f7ff f99f 	bl	80483c8 <__sinit>
 804908a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 804908e:	2b00      	cmp	r3, #0
 8049090:	d0f3      	beq.n	804907a <_fflush_r+0xa>
 8049092:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8049094:	07d0      	lsls	r0, r2, #31
 8049096:	d404      	bmi.n	80490a2 <_fflush_r+0x32>
 8049098:	0599      	lsls	r1, r3, #22
 804909a:	d402      	bmi.n	80490a2 <_fflush_r+0x32>
 804909c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 804909e:	f7ff fb8a 	bl	80487b6 <__retarget_lock_acquire_recursive>
 80490a2:	4628      	mov	r0, r5
 80490a4:	4621      	mov	r1, r4
 80490a6:	f7ff ff5f 	bl	8048f68 <__sflush_r>
 80490aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80490ac:	4605      	mov	r5, r0
 80490ae:	07da      	lsls	r2, r3, #31
 80490b0:	d4e4      	bmi.n	804907c <_fflush_r+0xc>
 80490b2:	89a3      	ldrh	r3, [r4, #12]
 80490b4:	059b      	lsls	r3, r3, #22
 80490b6:	d4e1      	bmi.n	804907c <_fflush_r+0xc>
 80490b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80490ba:	f7ff fb7d 	bl	80487b8 <__retarget_lock_release_recursive>
 80490be:	e7dd      	b.n	804907c <_fflush_r+0xc>

080490c0 <__swhatbuf_r>:
 80490c0:	b570      	push	{r4, r5, r6, lr}
 80490c2:	460c      	mov	r4, r1
 80490c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80490c8:	b096      	sub	sp, #88	@ 0x58
 80490ca:	4615      	mov	r5, r2
 80490cc:	2900      	cmp	r1, #0
 80490ce:	461e      	mov	r6, r3
 80490d0:	da0c      	bge.n	80490ec <__swhatbuf_r+0x2c>
 80490d2:	89a3      	ldrh	r3, [r4, #12]
 80490d4:	2100      	movs	r1, #0
 80490d6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80490da:	bf14      	ite	ne
 80490dc:	2340      	movne	r3, #64	@ 0x40
 80490de:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80490e2:	2000      	movs	r0, #0
 80490e4:	6031      	str	r1, [r6, #0]
 80490e6:	602b      	str	r3, [r5, #0]
 80490e8:	b016      	add	sp, #88	@ 0x58
 80490ea:	bd70      	pop	{r4, r5, r6, pc}
 80490ec:	466a      	mov	r2, sp
 80490ee:	f000 f849 	bl	8049184 <_fstat_r>
 80490f2:	2800      	cmp	r0, #0
 80490f4:	dbed      	blt.n	80490d2 <__swhatbuf_r+0x12>
 80490f6:	9901      	ldr	r1, [sp, #4]
 80490f8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80490fc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8049100:	4259      	negs	r1, r3
 8049102:	4159      	adcs	r1, r3
 8049104:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8049108:	e7eb      	b.n	80490e2 <__swhatbuf_r+0x22>

0804910a <__smakebuf_r>:
 804910a:	898b      	ldrh	r3, [r1, #12]
 804910c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 804910e:	079d      	lsls	r5, r3, #30
 8049110:	4606      	mov	r6, r0
 8049112:	460c      	mov	r4, r1
 8049114:	d507      	bpl.n	8049126 <__smakebuf_r+0x1c>
 8049116:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 804911a:	6023      	str	r3, [r4, #0]
 804911c:	6123      	str	r3, [r4, #16]
 804911e:	2301      	movs	r3, #1
 8049120:	6163      	str	r3, [r4, #20]
 8049122:	b003      	add	sp, #12
 8049124:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8049126:	ab01      	add	r3, sp, #4
 8049128:	466a      	mov	r2, sp
 804912a:	f7ff ffc9 	bl	80490c0 <__swhatbuf_r>
 804912e:	9f00      	ldr	r7, [sp, #0]
 8049130:	4605      	mov	r5, r0
 8049132:	4630      	mov	r0, r6
 8049134:	4639      	mov	r1, r7
 8049136:	f7ff fbb9 	bl	80488ac <_malloc_r>
 804913a:	b948      	cbnz	r0, 8049150 <__smakebuf_r+0x46>
 804913c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8049140:	059a      	lsls	r2, r3, #22
 8049142:	d4ee      	bmi.n	8049122 <__smakebuf_r+0x18>
 8049144:	f023 0303 	bic.w	r3, r3, #3
 8049148:	f043 0302 	orr.w	r3, r3, #2
 804914c:	81a3      	strh	r3, [r4, #12]
 804914e:	e7e2      	b.n	8049116 <__smakebuf_r+0xc>
 8049150:	89a3      	ldrh	r3, [r4, #12]
 8049152:	6020      	str	r0, [r4, #0]
 8049154:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8049158:	81a3      	strh	r3, [r4, #12]
 804915a:	9b01      	ldr	r3, [sp, #4]
 804915c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8049160:	b15b      	cbz	r3, 804917a <__smakebuf_r+0x70>
 8049162:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8049166:	4630      	mov	r0, r6
 8049168:	f000 f81e 	bl	80491a8 <_isatty_r>
 804916c:	b128      	cbz	r0, 804917a <__smakebuf_r+0x70>
 804916e:	89a3      	ldrh	r3, [r4, #12]
 8049170:	f023 0303 	bic.w	r3, r3, #3
 8049174:	f043 0301 	orr.w	r3, r3, #1
 8049178:	81a3      	strh	r3, [r4, #12]
 804917a:	89a3      	ldrh	r3, [r4, #12]
 804917c:	431d      	orrs	r5, r3
 804917e:	81a5      	strh	r5, [r4, #12]
 8049180:	e7cf      	b.n	8049122 <__smakebuf_r+0x18>
	...

08049184 <_fstat_r>:
 8049184:	b538      	push	{r3, r4, r5, lr}
 8049186:	2300      	movs	r3, #0
 8049188:	4d06      	ldr	r5, [pc, #24]	@ (80491a4 <_fstat_r+0x20>)
 804918a:	4604      	mov	r4, r0
 804918c:	4608      	mov	r0, r1
 804918e:	4611      	mov	r1, r2
 8049190:	602b      	str	r3, [r5, #0]
 8049192:	f7f7 ff3c 	bl	804100e <_fstat>
 8049196:	1c43      	adds	r3, r0, #1
 8049198:	d102      	bne.n	80491a0 <_fstat_r+0x1c>
 804919a:	682b      	ldr	r3, [r5, #0]
 804919c:	b103      	cbz	r3, 80491a0 <_fstat_r+0x1c>
 804919e:	6023      	str	r3, [r4, #0]
 80491a0:	bd38      	pop	{r3, r4, r5, pc}
 80491a2:	bf00      	nop
 80491a4:	2001ba30 	.word	0x2001ba30

080491a8 <_isatty_r>:
 80491a8:	b538      	push	{r3, r4, r5, lr}
 80491aa:	2300      	movs	r3, #0
 80491ac:	4d05      	ldr	r5, [pc, #20]	@ (80491c4 <_isatty_r+0x1c>)
 80491ae:	4604      	mov	r4, r0
 80491b0:	4608      	mov	r0, r1
 80491b2:	602b      	str	r3, [r5, #0]
 80491b4:	f7f7 ff3b 	bl	804102e <_isatty>
 80491b8:	1c43      	adds	r3, r0, #1
 80491ba:	d102      	bne.n	80491c2 <_isatty_r+0x1a>
 80491bc:	682b      	ldr	r3, [r5, #0]
 80491be:	b103      	cbz	r3, 80491c2 <_isatty_r+0x1a>
 80491c0:	6023      	str	r3, [r4, #0]
 80491c2:	bd38      	pop	{r3, r4, r5, pc}
 80491c4:	2001ba30 	.word	0x2001ba30

080491c8 <_sbrk_r>:
 80491c8:	b538      	push	{r3, r4, r5, lr}
 80491ca:	2300      	movs	r3, #0
 80491cc:	4d05      	ldr	r5, [pc, #20]	@ (80491e4 <_sbrk_r+0x1c>)
 80491ce:	4604      	mov	r4, r0
 80491d0:	4608      	mov	r0, r1
 80491d2:	602b      	str	r3, [r5, #0]
 80491d4:	f7f7 ff44 	bl	8041060 <_sbrk>
 80491d8:	1c43      	adds	r3, r0, #1
 80491da:	d102      	bne.n	80491e2 <_sbrk_r+0x1a>
 80491dc:	682b      	ldr	r3, [r5, #0]
 80491de:	b103      	cbz	r3, 80491e2 <_sbrk_r+0x1a>
 80491e0:	6023      	str	r3, [r4, #0]
 80491e2:	bd38      	pop	{r3, r4, r5, pc}
 80491e4:	2001ba30 	.word	0x2001ba30

080491e8 <memchr>:
 80491e8:	b2c9      	uxtb	r1, r1
 80491ea:	4603      	mov	r3, r0
 80491ec:	4402      	add	r2, r0
 80491ee:	b510      	push	{r4, lr}
 80491f0:	4293      	cmp	r3, r2
 80491f2:	4618      	mov	r0, r3
 80491f4:	d101      	bne.n	80491fa <memchr+0x12>
 80491f6:	2000      	movs	r0, #0
 80491f8:	e003      	b.n	8049202 <memchr+0x1a>
 80491fa:	7804      	ldrb	r4, [r0, #0]
 80491fc:	3301      	adds	r3, #1
 80491fe:	428c      	cmp	r4, r1
 8049200:	d1f6      	bne.n	80491f0 <memchr+0x8>
 8049202:	bd10      	pop	{r4, pc}

08049204 <_init>:
 8049204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8049206:	bf00      	nop
 8049208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 804920a:	bc08      	pop	{r3}
 804920c:	469e      	mov	lr, r3
 804920e:	4770      	bx	lr

08049210 <_fini>:
 8049210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8049212:	bf00      	nop
 8049214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8049216:	bc08      	pop	{r3}
 8049218:	469e      	mov	lr, r3
 804921a:	4770      	bx	lr
 804921c:	0000      	movs	r0, r0
	...

08049220 <__SECURE_SystemCoreClockUpdate_veneer>:
 8049220:	f85f f000 	ldr.w	pc, [pc]	@ 8049224 <__SECURE_SystemCoreClockUpdate_veneer+0x4>
 8049224:	0c03e019 	.word	0x0c03e019

08049228 <__SecureContext_SaveContext_veneer>:
 8049228:	f85f f000 	ldr.w	pc, [pc]	@ 804922c <__SecureContext_SaveContext_veneer+0x4>
 804922c:	0c03e099 	.word	0x0c03e099

08049230 <__SecureContext_LoadContext_veneer>:
 8049230:	f85f f000 	ldr.w	pc, [pc]	@ 8049234 <__SecureContext_LoadContext_veneer+0x4>
 8049234:	0c03e081 	.word	0x0c03e081

08049238 <__SecureInit_DePrioritizeNSExceptions_veneer>:
 8049238:	f85f f000 	ldr.w	pc, [pc]	@ 804923c <__SecureInit_DePrioritizeNSExceptions_veneer+0x4>
 804923c:	0c03e011 	.word	0x0c03e011

08049240 <__Secure_WriteFlash_128KB_veneer>:
 8049240:	f85f f000 	ldr.w	pc, [pc]	@ 8049244 <__Secure_WriteFlash_128KB_veneer+0x4>
 8049244:	0c03e029 	.word	0x0c03e029

08049248 <__SecureContext_FreeContext_veneer>:
 8049248:	f85f f000 	ldr.w	pc, [pc]	@ 804924c <__SecureContext_FreeContext_veneer+0x4>
 804924c:	0c03e0a9 	.word	0x0c03e0a9

08049250 <__SecureContext_Init_veneer>:
 8049250:	f85f f000 	ldr.w	pc, [pc]	@ 8049254 <__SecureContext_Init_veneer+0x4>
 8049254:	0c03e059 	.word	0x0c03e059

08049258 <__SecureContext_AllocateContext_veneer>:
 8049258:	f85f f000 	ldr.w	pc, [pc]	@ 804925c <__SecureContext_AllocateContext_veneer+0x4>
 804925c:	0c03e021 	.word	0x0c03e021
