-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_99_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    col_sums_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_15_ce0 : OUT STD_LOGIC;
    col_sums_15_we0 : OUT STD_LOGIC;
    col_sums_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_14_ce0 : OUT STD_LOGIC;
    col_sums_14_we0 : OUT STD_LOGIC;
    col_sums_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_13_ce0 : OUT STD_LOGIC;
    col_sums_13_we0 : OUT STD_LOGIC;
    col_sums_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_12_ce0 : OUT STD_LOGIC;
    col_sums_12_we0 : OUT STD_LOGIC;
    col_sums_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_11_ce0 : OUT STD_LOGIC;
    col_sums_11_we0 : OUT STD_LOGIC;
    col_sums_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_10_ce0 : OUT STD_LOGIC;
    col_sums_10_we0 : OUT STD_LOGIC;
    col_sums_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_9_ce0 : OUT STD_LOGIC;
    col_sums_9_we0 : OUT STD_LOGIC;
    col_sums_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_8_ce0 : OUT STD_LOGIC;
    col_sums_8_we0 : OUT STD_LOGIC;
    col_sums_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_7_ce0 : OUT STD_LOGIC;
    col_sums_7_we0 : OUT STD_LOGIC;
    col_sums_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_6_ce0 : OUT STD_LOGIC;
    col_sums_6_we0 : OUT STD_LOGIC;
    col_sums_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_5_ce0 : OUT STD_LOGIC;
    col_sums_5_we0 : OUT STD_LOGIC;
    col_sums_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_4_ce0 : OUT STD_LOGIC;
    col_sums_4_we0 : OUT STD_LOGIC;
    col_sums_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_3_ce0 : OUT STD_LOGIC;
    col_sums_3_we0 : OUT STD_LOGIC;
    col_sums_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_2_ce0 : OUT STD_LOGIC;
    col_sums_2_we0 : OUT STD_LOGIC;
    col_sums_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_1_ce0 : OUT STD_LOGIC;
    col_sums_1_we0 : OUT STD_LOGIC;
    col_sums_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_ce0 : OUT STD_LOGIC;
    col_sums_we0 : OUT STD_LOGIC;
    col_sums_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_99_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln99_fu_330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal zext_ln99_fu_356_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_94 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln99_fu_336_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal col_sums_14_we0_local : STD_LOGIC;
    signal trunc_ln99_fu_342_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal col_sums_14_ce0_local : STD_LOGIC;
    signal col_sums_13_we0_local : STD_LOGIC;
    signal col_sums_13_ce0_local : STD_LOGIC;
    signal col_sums_12_we0_local : STD_LOGIC;
    signal col_sums_12_ce0_local : STD_LOGIC;
    signal col_sums_11_we0_local : STD_LOGIC;
    signal col_sums_11_ce0_local : STD_LOGIC;
    signal col_sums_10_we0_local : STD_LOGIC;
    signal col_sums_10_ce0_local : STD_LOGIC;
    signal col_sums_9_we0_local : STD_LOGIC;
    signal col_sums_9_ce0_local : STD_LOGIC;
    signal col_sums_8_we0_local : STD_LOGIC;
    signal col_sums_8_ce0_local : STD_LOGIC;
    signal col_sums_7_we0_local : STD_LOGIC;
    signal col_sums_7_ce0_local : STD_LOGIC;
    signal col_sums_6_we0_local : STD_LOGIC;
    signal col_sums_6_ce0_local : STD_LOGIC;
    signal col_sums_5_we0_local : STD_LOGIC;
    signal col_sums_5_ce0_local : STD_LOGIC;
    signal col_sums_4_we0_local : STD_LOGIC;
    signal col_sums_4_ce0_local : STD_LOGIC;
    signal col_sums_3_we0_local : STD_LOGIC;
    signal col_sums_3_ce0_local : STD_LOGIC;
    signal col_sums_2_we0_local : STD_LOGIC;
    signal col_sums_2_ce0_local : STD_LOGIC;
    signal col_sums_1_we0_local : STD_LOGIC;
    signal col_sums_1_ce0_local : STD_LOGIC;
    signal col_sums_we0_local : STD_LOGIC;
    signal col_sums_ce0_local : STD_LOGIC;
    signal col_sums_15_we0_local : STD_LOGIC;
    signal col_sums_15_ce0_local : STD_LOGIC;
    signal lshr_ln_fu_346_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    j_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((icmp_ln99_fu_330_p2 = ap_const_lv1_0)) then 
                    j_fu_94 <= add_ln99_fu_336_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_94 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln99_fu_336_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_1) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1_pp0_stage0_iter0)
    begin
        if ((ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln99_fu_330_p2)
    begin
        if (((icmp_ln99_fu_330_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_1_assign_proc : process(ap_CS_fsm_state1, j_fu_94, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_j_1 <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_1 <= j_fu_94;
        end if; 
    end process;

    col_sums_10_address0 <= zext_ln99_fu_356_p1(2 - 1 downto 0);
    col_sums_10_ce0 <= col_sums_10_ce0_local;

    col_sums_10_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sums_10_ce0_local <= ap_const_logic_1;
        else 
            col_sums_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_10_d0 <= ap_const_lv24_0;
    col_sums_10_we0 <= col_sums_10_we0_local;

    col_sums_10_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln99_fu_330_p2, trunc_ln99_fu_342_p1)
    begin
        if (((icmp_ln99_fu_330_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln99_fu_342_p1 = ap_const_lv4_A))) then 
            col_sums_10_we0_local <= ap_const_logic_1;
        else 
            col_sums_10_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_11_address0 <= zext_ln99_fu_356_p1(2 - 1 downto 0);
    col_sums_11_ce0 <= col_sums_11_ce0_local;

    col_sums_11_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sums_11_ce0_local <= ap_const_logic_1;
        else 
            col_sums_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_11_d0 <= ap_const_lv24_0;
    col_sums_11_we0 <= col_sums_11_we0_local;

    col_sums_11_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln99_fu_330_p2, trunc_ln99_fu_342_p1)
    begin
        if (((icmp_ln99_fu_330_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln99_fu_342_p1 = ap_const_lv4_B))) then 
            col_sums_11_we0_local <= ap_const_logic_1;
        else 
            col_sums_11_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_12_address0 <= zext_ln99_fu_356_p1(2 - 1 downto 0);
    col_sums_12_ce0 <= col_sums_12_ce0_local;

    col_sums_12_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sums_12_ce0_local <= ap_const_logic_1;
        else 
            col_sums_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_12_d0 <= ap_const_lv24_0;
    col_sums_12_we0 <= col_sums_12_we0_local;

    col_sums_12_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln99_fu_330_p2, trunc_ln99_fu_342_p1)
    begin
        if (((icmp_ln99_fu_330_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln99_fu_342_p1 = ap_const_lv4_C))) then 
            col_sums_12_we0_local <= ap_const_logic_1;
        else 
            col_sums_12_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_13_address0 <= zext_ln99_fu_356_p1(2 - 1 downto 0);
    col_sums_13_ce0 <= col_sums_13_ce0_local;

    col_sums_13_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sums_13_ce0_local <= ap_const_logic_1;
        else 
            col_sums_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_13_d0 <= ap_const_lv24_0;
    col_sums_13_we0 <= col_sums_13_we0_local;

    col_sums_13_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln99_fu_330_p2, trunc_ln99_fu_342_p1)
    begin
        if (((icmp_ln99_fu_330_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln99_fu_342_p1 = ap_const_lv4_D))) then 
            col_sums_13_we0_local <= ap_const_logic_1;
        else 
            col_sums_13_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_14_address0 <= zext_ln99_fu_356_p1(2 - 1 downto 0);
    col_sums_14_ce0 <= col_sums_14_ce0_local;

    col_sums_14_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sums_14_ce0_local <= ap_const_logic_1;
        else 
            col_sums_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_14_d0 <= ap_const_lv24_0;
    col_sums_14_we0 <= col_sums_14_we0_local;

    col_sums_14_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln99_fu_330_p2, trunc_ln99_fu_342_p1)
    begin
        if (((icmp_ln99_fu_330_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln99_fu_342_p1 = ap_const_lv4_E))) then 
            col_sums_14_we0_local <= ap_const_logic_1;
        else 
            col_sums_14_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_15_address0 <= zext_ln99_fu_356_p1(2 - 1 downto 0);
    col_sums_15_ce0 <= col_sums_15_ce0_local;

    col_sums_15_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sums_15_ce0_local <= ap_const_logic_1;
        else 
            col_sums_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_15_d0 <= ap_const_lv24_0;
    col_sums_15_we0 <= col_sums_15_we0_local;

    col_sums_15_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln99_fu_330_p2, trunc_ln99_fu_342_p1)
    begin
        if (((icmp_ln99_fu_330_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln99_fu_342_p1 = ap_const_lv4_F))) then 
            col_sums_15_we0_local <= ap_const_logic_1;
        else 
            col_sums_15_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_1_address0 <= zext_ln99_fu_356_p1(2 - 1 downto 0);
    col_sums_1_ce0 <= col_sums_1_ce0_local;

    col_sums_1_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sums_1_ce0_local <= ap_const_logic_1;
        else 
            col_sums_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_1_d0 <= ap_const_lv24_0;
    col_sums_1_we0 <= col_sums_1_we0_local;

    col_sums_1_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln99_fu_330_p2, trunc_ln99_fu_342_p1)
    begin
        if (((icmp_ln99_fu_330_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln99_fu_342_p1 = ap_const_lv4_1))) then 
            col_sums_1_we0_local <= ap_const_logic_1;
        else 
            col_sums_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_2_address0 <= zext_ln99_fu_356_p1(2 - 1 downto 0);
    col_sums_2_ce0 <= col_sums_2_ce0_local;

    col_sums_2_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sums_2_ce0_local <= ap_const_logic_1;
        else 
            col_sums_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_2_d0 <= ap_const_lv24_0;
    col_sums_2_we0 <= col_sums_2_we0_local;

    col_sums_2_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln99_fu_330_p2, trunc_ln99_fu_342_p1)
    begin
        if (((icmp_ln99_fu_330_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln99_fu_342_p1 = ap_const_lv4_2))) then 
            col_sums_2_we0_local <= ap_const_logic_1;
        else 
            col_sums_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_3_address0 <= zext_ln99_fu_356_p1(2 - 1 downto 0);
    col_sums_3_ce0 <= col_sums_3_ce0_local;

    col_sums_3_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sums_3_ce0_local <= ap_const_logic_1;
        else 
            col_sums_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_3_d0 <= ap_const_lv24_0;
    col_sums_3_we0 <= col_sums_3_we0_local;

    col_sums_3_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln99_fu_330_p2, trunc_ln99_fu_342_p1)
    begin
        if (((icmp_ln99_fu_330_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln99_fu_342_p1 = ap_const_lv4_3))) then 
            col_sums_3_we0_local <= ap_const_logic_1;
        else 
            col_sums_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_4_address0 <= zext_ln99_fu_356_p1(2 - 1 downto 0);
    col_sums_4_ce0 <= col_sums_4_ce0_local;

    col_sums_4_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sums_4_ce0_local <= ap_const_logic_1;
        else 
            col_sums_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_4_d0 <= ap_const_lv24_0;
    col_sums_4_we0 <= col_sums_4_we0_local;

    col_sums_4_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln99_fu_330_p2, trunc_ln99_fu_342_p1)
    begin
        if (((icmp_ln99_fu_330_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln99_fu_342_p1 = ap_const_lv4_4))) then 
            col_sums_4_we0_local <= ap_const_logic_1;
        else 
            col_sums_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_5_address0 <= zext_ln99_fu_356_p1(2 - 1 downto 0);
    col_sums_5_ce0 <= col_sums_5_ce0_local;

    col_sums_5_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sums_5_ce0_local <= ap_const_logic_1;
        else 
            col_sums_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_5_d0 <= ap_const_lv24_0;
    col_sums_5_we0 <= col_sums_5_we0_local;

    col_sums_5_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln99_fu_330_p2, trunc_ln99_fu_342_p1)
    begin
        if (((icmp_ln99_fu_330_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln99_fu_342_p1 = ap_const_lv4_5))) then 
            col_sums_5_we0_local <= ap_const_logic_1;
        else 
            col_sums_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_6_address0 <= zext_ln99_fu_356_p1(2 - 1 downto 0);
    col_sums_6_ce0 <= col_sums_6_ce0_local;

    col_sums_6_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sums_6_ce0_local <= ap_const_logic_1;
        else 
            col_sums_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_6_d0 <= ap_const_lv24_0;
    col_sums_6_we0 <= col_sums_6_we0_local;

    col_sums_6_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln99_fu_330_p2, trunc_ln99_fu_342_p1)
    begin
        if (((icmp_ln99_fu_330_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln99_fu_342_p1 = ap_const_lv4_6))) then 
            col_sums_6_we0_local <= ap_const_logic_1;
        else 
            col_sums_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_7_address0 <= zext_ln99_fu_356_p1(2 - 1 downto 0);
    col_sums_7_ce0 <= col_sums_7_ce0_local;

    col_sums_7_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sums_7_ce0_local <= ap_const_logic_1;
        else 
            col_sums_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_7_d0 <= ap_const_lv24_0;
    col_sums_7_we0 <= col_sums_7_we0_local;

    col_sums_7_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln99_fu_330_p2, trunc_ln99_fu_342_p1)
    begin
        if (((icmp_ln99_fu_330_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln99_fu_342_p1 = ap_const_lv4_7))) then 
            col_sums_7_we0_local <= ap_const_logic_1;
        else 
            col_sums_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_8_address0 <= zext_ln99_fu_356_p1(2 - 1 downto 0);
    col_sums_8_ce0 <= col_sums_8_ce0_local;

    col_sums_8_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sums_8_ce0_local <= ap_const_logic_1;
        else 
            col_sums_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_8_d0 <= ap_const_lv24_0;
    col_sums_8_we0 <= col_sums_8_we0_local;

    col_sums_8_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln99_fu_330_p2, trunc_ln99_fu_342_p1)
    begin
        if (((icmp_ln99_fu_330_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln99_fu_342_p1 = ap_const_lv4_8))) then 
            col_sums_8_we0_local <= ap_const_logic_1;
        else 
            col_sums_8_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_9_address0 <= zext_ln99_fu_356_p1(2 - 1 downto 0);
    col_sums_9_ce0 <= col_sums_9_ce0_local;

    col_sums_9_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sums_9_ce0_local <= ap_const_logic_1;
        else 
            col_sums_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_9_d0 <= ap_const_lv24_0;
    col_sums_9_we0 <= col_sums_9_we0_local;

    col_sums_9_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln99_fu_330_p2, trunc_ln99_fu_342_p1)
    begin
        if (((icmp_ln99_fu_330_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln99_fu_342_p1 = ap_const_lv4_9))) then 
            col_sums_9_we0_local <= ap_const_logic_1;
        else 
            col_sums_9_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_address0 <= zext_ln99_fu_356_p1(2 - 1 downto 0);
    col_sums_ce0 <= col_sums_ce0_local;

    col_sums_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            col_sums_ce0_local <= ap_const_logic_1;
        else 
            col_sums_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_d0 <= ap_const_lv24_0;
    col_sums_we0 <= col_sums_we0_local;

    col_sums_we0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln99_fu_330_p2, trunc_ln99_fu_342_p1)
    begin
        if (((icmp_ln99_fu_330_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln99_fu_342_p1 = ap_const_lv4_0))) then 
            col_sums_we0_local <= ap_const_logic_1;
        else 
            col_sums_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln99_fu_330_p2 <= "1" when (ap_sig_allocacmp_j_1 = ap_const_lv7_40) else "0";
    lshr_ln_fu_346_p4 <= ap_sig_allocacmp_j_1(5 downto 4);
    trunc_ln99_fu_342_p1 <= ap_sig_allocacmp_j_1(4 - 1 downto 0);
    zext_ln99_fu_356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_346_p4),64));
end behav;
