/* SigmaStar trade secret */
/* Copyright (c) [2019~2020] SigmaStar Technology.
All rights reserved.

Unless otherwise stipulated in writing, any and all information contained
herein regardless in any format shall remain the sole proprietary of
SigmaStar and be kept in strict confidence
(SigmaStar Confidential Information) by the recipient.
Any unauthorized act including without limitation unauthorized disclosure,
copying, use, reproduction, sale, distribution, modification, disassembling,
reverse engineering and compiling of the contents of SigmaStar Confidential
Information is unlawful and strictly prohibited. SigmaStar hereby reserves the
rights to any and all damages, losses, costs and expenses resulting therefrom.
*/


#define GPI_FIQ_START                   0

#define INT_GPI_FIQ_PAD_I2C5_SCL      (GPI_FIQ_START + 0)
#define INT_GPI_FIQ_PAD_I2C5_SDA      (GPI_FIQ_START + 1)
#define INT_GPI_FIQ_PAD_SD0_GPIO0     (GPI_FIQ_START + 2)
#define INT_GPI_FIQ_PAD_SD0_VCTRL     (GPI_FIQ_START + 3)
#define INT_GPI_FIQ_PAD_SD0_CDZ       (GPI_FIQ_START + 4)
#define INT_GPI_FIQ_PAD_SD0_D1        (GPI_FIQ_START + 5)
#define INT_GPI_FIQ_PAD_SD0_D0        (GPI_FIQ_START + 6)
#define INT_GPI_FIQ_PAD_SD0_CLK       (GPI_FIQ_START + 7)
#define INT_GPI_FIQ_PAD_SD0_CMD       (GPI_FIQ_START + 8)
#define INT_GPI_FIQ_PAD_SD0_D3        (GPI_FIQ_START + 9)
#define INT_GPI_FIQ_PAD_SD0_D2        (GPI_FIQ_START + 10)
#define INT_GPI_FIQ_PAD_KEY0          (GPI_FIQ_START + 11)
#define INT_GPI_FIQ_PAD_KEY1          (GPI_FIQ_START + 12)
#define INT_GPI_FIQ_PAD_KEY2          (GPI_FIQ_START + 13)
#define INT_GPI_FIQ_PAD_KEY3          (GPI_FIQ_START + 14)
#define INT_GPI_FIQ_PAD_KEY4          (GPI_FIQ_START + 15)
#define INT_GPI_FIQ_PAD_KEY5          (GPI_FIQ_START + 16)
#define INT_GPI_FIQ_PAD_KEY6          (GPI_FIQ_START + 17)
#define INT_GPI_FIQ_PAD_KEY7          (GPI_FIQ_START + 18)
#define INT_GPI_FIQ_PAD_KEY8          (GPI_FIQ_START + 19)
#define INT_GPI_FIQ_PAD_KEY9          (GPI_FIQ_START + 20)
#define INT_GPI_FIQ_PAD_KEY10         (GPI_FIQ_START + 21)
#define INT_GPI_FIQ_PAD_KEY11         (GPI_FIQ_START + 22)
#define INT_GPI_FIQ_PAD_KEY12         (GPI_FIQ_START + 23)
#define INT_GPI_FIQ_PAD_KEY13         (GPI_FIQ_START + 24)
#define INT_GPI_FIQ_PAD_PM_PWM0       (GPI_FIQ_START + 25)
#define INT_GPI_FIQ_PAD_PM_PWM1       (GPI_FIQ_START + 26)
#define INT_GPI_FIQ_PAD_PM_I2CM_SCL   (GPI_FIQ_START + 27)
#define INT_GPI_FIQ_PAD_PM_I2CM_SDA   (GPI_FIQ_START + 28)
#define INT_GPI_FIQ_PAD_PM_UART_RX0   (GPI_FIQ_START + 29)
#define INT_GPI_FIQ_PAD_PM_UART_TX0   (GPI_FIQ_START + 30)
#define INT_GPI_FIQ_PAD_PM_IR_RX      (GPI_FIQ_START + 31)
#define INT_GPI_FIQ_PAD_PM_GPIO0      (GPI_FIQ_START + 32)
#define INT_GPI_FIQ_PAD_PM_GPIO1      (GPI_FIQ_START + 33)
#define INT_GPI_FIQ_PAD_PM_GPIO2      (GPI_FIQ_START + 34)
#define INT_GPI_FIQ_PAD_PM_GPIO3      (GPI_FIQ_START + 35)
#define INT_GPI_FIQ_PAD_PM_GPIO4      (GPI_FIQ_START + 36)
#define INT_GPI_FIQ_PAD_PM_GPIO5      (GPI_FIQ_START + 37)
#define INT_GPI_FIQ_PAD_PM_SPI_WPZ    (GPI_FIQ_START + 38)
#define INT_GPI_FIQ_PAD_PM_SPI_DO     (GPI_FIQ_START + 39)
#define INT_GPI_FIQ_PAD_PM_SPI_CZ     (GPI_FIQ_START + 40)
#define INT_GPI_FIQ_PAD_PM_SPI_HLD    (GPI_FIQ_START + 41)
#define INT_GPI_FIQ_PAD_PM_SPI_CK     (GPI_FIQ_START + 42)
#define INT_GPI_FIQ_PAD_PM_SPI_DI     (GPI_FIQ_START + 43)
#define INT_GPI_FIQ_PAD_EMMC_RSTN     (GPI_FIQ_START + 44)
#define INT_GPI_FIQ_PAD_EMMC_CLK      (GPI_FIQ_START + 45)
#define INT_GPI_FIQ_PAD_EMMC_CMD      (GPI_FIQ_START + 46)
#define INT_GPI_FIQ_PAD_EMMC_DS       (GPI_FIQ_START + 47)
#define INT_GPI_FIQ_PAD_EMMC_D3       (GPI_FIQ_START + 48)
#define INT_GPI_FIQ_PAD_EMMC_D4       (GPI_FIQ_START + 49)
#define INT_GPI_FIQ_PAD_EMMC_D0       (GPI_FIQ_START + 50)
#define INT_GPI_FIQ_PAD_EMMC_D5       (GPI_FIQ_START + 51)
#define INT_GPI_FIQ_PAD_EMMC_D1       (GPI_FIQ_START + 52)
#define INT_GPI_FIQ_PAD_EMMC_D6       (GPI_FIQ_START + 53)
#define INT_GPI_FIQ_PAD_EMMC_D2       (GPI_FIQ_START + 54)
#define INT_GPI_FIQ_PAD_EMMC_D7       (GPI_FIQ_START + 55)
#define INT_GPI_FIQ_PAD_OUTP_RX1_CH_0 (GPI_FIQ_START + 56)
#define INT_GPI_FIQ_PAD_OUTN_RX1_CH_0 (GPI_FIQ_START + 57)
#define INT_GPI_FIQ_PAD_OUTP_RX1_CH_1 (GPI_FIQ_START + 58)
#define INT_GPI_FIQ_PAD_OUTN_RX1_CH_1 (GPI_FIQ_START + 59)
#define INT_GPI_FIQ_PAD_OUTP_RX1_CH_2 (GPI_FIQ_START + 60)
#define INT_GPI_FIQ_PAD_OUTN_RX1_CH_2 (GPI_FIQ_START + 61)
#define INT_GPI_FIQ_PAD_OUTP_RX1_CH_3 (GPI_FIQ_START + 62)
#define INT_GPI_FIQ_PAD_OUTN_RX1_CH_3 (GPI_FIQ_START + 63)
#define INT_GPI_FIQ_PAD_OUTP_RX0_CH_0 (GPI_FIQ_START + 64)
#define INT_GPI_FIQ_PAD_OUTN_RX0_CH_0 (GPI_FIQ_START + 65)
#define INT_GPI_FIQ_PAD_OUTP_RX0_CH_1 (GPI_FIQ_START + 66)
#define INT_GPI_FIQ_PAD_OUTN_RX0_CH_1 (GPI_FIQ_START + 67)
#define INT_GPI_FIQ_PAD_OUTP_RX0_CH_2 (GPI_FIQ_START + 68)
#define INT_GPI_FIQ_PAD_OUTN_RX0_CH_2 (GPI_FIQ_START + 69)
#define INT_GPI_FIQ_PAD_OUTP_RX0_CH_3 (GPI_FIQ_START + 70)
#define INT_GPI_FIQ_PAD_OUTN_RX0_CH_3 (GPI_FIQ_START + 71)
#define INT_GPI_FIQ_PAD_OUTP_RX0_CH_4 (GPI_FIQ_START + 72)
#define INT_GPI_FIQ_PAD_OUTN_RX0_CH_4 (GPI_FIQ_START + 73)
#define INT_GPI_FIQ_PAD_OUTP_RX0_CH_5 (GPI_FIQ_START + 74)
#define INT_GPI_FIQ_PAD_OUTN_RX0_CH_5 (GPI_FIQ_START + 75)
#define INT_GPI_FIQ_PAD_SPDIF_TX      (GPI_FIQ_START + 76)
#define INT_GPI_FIQ_PAD_SR_IO3        (GPI_FIQ_START + 77)
#define INT_GPI_FIQ_PAD_SR_IO2        (GPI_FIQ_START + 78)
#define INT_GPI_FIQ_PAD_SR_IO1        (GPI_FIQ_START + 79)
#define INT_GPI_FIQ_PAD_SR_IO0        (GPI_FIQ_START + 80)
#define INT_GPI_FIQ_PAD_SR_PDN1       (GPI_FIQ_START + 81)
#define INT_GPI_FIQ_PAD_SR_MCLK1      (GPI_FIQ_START + 82)
#define INT_GPI_FIQ_PAD_SR_RST1       (GPI_FIQ_START + 83)
#define INT_GPI_FIQ_PAD_I2C1_SDA      (GPI_FIQ_START + 84)
#define INT_GPI_FIQ_PAD_I2C1_SCL      (GPI_FIQ_START + 85)
#define INT_GPI_FIQ_PAD_SR_PDN0       (GPI_FIQ_START + 86)
#define INT_GPI_FIQ_PAD_SR_MCLK0      (GPI_FIQ_START + 87)
#define INT_GPI_FIQ_PAD_SR_RST0       (GPI_FIQ_START + 88)
#define INT_GPI_FIQ_PAD_I2C0_SDA      (GPI_FIQ_START + 89)
#define INT_GPI_FIQ_PAD_I2C0_SCL      (GPI_FIQ_START + 90)
#define INT_GPI_FIQ_PAD_SR_PDN2       (GPI_FIQ_START + 91)
#define INT_GPI_FIQ_PAD_SR_MCLK2      (GPI_FIQ_START + 92)
#define INT_GPI_FIQ_PAD_SR_RST2       (GPI_FIQ_START + 93)
#define INT_GPI_FIQ_PAD_I2C2_SDA      (GPI_FIQ_START + 94)
#define INT_GPI_FIQ_PAD_I2C2_SCL      (GPI_FIQ_START + 95)
#define INT_GPI_FIQ_PAD_SR_PDN3       (GPI_FIQ_START + 96)
#define INT_GPI_FIQ_PAD_SR_MCLK3      (GPI_FIQ_START + 97)
#define INT_GPI_FIQ_PAD_SR_RST3       (GPI_FIQ_START + 98)
#define INT_GPI_FIQ_PAD_I2C3_SDA      (GPI_FIQ_START + 99)
#define INT_GPI_FIQ_PAD_I2C3_SCL      (GPI_FIQ_START + 100)
#define INT_GPI_FIQ_PAD_PWM_OUT0      (GPI_FIQ_START + 101)
#define INT_GPI_FIQ_PAD_PWM_OUT1      (GPI_FIQ_START + 102)
#define INT_GPI_FIQ_PAD_PWM_OUT2      (GPI_FIQ_START + 103)
#define INT_GPI_FIQ_PAD_PWM_OUT3      (GPI_FIQ_START + 104)
#define INT_GPI_FIQ_PAD_PWM_OUT4      (GPI_FIQ_START + 105)
#define INT_GPI_FIQ_PAD_PWM_OUT5      (GPI_FIQ_START + 106)
#define INT_GPI_FIQ_PAD_PWM_OUT6      (GPI_FIQ_START + 107)
#define INT_GPI_FIQ_PAD_PWM_OUT7      (GPI_FIQ_START + 108)
#define INT_GPI_FIQ_PAD_PWM_OUT8      (GPI_FIQ_START + 109)
#define INT_GPI_FIQ_PAD_PWM_OUT9      (GPI_FIQ_START + 110)
#define INT_GPI_FIQ_PAD_PWM_OUT10     (GPI_FIQ_START + 111)
#define INT_GPI_FIQ_PAD_PWM_OUT11     (GPI_FIQ_START + 112)
#define INT_GPI_FIQ_PAD_OUTP_TX0_CH_0 (GPI_FIQ_START + 113)
#define INT_GPI_FIQ_PAD_OUTN_TX0_CH_0 (GPI_FIQ_START + 114)
#define INT_GPI_FIQ_PAD_OUTP_TX0_CH_1 (GPI_FIQ_START + 115)
#define INT_GPI_FIQ_PAD_OUTN_TX0_CH_1 (GPI_FIQ_START + 116)
#define INT_GPI_FIQ_PAD_OUTP_TX0_CH_2 (GPI_FIQ_START + 117)
#define INT_GPI_FIQ_PAD_OUTN_TX0_CH_2 (GPI_FIQ_START + 118)
#define INT_GPI_FIQ_PAD_OUTP_TX0_CH_3 (GPI_FIQ_START + 119)
#define INT_GPI_FIQ_PAD_OUTN_TX0_CH_3 (GPI_FIQ_START + 120)
#define INT_GPI_FIQ_PAD_OUTP_TX0_CH_4 (GPI_FIQ_START + 121)
#define INT_GPI_FIQ_PAD_OUTN_TX0_CH_4 (GPI_FIQ_START + 122)
#define INT_GPI_FIQ_PAD_OUTP_TX1_CH_0 (GPI_FIQ_START + 123)
#define INT_GPI_FIQ_PAD_OUTN_TX1_CH_0 (GPI_FIQ_START + 124)
#define INT_GPI_FIQ_PAD_OUTP_TX1_CH_1 (GPI_FIQ_START + 125)
#define INT_GPI_FIQ_PAD_OUTN_TX1_CH_1 (GPI_FIQ_START + 126)
#define INT_GPI_FIQ_PAD_OUTP_TX1_CH_2 (GPI_FIQ_START + 127)
#define INT_GPI_FIQ_PAD_OUTN_TX1_CH_2 (GPI_FIQ_START + 128)
#define INT_GPI_FIQ_PAD_OUTP_TX1_CH_3 (GPI_FIQ_START + 129)
#define INT_GPI_FIQ_PAD_OUTN_TX1_CH_3 (GPI_FIQ_START + 130)
#define INT_GPI_FIQ_PAD_OUTP_TX1_CH_4 (GPI_FIQ_START + 131)
#define INT_GPI_FIQ_PAD_OUTN_TX1_CH_4 (GPI_FIQ_START + 132)
#define INT_GPI_FIQ_PAD_SAR_ADC_0     (GPI_FIQ_START + 133)
#define INT_GPI_FIQ_PAD_SAR_ADC_1     (GPI_FIQ_START + 134)
#define INT_GPI_FIQ_PAD_SAR_ADC_2     (GPI_FIQ_START + 135)
#define INT_GPI_FIQ_PAD_SAR_ADC_3     (GPI_FIQ_START + 136)
#define INT_GPI_FIQ_PAD_SAR_ADC_4     (GPI_FIQ_START + 137)
#define INT_GPI_FIQ_PAD_SAR_ADC_5     (GPI_FIQ_START + 138)
#define INT_GPI_FIQ_PAD_SAR_ADC_6     (GPI_FIQ_START + 139)
#define INT_GPI_FIQ_PAD_SAR_ADC_7     (GPI_FIQ_START + 140)
#define INT_GPI_FIQ_PAD_SAR_ADC_8     (GPI_FIQ_START + 141)
#define INT_GPI_FIQ_PAD_SAR_ADC_9     (GPI_FIQ_START + 142)
#define INT_GPI_FIQ_PAD_SAR_ADC_10    (GPI_FIQ_START + 143)
#define INT_GPI_FIQ_PAD_SAR_ADC_11    (GPI_FIQ_START + 144)
#define INT_GPI_FIQ_PAD_SAR_ADC_12    (GPI_FIQ_START + 145)
#define INT_GPI_FIQ_PAD_SAR_ADC_13    (GPI_FIQ_START + 146)
#define INT_GPI_FIQ_PAD_SAR_ADC_14    (GPI_FIQ_START + 147)
#define INT_GPI_FIQ_PAD_SAR_ADC_15    (GPI_FIQ_START + 148)
#define INT_GPI_FIQ_PAD_SAR_ADC_16    (GPI_FIQ_START + 149)
#define INT_GPI_FIQ_PAD_SAR_ADC_17    (GPI_FIQ_START + 150)
#define INT_GPI_FIQ_PAD_SAR_ADC_18    (GPI_FIQ_START + 151)
#define INT_GPI_FIQ_PAD_SAR_ADC_19    (GPI_FIQ_START + 152)
#define INT_GPI_FIQ_PAD_SAR_ADC_20    (GPI_FIQ_START + 153)
#define INT_GPI_FIQ_PAD_SAR_ADC_21    (GPI_FIQ_START + 154)
#define INT_GPI_FIQ_PAD_SAR_ADC_22    (GPI_FIQ_START + 155)
#define INT_GPI_FIQ_PAD_SAR_ADC_23    (GPI_FIQ_START + 156)
#define INT_GPI_FIQ_PAD_SR_IO4        (GPI_FIQ_START + 157)
#define INT_GPI_FIQ_PAD_RGMII0_MCLK   (GPI_FIQ_START + 165)
#define INT_GPI_FIQ_PAD_RGMII0_RSTN   (GPI_FIQ_START + 166)
#define INT_GPI_FIQ_PAD_RGMII0_RXCLK  (GPI_FIQ_START + 167)
#define INT_GPI_FIQ_PAD_RGMII0_RXCTL  (GPI_FIQ_START + 168)
#define INT_GPI_FIQ_PAD_RGMII0_RXD0   (GPI_FIQ_START + 169)
#define INT_GPI_FIQ_PAD_RGMII0_RXD1   (GPI_FIQ_START + 170)
#define INT_GPI_FIQ_PAD_RGMII0_RXD2   (GPI_FIQ_START + 171)
#define INT_GPI_FIQ_PAD_RGMII0_RXD3   (GPI_FIQ_START + 172)
#define INT_GPI_FIQ_PAD_RGMII0_TXCLK  (GPI_FIQ_START + 173)
#define INT_GPI_FIQ_PAD_RGMII0_TXCTL  (GPI_FIQ_START + 174)
#define INT_GPI_FIQ_PAD_RGMII0_TXD0   (GPI_FIQ_START + 175)
#define INT_GPI_FIQ_PAD_RGMII0_TXD1   (GPI_FIQ_START + 176)
#define INT_GPI_FIQ_PAD_RGMII0_TXD2   (GPI_FIQ_START + 177)
#define INT_GPI_FIQ_PAD_RGMII0_TXD3   (GPI_FIQ_START + 178)
#define INT_GPI_FIQ_PAD_RGMII0_MDIO   (GPI_FIQ_START + 179)
#define INT_GPI_FIQ_PAD_RGMII0_MDC    (GPI_FIQ_START + 180)
#define INT_GPI_FIQ_PAD_UART_RX2      (GPI_FIQ_START + 181)
#define INT_GPI_FIQ_PAD_UART_TX2      (GPI_FIQ_START + 182)
#define INT_GPI_FIQ_PAD_UART_RX3      (GPI_FIQ_START + 183)
#define INT_GPI_FIQ_PAD_UART_TX3      (GPI_FIQ_START + 184)
#define INT_GPI_FIQ_PAD_UART_RX4      (GPI_FIQ_START + 185)
#define INT_GPI_FIQ_PAD_UART_TX4      (GPI_FIQ_START + 186)
#define INT_GPI_FIQ_PAD_UART_RX1      (GPI_FIQ_START + 187)
#define INT_GPI_FIQ_PAD_UART_TX1      (GPI_FIQ_START + 188)
#define INT_GPI_FIQ_PAD_FUART_RX      (GPI_FIQ_START + 189)
#define INT_GPI_FIQ_PAD_FUART_TX      (GPI_FIQ_START + 190)
#define INT_GPI_FIQ_PAD_FUART_RTS     (GPI_FIQ_START + 191)
#define INT_GPI_FIQ_PAD_FUART_CTS     (GPI_FIQ_START + 192)
#define GPI_FIQ_END                   (GPI_FIQ_START + 193)

#define GPI_GPIC_START    (GPI_FIQ_START + 193)
#define INT_GPI_FIQ_GPIC0 (GPI_FIQ_START + 193)
#define INT_GPI_FIQ_GPIC1 (GPI_FIQ_START + 194)
#define GPI_GPIC_END      (GPI_FIQ_START + 195)

#define GPI_FIQ_NUM  (GPI_FIQ_END - GPI_FIQ_START)
#define GPI_GPIC_NUM (GPI_GPIC_END - GPI_GPIC_START)

#define GPI_IRQ_START       0
#define INT_GPI_IRQ_DUMMY00 (GPI_IRQ_START + 0)
#define INT_GPI_IRQ_DUMMY01 (GPI_IRQ_START + 1)
#define INT_GPI_IRQ_DUMMY02 (GPI_IRQ_START + 2)
#define INT_GPI_IRQ_DUMMY03 (GPI_IRQ_START + 3)
#define INT_GPI_IRQ_DUMMY04 (GPI_IRQ_START + 4)
#define INT_GPI_IRQ_DUMMY05 (GPI_IRQ_START + 5)
#define INT_GPI_IRQ_DUMMY06 (GPI_IRQ_START + 6)
#define INT_GPI_IRQ_DUMMY07 (GPI_IRQ_START + 7)
#define GPI_IRQ_END         (GPI_IRQ_START + 8)
#define GPI_IRQ_NUM         (GPI_IRQ_END - GPI_IRQ_START)
