
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys HDL compiler and linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

Modified Files: 13
FID:  path (prevtimestamp, timestamp)
0        C:\Users\Duncan\git\ForthCPU\impl1\source\alu.v (2023-08-27 18:11:39, 2023-08-28 18:28:37)
1        C:\Users\Duncan\git\ForthCPU\impl1\source\data_sources.v (2023-08-27 19:04:47, 2023-08-28 18:00:25)
14       C:\Users\Duncan\git\ForthCPU\impl1\source\forth_cpu.v (N/A, 2023-08-28 18:37:15)
15       C:\Users\Duncan\git\ForthCPU\impl1\source\forth_cpu_testbench.v (N/A, 2023-08-28 18:41:53)
16       C:\Users\Duncan\git\ForthCPU\impl1\source\instruction_decode.v (N/A, 2023-08-29 18:45:40)
17       C:\Users\Duncan\git\ForthCPU\impl1\source\instruction_decoder_testbench.v (N/A, 2023-08-29 18:51:06)
18       C:\Users\Duncan\git\ForthCPU\impl1\source\register.v (N/A, 2023-08-29 17:43:13)
19       C:\Users\Duncan\git\ForthCPU\impl1\source\register_file.v (N/A, 2023-08-29 18:10:38)
20       C:\Users\Duncan\git\ForthCPU\impl1\source\register_file_testbench.v (N/A, 2023-08-29 18:09:25)
21       C:\Users\Duncan\git\ForthCPU\impl1\source\register_testbench.v (N/A, 2023-08-29 17:41:13)
10       C:\Users\Duncan\git\ForthCPU\register.v (2023-08-28 14:47:17, N/A)
12       C:\Users\Duncan\git\ForthCPU\register_file.v (2023-08-28 14:57:58, N/A)
13       C:\Users\Duncan\git\ForthCPU\register_file_testbench.v (2023-08-28 14:52:59, N/A)

*******************************************************************
Modules that may have changed as a result of file changes: 10
MID:  lib.cell.view
0        work.alu.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\impl1\source\alu.v (2023-08-27 18:11:39, 2023-08-28 18:28:37) <-- (module definition)
                        C:\Users\Duncan\git\ForthCPU\impl1\source\forth_cpu.v (N/A, 2023-08-28 18:37:15) <-- (may instantiate this module)
                        C:\Users\Duncan\git\ForthCPU\impl1\source\forth_cpu_testbench.v (N/A, 2023-08-28 18:41:53) <-- (may instantiate this module)
1        work.data_sources.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\impl1\source\data_sources.v (2023-08-27 19:04:47, 2023-08-28 18:00:25) <-- (module definition)
                        C:\Users\Duncan\git\ForthCPU\impl1\source\forth_cpu.v (N/A, 2023-08-28 18:37:15) <-- (may instantiate this module)
                        C:\Users\Duncan\git\ForthCPU\impl1\source\forth_cpu_testbench.v (N/A, 2023-08-28 18:41:53) <-- (may instantiate this module)
8        work.forth_cpu.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\impl1\source\forth_cpu.v (N/A, 2023-08-28 18:37:15) <-- (module definition)
                        C:\Users\Duncan\git\ForthCPU\impl1\source\forth_cpu_testbench.v (N/A, 2023-08-28 18:41:53) <-- (may instantiate this module)
9        work.forth_cpu_testbench.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\impl1\source\forth_cpu_testbench.v (N/A, 2023-08-28 18:41:53) <-- (module definition)
10       work.instruction_decode.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\impl1\source\forth_cpu.v (N/A, 2023-08-28 18:37:15) <-- (may instantiate this module)
                        C:\Users\Duncan\git\ForthCPU\impl1\source\forth_cpu_testbench.v (N/A, 2023-08-28 18:41:53) <-- (may instantiate this module)
                        C:\Users\Duncan\git\ForthCPU\impl1\source\instruction_decode.v (N/A, 2023-08-29 18:45:40) <-- (module definition)
                        C:\Users\Duncan\git\ForthCPU\impl1\source\instruction_decoder_testbench.v (N/A, 2023-08-29 18:51:06) <-- (may instantiate this module)
11       work.instruction_decoder_testbench.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\impl1\source\instruction_decoder_testbench.v (N/A, 2023-08-29 18:51:06) <-- (module definition)
4        work.register.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\impl1\source\forth_cpu.v (N/A, 2023-08-28 18:37:15) <-- (may instantiate this module)
                        C:\Users\Duncan\git\ForthCPU\impl1\source\forth_cpu_testbench.v (N/A, 2023-08-28 18:41:53) <-- (may instantiate this module)
                        C:\Users\Duncan\git\ForthCPU\impl1\source\register.v (N/A, 2023-08-29 17:43:13) <-- (module definition)
                        C:\Users\Duncan\git\ForthCPU\impl1\source\register_file.v (N/A, 2023-08-29 18:10:38) <-- (may instantiate this module)
                        C:\Users\Duncan\git\ForthCPU\impl1\source\register_file_testbench.v (N/A, 2023-08-29 18:09:25) <-- (may instantiate this module)
                        C:\Users\Duncan\git\ForthCPU\impl1\source\register_testbench.v (N/A, 2023-08-29 17:41:13) <-- (may instantiate this module)
6        work.register_file.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\impl1\source\forth_cpu.v (N/A, 2023-08-28 18:37:15) <-- (may instantiate this module)
                        C:\Users\Duncan\git\ForthCPU\impl1\source\forth_cpu_testbench.v (N/A, 2023-08-28 18:41:53) <-- (may instantiate this module)
                        C:\Users\Duncan\git\ForthCPU\impl1\source\register_file.v (N/A, 2023-08-29 18:10:38) <-- (module definition)
                        C:\Users\Duncan\git\ForthCPU\impl1\source\register_file_testbench.v (N/A, 2023-08-29 18:09:25) <-- (may instantiate this module)
7        work.register_file_testbench.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\impl1\source\register_file_testbench.v (N/A, 2023-08-29 18:09:25) <-- (module definition)
5        work.register_testbench.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\impl1\source\register_testbench.v (N/A, 2023-08-29 17:41:13) <-- (module definition)

*******************************************************************
Unmodified files: 8
FID:  path (timestamp)
2        C:\Users\Duncan\git\ForthCPU\impl1\source\multiplier.v (2023-08-27 16:52:09)
3        C:\Users\Duncan\git\ForthCPU\impl1\source\registers.v (2023-08-27 18:25:34)
4        C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v (2021-08-10 09:11:08)
5        C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v (2021-08-10 09:11:08)
6        C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v (2021-08-10 09:07:02)
7        C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v (2021-08-10 09:07:02)
8        C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh (2021-08-10 09:07:02)
9        C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v (2021-08-10 09:07:02)

*******************************************************************
Unchanged modules: 2
MID:  lib.cell.view
2        work.multiplier.verilog
3        work.registers.verilog
