// Seed: 4066257730
module module_0 (
    input wire id_0,
    input tri0 id_1,
    output tri1 id_2,
    output tri0 id_3,
    input tri id_4,
    input uwire id_5,
    input tri1 id_6,
    input supply1 id_7,
    output tri id_8
);
  wire id_10;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output uwire id_2
);
  wire id_4;
  assign id_2 = 1'b0 - 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_7 = 0;
  tri0  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ;
  id_32(
      .id_0(id_21),
      .id_1(1),
      .id_2(id_16),
      .id_3(1),
      .id_4(1'b0),
      .id_5(id_30),
      .id_6(1),
      .id_7(id_30 == id_23),
      .id_8(id_8),
      .id_9(1),
      .id_10(id_31 == id_1)
  );
endmodule
