// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in

// Design a module that prints the output
module print_out( input in, output out );
// print out the output

// Design a module that prints the input
module print_in( input in, output out );
// print in the input

// Design a module that prints the input
module print_in_and_out( input in, output out );
// print in and out

// Design a module that prints the input
module print_in_and_out_and_out( input in, output out );
// print in, out and out

// Design a module that prints the input
module print_in_and_out_and_out_and_out( input in, output out );
// print in, out, out and out

// Design a module that prints the input
module print_out_and_in_and_out_and_out( input in,endmodule
