

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3'
================================================================
* Date:           Fri May 10 12:32:19 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_6 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.286 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_3  |        4|        4|         3|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     202|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     8|       0|      98|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     204|    -|
|Register         |        -|     -|      62|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     8|      62|     504|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_63_1_1_U28  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_63_1_1_U29  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mux_2_1_32_1_1_U30        |mux_2_1_32_1_1        |        0|   0|  0|   9|    0|
    |mux_2_1_32_1_1_U32        |mux_2_1_32_1_1        |        0|   0|  0|   9|    0|
    |mux_4_2_64_1_1_U31        |mux_4_2_64_1_1        |        0|   0|  0|  20|    0|
    |mux_4_2_64_1_1_U33        |mux_4_2_64_1_1        |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   8|  0|  98|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_238_p2    |         +|   0|  0|  12|           4|           2|
    |add_ln40_1_fu_292_p2  |         +|   0|  0|  10|           3|           2|
    |add_ln40_2_fu_313_p2  |         +|   0|  0|  12|           4|           1|
    |add_ln40_3_fu_416_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln40_fu_371_p2    |         +|   0|  0|  71|          64|          64|
    |empty_fu_267_p2       |         -|   0|  0|  10|           2|           3|
    |ap_condition_149      |       and|   0|  0|   2|           1|           1|
    |icmp_ln34_fu_228_p2   |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 202|         147|         143|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |arr_1_address0           |  14|          3|    2|          6|
    |arr_1_address1           |  14|          3|    2|          6|
    |arr_1_d0                 |  14|          3|   64|        192|
    |arr_2_address0           |  14|          3|    2|          6|
    |arr_2_address1           |  14|          3|    2|          6|
    |arr_2_d0                 |  14|          3|   64|        192|
    |arr_3_address0           |  14|          3|    2|          6|
    |arr_3_address1           |  14|          3|    2|          6|
    |arr_3_d0                 |  14|          3|   64|        192|
    |arr_address0             |  14|          3|    2|          6|
    |arr_address1             |  14|          3|    2|          6|
    |arr_d0                   |  14|          3|   64|        192|
    |i_2_fu_72                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 204|         44|  282|        836|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |arr_1_addr_1_reg_502                |   2|   0|    2|          0|
    |arr_1_addr_reg_473                  |   1|   0|    2|          1|
    |arr_2_addr_1_reg_508                |   2|   0|    2|          0|
    |arr_2_addr_reg_479                  |   1|   0|    2|          1|
    |arr_3_addr_1_reg_514                |   2|   0|    2|          0|
    |arr_3_addr_reg_485                  |   1|   0|    2|          1|
    |arr_addr_1_reg_496                  |   2|   0|    2|          0|
    |arr_addr_reg_467                    |   1|   0|    2|          1|
    |i_2_fu_72                           |   4|   0|    4|          0|
    |i_reg_439                           |   4|   0|    4|          0|
    |trunc_ln34_1_reg_450                |   2|   0|    2|          0|
    |trunc_ln34_1_reg_450_pp0_iter1_reg  |   2|   0|    2|          0|
    |trunc_ln37_reg_456                  |   1|   0|    1|          0|
    |zext_ln40_cast_reg_433              |  32|   0|   63|         31|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  62|   0|   97|         35|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|arr_3_address0     |  out|    2|   ap_memory|                                             arr_3|         array|
|arr_3_ce0          |  out|    1|   ap_memory|                                             arr_3|         array|
|arr_3_we0          |  out|    1|   ap_memory|                                             arr_3|         array|
|arr_3_d0           |  out|   64|   ap_memory|                                             arr_3|         array|
|arr_3_address1     |  out|    2|   ap_memory|                                             arr_3|         array|
|arr_3_ce1          |  out|    1|   ap_memory|                                             arr_3|         array|
|arr_3_q1           |   in|   64|   ap_memory|                                             arr_3|         array|
|arr_2_address0     |  out|    2|   ap_memory|                                             arr_2|         array|
|arr_2_ce0          |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_we0          |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_d0           |  out|   64|   ap_memory|                                             arr_2|         array|
|arr_2_address1     |  out|    2|   ap_memory|                                             arr_2|         array|
|arr_2_ce1          |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_q1           |   in|   64|   ap_memory|                                             arr_2|         array|
|arr_1_address0     |  out|    2|   ap_memory|                                             arr_1|         array|
|arr_1_ce0          |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_we0          |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_d0           |  out|   64|   ap_memory|                                             arr_1|         array|
|arr_1_address1     |  out|    2|   ap_memory|                                             arr_1|         array|
|arr_1_ce1          |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_q1           |   in|   64|   ap_memory|                                             arr_1|         array|
|arr_address0       |  out|    2|   ap_memory|                                               arr|         array|
|arr_ce0            |  out|    1|   ap_memory|                                               arr|         array|
|arr_we0            |  out|    1|   ap_memory|                                               arr|         array|
|arr_d0             |  out|   64|   ap_memory|                                               arr|         array|
|arr_address1       |  out|    2|   ap_memory|                                               arr|         array|
|arr_ce1            |  out|    1|   ap_memory|                                               arr|         array|
|arr_q1             |   in|   64|   ap_memory|                                               arr|         array|
|arg1_r_1_address0  |  out|    3|   ap_memory|                                          arg1_r_1|         array|
|arg1_r_1_ce0       |  out|    1|   ap_memory|                                          arg1_r_1|         array|
|arg1_r_1_q0        |   in|   32|   ap_memory|                                          arg1_r_1|         array|
|zext_ln40          |   in|   32|     ap_none|                                         zext_ln40|        scalar|
|arg1_r_address0    |  out|    3|   ap_memory|                                            arg1_r|         array|
|arg1_r_ce0         |  out|    1|   ap_memory|                                            arg1_r|         array|
|arg1_r_q0          |   in|   32|   ap_memory|                                            arg1_r|         array|
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+

