============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.17-s071_1
  Generated on:           May 04 2025  04:58:36 pm
  Module:                 RISC_CPU
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin memory_DATA_out_reg[0]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (F) memory_DATA_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-      34                  
     Required Time:=    1366                  
      Launch Clock:-       0                  
         Data Path:-    1366                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  controller_sel_reg/CK    -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q     -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                 -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g8978_dup/Y              -       A->Y  F     CLKINVX12       2 17.9    40    41     358    (-,-) 
  g8953__15164/Y           -       B->Y  R     NOR2X8          1 10.0    67    47     405    (-,-) 
  g8945__5477/Y            -       B->Y  F     NOR2X8          1 15.0    55    50     455    (-,-) 
  g15165/Y                 -       A->Y  R     CLKINVX16       6 30.9    42    40     495    (-,-) 
  g601/Y                   -       A->Y  F     CLKINVX6        1  7.2    32    34     529    (-,-) 
  g597__4733/Y             -       B->Y  F     CLKAND2X12     10 49.4    90   112     641    (-,-) 
  g593/Y                   -       A->Y  R     CLKINVX8        1 10.0    40    47     688    (-,-) 
  g559__1881/Y             -       B->Y  F     NOR2X8          8 26.9    77    53     741    (-,-) 
  g969__2883/Y             -       A1->Y F     AO22X4          1  6.8    68   179     920    (-,-) 
  g15608/Y                 -       C0->Y R     AOI221X4        1  7.1   163   102    1022    (-,-) 
  g1196__15622/Y           -       A->Y  F     NAND2X4         1  8.5   105   115    1137    (-,-) 
  g866__8428/Y             -       A->Y  R     NOR2X6          1  6.3    62    72    1209    (-,-) 
  g16/Y                    -       A->Y  R     CLKAND2X6       1  6.9    37    92    1301    (-,-) 
  g15/Y                    -       A1->Y F     OAI21X4         1  4.7    85    64    1365    (-,-) 
  memory_DATA_out_reg[0]/D -       -     F     DFFHQX4         1    -     -     0    1366    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin memory_DATA_out_reg[4]/CK->D
          Group: clk
     Startpoint: (R) Program_Counter_PC_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) memory_DATA_out_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     108                  
     Required Time:=    1292                  
      Launch Clock:-       0                  
         Data Path:-    1292                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  Program_Counter_PC_out_reg[2]/CK -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  Program_Counter_PC_out_reg[2]/Q  -       CK->Q R     DFFRHQX4        4 15.5    87   288     288    (-,-) 
  g7516/Y                          -       A->Y  F     CLKINVX6        1  8.5    42    52     340    (-,-) 
  g8963__5115/Y                    -       B->Y  R     NOR2X6          1  9.7    75    53     393    (-,-) 
  g8946__2398/Y                    -       A->Y  F     NOR2X8          1 15.0    55    58     450    (-,-) 
  fopt5/Y                          -       A->Y  R     CLKINVX16       6 43.5    53    46     497    (-,-) 
  fopt/Y                           -       A->Y  F     CLKINVX12       1 10.0    29    34     531    (-,-) 
  g588__5122/Y                     -       B->Y  R     NOR2X8          2 11.4    70    46     577    (-,-) 
  g584__2802/Y                     -       A->Y  R     CLKAND2X6       4 20.6    70   112     689    (-,-) 
  g15423/Y                         -       B->Y  R     CLKAND2X12      8 30.5    60   109     798    (-,-) 
  g1026__2346/Y                    -       A1->Y F     AOI22X2         1  4.6   148   109     907    (-,-) 
  g938__5477/Y                     -       B->Y  F     CLKAND2X2       1  7.1    78   147    1054    (-,-) 
  g15464/Y                         -       A->Y  R     NAND2X4         1  7.0    61    52    1106    (-,-) 
  g15463/Y                         -       A->Y  F     NOR2X4          1  6.1    46    49    1155    (-,-) 
  g41/Y                            -       B->Y  F     CLKAND2X6       1  6.9    40    81    1236    (-,-) 
  g40/Y                            -       A1->Y R     OAI21X4         1  4.7    80    56    1292    (-,-) 
  memory_DATA_out_reg[4]/D         -       -     R     DFFHQX4         1    -     -     0    1292    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 3: MET (0 ps) Setup Check with Pin memory_MEMORY_reg[7][7]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[7][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1285                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14625__4319/Y            -       B->Y  R     CLKAND2X12      4 20.1    48    91     864    (-,-) 
  g14446__6783/Y            -       B->Y  F     NAND2X6         3 10.4    93    66     930    (-,-) 
  g15660/Y                  -       A->Y  R     INVX2           8 22.7   178   121    1051    (-,-) 
  g14204__4319/Y            -       A1->Y R     AO22X1          1  4.6   102   234    1285    (-,-) 
  memory_MEMORY_reg[7][7]/D -       -     R     DFFHQX1         1    -     -     0    1285    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 4: MET (0 ps) Setup Check with Pin memory_MEMORY_reg[7][6]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[7][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1285                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14625__4319/Y            -       B->Y  R     CLKAND2X12      4 20.1    48    91     864    (-,-) 
  g14446__6783/Y            -       B->Y  F     NAND2X6         3 10.4    93    66     930    (-,-) 
  g15660/Y                  -       A->Y  R     INVX2           8 22.7   178   121    1051    (-,-) 
  g14203__6260/Y            -       A1->Y R     AO22X1          1  4.6   102   234    1285    (-,-) 
  memory_MEMORY_reg[7][6]/D -       -     R     DFFHQX1         1    -     -     0    1285    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 5: MET (0 ps) Setup Check with Pin memory_MEMORY_reg[7][4]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[7][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1285                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14625__4319/Y            -       B->Y  R     CLKAND2X12      4 20.1    48    91     864    (-,-) 
  g14446__6783/Y            -       B->Y  F     NAND2X6         3 10.4    93    66     930    (-,-) 
  g15660/Y                  -       A->Y  R     INVX2           8 22.7   178   121    1051    (-,-) 
  g14198__7410/Y            -       A1->Y R     AO22X1          1  4.6   102   234    1285    (-,-) 
  memory_MEMORY_reg[7][4]/D -       -     R     DFFHQX1         1    -     -     0    1285    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 6: MET (0 ps) Setup Check with Pin memory_MEMORY_reg[7][3]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[7][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1285                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14625__4319/Y            -       B->Y  R     CLKAND2X12      4 20.1    48    91     864    (-,-) 
  g14446__6783/Y            -       B->Y  F     NAND2X6         3 10.4    93    66     930    (-,-) 
  g15660/Y                  -       A->Y  R     INVX2           8 22.7   178   121    1051    (-,-) 
  g14202__5107/Y            -       A1->Y R     AO22X1          1  4.6   102   234    1285    (-,-) 
  memory_MEMORY_reg[7][3]/D -       -     R     DFFHQX1         1    -     -     0    1285    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 7: MET (0 ps) Setup Check with Pin memory_MEMORY_reg[7][2]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[7][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1285                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14625__4319/Y            -       B->Y  R     CLKAND2X12      4 20.1    48    91     864    (-,-) 
  g14446__6783/Y            -       B->Y  F     NAND2X6         3 10.4    93    66     930    (-,-) 
  g15660/Y                  -       A->Y  R     INVX2           8 22.7   178   121    1051    (-,-) 
  g14201__2398/Y            -       A1->Y R     AO22X1          1  4.6   102   234    1285    (-,-) 
  memory_MEMORY_reg[7][2]/D -       -     R     DFFHQX1         1    -     -     0    1285    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 8: MET (0 ps) Setup Check with Pin memory_MEMORY_reg[7][1]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[7][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1285                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14625__4319/Y            -       B->Y  R     CLKAND2X12      4 20.1    48    91     864    (-,-) 
  g14446__6783/Y            -       B->Y  F     NAND2X6         3 10.4    93    66     930    (-,-) 
  g15660/Y                  -       A->Y  R     INVX2           8 22.7   178   121    1051    (-,-) 
  g14200__5477/Y            -       A1->Y R     AO22X1          1  4.6   102   234    1285    (-,-) 
  memory_MEMORY_reg[7][1]/D -       -     R     DFFHQX1         1    -     -     0    1285    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 9: MET (0 ps) Setup Check with Pin memory_MEMORY_reg[7][0]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[7][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1285                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14625__4319/Y            -       B->Y  R     CLKAND2X12      4 20.1    48    91     864    (-,-) 
  g14446__6783/Y            -       B->Y  F     NAND2X6         3 10.4    93    66     930    (-,-) 
  g15660/Y                  -       A->Y  R     INVX2           8 22.7   178   121    1051    (-,-) 
  g14199__6417/Y            -       A1->Y R     AO22X1          1  4.6   102   234    1285    (-,-) 
  memory_MEMORY_reg[7][0]/D -       -     R     DFFHQX1         1    -     -     0    1285    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 10: MET (0 ps) Setup Check with Pin memory_DATA_out_reg[6]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (F) memory_DATA_out_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-      38                  
     Required Time:=    1362                  
      Launch Clock:-       0                  
         Data Path:-    1362                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  controller_sel_reg/CK    -       -     R     (arrival)    304    -     0     0       0    (-,-) 
  controller_sel_reg/Q     -       CK->Q F     EDFFHQX8       1 18.1    58   268     268    (-,-) 
  g15158/Y                 -       A->Y  R     CLKINVX20      7 58.1    56    49     317    (-,-) 
  g8978_dup/Y              -       A->Y  F     CLKINVX12      2 17.9    40    41     358    (-,-) 
  g8959__15163/Y           -       B->Y  R     NOR2X8         1  6.8    53    41     399    (-,-) 
  g8935__15162/Y           -       B0->Y F     AOI21X4        1 12.4   142    54     453    (-,-) 
  fopt15083/Y              -       A->Y  R     CLKINVX12      8 47.1    83    87     540    (-,-) 
  g15061/Y                 -       A->Y  F     INVX12         4 22.0    49    54     594    (-,-) 
  g15413/Y                 -       B->Y  F     CLKAND2X8      4 20.7    65   102     696    (-,-) 
  g15439/Y                 -       B->Y  F     CLKAND2X8      8 37.6   100   127     823    (-,-) 
  g977__6260/Y             -       B1->Y R     AOI22X4        1  4.6    96    73     896    (-,-) 
  g907__5107/Y             -       A->Y  R     CLKAND2X2      1 10.0    92   140    1036    (-,-) 
  g15459/Y                 -       B->Y  F     NAND2X8        1  8.5    72    69    1105    (-,-) 
  g15434/Y                 -       A->Y  R     NOR2X6         1 10.0    79    71    1176    (-,-) 
  g15412/Y                 -       B->Y  F     NAND2X8        1 10.0    76    68    1244    (-,-) 
  g15411/Y                 -       B->Y  R     NAND2X8        1  7.1    77    44    1288    (-,-) 
  g15262/Y                 -       B0->Y F     OAI2BB1X4      1  4.6    77    74    1361    (-,-) 
  memory_DATA_out_reg[6]/D -       -     F     DFFHQX1        1    -     -     0    1362    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 11: MET (0 ps) Setup Check with Pin memory_MEMORY_reg[3][1]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[3][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     116                  
     Required Time:=    1284                  
      Launch Clock:-       0                  
         Data Path:-    1284                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14625__4319/Y            -       B->Y  R     CLKAND2X12      4 20.1    48    91     864    (-,-) 
  g14452__5122/Y            -       B->Y  R     AND2X6         10 31.6   104   146    1010    (-,-) 
  g14263__6161/Y            -       A1->Y F     AOI21X1         1  4.8   212   150    1160    (-,-) 
  g15037__15634/Y           -       B0->Y R     OAI2BB1X1       1  4.6   106   123    1283    (-,-) 
  memory_MEMORY_reg[3][1]/D -       -     R     DFFHQX1         1    -     -     0    1284    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 12: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[5][7]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[5][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1285                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14477__6783/Y            -       B->Y  R     CLKAND2X12      4 20.3    48    91     864    (-,-) 
  g14440__2398/Y            -       B->Y  F     NAND2X4         2  7.9    97    69     933    (-,-) 
  g15658/Y                  -       A->Y  R     INVX2           8 21.8   172   120    1052    (-,-) 
  g14197__1666/Y            -       A1->Y R     AO22X1          1  4.6   102   232    1285    (-,-) 
  memory_MEMORY_reg[5][7]/D -       -     R     DFFHQX1         1    -     -     0    1285    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 13: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[5][6]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[5][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1285                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14477__6783/Y            -       B->Y  R     CLKAND2X12      4 20.3    48    91     864    (-,-) 
  g14440__2398/Y            -       B->Y  F     NAND2X4         2  7.9    97    69     933    (-,-) 
  g15658/Y                  -       A->Y  R     INVX2           8 21.8   172   120    1052    (-,-) 
  g14187__6131/Y            -       A1->Y R     AO22X1          1  4.6   102   232    1285    (-,-) 
  memory_MEMORY_reg[5][6]/D -       -     R     DFFHQX1         1    -     -     0    1285    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 14: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[5][5]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[5][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1285                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14477__6783/Y            -       B->Y  R     CLKAND2X12      4 20.3    48    91     864    (-,-) 
  g14440__2398/Y            -       B->Y  F     NAND2X4         2  7.9    97    69     933    (-,-) 
  g15658/Y                  -       A->Y  R     INVX2           8 21.8   172   120    1052    (-,-) 
  g14196__2346/Y            -       A1->Y R     AO22X1          1  4.6   102   232    1285    (-,-) 
  memory_MEMORY_reg[5][5]/D -       -     R     DFFHQX1         1    -     -     0    1285    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 15: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[5][4]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[5][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1285                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14477__6783/Y            -       B->Y  R     CLKAND2X12      4 20.3    48    91     864    (-,-) 
  g14440__2398/Y            -       B->Y  F     NAND2X4         2  7.9    97    69     933    (-,-) 
  g15658/Y                  -       A->Y  R     INVX2           8 21.8   172   120    1052    (-,-) 
  g14195__2883/Y            -       A1->Y R     AO22X1          1  4.6   102   232    1285    (-,-) 
  memory_MEMORY_reg[5][4]/D -       -     R     DFFHQX1         1    -     -     0    1285    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 16: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[5][3]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[5][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1285                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14477__6783/Y            -       B->Y  R     CLKAND2X12      4 20.3    48    91     864    (-,-) 
  g14440__2398/Y            -       B->Y  F     NAND2X4         2  7.9    97    69     933    (-,-) 
  g15658/Y                  -       A->Y  R     INVX2           8 21.8   172   120    1052    (-,-) 
  g14193__9315/Y            -       A1->Y R     AO22X1          1  4.6   102   232    1285    (-,-) 
  memory_MEMORY_reg[5][3]/D -       -     R     DFFHQX1         1    -     -     0    1285    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 17: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[5][2]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[5][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1285                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14477__6783/Y            -       B->Y  R     CLKAND2X12      4 20.3    48    91     864    (-,-) 
  g14440__2398/Y            -       B->Y  F     NAND2X4         2  7.9    97    69     933    (-,-) 
  g15658/Y                  -       A->Y  R     INVX2           8 21.8   172   120    1052    (-,-) 
  g14192__6161/Y            -       A1->Y R     AO22X1          1  4.6   102   232    1285    (-,-) 
  memory_MEMORY_reg[5][2]/D -       -     R     DFFHQX1         1    -     -     0    1285    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 18: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[5][1]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[5][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1285                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14477__6783/Y            -       B->Y  R     CLKAND2X12      4 20.3    48    91     864    (-,-) 
  g14440__2398/Y            -       B->Y  F     NAND2X4         2  7.9    97    69     933    (-,-) 
  g15658/Y                  -       A->Y  R     INVX2           8 21.8   172   120    1052    (-,-) 
  g14194__9945/Y            -       A1->Y R     AO22X1          1  4.6   102   232    1285    (-,-) 
  memory_MEMORY_reg[5][1]/D -       -     R     DFFHQX1         1    -     -     0    1285    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 19: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[5][0]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[5][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1285                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14477__6783/Y            -       B->Y  R     CLKAND2X12      4 20.3    48    91     864    (-,-) 
  g14440__2398/Y            -       B->Y  F     NAND2X4         2  7.9    97    69     933    (-,-) 
  g15658/Y                  -       A->Y  R     INVX2           8 21.8   172   120    1052    (-,-) 
  g14191__4733/Y            -       A1->Y R     AO22X1          1  4.6   102   232    1285    (-,-) 
  memory_MEMORY_reg[5][0]/D -       -     R     DFFHQX1         1    -     -     0    1285    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 20: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[12][5]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[12][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     103                  
     Required Time:=    1297                  
      Launch Clock:-       0                  
         Data Path:-    1296                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK      -       -     R     (arrival)    304    -     0     0       0    (-,-) 
  controller_sel_reg/Q       -       CK->Q F     EDFFHQX8       1 18.1    58   268     268    (-,-) 
  g15158/Y                   -       A->Y  R     CLKINVX20      7 58.1    56    49     317    (-,-) 
  g8978_dup/Y                -       A->Y  F     CLKINVX12      2 17.9    40    41     358    (-,-) 
  g8959__15163/Y             -       B->Y  R     NOR2X8         1  6.8    53    41     399    (-,-) 
  g8935__15162/Y             -       B0->Y F     AOI21X4        1 12.4   142    54     453    (-,-) 
  fopt15083/Y                -       A->Y  R     CLKINVX12      8 47.1    83    87     540    (-,-) 
  g7507/Y                    -       A->Y  R     CLKBUFX8       4 31.5    77   114     655    (-,-) 
  g14514__1617/Y             -       A->Y  F     NOR2X6         2  9.4    50    56     710    (-,-) 
  g2__6260/Y                 -       B->Y  F     AND2X6         4 18.6    71    95     805    (-,-) 
  g14396__8246/Y             -       B->Y  F     AND2X6         9 30.3   103   120     925    (-,-) 
  g14369/Y                   -       A->Y  R     CLKINVX6       6 17.1    64    64     989    (-,-) 
  g14327__1617/Y             -       B->Y  R     AND2X4         3 10.3    75   153    1142    (-,-) 
  g14145__2398/Y             -       B1->Y R     AO22X4         1  4.6    64   154    1296    (-,-) 
  memory_MEMORY_reg[12][5]/D -       -     R     DFFHQX1        1    -     -     0    1296    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 21: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[12][1]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[12][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     103                  
     Required Time:=    1297                  
      Launch Clock:-       0                  
         Data Path:-    1296                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK      -       -     R     (arrival)    304    -     0     0       0    (-,-) 
  controller_sel_reg/Q       -       CK->Q F     EDFFHQX8       1 18.1    58   268     268    (-,-) 
  g15158/Y                   -       A->Y  R     CLKINVX20      7 58.1    56    49     317    (-,-) 
  g8978_dup/Y                -       A->Y  F     CLKINVX12      2 17.9    40    41     358    (-,-) 
  g8959__15163/Y             -       B->Y  R     NOR2X8         1  6.8    53    41     399    (-,-) 
  g8935__15162/Y             -       B0->Y F     AOI21X4        1 12.4   142    54     453    (-,-) 
  fopt15083/Y                -       A->Y  R     CLKINVX12      8 47.1    83    87     540    (-,-) 
  g7507/Y                    -       A->Y  R     CLKBUFX8       4 31.5    77   114     655    (-,-) 
  g14514__1617/Y             -       A->Y  F     NOR2X6         2  9.4    50    56     710    (-,-) 
  g2__6260/Y                 -       B->Y  F     AND2X6         4 18.6    71    95     805    (-,-) 
  g14396__8246/Y             -       B->Y  F     AND2X6         9 30.3   103   120     925    (-,-) 
  g14369/Y                   -       A->Y  R     CLKINVX6       6 17.1    64    64     989    (-,-) 
  g14327__1617/Y             -       B->Y  R     AND2X4         3 10.3    75   153    1142    (-,-) 
  g14144__5477/Y             -       B1->Y R     AO22X4         1  4.6    64   154    1296    (-,-) 
  memory_MEMORY_reg[12][1]/D -       -     R     DFFHQX1        1    -     -     0    1296    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 22: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[12][0]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[12][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     103                  
     Required Time:=    1297                  
      Launch Clock:-       0                  
         Data Path:-    1296                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK      -       -     R     (arrival)    304    -     0     0       0    (-,-) 
  controller_sel_reg/Q       -       CK->Q F     EDFFHQX8       1 18.1    58   268     268    (-,-) 
  g15158/Y                   -       A->Y  R     CLKINVX20      7 58.1    56    49     317    (-,-) 
  g8978_dup/Y                -       A->Y  F     CLKINVX12      2 17.9    40    41     358    (-,-) 
  g8959__15163/Y             -       B->Y  R     NOR2X8         1  6.8    53    41     399    (-,-) 
  g8935__15162/Y             -       B0->Y F     AOI21X4        1 12.4   142    54     453    (-,-) 
  fopt15083/Y                -       A->Y  R     CLKINVX12      8 47.1    83    87     540    (-,-) 
  g7507/Y                    -       A->Y  R     CLKBUFX8       4 31.5    77   114     655    (-,-) 
  g14514__1617/Y             -       A->Y  F     NOR2X6         2  9.4    50    56     710    (-,-) 
  g2__6260/Y                 -       B->Y  F     AND2X6         4 18.6    71    95     805    (-,-) 
  g14396__8246/Y             -       B->Y  F     AND2X6         9 30.3   103   120     925    (-,-) 
  g14369/Y                   -       A->Y  R     CLKINVX6       6 17.1    64    64     989    (-,-) 
  g14327__1617/Y             -       B->Y  R     AND2X4         3 10.3    75   153    1142    (-,-) 
  g14143__6417/Y             -       B1->Y R     AO22X4         1  4.6    64   154    1296    (-,-) 
  memory_MEMORY_reg[12][0]/D -       -     R     DFFHQX1        1    -     -     0    1296    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 23: MET (1 ps) Setup Check with Pin memory_DATA_out_reg[2]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (F) memory_DATA_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-      32                  
     Required Time:=    1368                  
      Launch Clock:-       0                  
         Data Path:-    1367                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK    -       -      R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q     -       CK->Q  F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                 -       A->Y   R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g8978_dup/Y              -       A->Y   F     CLKINVX12       2 17.9    40    41     358    (-,-) 
  g8959__15163/Y           -       B->Y   R     NOR2X8          1  6.8    53    41     399    (-,-) 
  g8935__15162/Y           -       B0->Y  F     AOI21X4         1 12.4   142    54     453    (-,-) 
  fopt15083/Y              -       A->Y   R     CLKINVX12       8 47.1    83    87     540    (-,-) 
  g15061/Y                 -       A->Y   F     INVX12          4 22.0    49    54     594    (-,-) 
  g15413/Y                 -       B->Y   F     CLKAND2X8       4 20.7    65   102     696    (-,-) 
  g15417/Y                 -       B->Y   F     CLKAND2X12      8 35.7    72   113     809    (-,-) 
  g15611/Y                 -       A1->Y  F     AO22X4          1  8.5    74   181     991    (-,-) 
  g15386/Y                 -       B->Y   R     NOR2X6          1  8.4    71    60    1050    (-,-) 
  g15385/Y                 -       B->Y   F     NAND2X6         1  8.5    80    68    1119    (-,-) 
  g872__15272/Y            -       A->Y   R     NOR2X6          1  8.6    73    70    1189    (-,-) 
  g1154__8246/Y            -       A->Y   F     NAND2X6         1  4.7    60    64    1253    (-,-) 
  g14491__4733/Y           -       A1N->Y F     OAI2BB1X4       1  4.7    76   114    1367    (-,-) 
  memory_DATA_out_reg[2]/D -       -      F     DFFHQX4         1    -     -     0    1367    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 24: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[13][6]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[13][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1284                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK      -       -     R     (arrival)    304    -     0     0       0    (-,-) 
  controller_sel_reg/Q       -       CK->Q F     EDFFHQX8       1 18.1    58   268     268    (-,-) 
  g15158/Y                   -       A->Y  R     CLKINVX20      7 58.1    56    49     317    (-,-) 
  g8978_dup/Y                -       A->Y  F     CLKINVX12      2 17.9    40    41     358    (-,-) 
  g8959__15163/Y             -       B->Y  R     NOR2X8         1  6.8    53    41     399    (-,-) 
  g8935__15162/Y             -       B0->Y F     AOI21X4        1 12.4   142    54     453    (-,-) 
  fopt15083/Y                -       A->Y  R     CLKINVX12      8 47.1    83    87     540    (-,-) 
  g7507/Y                    -       A->Y  R     CLKBUFX8       4 31.5    77   114     655    (-,-) 
  g14514__1617/Y             -       A->Y  F     NOR2X6         2  9.4    50    56     710    (-,-) 
  g2__6260/Y                 -       B->Y  F     AND2X6         4 18.6    71    95     805    (-,-) 
  g14395__5122/Y             -       B->Y  F     CLKAND2X6      9 29.4   102   123     928    (-,-) 
  g14368/Y                   -       A->Y  R     CLKINVX6       6 16.9    63    63     991    (-,-) 
  g14323__8428/Y             -       B->Y  R     CLKAND2X2      3  9.4    92   122    1113    (-,-) 
  g14148__4319/Y             -       B1->Y R     AO22X1         1  4.6   102   171    1284    (-,-) 
  memory_MEMORY_reg[13][6]/D -       -     R     DFFHQX1        1    -     -     0    1284    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 25: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[13][1]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[13][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1284                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK      -       -     R     (arrival)    304    -     0     0       0    (-,-) 
  controller_sel_reg/Q       -       CK->Q F     EDFFHQX8       1 18.1    58   268     268    (-,-) 
  g15158/Y                   -       A->Y  R     CLKINVX20      7 58.1    56    49     317    (-,-) 
  g8978_dup/Y                -       A->Y  F     CLKINVX12      2 17.9    40    41     358    (-,-) 
  g8959__15163/Y             -       B->Y  R     NOR2X8         1  6.8    53    41     399    (-,-) 
  g8935__15162/Y             -       B0->Y F     AOI21X4        1 12.4   142    54     453    (-,-) 
  fopt15083/Y                -       A->Y  R     CLKINVX12      8 47.1    83    87     540    (-,-) 
  g7507/Y                    -       A->Y  R     CLKBUFX8       4 31.5    77   114     655    (-,-) 
  g14514__1617/Y             -       A->Y  F     NOR2X6         2  9.4    50    56     710    (-,-) 
  g2__6260/Y                 -       B->Y  F     AND2X6         4 18.6    71    95     805    (-,-) 
  g14395__5122/Y             -       B->Y  F     CLKAND2X6      9 29.4   102   123     928    (-,-) 
  g14368/Y                   -       A->Y  R     CLKINVX6       6 16.9    63    63     991    (-,-) 
  g14323__8428/Y             -       B->Y  R     CLKAND2X2      3  9.4    92   122    1113    (-,-) 
  g14147__6260/Y             -       B1->Y R     AO22X1         1  4.6   102   171    1284    (-,-) 
  memory_MEMORY_reg[13][1]/D -       -     R     DFFHQX1        1    -     -     0    1284    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 26: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[13][0]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[13][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1284                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK      -       -     R     (arrival)    304    -     0     0       0    (-,-) 
  controller_sel_reg/Q       -       CK->Q F     EDFFHQX8       1 18.1    58   268     268    (-,-) 
  g15158/Y                   -       A->Y  R     CLKINVX20      7 58.1    56    49     317    (-,-) 
  g8978_dup/Y                -       A->Y  F     CLKINVX12      2 17.9    40    41     358    (-,-) 
  g8959__15163/Y             -       B->Y  R     NOR2X8         1  6.8    53    41     399    (-,-) 
  g8935__15162/Y             -       B0->Y F     AOI21X4        1 12.4   142    54     453    (-,-) 
  fopt15083/Y                -       A->Y  R     CLKINVX12      8 47.1    83    87     540    (-,-) 
  g7507/Y                    -       A->Y  R     CLKBUFX8       4 31.5    77   114     655    (-,-) 
  g14514__1617/Y             -       A->Y  F     NOR2X6         2  9.4    50    56     710    (-,-) 
  g2__6260/Y                 -       B->Y  F     AND2X6         4 18.6    71    95     805    (-,-) 
  g14395__5122/Y             -       B->Y  F     CLKAND2X6      9 29.4   102   123     928    (-,-) 
  g14368/Y                   -       A->Y  R     CLKINVX6       6 16.9    63    63     991    (-,-) 
  g14323__8428/Y             -       B->Y  R     CLKAND2X2      3  9.4    92   122    1113    (-,-) 
  g14146__5107/Y             -       B1->Y R     AO22X1         1  4.6   102   171    1284    (-,-) 
  memory_MEMORY_reg[13][0]/D -       -     R     DFFHQX1        1    -     -     0    1284    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 27: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[1][7]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[1][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1284                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14477__6783/Y            -       B->Y  R     CLKAND2X12      4 20.3    48    91     864    (-,-) 
  g14439__5477/Y            -       B->Y  F     NAND2X4         2  7.9    96    69     933    (-,-) 
  g14795/Y                  -       A->Y  R     INVX2           8 21.8   171   119    1052    (-,-) 
  g14170__7410/Y            -       A1->Y R     AO22X1          1  4.6   102   232    1284    (-,-) 
  memory_MEMORY_reg[1][7]/D -       -     R     DFFHQX1         1    -     -     0    1284    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 28: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[1][6]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[1][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1284                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14477__6783/Y            -       B->Y  R     CLKAND2X12      4 20.3    48    91     864    (-,-) 
  g14439__5477/Y            -       B->Y  F     NAND2X4         2  7.9    96    69     933    (-,-) 
  g14795/Y                  -       A->Y  R     INVX2           8 21.8   171   119    1052    (-,-) 
  g14172__5477/Y            -       A1->Y R     AO22X1          1  4.6   102   232    1284    (-,-) 
  memory_MEMORY_reg[1][6]/D -       -     R     DFFHQX1         1    -     -     0    1284    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 29: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[1][5]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[1][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1284                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14477__6783/Y            -       B->Y  R     CLKAND2X12      4 20.3    48    91     864    (-,-) 
  g14439__5477/Y            -       B->Y  F     NAND2X4         2  7.9    96    69     933    (-,-) 
  g14795/Y                  -       A->Y  R     INVX2           8 21.8   171   119    1052    (-,-) 
  g14169__1666/Y            -       A1->Y R     AO22X1          1  4.6   102   232    1284    (-,-) 
  memory_MEMORY_reg[1][5]/D -       -     R     DFFHQX1         1    -     -     0    1284    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 30: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[1][4]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[1][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1284                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14477__6783/Y            -       B->Y  R     CLKAND2X12      4 20.3    48    91     864    (-,-) 
  g14439__5477/Y            -       B->Y  F     NAND2X4         2  7.9    96    69     933    (-,-) 
  g14795/Y                  -       A->Y  R     INVX2           8 21.8   171   119    1052    (-,-) 
  g14168__2346/Y            -       A1->Y R     AO22X1          1  4.6   102   232    1284    (-,-) 
  memory_MEMORY_reg[1][4]/D -       -     R     DFFHQX1         1    -     -     0    1284    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 31: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[1][3]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[1][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1284                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14477__6783/Y            -       B->Y  R     CLKAND2X12      4 20.3    48    91     864    (-,-) 
  g14439__5477/Y            -       B->Y  F     NAND2X4         2  7.9    96    69     933    (-,-) 
  g14795/Y                  -       A->Y  R     INVX2           8 21.8   171   119    1052    (-,-) 
  g14167__2883/Y            -       A1->Y R     AO22X1          1  4.6   102   232    1284    (-,-) 
  memory_MEMORY_reg[1][3]/D -       -     R     DFFHQX1         1    -     -     0    1284    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 32: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[1][2]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[1][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1284                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14477__6783/Y            -       B->Y  R     CLKAND2X12      4 20.3    48    91     864    (-,-) 
  g14439__5477/Y            -       B->Y  F     NAND2X4         2  7.9    96    69     933    (-,-) 
  g14795/Y                  -       A->Y  R     INVX2           8 21.8   171   119    1052    (-,-) 
  g14166__9945/Y            -       A1->Y R     AO22X1          1  4.6   102   232    1284    (-,-) 
  memory_MEMORY_reg[1][2]/D -       -     R     DFFHQX1         1    -     -     0    1284    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 33: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[1][1]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[1][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1284                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14477__6783/Y            -       B->Y  R     CLKAND2X12      4 20.3    48    91     864    (-,-) 
  g14439__5477/Y            -       B->Y  F     NAND2X4         2  7.9    96    69     933    (-,-) 
  g14795/Y                  -       A->Y  R     INVX2           8 21.8   171   119    1052    (-,-) 
  g14164__6161/Y            -       A1->Y R     AO22X1          1  4.6   102   232    1284    (-,-) 
  memory_MEMORY_reg[1][1]/D -       -     R     DFFHQX1         1    -     -     0    1284    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 34: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[1][0]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[1][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1284                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14477__6783/Y            -       B->Y  R     CLKAND2X12      4 20.3    48    91     864    (-,-) 
  g14439__5477/Y            -       B->Y  F     NAND2X4         2  7.9    96    69     933    (-,-) 
  g14795/Y                  -       A->Y  R     INVX2           8 21.8   171   119    1052    (-,-) 
  g14165__9315/Y            -       A1->Y R     AO22X1          1  4.6   102   232    1284    (-,-) 
  memory_MEMORY_reg[1][0]/D -       -     R     DFFHQX1         1    -     -     0    1284    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 35: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[3][5]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[3][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     116                  
     Required Time:=    1284                  
      Launch Clock:-       0                  
         Data Path:-    1283                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g15160/Y                  -       A->Y  F     CLKINVX20       3 22.9    35    38     355    (-,-) 
  g8935__15162/Y            -       A1->Y R     AOI21X4         1 12.4   125    87     441    (-,-) 
  fopt15083/Y               -       A->Y  F     CLKINVX12       8 47.1    86    87     529    (-,-) 
  g7507/Y                   -       A->Y  F     CLKBUFX8        4 31.5    85   118     646    (-,-) 
  g14578/Y                  -       A->Y  R     CLKINVX8        1  7.2    34    43     689    (-,-) 
  g14512__3680/Y            -       B->Y  R     CLKAND2X12      2 12.3    39    84     773    (-,-) 
  g14625__4319/Y            -       B->Y  R     CLKAND2X12      4 20.1    48    91     864    (-,-) 
  g14452__5122/Y            -       B->Y  R     AND2X6         10 31.6   104   146    1010    (-,-) 
  g14247__5122/Y            -       A1->Y F     AOI21X1         1  4.8   210   150    1160    (-,-) 
  g15039__15640/Y           -       B0->Y R     OAI2BB1X1       1  4.6   106   122    1283    (-,-) 
  memory_MEMORY_reg[3][5]/D -       -     R     DFFHQX1         1    -     -     0    1283    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 36: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[24][1]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (F) memory_MEMORY_reg[24][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-      47                  
     Required Time:=    1353                  
      Launch Clock:-       0                  
         Data Path:-    1352                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK      -       -     R     (arrival)    304    -     0     0       0    (-,-) 
  controller_sel_reg/Q       -       CK->Q R     EDFFHQX8       1 18.1    55   241     241    (-,-) 
  g15158/Y                   -       A->Y  F     CLKINVX20      7 58.3    62    53     294    (-,-) 
  g23/Y                      -       B->Y  F     CLKAND2X6      1  9.8    48    91     384    (-,-) 
  g18/Y                      -       A->Y  R     NOR2X8         1 12.4    76    62     446    (-,-) 
  g15457/Y                   -       A->Y  F     CLKINVX12      6 29.8    58    57     503    (-,-) 
  g15458/Y                   -       A->Y  R     INVX3          1  8.1    52    47     550    (-,-) 
  fopt15276/Y                -       A->Y  F     INVX6          4 20.3    70    56     606    (-,-) 
  g14549__1705/Y             -       B->Y  R     NOR2X4         8 33.3   272   162     768    (-,-) 
  g14497__1666/Y             -       B->Y  R     AND3X6        10 31.4   118   280    1048    (-,-) 
  g14435__2346/Y             -       B->Y  F     NOR2X2         5 14.4   159   114    1162    (-,-) 
  g14313__2883/Y             -       B1->Y F     AO22X1         1  4.6   104   190    1352    (-,-) 
  memory_MEMORY_reg[24][1]/D -       -     F     DFFHQX1        1    -     -     0    1352    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 37: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[2][7]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[2][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1284                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g8978_dup/Y               -       A->Y  F     CLKINVX12       2 17.9    40    41     358    (-,-) 
  g8959__15163/Y            -       B->Y  R     NOR2X8          1  6.8    53    41     399    (-,-) 
  g8935__15162/Y            -       B0->Y F     AOI21X4         1 12.4   142    54     453    (-,-) 
  fopt15083/Y               -       A->Y  R     CLKINVX12       8 47.1    83    87     540    (-,-) 
  g7507/Y                   -       A->Y  R     CLKBUFX8        4 31.5    77   114     655    (-,-) 
  g14578/Y                  -       A->Y  F     CLKINVX8        1  7.2    33    43     698    (-,-) 
  g14512__3680/Y            -       B->Y  F     CLKAND2X12      2 12.3    41    82     780    (-,-) 
  g14625__4319/Y            -       B->Y  F     CLKAND2X12      4 20.1    51    92     872    (-,-) 
  g11/Y                     -       B->Y  R     NAND2X4         2  8.6    69    43     915    (-,-) 
  g15401/Y                  -       B->Y  R     CLKAND2X2       8 21.8   177   168    1083    (-,-) 
  g14179__6783/Y            -       B1->Y R     AO22X1          1  4.6   102   200    1284    (-,-) 
  memory_MEMORY_reg[2][7]/D -       -     R     DFFHQX1         1    -     -     0    1284    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 38: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[2][6]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[2][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1284                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g8978_dup/Y               -       A->Y  F     CLKINVX12       2 17.9    40    41     358    (-,-) 
  g8959__15163/Y            -       B->Y  R     NOR2X8          1  6.8    53    41     399    (-,-) 
  g8935__15162/Y            -       B0->Y F     AOI21X4         1 12.4   142    54     453    (-,-) 
  fopt15083/Y               -       A->Y  R     CLKINVX12       8 47.1    83    87     540    (-,-) 
  g7507/Y                   -       A->Y  R     CLKBUFX8        4 31.5    77   114     655    (-,-) 
  g14578/Y                  -       A->Y  F     CLKINVX8        1  7.2    33    43     698    (-,-) 
  g14512__3680/Y            -       B->Y  F     CLKAND2X12      2 12.3    41    82     780    (-,-) 
  g14625__4319/Y            -       B->Y  F     CLKAND2X12      4 20.1    51    92     872    (-,-) 
  g11/Y                     -       B->Y  R     NAND2X4         2  8.6    69    43     915    (-,-) 
  g15401/Y                  -       B->Y  R     CLKAND2X2       8 21.8   177   168    1083    (-,-) 
  g14178__5526/Y            -       B1->Y R     AO22X1          1  4.6   102   200    1284    (-,-) 
  memory_MEMORY_reg[2][6]/D -       -     R     DFFHQX1         1    -     -     0    1284    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 39: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[2][5]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[2][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1284                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g8978_dup/Y               -       A->Y  F     CLKINVX12       2 17.9    40    41     358    (-,-) 
  g8959__15163/Y            -       B->Y  R     NOR2X8          1  6.8    53    41     399    (-,-) 
  g8935__15162/Y            -       B0->Y F     AOI21X4         1 12.4   142    54     453    (-,-) 
  fopt15083/Y               -       A->Y  R     CLKINVX12       8 47.1    83    87     540    (-,-) 
  g7507/Y                   -       A->Y  R     CLKBUFX8        4 31.5    77   114     655    (-,-) 
  g14578/Y                  -       A->Y  F     CLKINVX8        1  7.2    33    43     698    (-,-) 
  g14512__3680/Y            -       B->Y  F     CLKAND2X12      2 12.3    41    82     780    (-,-) 
  g14625__4319/Y            -       B->Y  F     CLKAND2X12      4 20.1    51    92     872    (-,-) 
  g11/Y                     -       B->Y  R     NAND2X4         2  8.6    69    43     915    (-,-) 
  g15401/Y                  -       B->Y  R     CLKAND2X2       8 21.8   177   168    1083    (-,-) 
  g14177__8428/Y            -       B1->Y R     AO22X1          1  4.6   102   200    1284    (-,-) 
  memory_MEMORY_reg[2][5]/D -       -     R     DFFHQX1         1    -     -     0    1284    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 40: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[2][4]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[2][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1284                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g8978_dup/Y               -       A->Y  F     CLKINVX12       2 17.9    40    41     358    (-,-) 
  g8959__15163/Y            -       B->Y  R     NOR2X8          1  6.8    53    41     399    (-,-) 
  g8935__15162/Y            -       B0->Y F     AOI21X4         1 12.4   142    54     453    (-,-) 
  fopt15083/Y               -       A->Y  R     CLKINVX12       8 47.1    83    87     540    (-,-) 
  g7507/Y                   -       A->Y  R     CLKBUFX8        4 31.5    77   114     655    (-,-) 
  g14578/Y                  -       A->Y  F     CLKINVX8        1  7.2    33    43     698    (-,-) 
  g14512__3680/Y            -       B->Y  F     CLKAND2X12      2 12.3    41    82     780    (-,-) 
  g14625__4319/Y            -       B->Y  F     CLKAND2X12      4 20.1    51    92     872    (-,-) 
  g11/Y                     -       B->Y  R     NAND2X4         2  8.6    69    43     915    (-,-) 
  g15401/Y                  -       B->Y  R     CLKAND2X2       8 21.8   177   168    1083    (-,-) 
  g14176__4319/Y            -       B1->Y R     AO22X1          1  4.6   102   200    1284    (-,-) 
  memory_MEMORY_reg[2][4]/D -       -     R     DFFHQX1         1    -     -     0    1284    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 41: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[2][3]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[2][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1284                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g8978_dup/Y               -       A->Y  F     CLKINVX12       2 17.9    40    41     358    (-,-) 
  g8959__15163/Y            -       B->Y  R     NOR2X8          1  6.8    53    41     399    (-,-) 
  g8935__15162/Y            -       B0->Y F     AOI21X4         1 12.4   142    54     453    (-,-) 
  fopt15083/Y               -       A->Y  R     CLKINVX12       8 47.1    83    87     540    (-,-) 
  g7507/Y                   -       A->Y  R     CLKBUFX8        4 31.5    77   114     655    (-,-) 
  g14578/Y                  -       A->Y  F     CLKINVX8        1  7.2    33    43     698    (-,-) 
  g14512__3680/Y            -       B->Y  F     CLKAND2X12      2 12.3    41    82     780    (-,-) 
  g14625__4319/Y            -       B->Y  F     CLKAND2X12      4 20.1    51    92     872    (-,-) 
  g11/Y                     -       B->Y  R     NAND2X4         2  8.6    69    43     915    (-,-) 
  g15401/Y                  -       B->Y  R     CLKAND2X2       8 21.8   177   168    1083    (-,-) 
  g14175__6260/Y            -       B1->Y R     AO22X1          1  4.6   102   200    1284    (-,-) 
  memory_MEMORY_reg[2][3]/D -       -     R     DFFHQX1         1    -     -     0    1284    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 42: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[2][2]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[2][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1284                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g8978_dup/Y               -       A->Y  F     CLKINVX12       2 17.9    40    41     358    (-,-) 
  g8959__15163/Y            -       B->Y  R     NOR2X8          1  6.8    53    41     399    (-,-) 
  g8935__15162/Y            -       B0->Y F     AOI21X4         1 12.4   142    54     453    (-,-) 
  fopt15083/Y               -       A->Y  R     CLKINVX12       8 47.1    83    87     540    (-,-) 
  g7507/Y                   -       A->Y  R     CLKBUFX8        4 31.5    77   114     655    (-,-) 
  g14578/Y                  -       A->Y  F     CLKINVX8        1  7.2    33    43     698    (-,-) 
  g14512__3680/Y            -       B->Y  F     CLKAND2X12      2 12.3    41    82     780    (-,-) 
  g14625__4319/Y            -       B->Y  F     CLKAND2X12      4 20.1    51    92     872    (-,-) 
  g11/Y                     -       B->Y  R     NAND2X4         2  8.6    69    43     915    (-,-) 
  g15401/Y                  -       B->Y  R     CLKAND2X2       8 21.8   177   168    1083    (-,-) 
  g14174__5107/Y            -       B1->Y R     AO22X1          1  4.6   102   200    1284    (-,-) 
  memory_MEMORY_reg[2][2]/D -       -     R     DFFHQX1         1    -     -     0    1284    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 43: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[2][1]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[2][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1284                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g8978_dup/Y               -       A->Y  F     CLKINVX12       2 17.9    40    41     358    (-,-) 
  g8959__15163/Y            -       B->Y  R     NOR2X8          1  6.8    53    41     399    (-,-) 
  g8935__15162/Y            -       B0->Y F     AOI21X4         1 12.4   142    54     453    (-,-) 
  fopt15083/Y               -       A->Y  R     CLKINVX12       8 47.1    83    87     540    (-,-) 
  g7507/Y                   -       A->Y  R     CLKBUFX8        4 31.5    77   114     655    (-,-) 
  g14578/Y                  -       A->Y  F     CLKINVX8        1  7.2    33    43     698    (-,-) 
  g14512__3680/Y            -       B->Y  F     CLKAND2X12      2 12.3    41    82     780    (-,-) 
  g14625__4319/Y            -       B->Y  F     CLKAND2X12      4 20.1    51    92     872    (-,-) 
  g11/Y                     -       B->Y  R     NAND2X4         2  8.6    69    43     915    (-,-) 
  g15401/Y                  -       B->Y  R     CLKAND2X2       8 21.8   177   168    1083    (-,-) 
  g14173__2398/Y            -       B1->Y R     AO22X1          1  4.6   102   200    1284    (-,-) 
  memory_MEMORY_reg[2][1]/D -       -     R     DFFHQX1         1    -     -     0    1284    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 44: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[2][0]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[2][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     115                  
     Required Time:=    1285                  
      Launch Clock:-       0                  
         Data Path:-    1284                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK     -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  controller_sel_reg/Q      -       CK->Q F     EDFFHQX8        1 18.1    58   268     268    (-,-) 
  g15158/Y                  -       A->Y  R     CLKINVX20       7 58.1    56    49     317    (-,-) 
  g8978_dup/Y               -       A->Y  F     CLKINVX12       2 17.9    40    41     358    (-,-) 
  g8959__15163/Y            -       B->Y  R     NOR2X8          1  6.8    53    41     399    (-,-) 
  g8935__15162/Y            -       B0->Y F     AOI21X4         1 12.4   142    54     453    (-,-) 
  fopt15083/Y               -       A->Y  R     CLKINVX12       8 47.1    83    87     540    (-,-) 
  g7507/Y                   -       A->Y  R     CLKBUFX8        4 31.5    77   114     655    (-,-) 
  g14578/Y                  -       A->Y  F     CLKINVX8        1  7.2    33    43     698    (-,-) 
  g14512__3680/Y            -       B->Y  F     CLKAND2X12      2 12.3    41    82     780    (-,-) 
  g14625__4319/Y            -       B->Y  F     CLKAND2X12      4 20.1    51    92     872    (-,-) 
  g11/Y                     -       B->Y  R     NAND2X4         2  8.6    69    43     915    (-,-) 
  g15401/Y                  -       B->Y  R     CLKAND2X2       8 21.8   177   168    1083    (-,-) 
  g14171__6417/Y            -       B1->Y R     AO22X1          1  4.6   102   200    1284    (-,-) 
  memory_MEMORY_reg[2][0]/D -       -     R     DFFHQX1         1    -     -     0    1284    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 45: MET (1 ps) Setup Check with Pin memory_MEMORY_reg[14][5]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (R) memory_MEMORY_reg[14][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     116                  
     Required Time:=    1284                  
      Launch Clock:-       0                  
         Data Path:-    1283                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK      -       -     R     (arrival)    304    -     0     0       0    (-,-) 
  controller_sel_reg/Q       -       CK->Q F     EDFFHQX8       1 18.1    58   268     268    (-,-) 
  g15158/Y                   -       A->Y  R     CLKINVX20      7 58.1    56    49     317    (-,-) 
  g8978_dup/Y                -       A->Y  F     CLKINVX12      2 17.9    40    41     358    (-,-) 
  g8953__15164/Y             -       B->Y  R     NOR2X8         1 10.0    67    47     405    (-,-) 
  g8945__5477/Y              -       B->Y  F     NOR2X8         1 15.0    55    50     455    (-,-) 
  g15165/Y                   -       A->Y  R     CLKINVX16      6 30.9    42    40     495    (-,-) 
  g7505/Y                    -       A->Y  R     BUFX6          2 16.3    57    82     577    (-,-) 
  g14562__6161/Y             -       B->Y  F     NAND2X8        2 14.5   108    70     647    (-,-) 
  g14514__1617/Y             -       B->Y  R     NOR2X6         2  9.4    81    74     721    (-,-) 
  g14473__8428/Y             -       B->Y  R     CLKAND2X6      4 20.1    69   109     830    (-,-) 
  g14390__2802/Y             -       B->Y  F     NAND2X6        3 11.0   105    74     904    (-,-) 
  g15662/Y                   -       A->Y  R     INVX3          8 22.1   126    98    1003    (-,-) 
  g14240__6783/Y             -       A1->Y F     AOI21X1        1  4.8   210   157    1160    (-,-) 
  g14034__7482/Y             -       B0->Y R     OAI2BB1X1      1  4.6   106   122    1282    (-,-) 
  memory_MEMORY_reg[14][5]/D -       -     R     DFFHQX1        1    -     -     0    1283    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 46: MET (2 ps) Setup Check with Pin memory_MEMORY_reg[24][2]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (F) memory_MEMORY_reg[24][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-      46                  
     Required Time:=    1354                  
      Launch Clock:-       0                  
         Data Path:-    1352                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK      -       -     R     (arrival)    304    -     0     0       0    (-,-) 
  controller_sel_reg/Q       -       CK->Q R     EDFFHQX8       1 18.1    55   241     241    (-,-) 
  g15158/Y                   -       A->Y  F     CLKINVX20      7 58.3    62    53     294    (-,-) 
  g23/Y                      -       B->Y  F     CLKAND2X6      1  9.8    48    91     384    (-,-) 
  g18/Y                      -       A->Y  R     NOR2X8         1 12.4    76    62     446    (-,-) 
  g15457/Y                   -       A->Y  F     CLKINVX12      6 29.8    58    57     503    (-,-) 
  g15458/Y                   -       A->Y  R     INVX3          1  8.1    52    47     550    (-,-) 
  fopt15276/Y                -       A->Y  F     INVX6          4 20.3    70    56     606    (-,-) 
  g14549__1705/Y             -       B->Y  R     NOR2X4         8 33.3   272   162     768    (-,-) 
  g14497__1666/Y             -       B->Y  R     AND3X6        10 31.4   118   280    1048    (-,-) 
  g14435__2346/Y             -       B->Y  F     NOR2X2         5 14.4   159   114    1162    (-,-) 
  g14316__7410/Y             -       B1->Y F     AO22X1         1  4.6   103   190    1352    (-,-) 
  memory_MEMORY_reg[24][2]/D -       -     F     DFFHQX1        1    -     -     0    1352    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 47: MET (2 ps) Setup Check with Pin memory_MEMORY_reg[24][0]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (F) memory_MEMORY_reg[24][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-      46                  
     Required Time:=    1354                  
      Launch Clock:-       0                  
         Data Path:-    1352                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK      -       -     R     (arrival)    304    -     0     0       0    (-,-) 
  controller_sel_reg/Q       -       CK->Q R     EDFFHQX8       1 18.1    55   241     241    (-,-) 
  g15158/Y                   -       A->Y  F     CLKINVX20      7 58.3    62    53     294    (-,-) 
  g23/Y                      -       B->Y  F     CLKAND2X6      1  9.8    48    91     384    (-,-) 
  g18/Y                      -       A->Y  R     NOR2X8         1 12.4    76    62     446    (-,-) 
  g15457/Y                   -       A->Y  F     CLKINVX12      6 29.8    58    57     503    (-,-) 
  g15458/Y                   -       A->Y  R     INVX3          1  8.1    52    47     550    (-,-) 
  fopt15276/Y                -       A->Y  F     INVX6          4 20.3    70    56     606    (-,-) 
  g14549__1705/Y             -       B->Y  R     NOR2X4         8 33.3   272   162     768    (-,-) 
  g14497__1666/Y             -       B->Y  R     AND3X6        10 31.4   118   280    1048    (-,-) 
  g14435__2346/Y             -       B->Y  F     NOR2X2         5 14.4   159   114    1162    (-,-) 
  g14317__6417/Y             -       B1->Y F     AO22X1         1  4.6   103   190    1352    (-,-) 
  memory_MEMORY_reg[24][0]/D -       -     F     DFFHQX1        1    -     -     0    1352    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 48: MET (2 ps) Setup Check with Pin memory_DATA_out_reg[3]/CK->D
          Group: clk
     Startpoint: (R) Program_Counter_PC_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) memory_DATA_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     108                  
     Required Time:=    1292                  
      Launch Clock:-       0                  
         Data Path:-    1291                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  Program_Counter_PC_out_reg[2]/CK -       -     R     (arrival)     304    -     0     0       0    (-,-) 
  Program_Counter_PC_out_reg[2]/Q  -       CK->Q R     DFFRHQX4        4 15.5    87   288     288    (-,-) 
  g7516/Y                          -       A->Y  F     CLKINVX6        1  8.5    42    52     340    (-,-) 
  g8963__5115/Y                    -       B->Y  R     NOR2X6          1  9.7    75    53     393    (-,-) 
  g8946__2398/Y                    -       A->Y  F     NOR2X8          1 15.0    55    58     450    (-,-) 
  fopt5/Y                          -       A->Y  R     CLKINVX16       6 43.5    53    46     497    (-,-) 
  fopt/Y                           -       A->Y  F     CLKINVX12       1 10.0    29    34     531    (-,-) 
  g588__5122/Y                     -       B->Y  R     NOR2X8          2 11.4    70    46     577    (-,-) 
  g584__2802/Y                     -       A->Y  R     CLKAND2X6       4 20.6    70   112     689    (-,-) 
  g15423/Y                         -       B->Y  R     CLKAND2X12      8 30.5    60   109     798    (-,-) 
  g1064__5526/Y                    -       A1->Y F     AOI22X2         1  4.6   148   109     907    (-,-) 
  g10/Y                            -       A->Y  F     CLKAND2X2       1  7.1    78   152    1060    (-,-) 
  g15650/Y                         -       A->Y  R     NAND2X4         1  8.4    66    55    1114    (-,-) 
  g865__4319/Y                     -       B->Y  F     NOR2X6          1  6.1    40    42    1157    (-,-) 
  g15407/Y                         -       B->Y  F     CLKAND2X6       1  6.9    40    78    1235    (-,-) 
  g15405/Y                         -       A1->Y R     OAI21X4         1  4.6    80    56    1291    (-,-) 
  memory_DATA_out_reg[3]/D         -       -     R     DFFHQX1         1    -     -     0    1291    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 49: MET (2 ps) Setup Check with Pin memory_MEMORY_reg[24][4]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (F) memory_MEMORY_reg[24][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-      46                  
     Required Time:=    1354                  
      Launch Clock:-       0                  
         Data Path:-    1352                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK      -       -     R     (arrival)    304    -     0     0       0    (-,-) 
  controller_sel_reg/Q       -       CK->Q R     EDFFHQX8       1 18.1    55   241     241    (-,-) 
  g15158/Y                   -       A->Y  F     CLKINVX20      7 58.3    62    53     294    (-,-) 
  g23/Y                      -       B->Y  F     CLKAND2X6      1  9.8    48    91     384    (-,-) 
  g18/Y                      -       A->Y  R     NOR2X8         1 12.4    76    62     446    (-,-) 
  g15457/Y                   -       A->Y  F     CLKINVX12      6 29.8    58    57     503    (-,-) 
  g15458/Y                   -       A->Y  R     INVX3          1  8.1    52    47     550    (-,-) 
  fopt15276/Y                -       A->Y  F     INVX6          4 20.3    70    56     606    (-,-) 
  g14549__1705/Y             -       B->Y  R     NOR2X4         8 33.3   272   162     768    (-,-) 
  g14497__1666/Y             -       B->Y  R     AND3X6        10 31.4   118   280    1048    (-,-) 
  g14435__2346/Y             -       B->Y  F     NOR2X2         5 14.4   159   114    1162    (-,-) 
  g14314__2346/Y             -       B1->Y F     AO22X1         1  4.6   103   190    1352    (-,-) 
  memory_MEMORY_reg[24][4]/D -       -     F     DFFHQX1        1    -     -     0    1352    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 50: MET (2 ps) Setup Check with Pin memory_MEMORY_reg[24][3]/CK->D
          Group: clk
     Startpoint: (R) controller_sel_reg/CK
          Clock: (R) clk
       Endpoint: (F) memory_MEMORY_reg[24][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-      46                  
     Required Time:=    1354                  
      Launch Clock:-       0                  
         Data Path:-    1352                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  controller_sel_reg/CK      -       -     R     (arrival)    304    -     0     0       0    (-,-) 
  controller_sel_reg/Q       -       CK->Q R     EDFFHQX8       1 18.1    55   241     241    (-,-) 
  g15158/Y                   -       A->Y  F     CLKINVX20      7 58.3    62    53     294    (-,-) 
  g23/Y                      -       B->Y  F     CLKAND2X6      1  9.8    48    91     384    (-,-) 
  g18/Y                      -       A->Y  R     NOR2X8         1 12.4    76    62     446    (-,-) 
  g15457/Y                   -       A->Y  F     CLKINVX12      6 29.8    58    57     503    (-,-) 
  g15458/Y                   -       A->Y  R     INVX3          1  8.1    52    47     550    (-,-) 
  fopt15276/Y                -       A->Y  F     INVX6          4 20.3    70    56     606    (-,-) 
  g14549__1705/Y             -       B->Y  R     NOR2X4         8 33.3   272   162     768    (-,-) 
  g14497__1666/Y             -       B->Y  R     AND3X6        10 31.4   118   280    1048    (-,-) 
  g14435__2346/Y             -       B->Y  F     NOR2X2         5 14.4   159   114    1162    (-,-) 
  g14315__1666/Y             -       B1->Y F     AO22X1         1  4.6   103   190    1352    (-,-) 
  memory_MEMORY_reg[24][3]/D -       -     F     DFFHQX1        1    -     -     0    1352    (-,-) 
#---------------------------------------------------------------------------------------------------

