# Arithmetic-Unit-Project
Logic Design course at Cairo University Faculty of Engineering. Using FPGA, we built a system capable of sequentially evaluating mathematical expressions Using Verilog.
