/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Dec 23 13:19:24 2013
 *                 Full Compile MD5 Checksum e5d1378cc1475b750905e70cb70c73d9
 *                   (minus title and desc)  
 *                 MD5 Checksum              aa943f3142a624837db5321711723fcf
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_XPT_MEMDMA_MCPB_CH8_H__
#define BCHP_XPT_MEMDMA_MCPB_CH8_H__

/***************************************************************************
 *XPT_MEMDMA_MCPB_CH8 - MCPB Channel 8 Configuration
 ***************************************************************************/
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_DESC_CONTROL 0x00a61c00 /* MCPB Channel x Descriptor control information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_DATA_CONTROL 0x00a61c04 /* MCPB Channel x Data control information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_CURR_DESC_ADDRESS 0x00a61c08 /* MCPB Channel x Current Descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_NEXT_DESC_ADDRESS 0x00a61c0c /* MCPB Channel x Next Descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_BUFF_BASE_ADDRESS_UPPER 0x00a61c10 /* MCPB Channel x Data Buffer Base address */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_BUFF_BASE_ADDRESS_LOWER 0x00a61c14 /* MCPB Channel x Data Buffer Base address */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_BUFF_END_ADDRESS_UPPER 0x00a61c18 /* MCPB Channel x Data Buffer End address */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_BUFF_END_ADDRESS_LOWER 0x00a61c1c /* MCPB Channel x Data Buffer End address */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_BUFF_CURR_RD_ADDRESS_UPPER 0x00a61c20 /* MCPB Channel x Current Data Buffer Read address */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_BUFF_CURR_RD_ADDRESS_LOWER 0x00a61c24 /* MCPB Channel x Current Data Buffer Read address */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_BUFF_WRITE_ADDRESS_UPPER 0x00a61c28 /* MCPB Channel x Data Buffer Write address */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_BUFF_WRITE_ADDRESS_LOWER 0x00a61c2c /* MCPB Channel x Data Buffer Write address */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_STATUS_0    0x00a61c30 /* MCPB Channel x Status information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_STATUS_1    0x00a61c34 /* MCPB Channel x CRC value */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_STATUS_2    0x00a61c38 /* MCPB Channel x Manual mode status */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_DESC_SLOT0_STATUS_0 0x00a61c3c /* MCPB channel x Descriptor Slot 0 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_DESC_SLOT0_STATUS_1 0x00a61c40 /* MCPB channel x Descriptor Slot 0 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_DESC_SLOT0_CURR_DESC_ADDR 0x00a61c44 /* MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_DESC_SLOT0_CURR_DATA_ADDR_UPPER 0x00a61c48 /* MCPB Channel x  Descriptor Slot 0 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_DESC_SLOT0_CURR_DATA_ADDR_LOWER 0x00a61c4c /* MCPB Channel x  Descriptor Slot 0 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_DESC_SLOT0_NEXT_TIMESTAMP 0x00a61c50 /* MCPB Channel x Descriptor Slot 0 Next Packet Timestamp */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_DESC_SLOT0_PKT2PKT_TIMESTAMP_DELTA 0x00a61c54 /* MCPB Channel x Descriptor Slot 0 Packet to packet Timestamp delta */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_DESC_SLOT1_STATUS_0 0x00a61c58 /* MCPB channel x Descriptor Slot 1 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_DESC_SLOT1_STATUS_1 0x00a61c5c /* MCPB channel x Descriptor Slot 1 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_DESC_SLOT1_CURR_DESC_ADDR 0x00a61c60 /* MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_DESC_SLOT1_CURR_DATA_ADDR_UPPER 0x00a61c64 /* MCPB Channel x  Descriptor Slot 1 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_DESC_SLOT1_CURR_DATA_ADDR_LOWER 0x00a61c68 /* MCPB Channel x  Descriptor Slot 1 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_DESC_SLOT1_NEXT_TIMESTAMP 0x00a61c6c /* MCPB Channel x Descriptor Slot 1 Next Packet Timestamp */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_DESC_SLOT1_PKT2PKT_TIMESTAMP_DELTA 0x00a61c70 /* MCPB Channel x Descriptor Slot 1 Packet to packet Timestamp delta */
#define BCHP_XPT_MEMDMA_MCPB_CH8_SP_PKT_LEN      0x00a61c74 /* MCPB Channel x Packet length control */
#define BCHP_XPT_MEMDMA_MCPB_CH8_SP_PARSER_CTRL  0x00a61c78 /* MCPB Channel x Parser control */
#define BCHP_XPT_MEMDMA_MCPB_CH8_SP_PARSER_CTRL1 0x00a61c7c /* MCPB Channel x Parser control 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_SP_TS_CONFIG    0x00a61c80 /* MCPB Channel x TS Configuration */
#define BCHP_XPT_MEMDMA_MCPB_CH8_SP_PES_ES_CONFIG 0x00a61c84 /* MCPB Channel x PES and ES Configuration */
#define BCHP_XPT_MEMDMA_MCPB_CH8_SP_PES_SYNC_COUNTER 0x00a61c88 /* MCPB Channel x PES Sync counter */
#define BCHP_XPT_MEMDMA_MCPB_CH8_SP_ASF_CONFIG   0x00a61c8c /* MCPB Channel x ASF Configuration */
#define BCHP_XPT_MEMDMA_MCPB_CH8_SP_STATE_REG_0  0x00a61c90 /* MCPB Channel x Stream Processor State Register 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_SP_STATE_REG_1  0x00a61c94 /* MCPB Channel x Stream Processor State Register 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_SP_STATE_REG_2  0x00a61c98 /* MCPB Channel x Stream Processor State Register 2 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_SP_STATE_REG_3  0x00a61c9c /* MCPB Channel x Stream Processor State Register 3 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_SP_STATE_REG_4  0x00a61ca0 /* MCPB Channel x Stream Processor State Register 4 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_SP_STATE_REG_5  0x00a61ca4 /* MCPB Channel x Stream Processor State Register 5 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_SP_STATE_REG_6  0x00a61ca8 /* MCPB Channel x Stream Processor State Register 6 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_SP_STATE_REG_7  0x00a61cac /* MCPB Channel x Stream Processor State Register 7 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_SP_STATE_REG_8  0x00a61cb0 /* MCPB Channel x Stream Processor State Register 8 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_SP_STATE_REG_9  0x00a61cb4 /* MCPB Channel x Stream Processor State Register 9 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_SP_STATE_REG_10 0x00a61cb8 /* MCPB Channel x Stream Processor State Register 10 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_SP_STATE_REG_11 0x00a61cbc /* MCPB Channel x Stream Processor State Register 11 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_SP_STATE_REG_12 0x00a61cc0 /* MCPB Channel x Stream Processor State Register 12 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_SP_STATE_REG_13 0x00a61cc4 /* MCPB Channel x Stream Processor State Register 13 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_BBUFF_CTRL  0x00a61cc8 /* MCPB Channel x Burst buffer control */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_BBUFF_CRC   0x00a61ccc /* MCPB Channel x Current CRC value */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_BBUFF0_RW_STATUS 0x00a61cd0 /* MCPB Channel x Burst buffer 0 data specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_BBUFF0_RO_STATUS 0x00a61cd4 /* MCPB Channel x Burst buffer 0 control specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_BBUFF1_RW_STATUS 0x00a61cd8 /* MCPB Channel x Burst buffer 1 data specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DMA_BBUFF1_RO_STATUS 0x00a61cdc /* MCPB Channel x Burst buffer 1 control specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_TMEU_BLOCKOUT_CTRL 0x00a61ce0 /* MCPB Channel x Blockout control information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_TMEU_NEXT_BO_MON 0x00a61ce4 /* MCPB Channel x next Blockout monitor information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_TMEU_TIMING_CTRL 0x00a61ce8 /* MCPB Channel x next Blockout monitor information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_TMEU_REF_DIFF_VALUE_TS_MBOX 0x00a61cec /* MCPB Channel x reference difference value and next Timestamp information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_TMEU_TS_ERR_BOUND_EARLY 0x00a61cf0 /* MCPB Channel x TS error bound early information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_TMEU_TS_ERR_BOUND_LATE 0x00a61cf4 /* MCPB Channel x TS error bound late information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_TMEU_NEXT_GPC_MON 0x00a61cf8 /* MCPB Channel x next Global Pacing Counter and Timestamp monitor information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_TMEU_REF_DIFF_VALUE_SIGN 0x00a61cfc /* MCPB Channel x reference difference value sign information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_TMEU_PES_PACING_CTRL 0x00a61d00 /* MCPB Channel x PES pacing control information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_TMEU_SLOT_STATUS 0x00a61d04 /* MCPB Channel x Slot 0 and Slot 1 information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_TMEU_TIMING_INFO_SLOT0_REG1 0x00a61d08 /* MCPB Channel x timing information for Slot 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_TMEU_TIMING_INFO_SLOT0_REG2 0x00a61d0c /* MCPB Channel x timing information for Slot 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_TMEU_TIMING_INFO_SLOT1_REG1 0x00a61d10 /* MCPB Channel x timing information for Slot 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_TMEU_TIMING_INFO_SLOT1_REG2 0x00a61d14 /* MCPB Channel x timing information for Slot 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH8_TMEU_TIMING_INFO_LAST_TIMESTAMP_DELTA 0x00a61d18 /* MCPB Channel x last TS delta value */
#define BCHP_XPT_MEMDMA_MCPB_CH8_TMEU_TIMING_INFO_LAST_NEXT_TIMESTAMP 0x00a61d1c /* MCPB Channel x last NEXT TS value */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_STATUS     0x00a61d20 /* MCPB Channel x DCPM status information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_DESC_ADDR  0x00a61d24 /* MCPB Channel x DCPM descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_DESC_DONE_INT_ADDR 0x00a61d28 /* MCPB Channel x DCPM descriptor done interrupt address information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL 0x00a61d2c /* MCPB Channel x Pause after group of packets control information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_PAUSE_AFTER_GROUP_PACKETS_PKT_COUNTER 0x00a61d30 /* MCPB Channel x Pause after group of packets local packet counter */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_LOCAL_PACKET_COUNTER 0x00a61d34 /* MCPB Channel x local packet counter */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_DATA_ADDR_UPPER 0x00a61d38 /* MCPB Channel x DCPM data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_DATA_ADDR_LOWER 0x00a61d3c /* MCPB Channel x DCPM data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_CURR_DESC_ADDR 0x00a61d40 /* MCPB Channel x DCPM current descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_SLOT_STATUS 0x00a61d44 /* MCPB Channel x DCPM slot status information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_DESC_ADDR_SLOT_0 0x00a61d48 /* MCPB Channel x DCPM completed slot 0 descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_DATA_ADDR_SLOT_0_UPPER 0x00a61d4c /* MCPB Channel x DCPM completed slot 0 data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_DATA_ADDR_SLOT_0_LOWER 0x00a61d50 /* MCPB Channel x DCPM completed slot 0 data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_DESC_ADDR_SLOT_1 0x00a61d54 /* MCPB Channel x DCPM completed slot 1 descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_DATA_ADDR_SLOT_1_UPPER 0x00a61d58 /* MCPB Channel x DCPM completed slot 1 data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH8_DCPM_DATA_ADDR_SLOT_1_LOWER 0x00a61d5c /* MCPB Channel x DCPM completed slot 1 data address information */

#endif /* #ifndef BCHP_XPT_MEMDMA_MCPB_CH8_H__ */

/* End of File */
