/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [43:0] _00_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [11:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_41z;
  wire [5:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~((celloutsig_0_1z | in_data[77]) & celloutsig_0_1z);
  assign celloutsig_0_4z = ~((celloutsig_0_0z[1] | in_data[59]) & celloutsig_0_2z);
  assign celloutsig_1_2z = ~((in_data[189] | celloutsig_1_0z[0]) & celloutsig_1_0z[0]);
  assign celloutsig_1_15z = ~((celloutsig_1_2z | celloutsig_1_13z[5]) & celloutsig_1_2z);
  assign celloutsig_0_6z = ~((celloutsig_0_0z[6] | celloutsig_0_5z) & celloutsig_0_0z[0]);
  assign celloutsig_0_9z = ~((in_data[7] | celloutsig_0_4z) & celloutsig_0_6z);
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z } + { celloutsig_0_0z[5:1], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_20z = in_data[79:69] + celloutsig_0_7z;
  reg [10:0] _09_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _09_ <= 11'h000;
    else _09_ <= celloutsig_1_13z;
  assign out_data[106:96] = _09_;
  reg [17:0] _10_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _10_ <= 18'h00000;
    else _10_ <= { in_data[70:65], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_15z };
  assign _00_[29:12] = _10_;
  assign celloutsig_0_0z = in_data[56:50] / { 1'h1, in_data[14:9] };
  assign celloutsig_0_41z = celloutsig_0_24z[7:2] / { 1'h1, celloutsig_0_0z[4:0] };
  assign celloutsig_0_42z = celloutsig_0_0z[6:1] / { 1'h1, celloutsig_0_14z[12:8] };
  assign celloutsig_1_0z = in_data[158:155] / { 1'h1, in_data[162:160] };
  assign celloutsig_0_19z = celloutsig_0_7z[9:5] / { 1'h1, celloutsig_0_7z[5:2] };
  assign celloutsig_1_4z = in_data[126:112] <= in_data[156:142];
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_1z } <= { celloutsig_0_7z[8:2], celloutsig_0_2z };
  assign celloutsig_0_21z = { _00_[29:28], celloutsig_0_19z } <= celloutsig_0_0z;
  assign celloutsig_1_1z = in_data[127] ? { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } : in_data[187:176];
  assign celloutsig_1_7z = in_data[114] ? { in_data[141:139], celloutsig_1_2z, celloutsig_1_4z } : celloutsig_1_6z[7:3];
  assign celloutsig_1_13z = celloutsig_1_2z ? { celloutsig_1_7z[3:2], celloutsig_1_6z } : { celloutsig_1_6z[6:0], celloutsig_1_9z };
  assign celloutsig_0_14z = celloutsig_0_9z ? in_data[45:32] : { celloutsig_0_7z[10:2], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_5z = in_data[15:9] != celloutsig_0_0z;
  assign celloutsig_0_1z = { celloutsig_0_0z[4:0], celloutsig_0_0z } != in_data[22:11];
  assign celloutsig_0_15z = { celloutsig_0_11z, celloutsig_0_8z } != celloutsig_0_14z[9:2];
  assign celloutsig_0_2z = { celloutsig_0_0z[1:0], celloutsig_0_0z } != { in_data[9:8], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_5z = { in_data[122:115], celloutsig_1_2z, celloutsig_1_4z } >> celloutsig_1_1z[11:2];
  assign celloutsig_0_8z = celloutsig_0_0z >> celloutsig_0_0z;
  assign celloutsig_1_6z = celloutsig_1_5z[9:1] <<< in_data[183:175];
  assign celloutsig_1_9z = celloutsig_1_0z <<< celloutsig_1_7z[4:1];
  assign celloutsig_1_18z = celloutsig_1_7z[4:2] <<< { in_data[106], celloutsig_1_2z, celloutsig_1_15z };
  assign celloutsig_0_22z = celloutsig_0_20z[7:4] <<< { celloutsig_0_0z[3:2], celloutsig_0_6z, celloutsig_0_21z };
  assign celloutsig_0_24z = { in_data[94:85], celloutsig_0_6z, celloutsig_0_21z } <<< { celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_8z };
  assign { _00_[43:30], _00_[11] } = { celloutsig_0_24z[9:1], celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_15z };
  assign { out_data[130:128], out_data[37:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
