###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID scooby.ece.local.cmu.edu)
#  Generated on:      Mon Nov 17 19:39:23 2025
#  Design:            pulse2edge_96
#  Command:           report_timing -max_paths 1 > ${DESIGN}_CRITICAL_PATH.rpt
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   edge_out[5] (v) checked with  leading edge of 'aclk'
Beginpoint: pulse_in[5] (v) triggered by  leading edge of 'aclk'
Path Groups: {in2out}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay              1000.000
+ Phase Shift                 10000.000
+ CPPR Adjustment               0.000
- Uncertainty                 200.000
= Required Time               8800.000
- Arrival Time                1031.000
= Slack Time                  7769.000
     Clock Rise Edge                      0.000
     + Input Delay                      1000.000
     = Beginpoint Arrival Time          1000.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |           Arc            |      Cell       |  Delay |  Arrival | Required | 
     |                                   |                          |                 |        |   Time   |   Time   | 
     |-----------------------------------+--------------------------+-----------------+--------+----------+----------| 
     |                                   | pulse_in[5] v            |                 |        | 1000.000 | 8769.000 | 
     | edge_input_gen_5_.pluse2edge_inst | PULSE_IN v -> EDGE_OUT v | pulse2edge_area | 30.400 | 1030.400 | 8799.400 | 
     |                                   | edge_out[5] v            |                 |  0.600 | 1031.000 | 8800.000 | 
     +---------------------------------------------------------------------------------------------------------------+ 

