<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>UoN RT Dumb Dashboard Firmware: src/packs/ATSAMC21E18A_DFP/component/supc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="c6760248-3651-4426-bb4e-cbb6c815d953"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">UoN RT Dumb Dashboard Firmware
   </div>
   <div id="projectbrief">MPLAB Firmware for Dumb Dashboard</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('component_2supc_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">supc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Component description for SUPC</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2022 Microchip Technology Inc. and its subsidiaries.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Subject to your compliance with these terms, you may use Microchip software and any derivatives</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * exclusively with Microchip products. It is your responsibility to comply with third party license</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * terms applicable to your use of third party software (including open source software) that may</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * accompany Microchip software.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * THIS SOFTWARE IS SUPPLIED BY MICROCHIP &quot;AS IS&quot;. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ALLOWED BY LAW, MICROCHIP&#39;S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* file generated from device description version 2022-03-14T06:33:44Z */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef _SAMC21_SUPC_COMPONENT_H_</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define _SAMC21_SUPC_COMPONENT_H_</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/*   SOFTWARE API DEFINITION FOR SUPC                                         */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* -------- SUPC_INTENCLR : (SUPC Offset: 0x00) (R/W 32) Interrupt Enable Clear -------- */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_RESETVALUE              _UINT32_(0x00)                                       </span><span class="comment">/*  (SUPC_INTENCLR) Interrupt Enable Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BODVDDRDY_Pos           _UINT32_(0)                                          </span><span class="comment">/* (SUPC_INTENCLR) BODVDD Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BODVDDRDY_Msk           (_UINT32_(0x1) &lt;&lt; SUPC_INTENCLR_BODVDDRDY_Pos)       </span><span class="comment">/* (SUPC_INTENCLR) BODVDD Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BODVDDRDY(value)        (SUPC_INTENCLR_BODVDDRDY_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_INTENCLR_BODVDDRDY_Pos)) </span><span class="comment">/* Assigment of value for BODVDDRDY in the SUPC_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BODVDDDET_Pos           _UINT32_(1)                                          </span><span class="comment">/* (SUPC_INTENCLR) BODVDD Detection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BODVDDDET_Msk           (_UINT32_(0x1) &lt;&lt; SUPC_INTENCLR_BODVDDDET_Pos)       </span><span class="comment">/* (SUPC_INTENCLR) BODVDD Detection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BODVDDDET(value)        (SUPC_INTENCLR_BODVDDDET_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_INTENCLR_BODVDDDET_Pos)) </span><span class="comment">/* Assigment of value for BODVDDDET in the SUPC_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BVDDSRDY_Pos            _UINT32_(2)                                          </span><span class="comment">/* (SUPC_INTENCLR) BODVDD Synchronization Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BVDDSRDY_Msk            (_UINT32_(0x1) &lt;&lt; SUPC_INTENCLR_BVDDSRDY_Pos)        </span><span class="comment">/* (SUPC_INTENCLR) BODVDD Synchronization Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BVDDSRDY(value)         (SUPC_INTENCLR_BVDDSRDY_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_INTENCLR_BVDDSRDY_Pos)) </span><span class="comment">/* Assigment of value for BVDDSRDY in the SUPC_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BODCORERDY_Pos          _UINT32_(3)                                          </span><span class="comment">/* (SUPC_INTENCLR) BODCORE Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BODCORERDY_Msk          (_UINT32_(0x1) &lt;&lt; SUPC_INTENCLR_BODCORERDY_Pos)      </span><span class="comment">/* (SUPC_INTENCLR) BODCORE Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BODCORERDY(value)       (SUPC_INTENCLR_BODCORERDY_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_INTENCLR_BODCORERDY_Pos)) </span><span class="comment">/* Assigment of value for BODCORERDY in the SUPC_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BODCOREDET_Pos          _UINT32_(4)                                          </span><span class="comment">/* (SUPC_INTENCLR) BODCORE Detection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BODCOREDET_Msk          (_UINT32_(0x1) &lt;&lt; SUPC_INTENCLR_BODCOREDET_Pos)      </span><span class="comment">/* (SUPC_INTENCLR) BODCORE Detection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BODCOREDET(value)       (SUPC_INTENCLR_BODCOREDET_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_INTENCLR_BODCOREDET_Pos)) </span><span class="comment">/* Assigment of value for BODCOREDET in the SUPC_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BCORESRDY_Pos           _UINT32_(5)                                          </span><span class="comment">/* (SUPC_INTENCLR) BODCORE Synchronization Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BCORESRDY_Msk           (_UINT32_(0x1) &lt;&lt; SUPC_INTENCLR_BCORESRDY_Pos)       </span><span class="comment">/* (SUPC_INTENCLR) BODCORE Synchronization Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_BCORESRDY(value)        (SUPC_INTENCLR_BCORESRDY_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_INTENCLR_BCORESRDY_Pos)) </span><span class="comment">/* Assigment of value for BCORESRDY in the SUPC_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_Msk                     _UINT32_(0x0000003F)                                 </span><span class="comment">/* (SUPC_INTENCLR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/* -------- SUPC_INTENSET : (SUPC Offset: 0x04) (R/W 32) Interrupt Enable Set -------- */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define SUPC_INTENSET_RESETVALUE              _UINT32_(0x00)                                       </span><span class="comment">/*  (SUPC_INTENSET) Interrupt Enable Set  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BODVDDRDY_Pos           _UINT32_(0)                                          </span><span class="comment">/* (SUPC_INTENSET) BODVDD Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BODVDDRDY_Msk           (_UINT32_(0x1) &lt;&lt; SUPC_INTENSET_BODVDDRDY_Pos)       </span><span class="comment">/* (SUPC_INTENSET) BODVDD Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BODVDDRDY(value)        (SUPC_INTENSET_BODVDDRDY_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_INTENSET_BODVDDRDY_Pos)) </span><span class="comment">/* Assigment of value for BODVDDRDY in the SUPC_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BODVDDDET_Pos           _UINT32_(1)                                          </span><span class="comment">/* (SUPC_INTENSET) BODVDD Detection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BODVDDDET_Msk           (_UINT32_(0x1) &lt;&lt; SUPC_INTENSET_BODVDDDET_Pos)       </span><span class="comment">/* (SUPC_INTENSET) BODVDD Detection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BODVDDDET(value)        (SUPC_INTENSET_BODVDDDET_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_INTENSET_BODVDDDET_Pos)) </span><span class="comment">/* Assigment of value for BODVDDDET in the SUPC_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BVDDSRDY_Pos            _UINT32_(2)                                          </span><span class="comment">/* (SUPC_INTENSET) BODVDD Synchronization Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BVDDSRDY_Msk            (_UINT32_(0x1) &lt;&lt; SUPC_INTENSET_BVDDSRDY_Pos)        </span><span class="comment">/* (SUPC_INTENSET) BODVDD Synchronization Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BVDDSRDY(value)         (SUPC_INTENSET_BVDDSRDY_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_INTENSET_BVDDSRDY_Pos)) </span><span class="comment">/* Assigment of value for BVDDSRDY in the SUPC_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BODCORERDY_Pos          _UINT32_(3)                                          </span><span class="comment">/* (SUPC_INTENSET) BODCORE Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BODCORERDY_Msk          (_UINT32_(0x1) &lt;&lt; SUPC_INTENSET_BODCORERDY_Pos)      </span><span class="comment">/* (SUPC_INTENSET) BODCORE Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BODCORERDY(value)       (SUPC_INTENSET_BODCORERDY_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_INTENSET_BODCORERDY_Pos)) </span><span class="comment">/* Assigment of value for BODCORERDY in the SUPC_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BODCOREDET_Pos          _UINT32_(4)                                          </span><span class="comment">/* (SUPC_INTENSET) BODCORE Detection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BODCOREDET_Msk          (_UINT32_(0x1) &lt;&lt; SUPC_INTENSET_BODCOREDET_Pos)      </span><span class="comment">/* (SUPC_INTENSET) BODCORE Detection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BODCOREDET(value)       (SUPC_INTENSET_BODCOREDET_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_INTENSET_BODCOREDET_Pos)) </span><span class="comment">/* Assigment of value for BODCOREDET in the SUPC_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BCORESRDY_Pos           _UINT32_(5)                                          </span><span class="comment">/* (SUPC_INTENSET) BODCORE Synchronization Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BCORESRDY_Msk           (_UINT32_(0x1) &lt;&lt; SUPC_INTENSET_BCORESRDY_Pos)       </span><span class="comment">/* (SUPC_INTENSET) BODCORE Synchronization Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define SUPC_INTENSET_BCORESRDY(value)        (SUPC_INTENSET_BCORESRDY_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_INTENSET_BCORESRDY_Pos)) </span><span class="comment">/* Assigment of value for BCORESRDY in the SUPC_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define SUPC_INTENSET_Msk                     _UINT32_(0x0000003F)                                 </span><span class="comment">/* (SUPC_INTENSET) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* -------- SUPC_INTFLAG : (SUPC Offset: 0x08) (R/W 32) Interrupt Flag Status and Clear -------- */</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_RESETVALUE               _UINT32_(0x00)                                       </span><span class="comment">/*  (SUPC_INTFLAG) Interrupt Flag Status and Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BODVDDRDY_Pos            _UINT32_(0)                                          </span><span class="comment">/* (SUPC_INTFLAG) BODVDD Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BODVDDRDY_Msk            (_UINT32_(0x1) &lt;&lt; SUPC_INTFLAG_BODVDDRDY_Pos)        </span><span class="comment">/* (SUPC_INTFLAG) BODVDD Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BODVDDRDY(value)         (SUPC_INTFLAG_BODVDDRDY_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_INTFLAG_BODVDDRDY_Pos)) </span><span class="comment">/* Assigment of value for BODVDDRDY in the SUPC_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BODVDDDET_Pos            _UINT32_(1)                                          </span><span class="comment">/* (SUPC_INTFLAG) BODVDD Detection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BODVDDDET_Msk            (_UINT32_(0x1) &lt;&lt; SUPC_INTFLAG_BODVDDDET_Pos)        </span><span class="comment">/* (SUPC_INTFLAG) BODVDD Detection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BODVDDDET(value)         (SUPC_INTFLAG_BODVDDDET_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_INTFLAG_BODVDDDET_Pos)) </span><span class="comment">/* Assigment of value for BODVDDDET in the SUPC_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BVDDSRDY_Pos             _UINT32_(2)                                          </span><span class="comment">/* (SUPC_INTFLAG) BODVDD Synchronization Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BVDDSRDY_Msk             (_UINT32_(0x1) &lt;&lt; SUPC_INTFLAG_BVDDSRDY_Pos)         </span><span class="comment">/* (SUPC_INTFLAG) BODVDD Synchronization Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BVDDSRDY(value)          (SUPC_INTFLAG_BVDDSRDY_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_INTFLAG_BVDDSRDY_Pos)) </span><span class="comment">/* Assigment of value for BVDDSRDY in the SUPC_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BODCORERDY_Pos           _UINT32_(3)                                          </span><span class="comment">/* (SUPC_INTFLAG) BODCORE Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BODCORERDY_Msk           (_UINT32_(0x1) &lt;&lt; SUPC_INTFLAG_BODCORERDY_Pos)       </span><span class="comment">/* (SUPC_INTFLAG) BODCORE Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BODCORERDY(value)        (SUPC_INTFLAG_BODCORERDY_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_INTFLAG_BODCORERDY_Pos)) </span><span class="comment">/* Assigment of value for BODCORERDY in the SUPC_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BODCOREDET_Pos           _UINT32_(4)                                          </span><span class="comment">/* (SUPC_INTFLAG) BODCORE Detection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BODCOREDET_Msk           (_UINT32_(0x1) &lt;&lt; SUPC_INTFLAG_BODCOREDET_Pos)       </span><span class="comment">/* (SUPC_INTFLAG) BODCORE Detection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BODCOREDET(value)        (SUPC_INTFLAG_BODCOREDET_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_INTFLAG_BODCOREDET_Pos)) </span><span class="comment">/* Assigment of value for BODCOREDET in the SUPC_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BCORESRDY_Pos            _UINT32_(5)                                          </span><span class="comment">/* (SUPC_INTFLAG) BODCORE Synchronization Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BCORESRDY_Msk            (_UINT32_(0x1) &lt;&lt; SUPC_INTFLAG_BCORESRDY_Pos)        </span><span class="comment">/* (SUPC_INTFLAG) BODCORE Synchronization Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_BCORESRDY(value)         (SUPC_INTFLAG_BCORESRDY_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_INTFLAG_BCORESRDY_Pos)) </span><span class="comment">/* Assigment of value for BCORESRDY in the SUPC_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_Msk                      _UINT32_(0x0000003F)                                 </span><span class="comment">/* (SUPC_INTFLAG) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160; </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/* -------- SUPC_STATUS : (SUPC Offset: 0x0C) ( R/ 32) Power and Clocks Status -------- */</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define SUPC_STATUS_RESETVALUE                _UINT32_(0x00)                                       </span><span class="comment">/*  (SUPC_STATUS) Power and Clocks Status  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define SUPC_STATUS_BODVDDRDY_Pos             _UINT32_(0)                                          </span><span class="comment">/* (SUPC_STATUS) BODVDD Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define SUPC_STATUS_BODVDDRDY_Msk             (_UINT32_(0x1) &lt;&lt; SUPC_STATUS_BODVDDRDY_Pos)         </span><span class="comment">/* (SUPC_STATUS) BODVDD Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define SUPC_STATUS_BODVDDRDY(value)          (SUPC_STATUS_BODVDDRDY_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_STATUS_BODVDDRDY_Pos)) </span><span class="comment">/* Assigment of value for BODVDDRDY in the SUPC_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define SUPC_STATUS_BODVDDDET_Pos             _UINT32_(1)                                          </span><span class="comment">/* (SUPC_STATUS) BODVDD Detection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define SUPC_STATUS_BODVDDDET_Msk             (_UINT32_(0x1) &lt;&lt; SUPC_STATUS_BODVDDDET_Pos)         </span><span class="comment">/* (SUPC_STATUS) BODVDD Detection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define SUPC_STATUS_BODVDDDET(value)          (SUPC_STATUS_BODVDDDET_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_STATUS_BODVDDDET_Pos)) </span><span class="comment">/* Assigment of value for BODVDDDET in the SUPC_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define SUPC_STATUS_BVDDSRDY_Pos              _UINT32_(2)                                          </span><span class="comment">/* (SUPC_STATUS) BODVDD Synchronization Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define SUPC_STATUS_BVDDSRDY_Msk              (_UINT32_(0x1) &lt;&lt; SUPC_STATUS_BVDDSRDY_Pos)          </span><span class="comment">/* (SUPC_STATUS) BODVDD Synchronization Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define SUPC_STATUS_BVDDSRDY(value)           (SUPC_STATUS_BVDDSRDY_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_STATUS_BVDDSRDY_Pos)) </span><span class="comment">/* Assigment of value for BVDDSRDY in the SUPC_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define SUPC_STATUS_BODCORERDY_Pos            _UINT32_(3)                                          </span><span class="comment">/* (SUPC_STATUS) BODCORE Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define SUPC_STATUS_BODCORERDY_Msk            (_UINT32_(0x1) &lt;&lt; SUPC_STATUS_BODCORERDY_Pos)        </span><span class="comment">/* (SUPC_STATUS) BODCORE Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define SUPC_STATUS_BODCORERDY(value)         (SUPC_STATUS_BODCORERDY_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_STATUS_BODCORERDY_Pos)) </span><span class="comment">/* Assigment of value for BODCORERDY in the SUPC_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define SUPC_STATUS_BODCOREDET_Pos            _UINT32_(4)                                          </span><span class="comment">/* (SUPC_STATUS) BODCORE Detection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define SUPC_STATUS_BODCOREDET_Msk            (_UINT32_(0x1) &lt;&lt; SUPC_STATUS_BODCOREDET_Pos)        </span><span class="comment">/* (SUPC_STATUS) BODCORE Detection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define SUPC_STATUS_BODCOREDET(value)         (SUPC_STATUS_BODCOREDET_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_STATUS_BODCOREDET_Pos)) </span><span class="comment">/* Assigment of value for BODCOREDET in the SUPC_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define SUPC_STATUS_BCORESRDY_Pos             _UINT32_(5)                                          </span><span class="comment">/* (SUPC_STATUS) BODCORE Synchronization Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define SUPC_STATUS_BCORESRDY_Msk             (_UINT32_(0x1) &lt;&lt; SUPC_STATUS_BCORESRDY_Pos)         </span><span class="comment">/* (SUPC_STATUS) BODCORE Synchronization Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define SUPC_STATUS_BCORESRDY(value)          (SUPC_STATUS_BCORESRDY_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_STATUS_BCORESRDY_Pos)) </span><span class="comment">/* Assigment of value for BCORESRDY in the SUPC_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define SUPC_STATUS_Msk                       _UINT32_(0x0000003F)                                 </span><span class="comment">/* (SUPC_STATUS) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* -------- SUPC_BODVDD : (SUPC Offset: 0x10) (R/W 32) BODVDD Control -------- */</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_RESETVALUE                _UINT32_(0x00)                                       </span><span class="comment">/*  (SUPC_BODVDD) BODVDD Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_ENABLE_Pos                _UINT32_(1)                                          </span><span class="comment">/* (SUPC_BODVDD) Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_ENABLE_Msk                (_UINT32_(0x1) &lt;&lt; SUPC_BODVDD_ENABLE_Pos)            </span><span class="comment">/* (SUPC_BODVDD) Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_ENABLE(value)             (SUPC_BODVDD_ENABLE_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_BODVDD_ENABLE_Pos)) </span><span class="comment">/* Assigment of value for ENABLE in the SUPC_BODVDD register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_HYST_Pos                  _UINT32_(2)                                          </span><span class="comment">/* (SUPC_BODVDD) Hysteresis Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_HYST_Msk                  (_UINT32_(0x1) &lt;&lt; SUPC_BODVDD_HYST_Pos)              </span><span class="comment">/* (SUPC_BODVDD) Hysteresis Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_HYST(value)               (SUPC_BODVDD_HYST_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_BODVDD_HYST_Pos)) </span><span class="comment">/* Assigment of value for HYST in the SUPC_BODVDD register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_ACTION_Pos                _UINT32_(3)                                          </span><span class="comment">/* (SUPC_BODVDD) Action when Threshold Crossed Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_ACTION_Msk                (_UINT32_(0x3) &lt;&lt; SUPC_BODVDD_ACTION_Pos)            </span><span class="comment">/* (SUPC_BODVDD) Action when Threshold Crossed Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_ACTION(value)             (SUPC_BODVDD_ACTION_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_BODVDD_ACTION_Pos)) </span><span class="comment">/* Assigment of value for ACTION in the SUPC_BODVDD register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define   SUPC_BODVDD_ACTION_NONE_Val         _UINT32_(0x0)                                        </span><span class="comment">/* (SUPC_BODVDD) No action  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define   SUPC_BODVDD_ACTION_RESET_Val        _UINT32_(0x1)                                        </span><span class="comment">/* (SUPC_BODVDD) The BODVDD generates a reset  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define   SUPC_BODVDD_ACTION_INT_Val          _UINT32_(0x2)                                        </span><span class="comment">/* (SUPC_BODVDD) The BODVDD generates an interrupt  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_ACTION_NONE               (SUPC_BODVDD_ACTION_NONE_Val &lt;&lt; SUPC_BODVDD_ACTION_Pos) </span><span class="comment">/* (SUPC_BODVDD) No action Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_ACTION_RESET              (SUPC_BODVDD_ACTION_RESET_Val &lt;&lt; SUPC_BODVDD_ACTION_Pos) </span><span class="comment">/* (SUPC_BODVDD) The BODVDD generates a reset Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_ACTION_INT                (SUPC_BODVDD_ACTION_INT_Val &lt;&lt; SUPC_BODVDD_ACTION_Pos) </span><span class="comment">/* (SUPC_BODVDD) The BODVDD generates an interrupt Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_STDBYCFG_Pos              _UINT32_(5)                                          </span><span class="comment">/* (SUPC_BODVDD) Configuration in Standby mode Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_STDBYCFG_Msk              (_UINT32_(0x1) &lt;&lt; SUPC_BODVDD_STDBYCFG_Pos)          </span><span class="comment">/* (SUPC_BODVDD) Configuration in Standby mode Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_STDBYCFG(value)           (SUPC_BODVDD_STDBYCFG_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_BODVDD_STDBYCFG_Pos)) </span><span class="comment">/* Assigment of value for STDBYCFG in the SUPC_BODVDD register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_RUNSTDBY_Pos              _UINT32_(6)                                          </span><span class="comment">/* (SUPC_BODVDD) Run during Standby Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_RUNSTDBY_Msk              (_UINT32_(0x1) &lt;&lt; SUPC_BODVDD_RUNSTDBY_Pos)          </span><span class="comment">/* (SUPC_BODVDD) Run during Standby Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_RUNSTDBY(value)           (SUPC_BODVDD_RUNSTDBY_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_BODVDD_RUNSTDBY_Pos)) </span><span class="comment">/* Assigment of value for RUNSTDBY in the SUPC_BODVDD register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_ACTCFG_Pos                _UINT32_(8)                                          </span><span class="comment">/* (SUPC_BODVDD) Configuration in Active mode Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_ACTCFG_Msk                (_UINT32_(0x1) &lt;&lt; SUPC_BODVDD_ACTCFG_Pos)            </span><span class="comment">/* (SUPC_BODVDD) Configuration in Active mode Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_ACTCFG(value)             (SUPC_BODVDD_ACTCFG_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_BODVDD_ACTCFG_Pos)) </span><span class="comment">/* Assigment of value for ACTCFG in the SUPC_BODVDD register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_PSEL_Pos                  _UINT32_(12)                                         </span><span class="comment">/* (SUPC_BODVDD) Prescaler Select Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_PSEL_Msk                  (_UINT32_(0xF) &lt;&lt; SUPC_BODVDD_PSEL_Pos)              </span><span class="comment">/* (SUPC_BODVDD) Prescaler Select Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_PSEL(value)               (SUPC_BODVDD_PSEL_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_BODVDD_PSEL_Pos)) </span><span class="comment">/* Assigment of value for PSEL in the SUPC_BODVDD register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define   SUPC_BODVDD_PSEL_DIV2_Val           _UINT32_(0x0)                                        </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define   SUPC_BODVDD_PSEL_DIV4_Val           _UINT32_(0x1)                                        </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define   SUPC_BODVDD_PSEL_DIV8_Val           _UINT32_(0x2)                                        </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 8  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define   SUPC_BODVDD_PSEL_DIV16_Val          _UINT32_(0x3)                                        </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 16  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define   SUPC_BODVDD_PSEL_DIV32_Val          _UINT32_(0x4)                                        </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 32  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define   SUPC_BODVDD_PSEL_DIV64_Val          _UINT32_(0x5)                                        </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 64  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define   SUPC_BODVDD_PSEL_DIV128_Val         _UINT32_(0x6)                                        </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 128  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define   SUPC_BODVDD_PSEL_DIV256_Val         _UINT32_(0x7)                                        </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 256  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define   SUPC_BODVDD_PSEL_DIV512_Val         _UINT32_(0x8)                                        </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 512  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define   SUPC_BODVDD_PSEL_DIV1024_Val        _UINT32_(0x9)                                        </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 1024  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define   SUPC_BODVDD_PSEL_DIV2048_Val        _UINT32_(0xA)                                        </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 2048  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define   SUPC_BODVDD_PSEL_DIV4096_Val        _UINT32_(0xB)                                        </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 4096  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define   SUPC_BODVDD_PSEL_DIV8192_Val        _UINT32_(0xC)                                        </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 8192  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define   SUPC_BODVDD_PSEL_DIV16384_Val       _UINT32_(0xD)                                        </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 16384  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define   SUPC_BODVDD_PSEL_DIV32768_Val       _UINT32_(0xE)                                        </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 32768  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define   SUPC_BODVDD_PSEL_DIV65536_Val       _UINT32_(0xF)                                        </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 65536  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_PSEL_DIV2                 (SUPC_BODVDD_PSEL_DIV2_Val &lt;&lt; SUPC_BODVDD_PSEL_Pos)  </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 2 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_PSEL_DIV4                 (SUPC_BODVDD_PSEL_DIV4_Val &lt;&lt; SUPC_BODVDD_PSEL_Pos)  </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 4 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_PSEL_DIV8                 (SUPC_BODVDD_PSEL_DIV8_Val &lt;&lt; SUPC_BODVDD_PSEL_Pos)  </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 8 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_PSEL_DIV16                (SUPC_BODVDD_PSEL_DIV16_Val &lt;&lt; SUPC_BODVDD_PSEL_Pos) </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 16 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_PSEL_DIV32                (SUPC_BODVDD_PSEL_DIV32_Val &lt;&lt; SUPC_BODVDD_PSEL_Pos) </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 32 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_PSEL_DIV64                (SUPC_BODVDD_PSEL_DIV64_Val &lt;&lt; SUPC_BODVDD_PSEL_Pos) </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 64 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_PSEL_DIV128               (SUPC_BODVDD_PSEL_DIV128_Val &lt;&lt; SUPC_BODVDD_PSEL_Pos) </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 128 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_PSEL_DIV256               (SUPC_BODVDD_PSEL_DIV256_Val &lt;&lt; SUPC_BODVDD_PSEL_Pos) </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 256 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_PSEL_DIV512               (SUPC_BODVDD_PSEL_DIV512_Val &lt;&lt; SUPC_BODVDD_PSEL_Pos) </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 512 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_PSEL_DIV1024              (SUPC_BODVDD_PSEL_DIV1024_Val &lt;&lt; SUPC_BODVDD_PSEL_Pos) </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 1024 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_PSEL_DIV2048              (SUPC_BODVDD_PSEL_DIV2048_Val &lt;&lt; SUPC_BODVDD_PSEL_Pos) </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 2048 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_PSEL_DIV4096              (SUPC_BODVDD_PSEL_DIV4096_Val &lt;&lt; SUPC_BODVDD_PSEL_Pos) </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 4096 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_PSEL_DIV8192              (SUPC_BODVDD_PSEL_DIV8192_Val &lt;&lt; SUPC_BODVDD_PSEL_Pos) </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 8192 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_PSEL_DIV16384             (SUPC_BODVDD_PSEL_DIV16384_Val &lt;&lt; SUPC_BODVDD_PSEL_Pos) </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 16384 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_PSEL_DIV32768             (SUPC_BODVDD_PSEL_DIV32768_Val &lt;&lt; SUPC_BODVDD_PSEL_Pos) </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 32768 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_PSEL_DIV65536             (SUPC_BODVDD_PSEL_DIV65536_Val &lt;&lt; SUPC_BODVDD_PSEL_Pos) </span><span class="comment">/* (SUPC_BODVDD) Divide clock by 65536 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_LEVEL_Pos                 _UINT32_(16)                                         </span><span class="comment">/* (SUPC_BODVDD) Threshold Level for VDD Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_LEVEL_Msk                 (_UINT32_(0x3F) &lt;&lt; SUPC_BODVDD_LEVEL_Pos)            </span><span class="comment">/* (SUPC_BODVDD) Threshold Level for VDD Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_LEVEL(value)              (SUPC_BODVDD_LEVEL_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_BODVDD_LEVEL_Pos)) </span><span class="comment">/* Assigment of value for LEVEL in the SUPC_BODVDD register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_Msk                       _UINT32_(0x003FF17E)                                 </span><span class="comment">/* (SUPC_BODVDD) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/* -------- SUPC_BODCORE : (SUPC Offset: 0x14) (R/W 32) BODCORE Control -------- */</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_RESETVALUE               _UINT32_(0x00)                                       </span><span class="comment">/*  (SUPC_BODCORE) BODCORE Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_ENABLE_Pos               _UINT32_(1)                                          </span><span class="comment">/* (SUPC_BODCORE) Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_ENABLE_Msk               (_UINT32_(0x1) &lt;&lt; SUPC_BODCORE_ENABLE_Pos)           </span><span class="comment">/* (SUPC_BODCORE) Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_ENABLE(value)            (SUPC_BODCORE_ENABLE_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_BODCORE_ENABLE_Pos)) </span><span class="comment">/* Assigment of value for ENABLE in the SUPC_BODCORE register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_HYST_Pos                 _UINT32_(2)                                          </span><span class="comment">/* (SUPC_BODCORE) Hysteresis Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_HYST_Msk                 (_UINT32_(0x1) &lt;&lt; SUPC_BODCORE_HYST_Pos)             </span><span class="comment">/* (SUPC_BODCORE) Hysteresis Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_HYST(value)              (SUPC_BODCORE_HYST_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_BODCORE_HYST_Pos)) </span><span class="comment">/* Assigment of value for HYST in the SUPC_BODCORE register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_ACTION_Pos               _UINT32_(3)                                          </span><span class="comment">/* (SUPC_BODCORE) Action when Threshold Crossed Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_ACTION_Msk               (_UINT32_(0x3) &lt;&lt; SUPC_BODCORE_ACTION_Pos)           </span><span class="comment">/* (SUPC_BODCORE) Action when Threshold Crossed Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_ACTION(value)            (SUPC_BODCORE_ACTION_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_BODCORE_ACTION_Pos)) </span><span class="comment">/* Assigment of value for ACTION in the SUPC_BODCORE register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define   SUPC_BODCORE_ACTION_NONE_Val        _UINT32_(0x0)                                        </span><span class="comment">/* (SUPC_BODCORE) No action  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define   SUPC_BODCORE_ACTION_RESET_Val       _UINT32_(0x1)                                        </span><span class="comment">/* (SUPC_BODCORE) The BODCORE generates a reset  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define   SUPC_BODCORE_ACTION_INT_Val         _UINT32_(0x2)                                        </span><span class="comment">/* (SUPC_BODCORE) The BODCORE generates an interrupt  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_ACTION_NONE              (SUPC_BODCORE_ACTION_NONE_Val &lt;&lt; SUPC_BODCORE_ACTION_Pos) </span><span class="comment">/* (SUPC_BODCORE) No action Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_ACTION_RESET             (SUPC_BODCORE_ACTION_RESET_Val &lt;&lt; SUPC_BODCORE_ACTION_Pos) </span><span class="comment">/* (SUPC_BODCORE) The BODCORE generates a reset Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_ACTION_INT               (SUPC_BODCORE_ACTION_INT_Val &lt;&lt; SUPC_BODCORE_ACTION_Pos) </span><span class="comment">/* (SUPC_BODCORE) The BODCORE generates an interrupt Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_STDBYCFG_Pos             _UINT32_(5)                                          </span><span class="comment">/* (SUPC_BODCORE) Configuration in Standby mode Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_STDBYCFG_Msk             (_UINT32_(0x1) &lt;&lt; SUPC_BODCORE_STDBYCFG_Pos)         </span><span class="comment">/* (SUPC_BODCORE) Configuration in Standby mode Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_STDBYCFG(value)          (SUPC_BODCORE_STDBYCFG_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_BODCORE_STDBYCFG_Pos)) </span><span class="comment">/* Assigment of value for STDBYCFG in the SUPC_BODCORE register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_RUNSTDBY_Pos             _UINT32_(6)                                          </span><span class="comment">/* (SUPC_BODCORE) Run during Standby Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_RUNSTDBY_Msk             (_UINT32_(0x1) &lt;&lt; SUPC_BODCORE_RUNSTDBY_Pos)         </span><span class="comment">/* (SUPC_BODCORE) Run during Standby Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_RUNSTDBY(value)          (SUPC_BODCORE_RUNSTDBY_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_BODCORE_RUNSTDBY_Pos)) </span><span class="comment">/* Assigment of value for RUNSTDBY in the SUPC_BODCORE register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_ACTCFG_Pos               _UINT32_(8)                                          </span><span class="comment">/* (SUPC_BODCORE) Configuration in Active mode Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_ACTCFG_Msk               (_UINT32_(0x1) &lt;&lt; SUPC_BODCORE_ACTCFG_Pos)           </span><span class="comment">/* (SUPC_BODCORE) Configuration in Active mode Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_ACTCFG(value)            (SUPC_BODCORE_ACTCFG_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_BODCORE_ACTCFG_Pos)) </span><span class="comment">/* Assigment of value for ACTCFG in the SUPC_BODCORE register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_PSEL_Pos                 _UINT32_(12)                                         </span><span class="comment">/* (SUPC_BODCORE) Prescaler Select Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_PSEL_Msk                 (_UINT32_(0xF) &lt;&lt; SUPC_BODCORE_PSEL_Pos)             </span><span class="comment">/* (SUPC_BODCORE) Prescaler Select Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_PSEL(value)              (SUPC_BODCORE_PSEL_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_BODCORE_PSEL_Pos)) </span><span class="comment">/* Assigment of value for PSEL in the SUPC_BODCORE register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define   SUPC_BODCORE_PSEL_DIV2_Val          _UINT32_(0x0)                                        </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define   SUPC_BODCORE_PSEL_DIV4_Val          _UINT32_(0x1)                                        </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define   SUPC_BODCORE_PSEL_DIV8_Val          _UINT32_(0x2)                                        </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 8  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define   SUPC_BODCORE_PSEL_DIV16_Val         _UINT32_(0x3)                                        </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 16  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define   SUPC_BODCORE_PSEL_DIV32_Val         _UINT32_(0x4)                                        </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 32  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define   SUPC_BODCORE_PSEL_DIV64_Val         _UINT32_(0x5)                                        </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 64  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define   SUPC_BODCORE_PSEL_DIV128_Val        _UINT32_(0x6)                                        </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 128  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define   SUPC_BODCORE_PSEL_DIV256_Val        _UINT32_(0x7)                                        </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 256  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define   SUPC_BODCORE_PSEL_DIV512_Val        _UINT32_(0x8)                                        </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 512  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define   SUPC_BODCORE_PSEL_DIV1024_Val       _UINT32_(0x9)                                        </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 1024  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define   SUPC_BODCORE_PSEL_DIV2048_Val       _UINT32_(0xA)                                        </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 2048  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define   SUPC_BODCORE_PSEL_DIV4096_Val       _UINT32_(0xB)                                        </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 4096  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define   SUPC_BODCORE_PSEL_DIV8192_Val       _UINT32_(0xC)                                        </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 8192  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define   SUPC_BODCORE_PSEL_DIV16384_Val      _UINT32_(0xD)                                        </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 16384  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define   SUPC_BODCORE_PSEL_DIV32768_Val      _UINT32_(0xE)                                        </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 32768  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define   SUPC_BODCORE_PSEL_DIV65536_Val      _UINT32_(0xF)                                        </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 65536  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_PSEL_DIV2                (SUPC_BODCORE_PSEL_DIV2_Val &lt;&lt; SUPC_BODCORE_PSEL_Pos) </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 2 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_PSEL_DIV4                (SUPC_BODCORE_PSEL_DIV4_Val &lt;&lt; SUPC_BODCORE_PSEL_Pos) </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 4 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_PSEL_DIV8                (SUPC_BODCORE_PSEL_DIV8_Val &lt;&lt; SUPC_BODCORE_PSEL_Pos) </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 8 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_PSEL_DIV16               (SUPC_BODCORE_PSEL_DIV16_Val &lt;&lt; SUPC_BODCORE_PSEL_Pos) </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 16 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_PSEL_DIV32               (SUPC_BODCORE_PSEL_DIV32_Val &lt;&lt; SUPC_BODCORE_PSEL_Pos) </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 32 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_PSEL_DIV64               (SUPC_BODCORE_PSEL_DIV64_Val &lt;&lt; SUPC_BODCORE_PSEL_Pos) </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 64 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_PSEL_DIV128              (SUPC_BODCORE_PSEL_DIV128_Val &lt;&lt; SUPC_BODCORE_PSEL_Pos) </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 128 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_PSEL_DIV256              (SUPC_BODCORE_PSEL_DIV256_Val &lt;&lt; SUPC_BODCORE_PSEL_Pos) </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 256 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_PSEL_DIV512              (SUPC_BODCORE_PSEL_DIV512_Val &lt;&lt; SUPC_BODCORE_PSEL_Pos) </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 512 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_PSEL_DIV1024             (SUPC_BODCORE_PSEL_DIV1024_Val &lt;&lt; SUPC_BODCORE_PSEL_Pos) </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 1024 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_PSEL_DIV2048             (SUPC_BODCORE_PSEL_DIV2048_Val &lt;&lt; SUPC_BODCORE_PSEL_Pos) </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 2048 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_PSEL_DIV4096             (SUPC_BODCORE_PSEL_DIV4096_Val &lt;&lt; SUPC_BODCORE_PSEL_Pos) </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 4096 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_PSEL_DIV8192             (SUPC_BODCORE_PSEL_DIV8192_Val &lt;&lt; SUPC_BODCORE_PSEL_Pos) </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 8192 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_PSEL_DIV16384            (SUPC_BODCORE_PSEL_DIV16384_Val &lt;&lt; SUPC_BODCORE_PSEL_Pos) </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 16384 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_PSEL_DIV32768            (SUPC_BODCORE_PSEL_DIV32768_Val &lt;&lt; SUPC_BODCORE_PSEL_Pos) </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 32768 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_PSEL_DIV65536            (SUPC_BODCORE_PSEL_DIV65536_Val &lt;&lt; SUPC_BODCORE_PSEL_Pos) </span><span class="comment">/* (SUPC_BODCORE) Divide clock by 65536 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_LEVEL_Pos                _UINT32_(16)                                         </span><span class="comment">/* (SUPC_BODCORE) Threshold Level Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_LEVEL_Msk                (_UINT32_(0x3F) &lt;&lt; SUPC_BODCORE_LEVEL_Pos)           </span><span class="comment">/* (SUPC_BODCORE) Threshold Level Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_LEVEL(value)             (SUPC_BODCORE_LEVEL_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_BODCORE_LEVEL_Pos)) </span><span class="comment">/* Assigment of value for LEVEL in the SUPC_BODCORE register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_Msk                      _UINT32_(0x003FF17E)                                 </span><span class="comment">/* (SUPC_BODCORE) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160; </div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/* -------- SUPC_VREG : (SUPC Offset: 0x18) (R/W 32) VREG Control -------- */</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define SUPC_VREG_RESETVALUE                  _UINT32_(0x00)                                       </span><span class="comment">/*  (SUPC_VREG) VREG Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160; </div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define SUPC_VREG_ENABLE_Pos                  _UINT32_(1)                                          </span><span class="comment">/* (SUPC_VREG) Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define SUPC_VREG_ENABLE_Msk                  (_UINT32_(0x1) &lt;&lt; SUPC_VREG_ENABLE_Pos)              </span><span class="comment">/* (SUPC_VREG) Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define SUPC_VREG_ENABLE(value)               (SUPC_VREG_ENABLE_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_VREG_ENABLE_Pos)) </span><span class="comment">/* Assigment of value for ENABLE in the SUPC_VREG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define SUPC_VREG_RUNSTDBY_Pos                _UINT32_(6)                                          </span><span class="comment">/* (SUPC_VREG) Run during Standby Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define SUPC_VREG_RUNSTDBY_Msk                (_UINT32_(0x1) &lt;&lt; SUPC_VREG_RUNSTDBY_Pos)            </span><span class="comment">/* (SUPC_VREG) Run during Standby Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define SUPC_VREG_RUNSTDBY(value)             (SUPC_VREG_RUNSTDBY_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_VREG_RUNSTDBY_Pos)) </span><span class="comment">/* Assigment of value for RUNSTDBY in the SUPC_VREG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define SUPC_VREG_Msk                         _UINT32_(0x00000042)                                 </span><span class="comment">/* (SUPC_VREG) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160; </div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160; </div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/* -------- SUPC_VREF : (SUPC Offset: 0x1C) (R/W 32) VREF Control -------- */</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define SUPC_VREF_RESETVALUE                  _UINT32_(0x00)                                       </span><span class="comment">/*  (SUPC_VREF) VREF Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160; </div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define SUPC_VREF_TSEN_Pos                    _UINT32_(1)                                          </span><span class="comment">/* (SUPC_VREF) Temperature Sensor Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define SUPC_VREF_TSEN_Msk                    (_UINT32_(0x1) &lt;&lt; SUPC_VREF_TSEN_Pos)                </span><span class="comment">/* (SUPC_VREF) Temperature Sensor Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define SUPC_VREF_TSEN(value)                 (SUPC_VREF_TSEN_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_VREF_TSEN_Pos)) </span><span class="comment">/* Assigment of value for TSEN in the SUPC_VREF register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define SUPC_VREF_VREFOE_Pos                  _UINT32_(2)                                          </span><span class="comment">/* (SUPC_VREF) Voltage Reference Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define SUPC_VREF_VREFOE_Msk                  (_UINT32_(0x1) &lt;&lt; SUPC_VREF_VREFOE_Pos)              </span><span class="comment">/* (SUPC_VREF) Voltage Reference Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define SUPC_VREF_VREFOE(value)               (SUPC_VREF_VREFOE_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_VREF_VREFOE_Pos)) </span><span class="comment">/* Assigment of value for VREFOE in the SUPC_VREF register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define SUPC_VREF_RUNSTDBY_Pos                _UINT32_(6)                                          </span><span class="comment">/* (SUPC_VREF) Run during Standby Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define SUPC_VREF_RUNSTDBY_Msk                (_UINT32_(0x1) &lt;&lt; SUPC_VREF_RUNSTDBY_Pos)            </span><span class="comment">/* (SUPC_VREF) Run during Standby Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define SUPC_VREF_RUNSTDBY(value)             (SUPC_VREF_RUNSTDBY_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_VREF_RUNSTDBY_Pos)) </span><span class="comment">/* Assigment of value for RUNSTDBY in the SUPC_VREF register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define SUPC_VREF_ONDEMAND_Pos                _UINT32_(7)                                          </span><span class="comment">/* (SUPC_VREF) On Demand Contrl Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define SUPC_VREF_ONDEMAND_Msk                (_UINT32_(0x1) &lt;&lt; SUPC_VREF_ONDEMAND_Pos)            </span><span class="comment">/* (SUPC_VREF) On Demand Contrl Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define SUPC_VREF_ONDEMAND(value)             (SUPC_VREF_ONDEMAND_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_VREF_ONDEMAND_Pos)) </span><span class="comment">/* Assigment of value for ONDEMAND in the SUPC_VREF register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define SUPC_VREF_SEL_Pos                     _UINT32_(16)                                         </span><span class="comment">/* (SUPC_VREF) Voltage Reference Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define SUPC_VREF_SEL_Msk                     (_UINT32_(0xF) &lt;&lt; SUPC_VREF_SEL_Pos)                 </span><span class="comment">/* (SUPC_VREF) Voltage Reference Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define SUPC_VREF_SEL(value)                  (SUPC_VREF_SEL_Msk &amp; (_UINT32_(value) &lt;&lt; SUPC_VREF_SEL_Pos)) </span><span class="comment">/* Assigment of value for SEL in the SUPC_VREF register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define   SUPC_VREF_SEL_1V024_Val             _UINT32_(0x0)                                        </span><span class="comment">/* (SUPC_VREF) 1.024V voltage reference typical value  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define   SUPC_VREF_SEL_2V048_Val             _UINT32_(0x2)                                        </span><span class="comment">/* (SUPC_VREF) 2.048V voltage reference typical value  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define   SUPC_VREF_SEL_4V096_Val             _UINT32_(0x3)                                        </span><span class="comment">/* (SUPC_VREF) 4.096V voltage reference typical value  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define SUPC_VREF_SEL_1V024                   (SUPC_VREF_SEL_1V024_Val &lt;&lt; SUPC_VREF_SEL_Pos)       </span><span class="comment">/* (SUPC_VREF) 1.024V voltage reference typical value Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define SUPC_VREF_SEL_2V048                   (SUPC_VREF_SEL_2V048_Val &lt;&lt; SUPC_VREF_SEL_Pos)       </span><span class="comment">/* (SUPC_VREF) 2.048V voltage reference typical value Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define SUPC_VREF_SEL_4V096                   (SUPC_VREF_SEL_4V096_Val &lt;&lt; SUPC_VREF_SEL_Pos)       </span><span class="comment">/* (SUPC_VREF) 4.096V voltage reference typical value Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define SUPC_VREF_Msk                         _UINT32_(0x000F00C6)                                 </span><span class="comment">/* (SUPC_VREF) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160; </div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160; </div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define SUPC_INTENCLR_REG_OFST         _UINT32_(0x00)      </span><span class="comment">/* (SUPC_INTENCLR) Interrupt Enable Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define SUPC_INTENSET_REG_OFST         _UINT32_(0x04)      </span><span class="comment">/* (SUPC_INTENSET) Interrupt Enable Set Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define SUPC_INTFLAG_REG_OFST          _UINT32_(0x08)      </span><span class="comment">/* (SUPC_INTFLAG) Interrupt Flag Status and Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define SUPC_STATUS_REG_OFST           _UINT32_(0x0C)      </span><span class="comment">/* (SUPC_STATUS) Power and Clocks Status Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define SUPC_BODVDD_REG_OFST           _UINT32_(0x10)      </span><span class="comment">/* (SUPC_BODVDD) BODVDD Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define SUPC_BODCORE_REG_OFST          _UINT32_(0x14)      </span><span class="comment">/* (SUPC_BODCORE) BODCORE Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define SUPC_VREG_REG_OFST             _UINT32_(0x18)      </span><span class="comment">/* (SUPC_VREG) VREG Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define SUPC_VREF_REG_OFST             _UINT32_(0x1C)      </span><span class="comment">/* (SUPC_VREF) VREF Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="structsupc__registers__t.html">  314</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;{  <span class="comment">/* Supply Controller */</span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="structsupc__registers__t.html#ad091d089de4c0921dd1e6448e1005df1">  316</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structsupc__registers__t.html#ad091d089de4c0921dd1e6448e1005df1">SUPC_INTENCLR</a>;      </div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="structsupc__registers__t.html#a5fe9ab636a8236edad76624f67e9f273">  317</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structsupc__registers__t.html#a5fe9ab636a8236edad76624f67e9f273">SUPC_INTENSET</a>;      </div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="structsupc__registers__t.html#aac37baba757c26bfd539a56f3dfe7264">  318</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structsupc__registers__t.html#aac37baba757c26bfd539a56f3dfe7264">SUPC_INTFLAG</a>;       </div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="structsupc__registers__t.html#a8774f96878e914f9e82435d60d202f30">  319</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structsupc__registers__t.html#a8774f96878e914f9e82435d60d202f30">SUPC_STATUS</a>;        </div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="structsupc__registers__t.html#a55ef88fa8fcc8674fe16d074f5f0722a">  320</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structsupc__registers__t.html#a55ef88fa8fcc8674fe16d074f5f0722a">SUPC_BODVDD</a>;        </div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="structsupc__registers__t.html#aefab2a63281fc0a3db25dbf15aa982bf">  321</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structsupc__registers__t.html#aefab2a63281fc0a3db25dbf15aa982bf">SUPC_BODCORE</a>;       </div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="structsupc__registers__t.html#a2df68da94d9c9810274f9bde831472d9">  322</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structsupc__registers__t.html#a2df68da94d9c9810274f9bde831472d9">SUPC_VREG</a>;          </div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="structsupc__registers__t.html#a47518db69992b099c38f55b1dc64e6b5">  323</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structsupc__registers__t.html#a47518db69992b099c38f55b1dc64e6b5">SUPC_VREF</a>;          </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;} <a class="code" href="structsupc__registers__t.html">supc_registers_t</a>;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160; </div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160; </div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMC21_SUPC_COMPONENT_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__cm0plus_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:175</div></div>
<div class="ttc" id="acore__cm0plus_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:172</div></div>
<div class="ttc" id="astructsupc__registers__t_html"><div class="ttname"><a href="structsupc__registers__t.html">supc_registers_t</a></div><div class="ttdoc">SUPC register API structure.</div><div class="ttdef"><b>Definition:</b> supc.h:315</div></div>
<div class="ttc" id="astructsupc__registers__t_html_a2df68da94d9c9810274f9bde831472d9"><div class="ttname"><a href="structsupc__registers__t.html#a2df68da94d9c9810274f9bde831472d9">supc_registers_t::SUPC_VREG</a></div><div class="ttdeci">__IO uint32_t SUPC_VREG</div><div class="ttdef"><b>Definition:</b> supc.h:322</div></div>
<div class="ttc" id="astructsupc__registers__t_html_a47518db69992b099c38f55b1dc64e6b5"><div class="ttname"><a href="structsupc__registers__t.html#a47518db69992b099c38f55b1dc64e6b5">supc_registers_t::SUPC_VREF</a></div><div class="ttdeci">__IO uint32_t SUPC_VREF</div><div class="ttdef"><b>Definition:</b> supc.h:323</div></div>
<div class="ttc" id="astructsupc__registers__t_html_a55ef88fa8fcc8674fe16d074f5f0722a"><div class="ttname"><a href="structsupc__registers__t.html#a55ef88fa8fcc8674fe16d074f5f0722a">supc_registers_t::SUPC_BODVDD</a></div><div class="ttdeci">__IO uint32_t SUPC_BODVDD</div><div class="ttdef"><b>Definition:</b> supc.h:320</div></div>
<div class="ttc" id="astructsupc__registers__t_html_a5fe9ab636a8236edad76624f67e9f273"><div class="ttname"><a href="structsupc__registers__t.html#a5fe9ab636a8236edad76624f67e9f273">supc_registers_t::SUPC_INTENSET</a></div><div class="ttdeci">__IO uint32_t SUPC_INTENSET</div><div class="ttdef"><b>Definition:</b> supc.h:317</div></div>
<div class="ttc" id="astructsupc__registers__t_html_a8774f96878e914f9e82435d60d202f30"><div class="ttname"><a href="structsupc__registers__t.html#a8774f96878e914f9e82435d60d202f30">supc_registers_t::SUPC_STATUS</a></div><div class="ttdeci">__I uint32_t SUPC_STATUS</div><div class="ttdef"><b>Definition:</b> supc.h:319</div></div>
<div class="ttc" id="astructsupc__registers__t_html_aac37baba757c26bfd539a56f3dfe7264"><div class="ttname"><a href="structsupc__registers__t.html#aac37baba757c26bfd539a56f3dfe7264">supc_registers_t::SUPC_INTFLAG</a></div><div class="ttdeci">__IO uint32_t SUPC_INTFLAG</div><div class="ttdef"><b>Definition:</b> supc.h:318</div></div>
<div class="ttc" id="astructsupc__registers__t_html_ad091d089de4c0921dd1e6448e1005df1"><div class="ttname"><a href="structsupc__registers__t.html#ad091d089de4c0921dd1e6448e1005df1">supc_registers_t::SUPC_INTENCLR</a></div><div class="ttdeci">__IO uint32_t SUPC_INTENCLR</div><div class="ttdef"><b>Definition:</b> supc.h:316</div></div>
<div class="ttc" id="astructsupc__registers__t_html_aefab2a63281fc0a3db25dbf15aa982bf"><div class="ttname"><a href="structsupc__registers__t.html#aefab2a63281fc0a3db25dbf15aa982bf">supc_registers_t::SUPC_BODCORE</a></div><div class="ttdeci">__IO uint32_t SUPC_BODCORE</div><div class="ttdef"><b>Definition:</b> supc.h:321</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_156e80aab6f4c598dd14647258892930.html">packs</a></li><li class="navelem"><a class="el" href="dir_4228c269820d3636e69201738cdec5d5.html">ATSAMC21E18A_DFP</a></li><li class="navelem"><a class="el" href="dir_3d449e6cf3d4a036fbc60e8a3f61eb0f.html">component</a></li><li class="navelem"><b>supc.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
