<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p690" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_690{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_690{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_690{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_690{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#t5_690{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_690{left:69px;bottom:1046px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_690{left:69px;bottom:1020px;}
#t8_690{left:95px;bottom:1024px;letter-spacing:-0.16px;word-spacing:-1.22px;}
#t9_690{left:95px;bottom:1007px;letter-spacing:-0.19px;word-spacing:-0.38px;}
#ta_690{left:95px;bottom:990px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_690{left:95px;bottom:973px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_690{left:69px;bottom:947px;}
#td_690{left:95px;bottom:950px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_690{left:95px;bottom:933px;letter-spacing:-0.12px;word-spacing:-0.5px;}
#tf_690{left:69px;bottom:907px;}
#tg_690{left:95px;bottom:910px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_690{left:69px;bottom:884px;}
#ti_690{left:95px;bottom:888px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_690{left:95px;bottom:871px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tk_690{left:69px;bottom:846px;letter-spacing:-0.17px;word-spacing:-0.99px;}
#tl_690{left:69px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_690{left:69px;bottom:805px;letter-spacing:-0.17px;word-spacing:-1.07px;}
#tn_690{left:69px;bottom:788px;letter-spacing:-0.15px;word-spacing:-0.54px;}
#to_690{left:69px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tp_690{left:69px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#tq_690{left:69px;bottom:738px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tr_690{left:69px;bottom:721px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_690{left:69px;bottom:704px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#tt_690{left:69px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tu_690{left:69px;bottom:368px;letter-spacing:0.14px;}
#tv_690{left:151px;bottom:368px;letter-spacing:0.15px;word-spacing:0.02px;}
#tw_690{left:69px;bottom:345px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#tx_690{left:69px;bottom:328px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ty_690{left:69px;bottom:311px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_690{left:69px;bottom:294px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#t10_690{left:69px;bottom:277px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#t11_690{left:69px;bottom:260px;letter-spacing:-0.15px;word-spacing:-1.11px;}
#t12_690{left:69px;bottom:244px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_690{left:69px;bottom:219px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_690{left:69px;bottom:202px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#t15_690{left:69px;bottom:186px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_690{left:69px;bottom:169px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t17_690{left:69px;bottom:152px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t18_690{left:69px;bottom:135px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t19_690{left:69px;bottom:111px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1a_690{left:83px;bottom:418px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1b_690{left:184px;bottom:418px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1c_690{left:257px;bottom:622px;word-spacing:0.22px;}
#t1d_690{left:244px;bottom:536px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1e_690{left:206px;bottom:476px;letter-spacing:-0.15px;}
#t1f_690{left:330px;bottom:594px;letter-spacing:-0.14px;word-spacing:-0.33px;}
#t1g_690{left:241px;bottom:593px;letter-spacing:-0.15px;word-spacing:-0.26px;}
#t1h_690{left:337px;bottom:536px;letter-spacing:0.11px;}
#t1i_690{left:512px;bottom:536px;letter-spacing:0.09px;word-spacing:0.03px;}
#t1j_690{left:474px;bottom:476px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1k_690{left:598px;bottom:594px;letter-spacing:-0.14px;word-spacing:-0.33px;}
#t1l_690{left:509px;bottom:593px;letter-spacing:-0.14px;word-spacing:-0.27px;}
#t1m_690{left:605px;bottom:536px;letter-spacing:0.11px;}
#t1n_690{left:537px;bottom:624px;letter-spacing:-0.03px;word-spacing:0.15px;}

.s1_690{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_690{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_690{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_690{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_690{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_690{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_690{font-size:12px;font-family:Arial_3ed;color:#000;}
.s8_690{font-size:11px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts690" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg690Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg690" style="-webkit-user-select: none;"><object width="935" height="1210" data="690/690.svg" type="image/svg+xml" id="pdf690" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_690" class="t s1_690">18-52 </span><span id="t2_690" class="t s1_690">Vol. 3B </span>
<span id="t3_690" class="t s2_690">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_690" class="t s3_690">Software can determine which levels are supported in a given platform programmatically using CPUID as described </span>
<span id="t5_690" class="t s3_690">in the following sections. </span>
<span id="t6_690" class="t s3_690">The CAT mechanisms defined in this document provide the following key features: </span>
<span id="t7_690" class="t s4_690">• </span><span id="t8_690" class="t s3_690">A mechanism to enumerate platform Cache Allocation Technology capabilities and available resource types that </span>
<span id="t9_690" class="t s3_690">provides CAT control capabilities. For implementations that support Cache Allocation Technology, CPUID </span>
<span id="ta_690" class="t s3_690">provides enumeration support to query which levels of the cache hierarchy are supported and specific CAT </span>
<span id="tb_690" class="t s3_690">capabilities, such as the max allocation bitmask size, </span>
<span id="tc_690" class="t s4_690">• </span><span id="td_690" class="t s3_690">A mechanism for the OS or Hypervisor to configure the amount of a resource available to a particular Class of </span>
<span id="te_690" class="t s3_690">Service via a list of allocation bitmasks, </span>
<span id="tf_690" class="t s4_690">• </span><span id="tg_690" class="t s3_690">Mechanisms for the OS or Hypervisor to signal the Class of Service to which an application belongs, and </span>
<span id="th_690" class="t s4_690">• </span><span id="ti_690" class="t s3_690">Hardware mechanisms to guide the LLC fill policy when an application has been designated to belong to a </span>
<span id="tj_690" class="t s3_690">specific Class of Service. </span>
<span id="tk_690" class="t s3_690">Note that for many usages, an OS or Hypervisor may not want to expose Cache Allocation Technology mechanisms </span>
<span id="tl_690" class="t s3_690">to Ring3 software or virtualized guests. </span>
<span id="tm_690" class="t s3_690">The Cache Allocation Technology feature enables more cache resources (i.e., cache space) to be made available for </span>
<span id="tn_690" class="t s3_690">high priority applications based on guidance from the execution environment as shown in Figure 18-26. The archi- </span>
<span id="to_690" class="t s3_690">tecture also allows dynamic resource reassignment during runtime to further optimize the performance of the high </span>
<span id="tp_690" class="t s3_690">priority application with minimal degradation to the low priority app. Additionally, resources can be rebalanced for </span>
<span id="tq_690" class="t s3_690">system throughput benefit across uses cases of OSes, VMMs, containers, and other scenarios by managing the </span>
<span id="tr_690" class="t s3_690">CPUID and MSR interfaces. This section describes the hardware and software support required in the platform </span>
<span id="ts_690" class="t s3_690">including what is required of the execution environment (i.e., OS/VMM) to support such resource control. Note that </span>
<span id="tt_690" class="t s3_690">in Figure 18-26 the L3 Cache is shown as an example resource. </span>
<span id="tu_690" class="t s5_690">18.19.2 </span><span id="tv_690" class="t s5_690">Cache Allocation Technology Architecture </span>
<span id="tw_690" class="t s3_690">The fundamental goal of Cache Allocation Technology is to enable resource allocation based on application priority </span>
<span id="tx_690" class="t s3_690">or Class of Service (COS or CLOS). The processor exposes a set of Classes of Service into which applications (or </span>
<span id="ty_690" class="t s3_690">individual threads) can be assigned. Cache allocation for the respective applications or threads is then restricted </span>
<span id="tz_690" class="t s3_690">based on the class with which they are associated. Each Class of Service can be configured using capacity bitmasks </span>
<span id="t10_690" class="t s3_690">(CBMs) which represent capacity and indicate the degree of overlap and isolation between classes. For each logical </span>
<span id="t11_690" class="t s3_690">processor there is a register exposed (referred to here as the IA32_PQR_ASSOC MSR or PQR) to allow the OS/VMM </span>
<span id="t12_690" class="t s3_690">to specify a COS when an application, thread or VM is scheduled. </span>
<span id="t13_690" class="t s3_690">The usage of Classes of Service (COS) are consistent across resources and a COS may have multiple resource </span>
<span id="t14_690" class="t s3_690">control attributes attached, which reduces software overhead at context swap time. Rather than adding new types </span>
<span id="t15_690" class="t s3_690">of COS tags per resource for instance, the COS management overhead is constant. Cache allocation for the indi- </span>
<span id="t16_690" class="t s3_690">cated application/thread/container/VM is then controlled automatically by the hardware based on the class and the </span>
<span id="t17_690" class="t s3_690">bitmask associated with that class. Bitmasks are configured via the IA32_resourceType_MASK_n MSRs, where </span>
<span id="t18_690" class="t s3_690">resourceType indicates a resource type (e.g., “L3” for the L3 cache) and “n” indicates a COS number. </span>
<span id="t19_690" class="t s3_690">The basic ingredients of Cache Allocation Technology are as follows: </span>
<span id="t1a_690" class="t s6_690">Figure 18-26. </span><span id="t1b_690" class="t s6_690">Cache Allocation Technology Enables Allocation of More Resources to High Priority Applications </span>
<span id="t1c_690" class="t s7_690">Without CAT </span>
<span id="t1d_690" class="t s7_690">Core 0 </span>
<span id="t1e_690" class="t s8_690">Shared LLC, Low priority got more cache </span>
<span id="t1f_690" class="t s8_690">Lo Pri App </span>
<span id="t1g_690" class="t s8_690">Hi Pri App </span>
<span id="t1h_690" class="t s7_690">Core 1 </span><span id="t1i_690" class="t s7_690">Core 0 </span>
<span id="t1j_690" class="t s8_690">Shared LLC, High priority got more cache </span>
<span id="t1k_690" class="t s8_690">Lo Pri App </span>
<span id="t1l_690" class="t s8_690">Hi Pri App </span>
<span id="t1m_690" class="t s7_690">Core 1 </span>
<span id="t1n_690" class="t s7_690">With CAT </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
