--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2689 paths analyzed, 359 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.746ns.
--------------------------------------------------------------------------------

Paths for end point sq_a_anim/x_8 (SLICE_X12Y50.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_8_1 (FF)
  Destination:          sq_a_anim/x_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.754ns (Levels of Logic = 2)
  Clock Path Skew:      0.043ns (0.577 - 0.534)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_8_1 to sq_a_anim/x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.AMUX    Tshcko                0.488   display/v_count<9>
                                                       display/v_count_8_1
    SLICE_X13Y44.A2      net (fanout=1)        0.626   display/v_count_8_1
    SLICE_X13Y44.A       Tilo                  0.259   display/v_count_5_1
                                                       display/o_animate_SW0
    SLICE_X17Y42.D1      net (fanout=4)        1.493   N11
    SLICE_X17Y42.D       Tilo                  0.259   sq_b_anim/x<9>
                                                       sq_a_anim/_n00501
    SLICE_X12Y50.SR      net (fanout=5)        1.187   sq_a_anim/_n0050
    SLICE_X12Y50.CLK     Tsrck                 0.442   sq_a_anim/x<9>
                                                       sq_a_anim/x_8
    -------------------------------------------------  ---------------------------
    Total                                      4.754ns (1.448ns logic, 3.306ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_6_1 (FF)
  Destination:          sq_a_anim/x_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.521ns (Levels of Logic = 2)
  Clock Path Skew:      0.043ns (0.577 - 0.534)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_6_1 to sq_a_anim/x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.AQ      Tcko                  0.447   display/v_count<9>
                                                       display/v_count_6_1
    SLICE_X13Y44.A4      net (fanout=1)        0.434   display/v_count_6_1
    SLICE_X13Y44.A       Tilo                  0.259   display/v_count_5_1
                                                       display/o_animate_SW0
    SLICE_X17Y42.D1      net (fanout=4)        1.493   N11
    SLICE_X17Y42.D       Tilo                  0.259   sq_b_anim/x<9>
                                                       sq_a_anim/_n00501
    SLICE_X12Y50.SR      net (fanout=5)        1.187   sq_a_anim/_n0050
    SLICE_X12Y50.CLK     Tsrck                 0.442   sq_a_anim/x<9>
                                                       sq_a_anim/x_8
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.407ns logic, 3.114ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_1 (FF)
  Destination:          sq_a_anim/x_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.509ns (Levels of Logic = 2)
  Clock Path Skew:      0.042ns (0.577 - 0.535)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_1 to sq_a_anim/x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.AQ      Tcko                  0.447   display/v_count<2>
                                                       display/v_count_1
    SLICE_X13Y47.B4      net (fanout=8)        1.016   display/v_count<1>
    SLICE_X13Y47.B       Tilo                  0.259   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT9
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X17Y42.D5      net (fanout=10)       0.899   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X17Y42.D       Tilo                  0.259   sq_b_anim/x<9>
                                                       sq_a_anim/_n00501
    SLICE_X12Y50.SR      net (fanout=5)        1.187   sq_a_anim/_n0050
    SLICE_X12Y50.CLK     Tsrck                 0.442   sq_a_anim/x<9>
                                                       sq_a_anim/x_8
    -------------------------------------------------  ---------------------------
    Total                                      4.509ns (1.407ns logic, 3.102ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point sq_a_anim/x_9 (SLICE_X12Y50.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_8_1 (FF)
  Destination:          sq_a_anim/x_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.743ns (Levels of Logic = 2)
  Clock Path Skew:      0.043ns (0.577 - 0.534)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_8_1 to sq_a_anim/x_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.AMUX    Tshcko                0.488   display/v_count<9>
                                                       display/v_count_8_1
    SLICE_X13Y44.A2      net (fanout=1)        0.626   display/v_count_8_1
    SLICE_X13Y44.A       Tilo                  0.259   display/v_count_5_1
                                                       display/o_animate_SW0
    SLICE_X17Y42.D1      net (fanout=4)        1.493   N11
    SLICE_X17Y42.D       Tilo                  0.259   sq_b_anim/x<9>
                                                       sq_a_anim/_n00501
    SLICE_X12Y50.SR      net (fanout=5)        1.187   sq_a_anim/_n0050
    SLICE_X12Y50.CLK     Tsrck                 0.431   sq_a_anim/x<9>
                                                       sq_a_anim/x_9
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (1.437ns logic, 3.306ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_6_1 (FF)
  Destination:          sq_a_anim/x_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.510ns (Levels of Logic = 2)
  Clock Path Skew:      0.043ns (0.577 - 0.534)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_6_1 to sq_a_anim/x_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.AQ      Tcko                  0.447   display/v_count<9>
                                                       display/v_count_6_1
    SLICE_X13Y44.A4      net (fanout=1)        0.434   display/v_count_6_1
    SLICE_X13Y44.A       Tilo                  0.259   display/v_count_5_1
                                                       display/o_animate_SW0
    SLICE_X17Y42.D1      net (fanout=4)        1.493   N11
    SLICE_X17Y42.D       Tilo                  0.259   sq_b_anim/x<9>
                                                       sq_a_anim/_n00501
    SLICE_X12Y50.SR      net (fanout=5)        1.187   sq_a_anim/_n0050
    SLICE_X12Y50.CLK     Tsrck                 0.431   sq_a_anim/x<9>
                                                       sq_a_anim/x_9
    -------------------------------------------------  ---------------------------
    Total                                      4.510ns (1.396ns logic, 3.114ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_1 (FF)
  Destination:          sq_a_anim/x_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.498ns (Levels of Logic = 2)
  Clock Path Skew:      0.042ns (0.577 - 0.535)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_1 to sq_a_anim/x_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.AQ      Tcko                  0.447   display/v_count<2>
                                                       display/v_count_1
    SLICE_X13Y47.B4      net (fanout=8)        1.016   display/v_count<1>
    SLICE_X13Y47.B       Tilo                  0.259   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT9
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X17Y42.D5      net (fanout=10)       0.899   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X17Y42.D       Tilo                  0.259   sq_b_anim/x<9>
                                                       sq_a_anim/_n00501
    SLICE_X12Y50.SR      net (fanout=5)        1.187   sq_a_anim/_n0050
    SLICE_X12Y50.CLK     Tsrck                 0.431   sq_a_anim/x<9>
                                                       sq_a_anim/x_9
    -------------------------------------------------  ---------------------------
    Total                                      4.498ns (1.396ns logic, 3.102ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point sq_a_anim/x_6 (SLICE_X15Y50.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_8_1 (FF)
  Destination:          sq_a_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.724ns (Levels of Logic = 2)
  Clock Path Skew:      0.043ns (0.577 - 0.534)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_8_1 to sq_a_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.AMUX    Tshcko                0.488   display/v_count<9>
                                                       display/v_count_8_1
    SLICE_X13Y44.A2      net (fanout=1)        0.626   display/v_count_8_1
    SLICE_X13Y44.A       Tilo                  0.259   display/v_count_5_1
                                                       display/o_animate_SW0
    SLICE_X17Y42.D1      net (fanout=4)        1.493   N11
    SLICE_X17Y42.D       Tilo                  0.259   sq_b_anim/x<9>
                                                       sq_a_anim/_n00501
    SLICE_X15Y50.SR      net (fanout=5)        1.153   sq_a_anim/_n0050
    SLICE_X15Y50.CLK     Tsrck                 0.446   sq_a_anim/x<6>
                                                       sq_a_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      4.724ns (1.452ns logic, 3.272ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_6_1 (FF)
  Destination:          sq_a_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.491ns (Levels of Logic = 2)
  Clock Path Skew:      0.043ns (0.577 - 0.534)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_6_1 to sq_a_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.AQ      Tcko                  0.447   display/v_count<9>
                                                       display/v_count_6_1
    SLICE_X13Y44.A4      net (fanout=1)        0.434   display/v_count_6_1
    SLICE_X13Y44.A       Tilo                  0.259   display/v_count_5_1
                                                       display/o_animate_SW0
    SLICE_X17Y42.D1      net (fanout=4)        1.493   N11
    SLICE_X17Y42.D       Tilo                  0.259   sq_b_anim/x<9>
                                                       sq_a_anim/_n00501
    SLICE_X15Y50.SR      net (fanout=5)        1.153   sq_a_anim/_n0050
    SLICE_X15Y50.CLK     Tsrck                 0.446   sq_a_anim/x<6>
                                                       sq_a_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      4.491ns (1.411ns logic, 3.080ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_1 (FF)
  Destination:          sq_a_anim/x_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.479ns (Levels of Logic = 2)
  Clock Path Skew:      0.042ns (0.577 - 0.535)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_1 to sq_a_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.AQ      Tcko                  0.447   display/v_count<2>
                                                       display/v_count_1
    SLICE_X13Y47.B4      net (fanout=8)        1.016   display/v_count<1>
    SLICE_X13Y47.B       Tilo                  0.259   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT9
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X17Y42.D5      net (fanout=10)       0.899   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X17Y42.D       Tilo                  0.259   sq_b_anim/x<9>
                                                       sq_a_anim/_n00501
    SLICE_X15Y50.SR      net (fanout=5)        1.153   sq_a_anim/_n0050
    SLICE_X15Y50.CLK     Tsrck                 0.446   sq_a_anim/x<6>
                                                       sq_a_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      4.479ns (1.411ns logic, 3.068ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_1 (SLICE_X15Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_b_anim/x_1 (FF)
  Destination:          sq_b_anim/x_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_b_anim/x_1 to sq_b_anim/x_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y39.AQ      Tcko                  0.198   sq_b_anim/x<4>
                                                       sq_b_anim/x_1
    SLICE_X15Y39.A6      net (fanout=5)        0.040   sq_b_anim/x<1>
    SLICE_X15Y39.CLK     Tah         (-Th)    -0.215   sq_b_anim/x<4>
                                                       sq_b_anim/x_1_dpot1
                                                       sq_b_anim/x_1
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.413ns logic, 0.040ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_6 (SLICE_X9Y43.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_c_anim/x_6 (FF)
  Destination:          sq_c_anim/x_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_c_anim/x_6 to sq_c_anim/x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.AQ       Tcko                  0.198   sq_c_anim/x<9>
                                                       sq_c_anim/x_6
    SLICE_X9Y43.A6       net (fanout=13)       0.041   sq_c_anim/x<6>
    SLICE_X9Y43.CLK      Tah         (-Th)    -0.215   sq_c_anim/x<9>
                                                       sq_c_anim/x_6_dpot1
                                                       sq_c_anim/x_6
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.413ns logic, 0.041ns route)
                                                       (91.0% logic, 9.0% route)

--------------------------------------------------------------------------------

Paths for end point display/v_count_2 (SLICE_X16Y44.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/v_count_2 (FF)
  Destination:          display/v_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: display/v_count_2 to display/v_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.DQ      Tcko                  0.234   display/v_count<2>
                                                       display/v_count_2
    SLICE_X16Y44.D6      net (fanout=7)        0.026   display/v_count<2>
    SLICE_X16Y44.CLK     Tah         (-Th)    -0.197   display/v_count<2>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT31
                                                       display/v_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.431ns logic, 0.026ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count<3>/CLK
  Logical resource: display/h_count_1/CK
  Location pin: SLICE_X14Y45.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count<3>/CLK
  Logical resource: display/h_count_2/CK
  Location pin: SLICE_X14Y45.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.746|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2689 paths, 0 nets, and 564 connections

Design statistics:
   Minimum period:   4.746ns{1}   (Maximum frequency: 210.704MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 14 17:04:46 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



