#OPTIONS:"|-layerid|0|-orig_srs|/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synwork/CIC_First_Implementation_comp.srs|-top|cic|-prodtype|synplify_pro|-dspmac|-fixsmult|-infer_seqShift|-nram|-sdff_counter|-divnmod|-nostructver|-lattice|-I|/home/user/SDR-HLS/New Modules/MyCIC|-I|/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/|-I|/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib|-v2001|-devicelib|/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v|-devicelib|/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v|-encrypt|-pro|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv"
#CUR:"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/linux_a_64/c_ver":1691686800
#CUR:"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v":1691686808
#CUR:"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v":1691686809
#CUR:"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/hypermods.v":1691686317
#CUR:"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_objects.v":1691686317
#CUR:"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_pipes.svh":1691686317
#CUR:"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/comb.sv":1716716607
#CUR:"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv":1713571723
#CUR:"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/integrator.sv":1713518744
#CUR:"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv":1716716705
#numinternalfiles:5
#defaultlanguage:verilog
0			"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/comb.sv" verilog
1			"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv" verilog
2			"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/integrator.sv" verilog
3			"/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv" verilog
#Dependency Lists(Uses List)
0 -1
1 -1
2 -1
3 1 2 0
#Dependency Lists(Users Of)
0 3
1 3
2 3
3 -1
#Design Unit to File Association
module work comb 0
module work decimator 1
module work integrator 2
module work cic 3
