OpenROAD v2.0-17941-g7fb347f37 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.

Design:                   sha256_unrolled_pipelined
Die area:                 ( 0 0 ) ( 657430 657430 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     22748
Number of terminals:      771
Number of snets:          2
Number of nets:           17891

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 382.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 759739.
[INFO DRT-0033] mcon shape region query size = 486644.
[INFO DRT-0033] met1 shape region query size = 138659.
[INFO DRT-0033] via shape region query size = 28920.
[INFO DRT-0033] met2 shape region query size = 17774.
[INFO DRT-0033] via2 shape region query size = 23136.
[INFO DRT-0033] met3 shape region query size = 17701.
[INFO DRT-0033] via3 shape region query size = 23136.
[INFO DRT-0033] met4 shape region query size = 6984.
[INFO DRT-0033] via4 shape region query size = 1152.
[INFO DRT-0033] met5 shape region query size = 1200.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3122 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 382 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10838 groups.
#scanned instances     = 22748
#unique  instances     = 382
#stdCellGenAp          = 14312
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9362
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 67925
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:22:09, elapsed time = 00:02:47, memory = 428.20 (MB), peak = 443.67 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     186908

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 95 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 95 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56355.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 43379.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23827.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7004.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1854.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 233.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 485.51 (MB), peak = 485.51 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 82036 vertical wires in 2 frboxes and 50616 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 11215 vertical wires in 2 frboxes and 16126 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 949.72 (MB), peak = 949.72 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 949.72 (MB), peak = 949.72 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:27, memory = 1193.36 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:54, memory = 1586.09 (MB).
    Completing 30% with 3055 violations.
    elapsed time = 00:01:19, memory = 1645.29 (MB).
    Completing 40% with 3055 violations.
    elapsed time = 00:01:41, memory = 1733.85 (MB).
    Completing 50% with 3055 violations.
    elapsed time = 00:02:06, memory = 1609.08 (MB).
    Completing 60% with 6123 violations.
    elapsed time = 00:02:33, memory = 1706.68 (MB).
    Completing 70% with 6123 violations.
    elapsed time = 00:02:57, memory = 1767.33 (MB).
    Completing 80% with 9084 violations.
    elapsed time = 00:03:11, memory = 1778.21 (MB).
    Completing 90% with 9084 violations.
    elapsed time = 00:03:38, memory = 1762.60 (MB).
    Completing 100% with 11781 violations.
    elapsed time = 00:03:49, memory = 1816.31 (MB).
[INFO DRT-0199]   Number of violations = 14047.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4   via4   met5
Cut Spacing          0     23      0      0      0      0      0      0      0      0
Metal Spacing       18      0   2117      0    877    212      0     44      0     42
Min Hole             0      0      7      0      0      0      0      0      0      0
Recheck             83      0   1208      0    656    155      0    116      0     48
Short               11     18   5562     13   2504    282      1     18      3     29
[INFO DRT-0267] cpu time = 00:28:28, elapsed time = 00:03:50, memory = 1870.35 (MB), peak = 1902.66 (MB)
Total wire length = 974152 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271342 um.
Total wire length on LAYER met2 = 404063 um.
Total wire length on LAYER met3 = 198278 um.
Total wire length on LAYER met4 = 87161 um.
Total wire length on LAYER met5 = 13305 um.
Total number of vias = 170956.
Up-via summary (total 170956):

-------------------------
 FR_MASTERSLICE         0
            li1     67725
           met1     83663
           met2     15408
           met3      3762
           met4       398
-------------------------
                   170956


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 14047 violations.
    elapsed time = 00:00:20, memory = 1883.27 (MB).
    Completing 20% with 14047 violations.
    elapsed time = 00:00:44, memory = 1995.27 (MB).
    Completing 30% with 12168 violations.
    elapsed time = 00:01:11, memory = 2011.19 (MB).
    Completing 40% with 12168 violations.
    elapsed time = 00:01:32, memory = 2087.59 (MB).
    Completing 50% with 12168 violations.
    elapsed time = 00:01:56, memory = 2003.44 (MB).
    Completing 60% with 10691 violations.
    elapsed time = 00:02:22, memory = 2003.44 (MB).
    Completing 70% with 10691 violations.
    elapsed time = 00:02:40, memory = 2048.32 (MB).
    Completing 80% with 9038 violations.
    elapsed time = 00:02:58, memory = 2014.33 (MB).
    Completing 90% with 9038 violations.
    elapsed time = 00:03:20, memory = 2047.03 (MB).
    Completing 100% with 7279 violations.
    elapsed time = 00:03:33, memory = 1993.89 (MB).
[INFO DRT-0199]   Number of violations = 7279.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing         12      0      1      0      0      0      0
Metal Spacing        0   1424      0    476     71      9      1
Min Hole             0      1      0      0      0      0      0
NS Metal             0      1      0      0      0      0      0
Short                0   4330      2    894     54      3      0
[INFO DRT-0267] cpu time = 00:25:54, elapsed time = 00:03:34, memory = 1995.95 (MB), peak = 2104.09 (MB)
Total wire length = 964597 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268333 um.
Total wire length on LAYER met2 = 399370 um.
Total wire length on LAYER met3 = 198070 um.
Total wire length on LAYER met4 = 86384 um.
Total wire length on LAYER met5 = 12439 um.
Total number of vias = 168814.
Up-via summary (total 168814):

-------------------------
 FR_MASTERSLICE         0
            li1     67794
           met1     81724
           met2     15380
           met3      3601
           met4       315
-------------------------
                   168814


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7279 violations.
    elapsed time = 00:00:16, memory = 2025.42 (MB).
    Completing 20% with 7279 violations.
    elapsed time = 00:00:38, memory = 2031.93 (MB).
    Completing 30% with 7122 violations.
    elapsed time = 00:00:47, memory = 2033.74 (MB).
    Completing 40% with 7122 violations.
    elapsed time = 00:01:15, memory = 2033.74 (MB).
    Completing 50% with 7122 violations.
    elapsed time = 00:01:35, memory = 2034.37 (MB).
    Completing 60% with 7166 violations.
    elapsed time = 00:01:51, memory = 2071.39 (MB).
    Completing 70% with 7166 violations.
    elapsed time = 00:02:12, memory = 2067.10 (MB).
    Completing 80% with 6878 violations.
    elapsed time = 00:02:34, memory = 1988.95 (MB).
    Completing 90% with 6878 violations.
    elapsed time = 00:03:05, memory = 1995.78 (MB).
    Completing 100% with 6734 violations.
    elapsed time = 00:03:24, memory = 2000.39 (MB).
[INFO DRT-0199]   Number of violations = 6734.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing          9      0      0      0      0      0      0
Metal Spacing        0   1345      0    468     77     10      2
Min Hole             0      2      0      0      0      0      0
Short                0   3893      1    893     31      3      0
[INFO DRT-0267] cpu time = 00:24:54, elapsed time = 00:03:25, memory = 2005.54 (MB), peak = 2117.47 (MB)
Total wire length = 963112 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268280 um.
Total wire length on LAYER met2 = 398621 um.
Total wire length on LAYER met3 = 197679 um.
Total wire length on LAYER met4 = 86457 um.
Total wire length on LAYER met5 = 12073 um.
Total number of vias = 168304.
Up-via summary (total 168304):

-------------------------
 FR_MASTERSLICE         0
            li1     67785
           met1     81353
           met2     15262
           met3      3608
           met4       296
-------------------------
                   168304


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6734 violations.
    elapsed time = 00:00:14, memory = 2042.91 (MB).
    Completing 20% with 6734 violations.
    elapsed time = 00:00:37, memory = 2125.06 (MB).
    Completing 30% with 5115 violations.
    elapsed time = 00:01:05, memory = 2128.93 (MB).
    Completing 40% with 5115 violations.
    elapsed time = 00:01:23, memory = 2215.48 (MB).
    Completing 50% with 5115 violations.
    elapsed time = 00:01:53, memory = 2181.68 (MB).
    Completing 60% with 3521 violations.
    elapsed time = 00:02:19, memory = 2209.75 (MB).
    Completing 70% with 3521 violations.
    elapsed time = 00:02:38, memory = 2264.51 (MB).
    Completing 80% with 2285 violations.
    elapsed time = 00:02:53, memory = 2229.05 (MB).
    Completing 90% with 2285 violations.
    elapsed time = 00:03:18, memory = 2270.46 (MB).
    Completing 100% with 1168 violations.
    elapsed time = 00:03:28, memory = 2221.44 (MB).
[INFO DRT-0199]   Number of violations = 1168.
Viol/Layer        mcon   met1   met2   via2   met3
Cut Spacing          2      0      0      1      0
Metal Spacing        0    357    103      0     15
Min Hole             0      1      0      0      0
Short                0    545    138      0      6
[INFO DRT-0267] cpu time = 00:23:23, elapsed time = 00:03:29, memory = 2223.48 (MB), peak = 2317.90 (MB)
Total wire length = 962392 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261216 um.
Total wire length on LAYER met2 = 394543 um.
Total wire length on LAYER met3 = 203714 um.
Total wire length on LAYER met4 = 90895 um.
Total wire length on LAYER met5 = 12023 um.
Total number of vias = 171212.
Up-via summary (total 171212):

-------------------------
 FR_MASTERSLICE         0
            li1     67797
           met1     82056
           met2     16973
           met3      4095
           met4       291
-------------------------
                   171212


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1168 violations.
    elapsed time = 00:00:02, memory = 2223.48 (MB).
    Completing 20% with 1168 violations.
    elapsed time = 00:00:07, memory = 2293.78 (MB).
    Completing 30% with 807 violations.
    elapsed time = 00:00:38, memory = 2223.62 (MB).
    Completing 40% with 807 violations.
    elapsed time = 00:00:40, memory = 2260.65 (MB).
    Completing 50% with 807 violations.
    elapsed time = 00:00:54, memory = 2223.82 (MB).
    Completing 60% with 654 violations.
    elapsed time = 00:00:59, memory = 2223.82 (MB).
    Completing 70% with 654 violations.
    elapsed time = 00:01:04, memory = 2223.82 (MB).
    Completing 80% with 401 violations.
    elapsed time = 00:01:13, memory = 2223.82 (MB).
    Completing 90% with 401 violations.
    elapsed time = 00:01:18, memory = 2257.11 (MB).
    Completing 100% with 184 violations.
    elapsed time = 00:01:26, memory = 2223.82 (MB).
[INFO DRT-0199]   Number of violations = 184.
Viol/Layer        met1   met2
Metal Spacing       74      8
Short               81     21
[INFO DRT-0267] cpu time = 00:05:49, elapsed time = 00:01:26, memory = 2223.82 (MB), peak = 2317.90 (MB)
Total wire length = 962280 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261059 um.
Total wire length on LAYER met2 = 393908 um.
Total wire length on LAYER met3 = 203813 um.
Total wire length on LAYER met4 = 91511 um.
Total wire length on LAYER met5 = 11988 um.
Total number of vias = 171423.
Up-via summary (total 171423):

-------------------------
 FR_MASTERSLICE         0
            li1     67805
           met1     82090
           met2     17095
           met3      4144
           met4       289
-------------------------
                   171423


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 184 violations.
    elapsed time = 00:00:00, memory = 2223.82 (MB).
    Completing 20% with 184 violations.
    elapsed time = 00:00:00, memory = 2223.82 (MB).
    Completing 30% with 127 violations.
    elapsed time = 00:00:14, memory = 2223.91 (MB).
    Completing 40% with 127 violations.
    elapsed time = 00:00:14, memory = 2223.91 (MB).
    Completing 50% with 127 violations.
    elapsed time = 00:00:26, memory = 2224.02 (MB).
    Completing 60% with 118 violations.
    elapsed time = 00:00:26, memory = 2224.02 (MB).
    Completing 70% with 118 violations.
    elapsed time = 00:00:26, memory = 2224.02 (MB).
    Completing 80% with 87 violations.
    elapsed time = 00:00:31, memory = 2224.02 (MB).
    Completing 90% with 87 violations.
    elapsed time = 00:00:31, memory = 2224.02 (MB).
    Completing 100% with 55 violations.
    elapsed time = 00:00:35, memory = 2224.02 (MB).
[INFO DRT-0199]   Number of violations = 55.
Viol/Layer        met1   met2
Metal Spacing       21      8
Short               25      1
[INFO DRT-0267] cpu time = 00:01:11, elapsed time = 00:00:35, memory = 2224.02 (MB), peak = 2317.90 (MB)
Total wire length = 962235 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260986 um.
Total wire length on LAYER met2 = 393833 um.
Total wire length on LAYER met3 = 203819 um.
Total wire length on LAYER met4 = 91606 um.
Total wire length on LAYER met5 = 11988 um.
Total number of vias = 171431.
Up-via summary (total 171431):

-------------------------
 FR_MASTERSLICE         0
            li1     67804
           met1     82106
           met2     17084
           met3      4148
           met4       289
-------------------------
                   171431


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 55 violations.
    elapsed time = 00:00:00, memory = 2224.02 (MB).
    Completing 20% with 55 violations.
    elapsed time = 00:00:00, memory = 2224.02 (MB).
    Completing 30% with 53 violations.
    elapsed time = 00:00:06, memory = 2224.19 (MB).
    Completing 40% with 53 violations.
    elapsed time = 00:00:06, memory = 2224.19 (MB).
    Completing 50% with 53 violations.
    elapsed time = 00:00:08, memory = 2224.19 (MB).
    Completing 60% with 48 violations.
    elapsed time = 00:00:08, memory = 2224.19 (MB).
    Completing 70% with 48 violations.
    elapsed time = 00:00:08, memory = 2224.19 (MB).
    Completing 80% with 42 violations.
    elapsed time = 00:00:11, memory = 2224.19 (MB).
    Completing 90% with 42 violations.
    elapsed time = 00:00:11, memory = 2224.19 (MB).
    Completing 100% with 42 violations.
    elapsed time = 00:00:11, memory = 2224.19 (MB).
[INFO DRT-0199]   Number of violations = 42.
Viol/Layer        met1   met2
Metal Spacing       23      5
Short               14      0
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:12, memory = 2224.19 (MB), peak = 2317.90 (MB)
Total wire length = 962248 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260955 um.
Total wire length on LAYER met2 = 393802 um.
Total wire length on LAYER met3 = 203849 um.
Total wire length on LAYER met4 = 91652 um.
Total wire length on LAYER met5 = 11988 um.
Total number of vias = 171451.
Up-via summary (total 171451):

-------------------------
 FR_MASTERSLICE         0
            li1     67802
           met1     82111
           met2     17092
           met3      4157
           met4       289
-------------------------
                   171451


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 42 violations.
    elapsed time = 00:00:00, memory = 2224.19 (MB).
    Completing 20% with 42 violations.
    elapsed time = 00:00:00, memory = 2224.19 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:08, memory = 2224.19 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:08, memory = 2224.19 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:08, memory = 2224.19 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:08, memory = 2224.19 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:08, memory = 2224.19 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:09, memory = 2224.19 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:09, memory = 2224.19 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:09, memory = 2224.19 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Metal Spacing        6
Short               12
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:09, memory = 2224.19 (MB), peak = 2317.90 (MB)
Total wire length = 962254 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260978 um.
Total wire length on LAYER met2 = 393824 um.
Total wire length on LAYER met3 = 203811 um.
Total wire length on LAYER met4 = 91651 um.
Total wire length on LAYER met5 = 11988 um.
Total number of vias = 171451.
Up-via summary (total 171451):

-------------------------
 FR_MASTERSLICE         0
            li1     67802
           met1     82117
           met2     17088
           met3      4155
           met4       289
-------------------------
                   171451


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 2224.19 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 2224.19 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:03, memory = 2224.19 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:03, memory = 2224.19 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:03, memory = 2224.19 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:04, memory = 2224.19 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:04, memory = 2224.19 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:07, memory = 2224.19 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:07, memory = 2224.19 (MB).
    Completing 100% with 15 violations.
    elapsed time = 00:00:07, memory = 2224.19 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        met1
Metal Spacing        5
Short               10
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2224.19 (MB), peak = 2317.90 (MB)
Total wire length = 962268 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260946 um.
Total wire length on LAYER met2 = 393823 um.
Total wire length on LAYER met3 = 203837 um.
Total wire length on LAYER met4 = 91671 um.
Total wire length on LAYER met5 = 11988 um.
Total number of vias = 171452.
Up-via summary (total 171452):

-------------------------
 FR_MASTERSLICE         0
            li1     67802
           met1     82110
           met2     17094
           met3      4157
           met4       289
-------------------------
                   171452


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 2224.19 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 2224.19 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:02, memory = 2224.19 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:02, memory = 2224.19 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:02, memory = 2224.19 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:07, memory = 2224.19 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:07, memory = 2224.19 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:12, memory = 2224.19 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:12, memory = 2224.19 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:12, memory = 2224.19 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1
Metal Spacing        2
Short                5
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:12, memory = 2224.19 (MB), peak = 2317.90 (MB)
Total wire length = 962269 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260923 um.
Total wire length on LAYER met2 = 393820 um.
Total wire length on LAYER met3 = 203876 um.
Total wire length on LAYER met4 = 91660 um.
Total wire length on LAYER met5 = 11988 um.
Total number of vias = 171460.
Up-via summary (total 171460):

-------------------------
 FR_MASTERSLICE         0
            li1     67801
           met1     82113
           met2     17101
           met3      4156
           met4       289
-------------------------
                   171460


[INFO DRT-0195] Start 10th stubborn tiles iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:01, memory = 2272.21 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:04, memory = 2308.86 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:06, memory = 2350.68 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:07, memory = 2328.25 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:08, memory = 2304.30 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:10, memory = 2304.30 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:12, memory = 2237.59 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:15, memory = 2409.83 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:20, memory = 2326.42 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:26, memory = 2205.69 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:02:44, elapsed time = 00:00:27, memory = 2205.69 (MB), peak = 2421.74 (MB)
Total wire length = 962267 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260915 um.
Total wire length on LAYER met2 = 393815 um.
Total wire length on LAYER met3 = 203887 um.
Total wire length on LAYER met4 = 91660 um.
Total wire length on LAYER met5 = 11988 um.
Total number of vias = 171454.
Up-via summary (total 171454):

-------------------------
 FR_MASTERSLICE         0
            li1     67801
           met1     82105
           met2     17103
           met3      4156
           met4       289
-------------------------
                   171454


[INFO DRT-0198] Complete detail routing.
Total wire length = 962267 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260915 um.
Total wire length on LAYER met2 = 393815 um.
Total wire length on LAYER met3 = 203887 um.
Total wire length on LAYER met4 = 91660 um.
Total wire length on LAYER met5 = 11988 um.
Total number of vias = 171454.
Up-via summary (total 171454):

-------------------------
 FR_MASTERSLICE         0
            li1     67801
           met1     82105
           met2     17103
           met3      4156
           met4       289
-------------------------
                   171454


[INFO DRT-0267] cpu time = 01:53:22, elapsed time = 00:17:32, memory = 2205.69 (MB), peak = 2421.74 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 19 antenna violations.
[INFO GRT-0015] Inserted 24 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3122 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 382 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10842 groups.
#scanned instances     = 22772
#unique  instances     = 382
#stdCellGenAp          = 14312
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9362
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 67925
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:22:40, elapsed time = 00:02:51, memory = 2177.27 (MB), peak = 2421.74 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     195747

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 95 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 95 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56368.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 43378.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23812.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6985.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1837.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 224.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2177.27 (MB), peak = 2421.74 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 82017 vertical wires in 2 frboxes and 50587 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 11272 vertical wires in 2 frboxes and 16085 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 2177.27 (MB), peak = 2421.74 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2177.27 (MB), peak = 2421.74 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 2205.49 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 2205.55 (MB).
    Completing 30% with 116 violations.
    elapsed time = 00:00:11, memory = 2205.55 (MB).
    Completing 40% with 116 violations.
    elapsed time = 00:00:16, memory = 2205.55 (MB).
    Completing 50% with 116 violations.
    elapsed time = 00:00:18, memory = 2205.55 (MB).
    Completing 60% with 165 violations.
    elapsed time = 00:00:24, memory = 2208.84 (MB).
    Completing 70% with 165 violations.
    elapsed time = 00:00:28, memory = 2242.12 (MB).
    Completing 80% with 266 violations.
    elapsed time = 00:00:31, memory = 2208.84 (MB).
    Completing 90% with 266 violations.
    elapsed time = 00:00:35, memory = 2242.12 (MB).
    Completing 100% with 310 violations.
    elapsed time = 00:00:38, memory = 2209.09 (MB).
[INFO DRT-0199]   Number of violations = 401.
Viol/Layer        met1   met2   met3   met4   via4   met5
Metal Spacing       11     17     11      3      0      0
Recheck             12     34     34      9      0      2
Short               41    107    106     10      1      3
[INFO DRT-0267] cpu time = 00:04:45, elapsed time = 00:00:38, memory = 2290.68 (MB), peak = 2421.74 (MB)
Total wire length = 962275 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260889 um.
Total wire length on LAYER met2 = 394083 um.
Total wire length on LAYER met3 = 203459 um.
Total wire length on LAYER met4 = 91694 um.
Total wire length on LAYER met5 = 12149 um.
Total number of vias = 171501.
Up-via summary (total 171501):

-------------------------
 FR_MASTERSLICE         0
            li1     67836
           met1     82123
           met2     17105
           met3      4150
           met4       287
-------------------------
                   171501


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 401 violations.
    elapsed time = 00:00:03, memory = 2290.68 (MB).
    Completing 20% with 401 violations.
    elapsed time = 00:00:07, memory = 2290.86 (MB).
    Completing 30% with 350 violations.
    elapsed time = 00:00:10, memory = 2290.86 (MB).
    Completing 40% with 350 violations.
    elapsed time = 00:00:14, memory = 2324.15 (MB).
    Completing 50% with 350 violations.
    elapsed time = 00:00:17, memory = 2290.86 (MB).
    Completing 60% with 265 violations.
    elapsed time = 00:00:22, memory = 2290.86 (MB).
    Completing 70% with 265 violations.
    elapsed time = 00:00:26, memory = 2290.86 (MB).
    Completing 80% with 161 violations.
    elapsed time = 00:00:29, memory = 2290.86 (MB).
    Completing 90% with 161 violations.
    elapsed time = 00:00:33, memory = 2323.12 (MB).
    Completing 100% with 73 violations.
    elapsed time = 00:00:36, memory = 2290.86 (MB).
[INFO DRT-0199]   Number of violations = 73.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        2      7     13      0
Short               13     11     26      1
[INFO DRT-0267] cpu time = 00:04:32, elapsed time = 00:00:36, memory = 2290.86 (MB), peak = 2421.74 (MB)
Total wire length = 962185 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260892 um.
Total wire length on LAYER met2 = 394062 um.
Total wire length on LAYER met3 = 203446 um.
Total wire length on LAYER met4 = 91674 um.
Total wire length on LAYER met5 = 12110 um.
Total number of vias = 171478.
Up-via summary (total 171478):

-------------------------
 FR_MASTERSLICE         0
            li1     67835
           met1     82110
           met2     17101
           met3      4147
           met4       285
-------------------------
                   171478


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 73 violations.
    elapsed time = 00:00:00, memory = 2290.86 (MB).
    Completing 20% with 73 violations.
    elapsed time = 00:00:00, memory = 2290.86 (MB).
    Completing 30% with 66 violations.
    elapsed time = 00:00:01, memory = 2290.86 (MB).
    Completing 40% with 66 violations.
    elapsed time = 00:00:01, memory = 2290.86 (MB).
    Completing 50% with 66 violations.
    elapsed time = 00:00:01, memory = 2290.86 (MB).
    Completing 60% with 48 violations.
    elapsed time = 00:00:03, memory = 2290.86 (MB).
    Completing 70% with 48 violations.
    elapsed time = 00:00:03, memory = 2290.86 (MB).
    Completing 80% with 37 violations.
    elapsed time = 00:00:04, memory = 2290.86 (MB).
    Completing 90% with 37 violations.
    elapsed time = 00:00:04, memory = 2290.86 (MB).
    Completing 100% with 36 violations.
    elapsed time = 00:00:06, memory = 2290.86 (MB).
[INFO DRT-0199]   Number of violations = 36.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        1      3      6      0
Short                4      9     12      1
[INFO DRT-0267] cpu time = 00:00:26, elapsed time = 00:00:06, memory = 2290.86 (MB), peak = 2421.74 (MB)
Total wire length = 962160 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260882 um.
Total wire length on LAYER met2 = 394047 um.
Total wire length on LAYER met3 = 203441 um.
Total wire length on LAYER met4 = 91678 um.
Total wire length on LAYER met5 = 12110 um.
Total number of vias = 171484.
Up-via summary (total 171484):

-------------------------
 FR_MASTERSLICE         0
            li1     67835
           met1     82112
           met2     17106
           met3      4146
           met4       285
-------------------------
                   171484


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 36 violations.
    elapsed time = 00:00:00, memory = 2290.86 (MB).
    Completing 20% with 36 violations.
    elapsed time = 00:00:00, memory = 2290.86 (MB).
    Completing 30% with 28 violations.
    elapsed time = 00:00:00, memory = 2290.86 (MB).
    Completing 40% with 28 violations.
    elapsed time = 00:00:00, memory = 2290.86 (MB).
    Completing 50% with 28 violations.
    elapsed time = 00:00:01, memory = 2290.86 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:01, memory = 2290.86 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:01, memory = 2290.86 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:03, memory = 2290.86 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:03, memory = 2290.86 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:06, memory = 2290.86 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1   met2
Short                2      1
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:06, memory = 2293.75 (MB), peak = 2421.74 (MB)
Total wire length = 962176 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260954 um.
Total wire length on LAYER met2 = 394049 um.
Total wire length on LAYER met3 = 203392 um.
Total wire length on LAYER met4 = 91669 um.
Total wire length on LAYER met5 = 12110 um.
Total number of vias = 171501.
Up-via summary (total 171501):

-------------------------
 FR_MASTERSLICE         0
            li1     67834
           met1     82117
           met2     17119
           met3      4146
           met4       285
-------------------------
                   171501


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:07, memory = 2293.75 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:19, memory = 2314.00 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:35, memory = 2294.00 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:43, memory = 2294.00 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:01:00, memory = 2294.00 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:01:03, memory = 2294.00 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:01:05, memory = 2294.00 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:01:06, memory = 2294.00 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:01:07, memory = 2294.00 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:01:09, memory = 2294.00 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:08:27, elapsed time = 00:01:09, memory = 2294.00 (MB), peak = 2421.74 (MB)
Total wire length = 962183 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260954 um.
Total wire length on LAYER met2 = 394049 um.
Total wire length on LAYER met3 = 203398 um.
Total wire length on LAYER met4 = 91671 um.
Total wire length on LAYER met5 = 12110 um.
Total number of vias = 171511.
Up-via summary (total 171511):

-------------------------
 FR_MASTERSLICE         0
            li1     67834
           met1     82124
           met2     17122
           met3      4146
           met4       285
-------------------------
                   171511


[INFO DRT-0198] Complete detail routing.
Total wire length = 962183 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260954 um.
Total wire length on LAYER met2 = 394049 um.
Total wire length on LAYER met3 = 203398 um.
Total wire length on LAYER met4 = 91671 um.
Total wire length on LAYER met5 = 12110 um.
Total number of vias = 171511.
Up-via summary (total 171511):

-------------------------
 FR_MASTERSLICE         0
            li1     67834
           met1     82124
           met2     17122
           met3      4146
           met4       285
-------------------------
                   171511


[INFO DRT-0267] cpu time = 00:18:31, elapsed time = 00:02:38, memory = 2294.00 (MB), peak = 2421.74 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 2 net violations.
[INFO ANT-0001] Found 2 pin violations.
[INFO GRT-0012] Found 2 antenna violations.
[INFO GRT-0015] Inserted 12 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3122 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 382 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10841 groups.
#scanned instances     = 22784
#unique  instances     = 382
#stdCellGenAp          = 14312
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9362
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 67925
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:23:26, elapsed time = 00:02:57, memory = 2294.04 (MB), peak = 2421.74 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     195756

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 95 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 95 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56372.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 43379.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23812.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6986.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1839.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 225.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2294.04 (MB), peak = 2421.74 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 82023 vertical wires in 2 frboxes and 50590 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 11246 vertical wires in 2 frboxes and 16076 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 2294.04 (MB), peak = 2421.74 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2294.04 (MB), peak = 2421.74 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2319.39 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 2319.39 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:11, memory = 2319.39 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:14, memory = 2319.39 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:17, memory = 2319.39 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:22, memory = 2319.39 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:25, memory = 2319.39 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:28, memory = 2319.39 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:33, memory = 2319.39 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:35, memory = 2319.39 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1
Metal Spacing        3
Short                6
[INFO DRT-0267] cpu time = 00:04:22, elapsed time = 00:00:35, memory = 2323.45 (MB), peak = 2421.74 (MB)
Total wire length = 962197 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260984 um.
Total wire length on LAYER met2 = 394041 um.
Total wire length on LAYER met3 = 203183 um.
Total wire length on LAYER met4 = 91686 um.
Total wire length on LAYER met5 = 12301 um.
Total number of vias = 171529.
Up-via summary (total 171529):

-------------------------
 FR_MASTERSLICE         0
            li1     67850
           met1     82126
           met2     17120
           met3      4146
           met4       287
-------------------------
                   171529


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:03, memory = 2323.45 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:07, memory = 2317.60 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:10, memory = 2317.60 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:14, memory = 2319.61 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:17, memory = 2319.61 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:21, memory = 2319.61 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:25, memory = 2356.14 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:28, memory = 2319.63 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:32, memory = 2351.63 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:35, memory = 2319.63 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:04:20, elapsed time = 00:00:35, memory = 2319.63 (MB), peak = 2421.74 (MB)
Total wire length = 962195 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260983 um.
Total wire length on LAYER met2 = 394040 um.
Total wire length on LAYER met3 = 203183 um.
Total wire length on LAYER met4 = 91686 um.
Total wire length on LAYER met5 = 12301 um.
Total number of vias = 171527.
Up-via summary (total 171527):

-------------------------
 FR_MASTERSLICE         0
            li1     67850
           met1     82124
           met2     17120
           met3      4146
           met4       287
-------------------------
                   171527


[INFO DRT-0198] Complete detail routing.
Total wire length = 962195 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260983 um.
Total wire length on LAYER met2 = 394040 um.
Total wire length on LAYER met3 = 203183 um.
Total wire length on LAYER met4 = 91686 um.
Total wire length on LAYER met5 = 12301 um.
Total number of vias = 171527.
Up-via summary (total 171527):

-------------------------
 FR_MASTERSLICE         0
            li1     67850
           met1     82124
           met2     17120
           met3      4146
           met4       287
-------------------------
                   171527


[INFO DRT-0267] cpu time = 00:08:43, elapsed time = 00:01:10, memory = 2319.63 (MB), peak = 2421.74 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 31:11.51[h:]min:sec. CPU time: user 12959.61 sys 10.09 (693%). Peak memory: 2479864KB.
