From e44daf5b963229d955166a248ae8741e4e962f21 Mon Sep 17 00:00:00 2001
From: Kosta Zertsekel <konszert@marvell.com>
Date: Mon, 8 Apr 2013 11:35:59 +0300
Subject: [PATCH 0541/1825] ALP: Enable L2 Cache errata in defconfig

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit 8f97f65e455a9805c954ab0d468631a0cbb6b938

Signed-off-by: Kosta Zertsekel <konszert@marvell.com>
Change-Id: Id1ca973d89a59d5ad24520d5227c3aa14fcd1f6a
Reviewed-on: http://vgitil04.il.marvell.com:8080/1503
Reviewed-by: Eran Ben-Avi <benavi@marvell.com>
Tested-by: Eran Ben-Avi <benavi@marvell.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 arch/arm/configs/avanta_lp_defconfig      |    4 ++++
 arch/arm/configs/avanta_lp_fpga_defconfig |    4 ++++
 2 files changed, 8 insertions(+), 0 deletions(-)

diff --git a/arch/arm/configs/avanta_lp_defconfig b/arch/arm/configs/avanta_lp_defconfig
index 25f4f46..224371e 100644
--- a/arch/arm/configs/avanta_lp_defconfig
+++ b/arch/arm/configs/avanta_lp_defconfig
@@ -26,6 +26,10 @@ CONFIG_MV_INCLUDE_ETH_PHY=y
 CONFIG_MV_ETH_SWITCH=y
 # CONFIG_MV_ETH_SWITCH_LINK is not set
 CONFIG_MV_EPON=y
+CONFIG_PL310_ERRATA_588369=y
+CONFIG_PL310_ERRATA_727915=y
+CONFIG_PL310_ERRATA_753970=y
+CONFIG_PL310_ERRATA_769419=y
 CONFIG_PCI_DEBUG=y
 CONFIG_AEABI=y
 CONFIG_UACCESS_WITH_MEMCPY=y
diff --git a/arch/arm/configs/avanta_lp_fpga_defconfig b/arch/arm/configs/avanta_lp_fpga_defconfig
index 6819ee8..e564115 100644
--- a/arch/arm/configs/avanta_lp_fpga_defconfig
+++ b/arch/arm/configs/avanta_lp_fpga_defconfig
@@ -25,6 +25,10 @@ CONFIG_ARCH_AVANTA_LP=y
 # CONFIG_MV_INCLUDE_INTEG_SATA is not set
 # CONFIG_MV_INCLUDE_NOR is not set
 # CONFIG_MV_INCLUDE_SDIO is not set
+CONFIG_PL310_ERRATA_588369=y
+CONFIG_PL310_ERRATA_727915=y
+CONFIG_PL310_ERRATA_753970=y
+CONFIG_PL310_ERRATA_769419=y
 CONFIG_PCI_DEBUG=y
 CONFIG_AEABI=y
 CONFIG_UACCESS_WITH_MEMCPY=y
-- 
1.7.5.4

