/* SPDX-License-Identifier: BSD-3-Clause
 * Copyright(c) 2014-2024 Broadcom
 * All rights reserved.
 */

#include "ulp_template_db_enum.h"
#include "ulp_template_db_field.h"
#include "ulp_template_struct.h"
#include "ulp_template_db_tbl.h"

/*
 * Action signature table:
 * maps hash id to ulp_act_match_list[] index
 */
uint16_t ulp_act_sig_tbl[BNXT_ULP_ACT_SIG_TBL_MAX_SZ] = {
	[BNXT_ULP_ACT_HID_0000] = 1,
	[BNXT_ULP_ACT_HID_0040] = 2,
	[BNXT_ULP_ACT_HID_10000] = 3,
	[BNXT_ULP_ACT_HID_cc40] = 4,
	[BNXT_ULP_ACT_HID_0400] = 5,
	[BNXT_ULP_ACT_HID_1cc40] = 6,
	[BNXT_ULP_ACT_HID_d040] = 7,
	[BNXT_ULP_ACT_HID_0080] = 8,
	[BNXT_ULP_ACT_HID_0200] = 9,
	[BNXT_ULP_ACT_HID_0280] = 10,
	[BNXT_ULP_ACT_HID_00c0] = 11,
	[BNXT_ULP_ACT_HID_10080] = 12,
	[BNXT_ULP_ACT_HID_ccc0] = 13,
	[BNXT_ULP_ACT_HID_0480] = 14,
	[BNXT_ULP_ACT_HID_1ccc0] = 15,
	[BNXT_ULP_ACT_HID_d0c0] = 16,
	[BNXT_ULP_ACT_HID_19742] = 17,
	[BNXT_ULP_ACT_HID_19782] = 18,
	[BNXT_ULP_ACT_HID_29742] = 19,
	[BNXT_ULP_ACT_HID_26382] = 20,
	[BNXT_ULP_ACT_HID_19b42] = 21,
	[BNXT_ULP_ACT_HID_36382] = 22,
	[BNXT_ULP_ACT_HID_26782] = 23,
	[BNXT_ULP_ACT_HID_197c2] = 24,
	[BNXT_ULP_ACT_HID_19802] = 25,
	[BNXT_ULP_ACT_HID_297c2] = 26,
	[BNXT_ULP_ACT_HID_26402] = 27,
	[BNXT_ULP_ACT_HID_19bc2] = 28,
	[BNXT_ULP_ACT_HID_36402] = 29,
	[BNXT_ULP_ACT_HID_26802] = 30,
	[BNXT_ULP_ACT_HID_bca0] = 31,
	[BNXT_ULP_ACT_HID_bce0] = 32,
	[BNXT_ULP_ACT_HID_1bca0] = 33,
	[BNXT_ULP_ACT_HID_168e0] = 34,
	[BNXT_ULP_ACT_HID_a0a0] = 35,
	[BNXT_ULP_ACT_HID_268e0] = 36,
	[BNXT_ULP_ACT_HID_16ce0] = 37,
	[BNXT_ULP_ACT_HID_bd20] = 38,
	[BNXT_ULP_ACT_HID_bd60] = 39,
	[BNXT_ULP_ACT_HID_1bd20] = 40,
	[BNXT_ULP_ACT_HID_16960] = 41,
	[BNXT_ULP_ACT_HID_a120] = 42,
	[BNXT_ULP_ACT_HID_26960] = 43,
	[BNXT_ULP_ACT_HID_16d60] = 44,
	[BNXT_ULP_ACT_HID_4040] = 45,
	[BNXT_ULP_ACT_HID_8040] = 46,
	[BNXT_ULP_ACT_HID_c040] = 47,
	[BNXT_ULP_ACT_HID_40c0] = 48,
	[BNXT_ULP_ACT_HID_80c0] = 49,
	[BNXT_ULP_ACT_HID_c0c0] = 50,
	[BNXT_ULP_ACT_HID_4400] = 51,
	[BNXT_ULP_ACT_HID_8400] = 52,
	[BNXT_ULP_ACT_HID_c400] = 53,
	[BNXT_ULP_ACT_HID_4480] = 54,
	[BNXT_ULP_ACT_HID_8480] = 55,
	[BNXT_ULP_ACT_HID_c480] = 56,
	[BNXT_ULP_ACT_HID_1d782] = 57,
	[BNXT_ULP_ACT_HID_21782] = 58,
	[BNXT_ULP_ACT_HID_25782] = 59,
	[BNXT_ULP_ACT_HID_1d802] = 60,
	[BNXT_ULP_ACT_HID_21802] = 61,
	[BNXT_ULP_ACT_HID_25802] = 62,
	[BNXT_ULP_ACT_HID_1db42] = 63,
	[BNXT_ULP_ACT_HID_21b42] = 64,
	[BNXT_ULP_ACT_HID_25b42] = 65,
	[BNXT_ULP_ACT_HID_1dbc2] = 66,
	[BNXT_ULP_ACT_HID_21bc2] = 67,
	[BNXT_ULP_ACT_HID_25bc2] = 68,
	[BNXT_ULP_ACT_HID_fce0] = 69,
	[BNXT_ULP_ACT_HID_13ce0] = 70,
	[BNXT_ULP_ACT_HID_17ce0] = 71,
	[BNXT_ULP_ACT_HID_fd60] = 72,
	[BNXT_ULP_ACT_HID_13d60] = 73,
	[BNXT_ULP_ACT_HID_17d60] = 74,
	[BNXT_ULP_ACT_HID_e0a0] = 75,
	[BNXT_ULP_ACT_HID_120a0] = 76,
	[BNXT_ULP_ACT_HID_160a0] = 77,
	[BNXT_ULP_ACT_HID_e120] = 78,
	[BNXT_ULP_ACT_HID_12120] = 79,
	[BNXT_ULP_ACT_HID_16120] = 80,
	[BNXT_ULP_ACT_HID_32061] = 81,
	[BNXT_ULP_ACT_HID_320e1] = 82,
	[BNXT_ULP_ACT_HID_388a] = 83,
	[BNXT_ULP_ACT_HID_4000] = 84,
	[BNXT_ULP_ACT_HID_8000] = 85,
	[BNXT_ULP_ACT_HID_c000] = 86,
	[BNXT_ULP_ACT_HID_4080] = 87,
	[BNXT_ULP_ACT_HID_8080] = 88,
	[BNXT_ULP_ACT_HID_c080] = 89,
	[BNXT_ULP_ACT_HID_8880] = 90,
	[BNXT_ULP_ACT_HID_22100] = 91,
	[BNXT_ULP_ACT_HID_11100] = 92,
	[BNXT_ULP_ACT_HID_6420] = 93,
	[BNXT_ULP_ACT_HID_1fca0] = 94,
	[BNXT_ULP_ACT_HID_19980] = 95,
	[BNXT_ULP_ACT_HID_28520] = 96,
	[BNXT_ULP_ACT_HID_c880] = 97,
	[BNXT_ULP_ACT_HID_26100] = 98,
	[BNXT_ULP_ACT_HID_15100] = 99,
	[BNXT_ULP_ACT_HID_a420] = 100,
	[BNXT_ULP_ACT_HID_23ca0] = 101,
	[BNXT_ULP_ACT_HID_1d980] = 102,
	[BNXT_ULP_ACT_HID_2c520] = 103,
	[BNXT_ULP_ACT_HID_10880] = 104,
	[BNXT_ULP_ACT_HID_2a100] = 105,
	[BNXT_ULP_ACT_HID_19100] = 106,
	[BNXT_ULP_ACT_HID_e420] = 107,
	[BNXT_ULP_ACT_HID_27ca0] = 108,
	[BNXT_ULP_ACT_HID_21980] = 109,
	[BNXT_ULP_ACT_HID_30520] = 110,
	[BNXT_ULP_ACT_HID_14880] = 111,
	[BNXT_ULP_ACT_HID_2e100] = 112,
	[BNXT_ULP_ACT_HID_1d100] = 113,
	[BNXT_ULP_ACT_HID_12420] = 114,
	[BNXT_ULP_ACT_HID_2bca0] = 115,
	[BNXT_ULP_ACT_HID_25980] = 116,
	[BNXT_ULP_ACT_HID_34520] = 117,
	[BNXT_ULP_ACT_HID_8900] = 118,
	[BNXT_ULP_ACT_HID_22180] = 119,
	[BNXT_ULP_ACT_HID_11180] = 120,
	[BNXT_ULP_ACT_HID_64a0] = 121,
	[BNXT_ULP_ACT_HID_1fd20] = 122,
	[BNXT_ULP_ACT_HID_19a00] = 123,
	[BNXT_ULP_ACT_HID_285a0] = 124,
	[BNXT_ULP_ACT_HID_c900] = 125,
	[BNXT_ULP_ACT_HID_26180] = 126,
	[BNXT_ULP_ACT_HID_15180] = 127,
	[BNXT_ULP_ACT_HID_a4a0] = 128,
	[BNXT_ULP_ACT_HID_23d20] = 129,
	[BNXT_ULP_ACT_HID_1da00] = 130,
	[BNXT_ULP_ACT_HID_2c5a0] = 131,
	[BNXT_ULP_ACT_HID_10900] = 132,
	[BNXT_ULP_ACT_HID_2a180] = 133,
	[BNXT_ULP_ACT_HID_19180] = 134,
	[BNXT_ULP_ACT_HID_e4a0] = 135,
	[BNXT_ULP_ACT_HID_27d20] = 136,
	[BNXT_ULP_ACT_HID_21a00] = 137,
	[BNXT_ULP_ACT_HID_305a0] = 138,
	[BNXT_ULP_ACT_HID_14900] = 139,
	[BNXT_ULP_ACT_HID_2e180] = 140,
	[BNXT_ULP_ACT_HID_1d180] = 141,
	[BNXT_ULP_ACT_HID_124a0] = 142,
	[BNXT_ULP_ACT_HID_2bd20] = 143,
	[BNXT_ULP_ACT_HID_25a00] = 144,
	[BNXT_ULP_ACT_HID_345a0] = 145,
	[BNXT_ULP_ACT_HID_154c0] = 146,
	[BNXT_ULP_ACT_HID_2ed40] = 147,
	[BNXT_ULP_ACT_HID_1dd40] = 148,
	[BNXT_ULP_ACT_HID_13060] = 149,
	[BNXT_ULP_ACT_HID_2c8e0] = 150,
	[BNXT_ULP_ACT_HID_35160] = 151,
	[BNXT_ULP_ACT_HID_15540] = 152,
	[BNXT_ULP_ACT_HID_2edc0] = 153,
	[BNXT_ULP_ACT_HID_1ddc0] = 154,
	[BNXT_ULP_ACT_HID_130e0] = 155,
	[BNXT_ULP_ACT_HID_2c960] = 156,
	[BNXT_ULP_ACT_HID_351e0] = 157,
	[BNXT_ULP_ACT_HID_194c0] = 158,
	[BNXT_ULP_ACT_HID_32d40] = 159,
	[BNXT_ULP_ACT_HID_21d40] = 160,
	[BNXT_ULP_ACT_HID_17060] = 161,
	[BNXT_ULP_ACT_HID_308e0] = 162,
	[BNXT_ULP_ACT_HID_39160] = 163,
	[BNXT_ULP_ACT_HID_19540] = 164,
	[BNXT_ULP_ACT_HID_32dc0] = 165,
	[BNXT_ULP_ACT_HID_21dc0] = 166,
	[BNXT_ULP_ACT_HID_170e0] = 167,
	[BNXT_ULP_ACT_HID_30960] = 168,
	[BNXT_ULP_ACT_HID_391e0] = 169,
	[BNXT_ULP_ACT_HID_1d4c0] = 170,
	[BNXT_ULP_ACT_HID_36d40] = 171,
	[BNXT_ULP_ACT_HID_25d40] = 172,
	[BNXT_ULP_ACT_HID_1b060] = 173,
	[BNXT_ULP_ACT_HID_348e0] = 174,
	[BNXT_ULP_ACT_HID_3d160] = 175,
	[BNXT_ULP_ACT_HID_1d540] = 176,
	[BNXT_ULP_ACT_HID_36dc0] = 177,
	[BNXT_ULP_ACT_HID_25dc0] = 178,
	[BNXT_ULP_ACT_HID_1b0e0] = 179,
	[BNXT_ULP_ACT_HID_34960] = 180,
	[BNXT_ULP_ACT_HID_3d1e0] = 181,
	[BNXT_ULP_ACT_HID_214c0] = 182,
	[BNXT_ULP_ACT_HID_3ad40] = 183,
	[BNXT_ULP_ACT_HID_29d40] = 184,
	[BNXT_ULP_ACT_HID_1f060] = 185,
	[BNXT_ULP_ACT_HID_388e0] = 186,
	[BNXT_ULP_ACT_HID_3380] = 187,
	[BNXT_ULP_ACT_HID_21540] = 188,
	[BNXT_ULP_ACT_HID_3adc0] = 189,
	[BNXT_ULP_ACT_HID_29dc0] = 190,
	[BNXT_ULP_ACT_HID_1f0e0] = 191,
	[BNXT_ULP_ACT_HID_38960] = 192,
	[BNXT_ULP_ACT_HID_3400] = 193,
	[BNXT_ULP_ACT_HID_1d742] = 194,
	[BNXT_ULP_ACT_HID_21742] = 195,
	[BNXT_ULP_ACT_HID_25742] = 196,
	[BNXT_ULP_ACT_HID_1d7c2] = 197,
	[BNXT_ULP_ACT_HID_217c2] = 198,
	[BNXT_ULP_ACT_HID_257c2] = 199,
	[BNXT_ULP_ACT_HID_21fc2] = 200,
	[BNXT_ULP_ACT_HID_3b842] = 201,
	[BNXT_ULP_ACT_HID_2a842] = 202,
	[BNXT_ULP_ACT_HID_1fb62] = 203,
	[BNXT_ULP_ACT_HID_393e2] = 204,
	[BNXT_ULP_ACT_HID_330c2] = 205,
	[BNXT_ULP_ACT_HID_3e82] = 206,
	[BNXT_ULP_ACT_HID_25fc2] = 207,
	[BNXT_ULP_ACT_HID_1a62] = 208,
	[BNXT_ULP_ACT_HID_2e842] = 209,
	[BNXT_ULP_ACT_HID_23b62] = 210,
	[BNXT_ULP_ACT_HID_3d3e2] = 211,
	[BNXT_ULP_ACT_HID_370c2] = 212,
	[BNXT_ULP_ACT_HID_7e82] = 213,
	[BNXT_ULP_ACT_HID_29fc2] = 214,
	[BNXT_ULP_ACT_HID_5a62] = 215,
	[BNXT_ULP_ACT_HID_32842] = 216,
	[BNXT_ULP_ACT_HID_27b62] = 217,
	[BNXT_ULP_ACT_HID_3602] = 218,
	[BNXT_ULP_ACT_HID_3b0c2] = 219,
	[BNXT_ULP_ACT_HID_be82] = 220,
	[BNXT_ULP_ACT_HID_2dfc2] = 221,
	[BNXT_ULP_ACT_HID_9a62] = 222,
	[BNXT_ULP_ACT_HID_36842] = 223,
	[BNXT_ULP_ACT_HID_2bb62] = 224,
	[BNXT_ULP_ACT_HID_7602] = 225,
	[BNXT_ULP_ACT_HID_12e2] = 226,
	[BNXT_ULP_ACT_HID_fe82] = 227,
	[BNXT_ULP_ACT_HID_22042] = 228,
	[BNXT_ULP_ACT_HID_3b8c2] = 229,
	[BNXT_ULP_ACT_HID_2a8c2] = 230,
	[BNXT_ULP_ACT_HID_1fbe2] = 231,
	[BNXT_ULP_ACT_HID_39462] = 232,
	[BNXT_ULP_ACT_HID_33142] = 233,
	[BNXT_ULP_ACT_HID_3f02] = 234,
	[BNXT_ULP_ACT_HID_26042] = 235,
	[BNXT_ULP_ACT_HID_1ae2] = 236,
	[BNXT_ULP_ACT_HID_2e8c2] = 237,
	[BNXT_ULP_ACT_HID_23be2] = 238,
	[BNXT_ULP_ACT_HID_3d462] = 239,
	[BNXT_ULP_ACT_HID_37142] = 240,
	[BNXT_ULP_ACT_HID_7f02] = 241,
	[BNXT_ULP_ACT_HID_2a042] = 242,
	[BNXT_ULP_ACT_HID_5ae2] = 243,
	[BNXT_ULP_ACT_HID_328c2] = 244,
	[BNXT_ULP_ACT_HID_27be2] = 245,
	[BNXT_ULP_ACT_HID_3682] = 246,
	[BNXT_ULP_ACT_HID_3b142] = 247,
	[BNXT_ULP_ACT_HID_bf02] = 248,
	[BNXT_ULP_ACT_HID_2e042] = 249,
	[BNXT_ULP_ACT_HID_9ae2] = 250,
	[BNXT_ULP_ACT_HID_368c2] = 251,
	[BNXT_ULP_ACT_HID_2bbe2] = 252,
	[BNXT_ULP_ACT_HID_7682] = 253,
	[BNXT_ULP_ACT_HID_1362] = 254,
	[BNXT_ULP_ACT_HID_ff02] = 255,
	[BNXT_ULP_ACT_HID_2ec02] = 256,
	[BNXT_ULP_ACT_HID_a6a2] = 257,
	[BNXT_ULP_ACT_HID_37482] = 258,
	[BNXT_ULP_ACT_HID_2c7a2] = 259,
	[BNXT_ULP_ACT_HID_8242] = 260,
	[BNXT_ULP_ACT_HID_10ac2] = 261,
	[BNXT_ULP_ACT_HID_2ec82] = 262,
	[BNXT_ULP_ACT_HID_a722] = 263,
	[BNXT_ULP_ACT_HID_37502] = 264,
	[BNXT_ULP_ACT_HID_2c822] = 265,
	[BNXT_ULP_ACT_HID_82c2] = 266,
	[BNXT_ULP_ACT_HID_10b42] = 267,
	[BNXT_ULP_ACT_HID_32c02] = 268,
	[BNXT_ULP_ACT_HID_e6a2] = 269,
	[BNXT_ULP_ACT_HID_3b482] = 270,
	[BNXT_ULP_ACT_HID_307a2] = 271,
	[BNXT_ULP_ACT_HID_c242] = 272,
	[BNXT_ULP_ACT_HID_14ac2] = 273,
	[BNXT_ULP_ACT_HID_32c82] = 274,
	[BNXT_ULP_ACT_HID_e722] = 275,
	[BNXT_ULP_ACT_HID_3b502] = 276,
	[BNXT_ULP_ACT_HID_30822] = 277,
	[BNXT_ULP_ACT_HID_c2c2] = 278,
	[BNXT_ULP_ACT_HID_14b42] = 279,
	[BNXT_ULP_ACT_HID_36c02] = 280,
	[BNXT_ULP_ACT_HID_126a2] = 281,
	[BNXT_ULP_ACT_HID_16a2] = 282,
	[BNXT_ULP_ACT_HID_347a2] = 283,
	[BNXT_ULP_ACT_HID_10242] = 284,
	[BNXT_ULP_ACT_HID_18ac2] = 285,
	[BNXT_ULP_ACT_HID_36c82] = 286,
	[BNXT_ULP_ACT_HID_12722] = 287,
	[BNXT_ULP_ACT_HID_1722] = 288,
	[BNXT_ULP_ACT_HID_34822] = 289,
	[BNXT_ULP_ACT_HID_102c2] = 290,
	[BNXT_ULP_ACT_HID_18b42] = 291,
	[BNXT_ULP_ACT_HID_3ac02] = 292,
	[BNXT_ULP_ACT_HID_166a2] = 293,
	[BNXT_ULP_ACT_HID_56a2] = 294,
	[BNXT_ULP_ACT_HID_387a2] = 295,
	[BNXT_ULP_ACT_HID_14242] = 296,
	[BNXT_ULP_ACT_HID_1cac2] = 297,
	[BNXT_ULP_ACT_HID_3ac82] = 298,
	[BNXT_ULP_ACT_HID_16722] = 299,
	[BNXT_ULP_ACT_HID_5722] = 300,
	[BNXT_ULP_ACT_HID_38822] = 301,
	[BNXT_ULP_ACT_HID_142c2] = 302,
	[BNXT_ULP_ACT_HID_1cb42] = 303,
	[BNXT_ULP_ACT_HID_12520] = 304,
	[BNXT_ULP_ACT_HID_2bda0] = 305,
	[BNXT_ULP_ACT_HID_1ada0] = 306,
	[BNXT_ULP_ACT_HID_120c0] = 307,
	[BNXT_ULP_ACT_HID_2b940] = 308,
	[BNXT_ULP_ACT_HID_23620] = 309,
	[BNXT_ULP_ACT_HID_321c0] = 310,
	[BNXT_ULP_ACT_HID_125a0] = 311,
	[BNXT_ULP_ACT_HID_2be20] = 312,
	[BNXT_ULP_ACT_HID_1ae20] = 313,
	[BNXT_ULP_ACT_HID_12140] = 314,
	[BNXT_ULP_ACT_HID_2b9c0] = 315,
	[BNXT_ULP_ACT_HID_236a0] = 316,
	[BNXT_ULP_ACT_HID_32240] = 317,
	[BNXT_ULP_ACT_HID_1f160] = 318,
	[BNXT_ULP_ACT_HID_3a9e0] = 319,
	[BNXT_ULP_ACT_HID_279e0] = 320,
	[BNXT_ULP_ACT_HID_1ed00] = 321,
	[BNXT_ULP_ACT_HID_36580] = 322,
	[BNXT_ULP_ACT_HID_3020] = 323,
	[BNXT_ULP_ACT_HID_1f1e0] = 324,
	[BNXT_ULP_ACT_HID_3aa60] = 325,
	[BNXT_ULP_ACT_HID_27a60] = 326,
	[BNXT_ULP_ACT_HID_1ed80] = 327,
	[BNXT_ULP_ACT_HID_36600] = 328,
	[BNXT_ULP_ACT_HID_30a0] = 329,
	[BNXT_ULP_ACT_HID_0100] = 330,
	[BNXT_ULP_ACT_HID_0180] = 331,
	[BNXT_ULP_ACT_HID_32e84] = 332,
	[BNXT_ULP_ACT_HID_32f04] = 333,
	[BNXT_ULP_ACT_HID_19842] = 334,
	[BNXT_ULP_ACT_HID_198c2] = 335,
	[BNXT_ULP_ACT_HID_e7e6] = 336,
	[BNXT_ULP_ACT_HID_e866] = 337,
	[BNXT_ULP_ACT_HID_a3e0] = 338,
	[BNXT_ULP_ACT_HID_240e0] = 339,
	[BNXT_ULP_ACT_HID_322c8] = 340,
	[BNXT_ULP_ACT_HID_e228] = 341,
	[BNXT_ULP_ACT_HID_36130] = 342,
	[BNXT_ULP_ACT_HID_2e840] = 343,
	[BNXT_ULP_ACT_HID_2e880] = 344,
	[BNXT_ULP_ACT_HID_2e900] = 345,
	[BNXT_ULP_ACT_HID_170c0] = 346,
	[BNXT_ULP_ACT_HID_14ea0] = 347,
	[BNXT_ULP_ACT_HID_3b480] = 348,
	[BNXT_ULP_ACT_HID_23d00] = 349,
	[BNXT_ULP_ACT_HID_21ae0] = 350,
	[BNXT_ULP_ACT_HID_2e8c0] = 351,
	[BNXT_ULP_ACT_HID_17140] = 352,
	[BNXT_ULP_ACT_HID_14f20] = 353,
	[BNXT_ULP_ACT_HID_3b500] = 354,
	[BNXT_ULP_ACT_HID_23d80] = 355,
	[BNXT_ULP_ACT_HID_21b60] = 356,
	[BNXT_ULP_ACT_HID_a1a2] = 357,
	[BNXT_ULP_ACT_HID_a1e2] = 358,
	[BNXT_ULP_ACT_HID_a262] = 359,
	[BNXT_ULP_ACT_HID_30802] = 360,
	[BNXT_ULP_ACT_HID_2e5e2] = 361,
	[BNXT_ULP_ACT_HID_16de2] = 362,
	[BNXT_ULP_ACT_HID_3d442] = 363,
	[BNXT_ULP_ACT_HID_3b222] = 364,
	[BNXT_ULP_ACT_HID_a222] = 365,
	[BNXT_ULP_ACT_HID_30882] = 366,
	[BNXT_ULP_ACT_HID_2e662] = 367,
	[BNXT_ULP_ACT_HID_16e62] = 368,
	[BNXT_ULP_ACT_HID_3d4c2] = 369,
	[BNXT_ULP_ACT_HID_3b2a2] = 370,
	[BNXT_ULP_ACT_HID_3a4e0] = 371,
	[BNXT_ULP_ACT_HID_3a520] = 372,
	[BNXT_ULP_ACT_HID_3a5a0] = 373,
	[BNXT_ULP_ACT_HID_22d60] = 374,
	[BNXT_ULP_ACT_HID_1eb40] = 375,
	[BNXT_ULP_ACT_HID_7340] = 376,
	[BNXT_ULP_ACT_HID_2f9a0] = 377,
	[BNXT_ULP_ACT_HID_2b780] = 378,
	[BNXT_ULP_ACT_HID_3a560] = 379,
	[BNXT_ULP_ACT_HID_22de0] = 380,
	[BNXT_ULP_ACT_HID_1ebc0] = 381,
	[BNXT_ULP_ACT_HID_73c0] = 382,
	[BNXT_ULP_ACT_HID_2fa20] = 383,
	[BNXT_ULP_ACT_HID_2b800] = 384,
	[BNXT_ULP_ACT_HID_32840] = 385,
	[BNXT_ULP_ACT_HID_36840] = 386,
	[BNXT_ULP_ACT_HID_3a840] = 387,
	[BNXT_ULP_ACT_HID_328c0] = 388,
	[BNXT_ULP_ACT_HID_368c0] = 389,
	[BNXT_ULP_ACT_HID_3a8c0] = 390,
	[BNXT_ULP_ACT_HID_370c0] = 391,
	[BNXT_ULP_ACT_HID_12b60] = 392,
	[BNXT_ULP_ACT_HID_1b60] = 393,
	[BNXT_ULP_ACT_HID_34c60] = 394,
	[BNXT_ULP_ACT_HID_10700] = 395,
	[BNXT_ULP_ACT_HID_18f80] = 396,
	[BNXT_ULP_ACT_HID_3b0c0] = 397,
	[BNXT_ULP_ACT_HID_16b60] = 398,
	[BNXT_ULP_ACT_HID_5b60] = 399,
	[BNXT_ULP_ACT_HID_38c60] = 400,
	[BNXT_ULP_ACT_HID_14700] = 401,
	[BNXT_ULP_ACT_HID_1cf80] = 402,
	[BNXT_ULP_ACT_HID_12e0] = 403,
	[BNXT_ULP_ACT_HID_1ab60] = 404,
	[BNXT_ULP_ACT_HID_9b60] = 405,
	[BNXT_ULP_ACT_HID_3cc60] = 406,
	[BNXT_ULP_ACT_HID_18700] = 407,
	[BNXT_ULP_ACT_HID_20f80] = 408,
	[BNXT_ULP_ACT_HID_52e0] = 409,
	[BNXT_ULP_ACT_HID_1eb60] = 410,
	[BNXT_ULP_ACT_HID_db60] = 411,
	[BNXT_ULP_ACT_HID_2e80] = 412,
	[BNXT_ULP_ACT_HID_1c700] = 413,
	[BNXT_ULP_ACT_HID_24f80] = 414,
	[BNXT_ULP_ACT_HID_37140] = 415,
	[BNXT_ULP_ACT_HID_12be0] = 416,
	[BNXT_ULP_ACT_HID_1be0] = 417,
	[BNXT_ULP_ACT_HID_34ce0] = 418,
	[BNXT_ULP_ACT_HID_10780] = 419,
	[BNXT_ULP_ACT_HID_19000] = 420,
	[BNXT_ULP_ACT_HID_3b140] = 421,
	[BNXT_ULP_ACT_HID_16be0] = 422,
	[BNXT_ULP_ACT_HID_5be0] = 423,
	[BNXT_ULP_ACT_HID_38ce0] = 424,
	[BNXT_ULP_ACT_HID_14780] = 425,
	[BNXT_ULP_ACT_HID_1d000] = 426,
	[BNXT_ULP_ACT_HID_1360] = 427,
	[BNXT_ULP_ACT_HID_1abe0] = 428,
	[BNXT_ULP_ACT_HID_9be0] = 429,
	[BNXT_ULP_ACT_HID_3cce0] = 430,
	[BNXT_ULP_ACT_HID_18780] = 431,
	[BNXT_ULP_ACT_HID_21000] = 432,
	[BNXT_ULP_ACT_HID_5360] = 433,
	[BNXT_ULP_ACT_HID_1ebe0] = 434,
	[BNXT_ULP_ACT_HID_dbe0] = 435,
	[BNXT_ULP_ACT_HID_2f00] = 436,
	[BNXT_ULP_ACT_HID_1c780] = 437,
	[BNXT_ULP_ACT_HID_25000] = 438,
	[BNXT_ULP_ACT_HID_5f20] = 439,
	[BNXT_ULP_ACT_HID_1f7a0] = 440,
	[BNXT_ULP_ACT_HID_e7a0] = 441,
	[BNXT_ULP_ACT_HID_3ac0] = 442,
	[BNXT_ULP_ACT_HID_1d340] = 443,
	[BNXT_ULP_ACT_HID_25bc0] = 444,
	[BNXT_ULP_ACT_HID_5fa0] = 445,
	[BNXT_ULP_ACT_HID_1f820] = 446,
	[BNXT_ULP_ACT_HID_e820] = 447,
	[BNXT_ULP_ACT_HID_3b40] = 448,
	[BNXT_ULP_ACT_HID_1d3c0] = 449,
	[BNXT_ULP_ACT_HID_25c40] = 450,
	[BNXT_ULP_ACT_HID_237a0] = 451,
	[BNXT_ULP_ACT_HID_127a0] = 452,
	[BNXT_ULP_ACT_HID_7ac0] = 453,
	[BNXT_ULP_ACT_HID_9f20] = 454,
	[BNXT_ULP_ACT_HID_21340] = 455,
	[BNXT_ULP_ACT_HID_29bc0] = 456,
	[BNXT_ULP_ACT_HID_9fa0] = 457,
	[BNXT_ULP_ACT_HID_23820] = 458,
	[BNXT_ULP_ACT_HID_12820] = 459,
	[BNXT_ULP_ACT_HID_7b40] = 460,
	[BNXT_ULP_ACT_HID_213c0] = 461,
	[BNXT_ULP_ACT_HID_29c40] = 462,
	[BNXT_ULP_ACT_HID_df20] = 463,
	[BNXT_ULP_ACT_HID_277a0] = 464,
	[BNXT_ULP_ACT_HID_167a0] = 465,
	[BNXT_ULP_ACT_HID_bac0] = 466,
	[BNXT_ULP_ACT_HID_25340] = 467,
	[BNXT_ULP_ACT_HID_2dbc0] = 468,
	[BNXT_ULP_ACT_HID_dfa0] = 469,
	[BNXT_ULP_ACT_HID_27820] = 470,
	[BNXT_ULP_ACT_HID_16820] = 471,
	[BNXT_ULP_ACT_HID_bb40] = 472,
	[BNXT_ULP_ACT_HID_253c0] = 473,
	[BNXT_ULP_ACT_HID_2dc40] = 474,
	[BNXT_ULP_ACT_HID_11f20] = 475,
	[BNXT_ULP_ACT_HID_2b7a0] = 476,
	[BNXT_ULP_ACT_HID_1a7a0] = 477,
	[BNXT_ULP_ACT_HID_fac0] = 478,
	[BNXT_ULP_ACT_HID_29340] = 479,
	[BNXT_ULP_ACT_HID_31bc0] = 480,
	[BNXT_ULP_ACT_HID_11fa0] = 481,
	[BNXT_ULP_ACT_HID_2b820] = 482,
	[BNXT_ULP_ACT_HID_1a820] = 483,
	[BNXT_ULP_ACT_HID_fb40] = 484,
	[BNXT_ULP_ACT_HID_293c0] = 485,
	[BNXT_ULP_ACT_HID_31c40] = 486,
	[BNXT_ULP_ACT_HID_e1a2] = 487,
	[BNXT_ULP_ACT_HID_121a2] = 488,
	[BNXT_ULP_ACT_HID_161a2] = 489,
	[BNXT_ULP_ACT_HID_e222] = 490,
	[BNXT_ULP_ACT_HID_12222] = 491,
	[BNXT_ULP_ACT_HID_16222] = 492,
	[BNXT_ULP_ACT_HID_12a22] = 493,
	[BNXT_ULP_ACT_HID_2c2a2] = 494,
	[BNXT_ULP_ACT_HID_1b2a2] = 495,
	[BNXT_ULP_ACT_HID_105c2] = 496,
	[BNXT_ULP_ACT_HID_29e42] = 497,
	[BNXT_ULP_ACT_HID_326c2] = 498,
	[BNXT_ULP_ACT_HID_16a22] = 499,
	[BNXT_ULP_ACT_HID_302a2] = 500,
	[BNXT_ULP_ACT_HID_1f2a2] = 501,
	[BNXT_ULP_ACT_HID_145c2] = 502,
	[BNXT_ULP_ACT_HID_2de42] = 503,
	[BNXT_ULP_ACT_HID_366c2] = 504,
	[BNXT_ULP_ACT_HID_1aa22] = 505,
	[BNXT_ULP_ACT_HID_342a2] = 506,
	[BNXT_ULP_ACT_HID_232a2] = 507,
	[BNXT_ULP_ACT_HID_185c2] = 508,
	[BNXT_ULP_ACT_HID_31e42] = 509,
	[BNXT_ULP_ACT_HID_3a6c2] = 510,
	[BNXT_ULP_ACT_HID_1ea22] = 511,
	[BNXT_ULP_ACT_HID_382a2] = 512,
	[BNXT_ULP_ACT_HID_272a2] = 513,
	[BNXT_ULP_ACT_HID_1c5c2] = 514,
	[BNXT_ULP_ACT_HID_35e42] = 515,
	[BNXT_ULP_ACT_HID_08e2] = 516,
	[BNXT_ULP_ACT_HID_12aa2] = 517,
	[BNXT_ULP_ACT_HID_2c322] = 518,
	[BNXT_ULP_ACT_HID_1b322] = 519,
	[BNXT_ULP_ACT_HID_10642] = 520,
	[BNXT_ULP_ACT_HID_29ec2] = 521,
	[BNXT_ULP_ACT_HID_32742] = 522,
	[BNXT_ULP_ACT_HID_16aa2] = 523,
	[BNXT_ULP_ACT_HID_30322] = 524,
	[BNXT_ULP_ACT_HID_1f322] = 525,
	[BNXT_ULP_ACT_HID_14642] = 526,
	[BNXT_ULP_ACT_HID_2dec2] = 527,
	[BNXT_ULP_ACT_HID_36742] = 528,
	[BNXT_ULP_ACT_HID_1aaa2] = 529,
	[BNXT_ULP_ACT_HID_34322] = 530,
	[BNXT_ULP_ACT_HID_23322] = 531,
	[BNXT_ULP_ACT_HID_18642] = 532,
	[BNXT_ULP_ACT_HID_31ec2] = 533,
	[BNXT_ULP_ACT_HID_3a742] = 534,
	[BNXT_ULP_ACT_HID_1eaa2] = 535,
	[BNXT_ULP_ACT_HID_38322] = 536,
	[BNXT_ULP_ACT_HID_27322] = 537,
	[BNXT_ULP_ACT_HID_1c642] = 538,
	[BNXT_ULP_ACT_HID_35ec2] = 539,
	[BNXT_ULP_ACT_HID_0962] = 540,
	[BNXT_ULP_ACT_HID_1f662] = 541,
	[BNXT_ULP_ACT_HID_38ee2] = 542,
	[BNXT_ULP_ACT_HID_27ee2] = 543,
	[BNXT_ULP_ACT_HID_1d202] = 544,
	[BNXT_ULP_ACT_HID_36a82] = 545,
	[BNXT_ULP_ACT_HID_1522] = 546,
	[BNXT_ULP_ACT_HID_1f6e2] = 547,
	[BNXT_ULP_ACT_HID_38f62] = 548,
	[BNXT_ULP_ACT_HID_27f62] = 549,
	[BNXT_ULP_ACT_HID_1d282] = 550,
	[BNXT_ULP_ACT_HID_36b02] = 551,
	[BNXT_ULP_ACT_HID_15a2] = 552,
	[BNXT_ULP_ACT_HID_3cee2] = 553,
	[BNXT_ULP_ACT_HID_2bee2] = 554,
	[BNXT_ULP_ACT_HID_21202] = 555,
	[BNXT_ULP_ACT_HID_23662] = 556,
	[BNXT_ULP_ACT_HID_3aa82] = 557,
	[BNXT_ULP_ACT_HID_5522] = 558,
	[BNXT_ULP_ACT_HID_236e2] = 559,
	[BNXT_ULP_ACT_HID_3cf62] = 560,
	[BNXT_ULP_ACT_HID_2bf62] = 561,
	[BNXT_ULP_ACT_HID_21282] = 562,
	[BNXT_ULP_ACT_HID_3ab02] = 563,
	[BNXT_ULP_ACT_HID_55a2] = 564,
	[BNXT_ULP_ACT_HID_27662] = 565,
	[BNXT_ULP_ACT_HID_3102] = 566,
	[BNXT_ULP_ACT_HID_2fee2] = 567,
	[BNXT_ULP_ACT_HID_25202] = 568,
	[BNXT_ULP_ACT_HID_0ca2] = 569,
	[BNXT_ULP_ACT_HID_9522] = 570,
	[BNXT_ULP_ACT_HID_276e2] = 571,
	[BNXT_ULP_ACT_HID_3182] = 572,
	[BNXT_ULP_ACT_HID_2ff62] = 573,
	[BNXT_ULP_ACT_HID_25282] = 574,
	[BNXT_ULP_ACT_HID_0d22] = 575,
	[BNXT_ULP_ACT_HID_95a2] = 576,
	[BNXT_ULP_ACT_HID_2b662] = 577,
	[BNXT_ULP_ACT_HID_7102] = 578,
	[BNXT_ULP_ACT_HID_33ee2] = 579,
	[BNXT_ULP_ACT_HID_29202] = 580,
	[BNXT_ULP_ACT_HID_4ca2] = 581,
	[BNXT_ULP_ACT_HID_d522] = 582,
	[BNXT_ULP_ACT_HID_2b6e2] = 583,
	[BNXT_ULP_ACT_HID_7182] = 584,
	[BNXT_ULP_ACT_HID_33f62] = 585,
	[BNXT_ULP_ACT_HID_29282] = 586,
	[BNXT_ULP_ACT_HID_4d22] = 587,
	[BNXT_ULP_ACT_HID_d5a2] = 588,
	[BNXT_ULP_ACT_HID_3e4e0] = 589,
	[BNXT_ULP_ACT_HID_2700] = 590,
	[BNXT_ULP_ACT_HID_6700] = 591,
	[BNXT_ULP_ACT_HID_3e560] = 592,
	[BNXT_ULP_ACT_HID_2780] = 593,
	[BNXT_ULP_ACT_HID_6780] = 594,
	[BNXT_ULP_ACT_HID_2f80] = 595,
	[BNXT_ULP_ACT_HID_1e800] = 596,
	[BNXT_ULP_ACT_HID_b800] = 597,
	[BNXT_ULP_ACT_HID_2b20] = 598,
	[BNXT_ULP_ACT_HID_1a3a0] = 599,
	[BNXT_ULP_ACT_HID_22c20] = 600,
	[BNXT_ULP_ACT_HID_6f80] = 601,
	[BNXT_ULP_ACT_HID_22800] = 602,
	[BNXT_ULP_ACT_HID_f800] = 603,
	[BNXT_ULP_ACT_HID_6b20] = 604,
	[BNXT_ULP_ACT_HID_1e3a0] = 605,
	[BNXT_ULP_ACT_HID_26c20] = 606,
	[BNXT_ULP_ACT_HID_af80] = 607,
	[BNXT_ULP_ACT_HID_26800] = 608,
	[BNXT_ULP_ACT_HID_13800] = 609,
	[BNXT_ULP_ACT_HID_ab20] = 610,
	[BNXT_ULP_ACT_HID_223a0] = 611,
	[BNXT_ULP_ACT_HID_2ac20] = 612,
	[BNXT_ULP_ACT_HID_ef80] = 613,
	[BNXT_ULP_ACT_HID_2a800] = 614,
	[BNXT_ULP_ACT_HID_17800] = 615,
	[BNXT_ULP_ACT_HID_eb20] = 616,
	[BNXT_ULP_ACT_HID_263a0] = 617,
	[BNXT_ULP_ACT_HID_2ec20] = 618,
	[BNXT_ULP_ACT_HID_3000] = 619,
	[BNXT_ULP_ACT_HID_1e880] = 620,
	[BNXT_ULP_ACT_HID_b880] = 621,
	[BNXT_ULP_ACT_HID_2ba0] = 622,
	[BNXT_ULP_ACT_HID_1a420] = 623,
	[BNXT_ULP_ACT_HID_22ca0] = 624,
	[BNXT_ULP_ACT_HID_7000] = 625,
	[BNXT_ULP_ACT_HID_22880] = 626,
	[BNXT_ULP_ACT_HID_f880] = 627,
	[BNXT_ULP_ACT_HID_6ba0] = 628,
	[BNXT_ULP_ACT_HID_1e420] = 629,
	[BNXT_ULP_ACT_HID_26ca0] = 630,
	[BNXT_ULP_ACT_HID_b000] = 631,
	[BNXT_ULP_ACT_HID_26880] = 632,
	[BNXT_ULP_ACT_HID_13880] = 633,
	[BNXT_ULP_ACT_HID_aba0] = 634,
	[BNXT_ULP_ACT_HID_22420] = 635,
	[BNXT_ULP_ACT_HID_2aca0] = 636,
	[BNXT_ULP_ACT_HID_f000] = 637,
	[BNXT_ULP_ACT_HID_2a880] = 638,
	[BNXT_ULP_ACT_HID_17880] = 639,
	[BNXT_ULP_ACT_HID_eba0] = 640,
	[BNXT_ULP_ACT_HID_26420] = 641,
	[BNXT_ULP_ACT_HID_2eca0] = 642,
	[BNXT_ULP_ACT_HID_fbc0] = 643,
	[BNXT_ULP_ACT_HID_2b440] = 644,
	[BNXT_ULP_ACT_HID_1a440] = 645,
	[BNXT_ULP_ACT_HID_f760] = 646,
	[BNXT_ULP_ACT_HID_26fe0] = 647,
	[BNXT_ULP_ACT_HID_2f860] = 648,
	[BNXT_ULP_ACT_HID_fc40] = 649,
	[BNXT_ULP_ACT_HID_2b4c0] = 650,
	[BNXT_ULP_ACT_HID_1a4c0] = 651,
	[BNXT_ULP_ACT_HID_f7e0] = 652,
	[BNXT_ULP_ACT_HID_27060] = 653,
	[BNXT_ULP_ACT_HID_2f8e0] = 654,
	[BNXT_ULP_ACT_HID_2f440] = 655,
	[BNXT_ULP_ACT_HID_1e440] = 656,
	[BNXT_ULP_ACT_HID_13760] = 657,
	[BNXT_ULP_ACT_HID_13bc0] = 658,
	[BNXT_ULP_ACT_HID_2afe0] = 659,
	[BNXT_ULP_ACT_HID_33860] = 660,
	[BNXT_ULP_ACT_HID_13c40] = 661,
	[BNXT_ULP_ACT_HID_2f4c0] = 662,
	[BNXT_ULP_ACT_HID_1e4c0] = 663,
	[BNXT_ULP_ACT_HID_137e0] = 664,
	[BNXT_ULP_ACT_HID_2b060] = 665,
	[BNXT_ULP_ACT_HID_338e0] = 666,
	[BNXT_ULP_ACT_HID_17bc0] = 667,
	[BNXT_ULP_ACT_HID_33440] = 668,
	[BNXT_ULP_ACT_HID_22440] = 669,
	[BNXT_ULP_ACT_HID_17760] = 670,
	[BNXT_ULP_ACT_HID_2efe0] = 671,
	[BNXT_ULP_ACT_HID_37860] = 672,
	[BNXT_ULP_ACT_HID_17c40] = 673,
	[BNXT_ULP_ACT_HID_334c0] = 674,
	[BNXT_ULP_ACT_HID_224c0] = 675,
	[BNXT_ULP_ACT_HID_177e0] = 676,
	[BNXT_ULP_ACT_HID_2f060] = 677,
	[BNXT_ULP_ACT_HID_378e0] = 678,
	[BNXT_ULP_ACT_HID_1bbc0] = 679,
	[BNXT_ULP_ACT_HID_37440] = 680,
	[BNXT_ULP_ACT_HID_26440] = 681,
	[BNXT_ULP_ACT_HID_1b760] = 682,
	[BNXT_ULP_ACT_HID_32fe0] = 683,
	[BNXT_ULP_ACT_HID_3b860] = 684,
	[BNXT_ULP_ACT_HID_1bc40] = 685,
	[BNXT_ULP_ACT_HID_374c0] = 686,
	[BNXT_ULP_ACT_HID_264c0] = 687,
	[BNXT_ULP_ACT_HID_1b7e0] = 688,
	[BNXT_ULP_ACT_HID_33060] = 689,
	[BNXT_ULP_ACT_HID_3b8e0] = 690,
	[BNXT_ULP_ACT_HID_18e80] = 691,
	[BNXT_ULP_ACT_HID_18f00] = 692,
	[BNXT_ULP_ACT_HID_1ce80] = 693,
	[BNXT_ULP_ACT_HID_1cf00] = 694,
	[BNXT_ULP_ACT_HID_20e80] = 695,
	[BNXT_ULP_ACT_HID_20f00] = 696,
	[BNXT_ULP_ACT_HID_24e80] = 697,
	[BNXT_ULP_ACT_HID_24f00] = 698,
	[BNXT_ULP_ACT_HID_325c2] = 699,
	[BNXT_ULP_ACT_HID_32642] = 700,
	[BNXT_ULP_ACT_HID_365c2] = 701,
	[BNXT_ULP_ACT_HID_36642] = 702,
	[BNXT_ULP_ACT_HID_3a5c2] = 703,
	[BNXT_ULP_ACT_HID_3a642] = 704,
	[BNXT_ULP_ACT_HID_07e2] = 705,
	[BNXT_ULP_ACT_HID_0862] = 706,
	[BNXT_ULP_ACT_HID_22b20] = 707,
	[BNXT_ULP_ACT_HID_22ba0] = 708,
	[BNXT_ULP_ACT_HID_26b20] = 709,
	[BNXT_ULP_ACT_HID_26ba0] = 710,
	[BNXT_ULP_ACT_HID_2ab20] = 711,
	[BNXT_ULP_ACT_HID_2aba0] = 712,
	[BNXT_ULP_ACT_HID_2eb20] = 713,
	[BNXT_ULP_ACT_HID_2eba0] = 714,
	[BNXT_ULP_ACT_HID_199e0] = 715,
	[BNXT_ULP_ACT_HID_19960] = 716,
	[BNXT_ULP_ACT_HID_33122] = 717,
	[BNXT_ULP_ACT_HID_331a2] = 718,
	[BNXT_ULP_ACT_HID_23580] = 719,
	[BNXT_ULP_ACT_HID_23700] = 720,
	[BNXT_ULP_ACT_HID_db61] = 721,
	[BNXT_ULP_ACT_HID_dbe1] = 722,
	[BNXT_ULP_ACT_HID_320ca] = 723
};

/* Array for the act matcher list */
struct bnxt_ulp_act_match_info ulp_act_match_list[] = {
	[1] = {
	.act_hid = BNXT_ULP_ACT_HID_0000,
	.act_pattern_id = 0,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[2] = {
	.act_hid = BNXT_ULP_ACT_HID_0040,
	.act_pattern_id = 1,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[3] = {
	.act_hid = BNXT_ULP_ACT_HID_10000,
	.act_pattern_id = 2,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_POP_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[4] = {
	.act_hid = BNXT_ULP_ACT_HID_cc40,
	.act_pattern_id = 3,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[5] = {
	.act_hid = BNXT_ULP_ACT_HID_0400,
	.act_pattern_id = 4,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[6] = {
	.act_hid = BNXT_ULP_ACT_HID_1cc40,
	.act_pattern_id = 5,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_POP_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[7] = {
	.act_hid = BNXT_ULP_ACT_HID_d040,
	.act_pattern_id = 6,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[8] = {
	.act_hid = BNXT_ULP_ACT_HID_0080,
	.act_pattern_id = 7,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[9] = {
	.act_hid = BNXT_ULP_ACT_HID_0200,
	.act_pattern_id = 8,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_METER |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[10] = {
	.act_hid = BNXT_ULP_ACT_HID_0280,
	.act_pattern_id = 9,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_METER |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[11] = {
	.act_hid = BNXT_ULP_ACT_HID_00c0,
	.act_pattern_id = 10,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[12] = {
	.act_hid = BNXT_ULP_ACT_HID_10080,
	.act_pattern_id = 11,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_POP_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[13] = {
	.act_hid = BNXT_ULP_ACT_HID_ccc0,
	.act_pattern_id = 12,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[14] = {
	.act_hid = BNXT_ULP_ACT_HID_0480,
	.act_pattern_id = 13,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[15] = {
	.act_hid = BNXT_ULP_ACT_HID_1ccc0,
	.act_pattern_id = 14,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_POP_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[16] = {
	.act_hid = BNXT_ULP_ACT_HID_d0c0,
	.act_pattern_id = 15,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[17] = {
	.act_hid = BNXT_ULP_ACT_HID_19742,
	.act_pattern_id = 16,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[18] = {
	.act_hid = BNXT_ULP_ACT_HID_19782,
	.act_pattern_id = 17,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[19] = {
	.act_hid = BNXT_ULP_ACT_HID_29742,
	.act_pattern_id = 18,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_POP_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[20] = {
	.act_hid = BNXT_ULP_ACT_HID_26382,
	.act_pattern_id = 19,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[21] = {
	.act_hid = BNXT_ULP_ACT_HID_19b42,
	.act_pattern_id = 20,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[22] = {
	.act_hid = BNXT_ULP_ACT_HID_36382,
	.act_pattern_id = 21,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_POP_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[23] = {
	.act_hid = BNXT_ULP_ACT_HID_26782,
	.act_pattern_id = 22,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[24] = {
	.act_hid = BNXT_ULP_ACT_HID_197c2,
	.act_pattern_id = 23,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[25] = {
	.act_hid = BNXT_ULP_ACT_HID_19802,
	.act_pattern_id = 24,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[26] = {
	.act_hid = BNXT_ULP_ACT_HID_297c2,
	.act_pattern_id = 25,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_POP_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[27] = {
	.act_hid = BNXT_ULP_ACT_HID_26402,
	.act_pattern_id = 26,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[28] = {
	.act_hid = BNXT_ULP_ACT_HID_19bc2,
	.act_pattern_id = 27,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[29] = {
	.act_hid = BNXT_ULP_ACT_HID_36402,
	.act_pattern_id = 28,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_POP_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[30] = {
	.act_hid = BNXT_ULP_ACT_HID_26802,
	.act_pattern_id = 29,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[31] = {
	.act_hid = BNXT_ULP_ACT_HID_bca0,
	.act_pattern_id = 30,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[32] = {
	.act_hid = BNXT_ULP_ACT_HID_bce0,
	.act_pattern_id = 31,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[33] = {
	.act_hid = BNXT_ULP_ACT_HID_1bca0,
	.act_pattern_id = 32,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_POP_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[34] = {
	.act_hid = BNXT_ULP_ACT_HID_168e0,
	.act_pattern_id = 33,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[35] = {
	.act_hid = BNXT_ULP_ACT_HID_a0a0,
	.act_pattern_id = 34,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[36] = {
	.act_hid = BNXT_ULP_ACT_HID_268e0,
	.act_pattern_id = 35,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_POP_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[37] = {
	.act_hid = BNXT_ULP_ACT_HID_16ce0,
	.act_pattern_id = 36,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[38] = {
	.act_hid = BNXT_ULP_ACT_HID_bd20,
	.act_pattern_id = 37,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[39] = {
	.act_hid = BNXT_ULP_ACT_HID_bd60,
	.act_pattern_id = 38,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[40] = {
	.act_hid = BNXT_ULP_ACT_HID_1bd20,
	.act_pattern_id = 39,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_POP_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[41] = {
	.act_hid = BNXT_ULP_ACT_HID_16960,
	.act_pattern_id = 40,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[42] = {
	.act_hid = BNXT_ULP_ACT_HID_a120,
	.act_pattern_id = 41,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[43] = {
	.act_hid = BNXT_ULP_ACT_HID_26960,
	.act_pattern_id = 42,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_POP_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[44] = {
	.act_hid = BNXT_ULP_ACT_HID_16d60,
	.act_pattern_id = 43,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[45] = {
	.act_hid = BNXT_ULP_ACT_HID_4040,
	.act_pattern_id = 44,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[46] = {
	.act_hid = BNXT_ULP_ACT_HID_8040,
	.act_pattern_id = 45,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[47] = {
	.act_hid = BNXT_ULP_ACT_HID_c040,
	.act_pattern_id = 46,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[48] = {
	.act_hid = BNXT_ULP_ACT_HID_40c0,
	.act_pattern_id = 47,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[49] = {
	.act_hid = BNXT_ULP_ACT_HID_80c0,
	.act_pattern_id = 48,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[50] = {
	.act_hid = BNXT_ULP_ACT_HID_c0c0,
	.act_pattern_id = 49,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[51] = {
	.act_hid = BNXT_ULP_ACT_HID_4400,
	.act_pattern_id = 50,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[52] = {
	.act_hid = BNXT_ULP_ACT_HID_8400,
	.act_pattern_id = 51,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[53] = {
	.act_hid = BNXT_ULP_ACT_HID_c400,
	.act_pattern_id = 52,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[54] = {
	.act_hid = BNXT_ULP_ACT_HID_4480,
	.act_pattern_id = 53,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[55] = {
	.act_hid = BNXT_ULP_ACT_HID_8480,
	.act_pattern_id = 54,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[56] = {
	.act_hid = BNXT_ULP_ACT_HID_c480,
	.act_pattern_id = 55,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[57] = {
	.act_hid = BNXT_ULP_ACT_HID_1d782,
	.act_pattern_id = 56,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[58] = {
	.act_hid = BNXT_ULP_ACT_HID_21782,
	.act_pattern_id = 57,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[59] = {
	.act_hid = BNXT_ULP_ACT_HID_25782,
	.act_pattern_id = 58,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[60] = {
	.act_hid = BNXT_ULP_ACT_HID_1d802,
	.act_pattern_id = 59,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[61] = {
	.act_hid = BNXT_ULP_ACT_HID_21802,
	.act_pattern_id = 60,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[62] = {
	.act_hid = BNXT_ULP_ACT_HID_25802,
	.act_pattern_id = 61,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[63] = {
	.act_hid = BNXT_ULP_ACT_HID_1db42,
	.act_pattern_id = 62,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[64] = {
	.act_hid = BNXT_ULP_ACT_HID_21b42,
	.act_pattern_id = 63,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[65] = {
	.act_hid = BNXT_ULP_ACT_HID_25b42,
	.act_pattern_id = 64,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[66] = {
	.act_hid = BNXT_ULP_ACT_HID_1dbc2,
	.act_pattern_id = 65,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[67] = {
	.act_hid = BNXT_ULP_ACT_HID_21bc2,
	.act_pattern_id = 66,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[68] = {
	.act_hid = BNXT_ULP_ACT_HID_25bc2,
	.act_pattern_id = 67,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[69] = {
	.act_hid = BNXT_ULP_ACT_HID_fce0,
	.act_pattern_id = 68,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[70] = {
	.act_hid = BNXT_ULP_ACT_HID_13ce0,
	.act_pattern_id = 69,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[71] = {
	.act_hid = BNXT_ULP_ACT_HID_17ce0,
	.act_pattern_id = 70,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[72] = {
	.act_hid = BNXT_ULP_ACT_HID_fd60,
	.act_pattern_id = 71,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[73] = {
	.act_hid = BNXT_ULP_ACT_HID_13d60,
	.act_pattern_id = 72,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[74] = {
	.act_hid = BNXT_ULP_ACT_HID_17d60,
	.act_pattern_id = 73,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[75] = {
	.act_hid = BNXT_ULP_ACT_HID_e0a0,
	.act_pattern_id = 74,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[76] = {
	.act_hid = BNXT_ULP_ACT_HID_120a0,
	.act_pattern_id = 75,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[77] = {
	.act_hid = BNXT_ULP_ACT_HID_160a0,
	.act_pattern_id = 76,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[78] = {
	.act_hid = BNXT_ULP_ACT_HID_e120,
	.act_pattern_id = 77,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[79] = {
	.act_hid = BNXT_ULP_ACT_HID_12120,
	.act_pattern_id = 78,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[80] = {
	.act_hid = BNXT_ULP_ACT_HID_16120,
	.act_pattern_id = 79,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_VXLAN_DECAP |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 1
	},
	[81] = {
	.act_hid = BNXT_ULP_ACT_HID_32061,
	.act_pattern_id = 0,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED |
		BNXT_ULP_ACT_BIT_SAMPLE |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 2
	},
	[82] = {
	.act_hid = BNXT_ULP_ACT_HID_320e1,
	.act_pattern_id = 1,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED |
		BNXT_ULP_ACT_BIT_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 2
	},
	[83] = {
	.act_hid = BNXT_ULP_ACT_HID_388a,
	.act_pattern_id = 2,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DELETE |
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 2
	},
	[84] = {
	.act_hid = BNXT_ULP_ACT_HID_4000,
	.act_pattern_id = 0,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[85] = {
	.act_hid = BNXT_ULP_ACT_HID_8000,
	.act_pattern_id = 1,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[86] = {
	.act_hid = BNXT_ULP_ACT_HID_c000,
	.act_pattern_id = 2,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[87] = {
	.act_hid = BNXT_ULP_ACT_HID_4080,
	.act_pattern_id = 3,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[88] = {
	.act_hid = BNXT_ULP_ACT_HID_8080,
	.act_pattern_id = 4,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[89] = {
	.act_hid = BNXT_ULP_ACT_HID_c080,
	.act_pattern_id = 5,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[90] = {
	.act_hid = BNXT_ULP_ACT_HID_8880,
	.act_pattern_id = 6,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[91] = {
	.act_hid = BNXT_ULP_ACT_HID_22100,
	.act_pattern_id = 7,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[92] = {
	.act_hid = BNXT_ULP_ACT_HID_11100,
	.act_pattern_id = 8,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[93] = {
	.act_hid = BNXT_ULP_ACT_HID_6420,
	.act_pattern_id = 9,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[94] = {
	.act_hid = BNXT_ULP_ACT_HID_1fca0,
	.act_pattern_id = 10,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[95] = {
	.act_hid = BNXT_ULP_ACT_HID_19980,
	.act_pattern_id = 11,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[96] = {
	.act_hid = BNXT_ULP_ACT_HID_28520,
	.act_pattern_id = 12,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[97] = {
	.act_hid = BNXT_ULP_ACT_HID_c880,
	.act_pattern_id = 13,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[98] = {
	.act_hid = BNXT_ULP_ACT_HID_26100,
	.act_pattern_id = 14,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[99] = {
	.act_hid = BNXT_ULP_ACT_HID_15100,
	.act_pattern_id = 15,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[100] = {
	.act_hid = BNXT_ULP_ACT_HID_a420,
	.act_pattern_id = 16,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[101] = {
	.act_hid = BNXT_ULP_ACT_HID_23ca0,
	.act_pattern_id = 17,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[102] = {
	.act_hid = BNXT_ULP_ACT_HID_1d980,
	.act_pattern_id = 18,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[103] = {
	.act_hid = BNXT_ULP_ACT_HID_2c520,
	.act_pattern_id = 19,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[104] = {
	.act_hid = BNXT_ULP_ACT_HID_10880,
	.act_pattern_id = 20,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[105] = {
	.act_hid = BNXT_ULP_ACT_HID_2a100,
	.act_pattern_id = 21,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[106] = {
	.act_hid = BNXT_ULP_ACT_HID_19100,
	.act_pattern_id = 22,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[107] = {
	.act_hid = BNXT_ULP_ACT_HID_e420,
	.act_pattern_id = 23,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[108] = {
	.act_hid = BNXT_ULP_ACT_HID_27ca0,
	.act_pattern_id = 24,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[109] = {
	.act_hid = BNXT_ULP_ACT_HID_21980,
	.act_pattern_id = 25,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[110] = {
	.act_hid = BNXT_ULP_ACT_HID_30520,
	.act_pattern_id = 26,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[111] = {
	.act_hid = BNXT_ULP_ACT_HID_14880,
	.act_pattern_id = 27,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[112] = {
	.act_hid = BNXT_ULP_ACT_HID_2e100,
	.act_pattern_id = 28,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[113] = {
	.act_hid = BNXT_ULP_ACT_HID_1d100,
	.act_pattern_id = 29,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[114] = {
	.act_hid = BNXT_ULP_ACT_HID_12420,
	.act_pattern_id = 30,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[115] = {
	.act_hid = BNXT_ULP_ACT_HID_2bca0,
	.act_pattern_id = 31,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[116] = {
	.act_hid = BNXT_ULP_ACT_HID_25980,
	.act_pattern_id = 32,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[117] = {
	.act_hid = BNXT_ULP_ACT_HID_34520,
	.act_pattern_id = 33,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[118] = {
	.act_hid = BNXT_ULP_ACT_HID_8900,
	.act_pattern_id = 34,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[119] = {
	.act_hid = BNXT_ULP_ACT_HID_22180,
	.act_pattern_id = 35,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[120] = {
	.act_hid = BNXT_ULP_ACT_HID_11180,
	.act_pattern_id = 36,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[121] = {
	.act_hid = BNXT_ULP_ACT_HID_64a0,
	.act_pattern_id = 37,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[122] = {
	.act_hid = BNXT_ULP_ACT_HID_1fd20,
	.act_pattern_id = 38,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[123] = {
	.act_hid = BNXT_ULP_ACT_HID_19a00,
	.act_pattern_id = 39,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[124] = {
	.act_hid = BNXT_ULP_ACT_HID_285a0,
	.act_pattern_id = 40,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[125] = {
	.act_hid = BNXT_ULP_ACT_HID_c900,
	.act_pattern_id = 41,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[126] = {
	.act_hid = BNXT_ULP_ACT_HID_26180,
	.act_pattern_id = 42,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[127] = {
	.act_hid = BNXT_ULP_ACT_HID_15180,
	.act_pattern_id = 43,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[128] = {
	.act_hid = BNXT_ULP_ACT_HID_a4a0,
	.act_pattern_id = 44,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[129] = {
	.act_hid = BNXT_ULP_ACT_HID_23d20,
	.act_pattern_id = 45,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[130] = {
	.act_hid = BNXT_ULP_ACT_HID_1da00,
	.act_pattern_id = 46,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[131] = {
	.act_hid = BNXT_ULP_ACT_HID_2c5a0,
	.act_pattern_id = 47,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[132] = {
	.act_hid = BNXT_ULP_ACT_HID_10900,
	.act_pattern_id = 48,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[133] = {
	.act_hid = BNXT_ULP_ACT_HID_2a180,
	.act_pattern_id = 49,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[134] = {
	.act_hid = BNXT_ULP_ACT_HID_19180,
	.act_pattern_id = 50,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[135] = {
	.act_hid = BNXT_ULP_ACT_HID_e4a0,
	.act_pattern_id = 51,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[136] = {
	.act_hid = BNXT_ULP_ACT_HID_27d20,
	.act_pattern_id = 52,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[137] = {
	.act_hid = BNXT_ULP_ACT_HID_21a00,
	.act_pattern_id = 53,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[138] = {
	.act_hid = BNXT_ULP_ACT_HID_305a0,
	.act_pattern_id = 54,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[139] = {
	.act_hid = BNXT_ULP_ACT_HID_14900,
	.act_pattern_id = 55,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[140] = {
	.act_hid = BNXT_ULP_ACT_HID_2e180,
	.act_pattern_id = 56,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[141] = {
	.act_hid = BNXT_ULP_ACT_HID_1d180,
	.act_pattern_id = 57,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[142] = {
	.act_hid = BNXT_ULP_ACT_HID_124a0,
	.act_pattern_id = 58,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[143] = {
	.act_hid = BNXT_ULP_ACT_HID_2bd20,
	.act_pattern_id = 59,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[144] = {
	.act_hid = BNXT_ULP_ACT_HID_25a00,
	.act_pattern_id = 60,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[145] = {
	.act_hid = BNXT_ULP_ACT_HID_345a0,
	.act_pattern_id = 61,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[146] = {
	.act_hid = BNXT_ULP_ACT_HID_154c0,
	.act_pattern_id = 62,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[147] = {
	.act_hid = BNXT_ULP_ACT_HID_2ed40,
	.act_pattern_id = 63,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[148] = {
	.act_hid = BNXT_ULP_ACT_HID_1dd40,
	.act_pattern_id = 64,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[149] = {
	.act_hid = BNXT_ULP_ACT_HID_13060,
	.act_pattern_id = 65,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[150] = {
	.act_hid = BNXT_ULP_ACT_HID_2c8e0,
	.act_pattern_id = 66,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[151] = {
	.act_hid = BNXT_ULP_ACT_HID_35160,
	.act_pattern_id = 67,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[152] = {
	.act_hid = BNXT_ULP_ACT_HID_15540,
	.act_pattern_id = 68,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[153] = {
	.act_hid = BNXT_ULP_ACT_HID_2edc0,
	.act_pattern_id = 69,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[154] = {
	.act_hid = BNXT_ULP_ACT_HID_1ddc0,
	.act_pattern_id = 70,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[155] = {
	.act_hid = BNXT_ULP_ACT_HID_130e0,
	.act_pattern_id = 71,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[156] = {
	.act_hid = BNXT_ULP_ACT_HID_2c960,
	.act_pattern_id = 72,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[157] = {
	.act_hid = BNXT_ULP_ACT_HID_351e0,
	.act_pattern_id = 73,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[158] = {
	.act_hid = BNXT_ULP_ACT_HID_194c0,
	.act_pattern_id = 74,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[159] = {
	.act_hid = BNXT_ULP_ACT_HID_32d40,
	.act_pattern_id = 75,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[160] = {
	.act_hid = BNXT_ULP_ACT_HID_21d40,
	.act_pattern_id = 76,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[161] = {
	.act_hid = BNXT_ULP_ACT_HID_17060,
	.act_pattern_id = 77,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[162] = {
	.act_hid = BNXT_ULP_ACT_HID_308e0,
	.act_pattern_id = 78,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[163] = {
	.act_hid = BNXT_ULP_ACT_HID_39160,
	.act_pattern_id = 79,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[164] = {
	.act_hid = BNXT_ULP_ACT_HID_19540,
	.act_pattern_id = 80,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[165] = {
	.act_hid = BNXT_ULP_ACT_HID_32dc0,
	.act_pattern_id = 81,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[166] = {
	.act_hid = BNXT_ULP_ACT_HID_21dc0,
	.act_pattern_id = 82,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[167] = {
	.act_hid = BNXT_ULP_ACT_HID_170e0,
	.act_pattern_id = 83,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[168] = {
	.act_hid = BNXT_ULP_ACT_HID_30960,
	.act_pattern_id = 84,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[169] = {
	.act_hid = BNXT_ULP_ACT_HID_391e0,
	.act_pattern_id = 85,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[170] = {
	.act_hid = BNXT_ULP_ACT_HID_1d4c0,
	.act_pattern_id = 86,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[171] = {
	.act_hid = BNXT_ULP_ACT_HID_36d40,
	.act_pattern_id = 87,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[172] = {
	.act_hid = BNXT_ULP_ACT_HID_25d40,
	.act_pattern_id = 88,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[173] = {
	.act_hid = BNXT_ULP_ACT_HID_1b060,
	.act_pattern_id = 89,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[174] = {
	.act_hid = BNXT_ULP_ACT_HID_348e0,
	.act_pattern_id = 90,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[175] = {
	.act_hid = BNXT_ULP_ACT_HID_3d160,
	.act_pattern_id = 91,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[176] = {
	.act_hid = BNXT_ULP_ACT_HID_1d540,
	.act_pattern_id = 92,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[177] = {
	.act_hid = BNXT_ULP_ACT_HID_36dc0,
	.act_pattern_id = 93,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[178] = {
	.act_hid = BNXT_ULP_ACT_HID_25dc0,
	.act_pattern_id = 94,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[179] = {
	.act_hid = BNXT_ULP_ACT_HID_1b0e0,
	.act_pattern_id = 95,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[180] = {
	.act_hid = BNXT_ULP_ACT_HID_34960,
	.act_pattern_id = 96,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[181] = {
	.act_hid = BNXT_ULP_ACT_HID_3d1e0,
	.act_pattern_id = 97,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[182] = {
	.act_hid = BNXT_ULP_ACT_HID_214c0,
	.act_pattern_id = 98,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[183] = {
	.act_hid = BNXT_ULP_ACT_HID_3ad40,
	.act_pattern_id = 99,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[184] = {
	.act_hid = BNXT_ULP_ACT_HID_29d40,
	.act_pattern_id = 100,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[185] = {
	.act_hid = BNXT_ULP_ACT_HID_1f060,
	.act_pattern_id = 101,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[186] = {
	.act_hid = BNXT_ULP_ACT_HID_388e0,
	.act_pattern_id = 102,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[187] = {
	.act_hid = BNXT_ULP_ACT_HID_3380,
	.act_pattern_id = 103,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[188] = {
	.act_hid = BNXT_ULP_ACT_HID_21540,
	.act_pattern_id = 104,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[189] = {
	.act_hid = BNXT_ULP_ACT_HID_3adc0,
	.act_pattern_id = 105,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[190] = {
	.act_hid = BNXT_ULP_ACT_HID_29dc0,
	.act_pattern_id = 106,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[191] = {
	.act_hid = BNXT_ULP_ACT_HID_1f0e0,
	.act_pattern_id = 107,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[192] = {
	.act_hid = BNXT_ULP_ACT_HID_38960,
	.act_pattern_id = 108,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[193] = {
	.act_hid = BNXT_ULP_ACT_HID_3400,
	.act_pattern_id = 109,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[194] = {
	.act_hid = BNXT_ULP_ACT_HID_1d742,
	.act_pattern_id = 110,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[195] = {
	.act_hid = BNXT_ULP_ACT_HID_21742,
	.act_pattern_id = 111,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[196] = {
	.act_hid = BNXT_ULP_ACT_HID_25742,
	.act_pattern_id = 112,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[197] = {
	.act_hid = BNXT_ULP_ACT_HID_1d7c2,
	.act_pattern_id = 113,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[198] = {
	.act_hid = BNXT_ULP_ACT_HID_217c2,
	.act_pattern_id = 114,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[199] = {
	.act_hid = BNXT_ULP_ACT_HID_257c2,
	.act_pattern_id = 115,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[200] = {
	.act_hid = BNXT_ULP_ACT_HID_21fc2,
	.act_pattern_id = 116,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[201] = {
	.act_hid = BNXT_ULP_ACT_HID_3b842,
	.act_pattern_id = 117,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[202] = {
	.act_hid = BNXT_ULP_ACT_HID_2a842,
	.act_pattern_id = 118,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[203] = {
	.act_hid = BNXT_ULP_ACT_HID_1fb62,
	.act_pattern_id = 119,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[204] = {
	.act_hid = BNXT_ULP_ACT_HID_393e2,
	.act_pattern_id = 120,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[205] = {
	.act_hid = BNXT_ULP_ACT_HID_330c2,
	.act_pattern_id = 121,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[206] = {
	.act_hid = BNXT_ULP_ACT_HID_3e82,
	.act_pattern_id = 122,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[207] = {
	.act_hid = BNXT_ULP_ACT_HID_25fc2,
	.act_pattern_id = 123,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[208] = {
	.act_hid = BNXT_ULP_ACT_HID_1a62,
	.act_pattern_id = 124,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[209] = {
	.act_hid = BNXT_ULP_ACT_HID_2e842,
	.act_pattern_id = 125,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[210] = {
	.act_hid = BNXT_ULP_ACT_HID_23b62,
	.act_pattern_id = 126,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[211] = {
	.act_hid = BNXT_ULP_ACT_HID_3d3e2,
	.act_pattern_id = 127,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[212] = {
	.act_hid = BNXT_ULP_ACT_HID_370c2,
	.act_pattern_id = 128,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[213] = {
	.act_hid = BNXT_ULP_ACT_HID_7e82,
	.act_pattern_id = 129,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[214] = {
	.act_hid = BNXT_ULP_ACT_HID_29fc2,
	.act_pattern_id = 130,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[215] = {
	.act_hid = BNXT_ULP_ACT_HID_5a62,
	.act_pattern_id = 131,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[216] = {
	.act_hid = BNXT_ULP_ACT_HID_32842,
	.act_pattern_id = 132,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[217] = {
	.act_hid = BNXT_ULP_ACT_HID_27b62,
	.act_pattern_id = 133,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[218] = {
	.act_hid = BNXT_ULP_ACT_HID_3602,
	.act_pattern_id = 134,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[219] = {
	.act_hid = BNXT_ULP_ACT_HID_3b0c2,
	.act_pattern_id = 135,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[220] = {
	.act_hid = BNXT_ULP_ACT_HID_be82,
	.act_pattern_id = 136,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[221] = {
	.act_hid = BNXT_ULP_ACT_HID_2dfc2,
	.act_pattern_id = 137,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[222] = {
	.act_hid = BNXT_ULP_ACT_HID_9a62,
	.act_pattern_id = 138,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[223] = {
	.act_hid = BNXT_ULP_ACT_HID_36842,
	.act_pattern_id = 139,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[224] = {
	.act_hid = BNXT_ULP_ACT_HID_2bb62,
	.act_pattern_id = 140,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[225] = {
	.act_hid = BNXT_ULP_ACT_HID_7602,
	.act_pattern_id = 141,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[226] = {
	.act_hid = BNXT_ULP_ACT_HID_12e2,
	.act_pattern_id = 142,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[227] = {
	.act_hid = BNXT_ULP_ACT_HID_fe82,
	.act_pattern_id = 143,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[228] = {
	.act_hid = BNXT_ULP_ACT_HID_22042,
	.act_pattern_id = 144,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[229] = {
	.act_hid = BNXT_ULP_ACT_HID_3b8c2,
	.act_pattern_id = 145,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[230] = {
	.act_hid = BNXT_ULP_ACT_HID_2a8c2,
	.act_pattern_id = 146,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[231] = {
	.act_hid = BNXT_ULP_ACT_HID_1fbe2,
	.act_pattern_id = 147,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[232] = {
	.act_hid = BNXT_ULP_ACT_HID_39462,
	.act_pattern_id = 148,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[233] = {
	.act_hid = BNXT_ULP_ACT_HID_33142,
	.act_pattern_id = 149,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[234] = {
	.act_hid = BNXT_ULP_ACT_HID_3f02,
	.act_pattern_id = 150,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[235] = {
	.act_hid = BNXT_ULP_ACT_HID_26042,
	.act_pattern_id = 151,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[236] = {
	.act_hid = BNXT_ULP_ACT_HID_1ae2,
	.act_pattern_id = 152,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[237] = {
	.act_hid = BNXT_ULP_ACT_HID_2e8c2,
	.act_pattern_id = 153,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[238] = {
	.act_hid = BNXT_ULP_ACT_HID_23be2,
	.act_pattern_id = 154,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[239] = {
	.act_hid = BNXT_ULP_ACT_HID_3d462,
	.act_pattern_id = 155,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[240] = {
	.act_hid = BNXT_ULP_ACT_HID_37142,
	.act_pattern_id = 156,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[241] = {
	.act_hid = BNXT_ULP_ACT_HID_7f02,
	.act_pattern_id = 157,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[242] = {
	.act_hid = BNXT_ULP_ACT_HID_2a042,
	.act_pattern_id = 158,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[243] = {
	.act_hid = BNXT_ULP_ACT_HID_5ae2,
	.act_pattern_id = 159,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[244] = {
	.act_hid = BNXT_ULP_ACT_HID_328c2,
	.act_pattern_id = 160,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[245] = {
	.act_hid = BNXT_ULP_ACT_HID_27be2,
	.act_pattern_id = 161,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[246] = {
	.act_hid = BNXT_ULP_ACT_HID_3682,
	.act_pattern_id = 162,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[247] = {
	.act_hid = BNXT_ULP_ACT_HID_3b142,
	.act_pattern_id = 163,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[248] = {
	.act_hid = BNXT_ULP_ACT_HID_bf02,
	.act_pattern_id = 164,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[249] = {
	.act_hid = BNXT_ULP_ACT_HID_2e042,
	.act_pattern_id = 165,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[250] = {
	.act_hid = BNXT_ULP_ACT_HID_9ae2,
	.act_pattern_id = 166,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[251] = {
	.act_hid = BNXT_ULP_ACT_HID_368c2,
	.act_pattern_id = 167,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[252] = {
	.act_hid = BNXT_ULP_ACT_HID_2bbe2,
	.act_pattern_id = 168,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[253] = {
	.act_hid = BNXT_ULP_ACT_HID_7682,
	.act_pattern_id = 169,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[254] = {
	.act_hid = BNXT_ULP_ACT_HID_1362,
	.act_pattern_id = 170,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[255] = {
	.act_hid = BNXT_ULP_ACT_HID_ff02,
	.act_pattern_id = 171,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[256] = {
	.act_hid = BNXT_ULP_ACT_HID_2ec02,
	.act_pattern_id = 172,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[257] = {
	.act_hid = BNXT_ULP_ACT_HID_a6a2,
	.act_pattern_id = 173,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[258] = {
	.act_hid = BNXT_ULP_ACT_HID_37482,
	.act_pattern_id = 174,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[259] = {
	.act_hid = BNXT_ULP_ACT_HID_2c7a2,
	.act_pattern_id = 175,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[260] = {
	.act_hid = BNXT_ULP_ACT_HID_8242,
	.act_pattern_id = 176,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[261] = {
	.act_hid = BNXT_ULP_ACT_HID_10ac2,
	.act_pattern_id = 177,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[262] = {
	.act_hid = BNXT_ULP_ACT_HID_2ec82,
	.act_pattern_id = 178,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[263] = {
	.act_hid = BNXT_ULP_ACT_HID_a722,
	.act_pattern_id = 179,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[264] = {
	.act_hid = BNXT_ULP_ACT_HID_37502,
	.act_pattern_id = 180,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[265] = {
	.act_hid = BNXT_ULP_ACT_HID_2c822,
	.act_pattern_id = 181,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[266] = {
	.act_hid = BNXT_ULP_ACT_HID_82c2,
	.act_pattern_id = 182,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[267] = {
	.act_hid = BNXT_ULP_ACT_HID_10b42,
	.act_pattern_id = 183,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[268] = {
	.act_hid = BNXT_ULP_ACT_HID_32c02,
	.act_pattern_id = 184,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[269] = {
	.act_hid = BNXT_ULP_ACT_HID_e6a2,
	.act_pattern_id = 185,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[270] = {
	.act_hid = BNXT_ULP_ACT_HID_3b482,
	.act_pattern_id = 186,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[271] = {
	.act_hid = BNXT_ULP_ACT_HID_307a2,
	.act_pattern_id = 187,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[272] = {
	.act_hid = BNXT_ULP_ACT_HID_c242,
	.act_pattern_id = 188,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[273] = {
	.act_hid = BNXT_ULP_ACT_HID_14ac2,
	.act_pattern_id = 189,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[274] = {
	.act_hid = BNXT_ULP_ACT_HID_32c82,
	.act_pattern_id = 190,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[275] = {
	.act_hid = BNXT_ULP_ACT_HID_e722,
	.act_pattern_id = 191,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[276] = {
	.act_hid = BNXT_ULP_ACT_HID_3b502,
	.act_pattern_id = 192,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[277] = {
	.act_hid = BNXT_ULP_ACT_HID_30822,
	.act_pattern_id = 193,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[278] = {
	.act_hid = BNXT_ULP_ACT_HID_c2c2,
	.act_pattern_id = 194,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[279] = {
	.act_hid = BNXT_ULP_ACT_HID_14b42,
	.act_pattern_id = 195,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[280] = {
	.act_hid = BNXT_ULP_ACT_HID_36c02,
	.act_pattern_id = 196,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[281] = {
	.act_hid = BNXT_ULP_ACT_HID_126a2,
	.act_pattern_id = 197,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[282] = {
	.act_hid = BNXT_ULP_ACT_HID_16a2,
	.act_pattern_id = 198,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[283] = {
	.act_hid = BNXT_ULP_ACT_HID_347a2,
	.act_pattern_id = 199,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[284] = {
	.act_hid = BNXT_ULP_ACT_HID_10242,
	.act_pattern_id = 200,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[285] = {
	.act_hid = BNXT_ULP_ACT_HID_18ac2,
	.act_pattern_id = 201,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[286] = {
	.act_hid = BNXT_ULP_ACT_HID_36c82,
	.act_pattern_id = 202,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[287] = {
	.act_hid = BNXT_ULP_ACT_HID_12722,
	.act_pattern_id = 203,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[288] = {
	.act_hid = BNXT_ULP_ACT_HID_1722,
	.act_pattern_id = 204,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[289] = {
	.act_hid = BNXT_ULP_ACT_HID_34822,
	.act_pattern_id = 205,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[290] = {
	.act_hid = BNXT_ULP_ACT_HID_102c2,
	.act_pattern_id = 206,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[291] = {
	.act_hid = BNXT_ULP_ACT_HID_18b42,
	.act_pattern_id = 207,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[292] = {
	.act_hid = BNXT_ULP_ACT_HID_3ac02,
	.act_pattern_id = 208,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[293] = {
	.act_hid = BNXT_ULP_ACT_HID_166a2,
	.act_pattern_id = 209,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[294] = {
	.act_hid = BNXT_ULP_ACT_HID_56a2,
	.act_pattern_id = 210,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[295] = {
	.act_hid = BNXT_ULP_ACT_HID_387a2,
	.act_pattern_id = 211,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[296] = {
	.act_hid = BNXT_ULP_ACT_HID_14242,
	.act_pattern_id = 212,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[297] = {
	.act_hid = BNXT_ULP_ACT_HID_1cac2,
	.act_pattern_id = 213,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[298] = {
	.act_hid = BNXT_ULP_ACT_HID_3ac82,
	.act_pattern_id = 214,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[299] = {
	.act_hid = BNXT_ULP_ACT_HID_16722,
	.act_pattern_id = 215,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[300] = {
	.act_hid = BNXT_ULP_ACT_HID_5722,
	.act_pattern_id = 216,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[301] = {
	.act_hid = BNXT_ULP_ACT_HID_38822,
	.act_pattern_id = 217,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[302] = {
	.act_hid = BNXT_ULP_ACT_HID_142c2,
	.act_pattern_id = 218,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[303] = {
	.act_hid = BNXT_ULP_ACT_HID_1cb42,
	.act_pattern_id = 219,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[304] = {
	.act_hid = BNXT_ULP_ACT_HID_12520,
	.act_pattern_id = 220,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[305] = {
	.act_hid = BNXT_ULP_ACT_HID_2bda0,
	.act_pattern_id = 221,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[306] = {
	.act_hid = BNXT_ULP_ACT_HID_1ada0,
	.act_pattern_id = 222,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[307] = {
	.act_hid = BNXT_ULP_ACT_HID_120c0,
	.act_pattern_id = 223,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[308] = {
	.act_hid = BNXT_ULP_ACT_HID_2b940,
	.act_pattern_id = 224,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[309] = {
	.act_hid = BNXT_ULP_ACT_HID_23620,
	.act_pattern_id = 225,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[310] = {
	.act_hid = BNXT_ULP_ACT_HID_321c0,
	.act_pattern_id = 226,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[311] = {
	.act_hid = BNXT_ULP_ACT_HID_125a0,
	.act_pattern_id = 227,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[312] = {
	.act_hid = BNXT_ULP_ACT_HID_2be20,
	.act_pattern_id = 228,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[313] = {
	.act_hid = BNXT_ULP_ACT_HID_1ae20,
	.act_pattern_id = 229,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[314] = {
	.act_hid = BNXT_ULP_ACT_HID_12140,
	.act_pattern_id = 230,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[315] = {
	.act_hid = BNXT_ULP_ACT_HID_2b9c0,
	.act_pattern_id = 231,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[316] = {
	.act_hid = BNXT_ULP_ACT_HID_236a0,
	.act_pattern_id = 232,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[317] = {
	.act_hid = BNXT_ULP_ACT_HID_32240,
	.act_pattern_id = 233,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[318] = {
	.act_hid = BNXT_ULP_ACT_HID_1f160,
	.act_pattern_id = 234,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[319] = {
	.act_hid = BNXT_ULP_ACT_HID_3a9e0,
	.act_pattern_id = 235,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[320] = {
	.act_hid = BNXT_ULP_ACT_HID_279e0,
	.act_pattern_id = 236,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[321] = {
	.act_hid = BNXT_ULP_ACT_HID_1ed00,
	.act_pattern_id = 237,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[322] = {
	.act_hid = BNXT_ULP_ACT_HID_36580,
	.act_pattern_id = 238,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[323] = {
	.act_hid = BNXT_ULP_ACT_HID_3020,
	.act_pattern_id = 239,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[324] = {
	.act_hid = BNXT_ULP_ACT_HID_1f1e0,
	.act_pattern_id = 240,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[325] = {
	.act_hid = BNXT_ULP_ACT_HID_3aa60,
	.act_pattern_id = 241,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[326] = {
	.act_hid = BNXT_ULP_ACT_HID_27a60,
	.act_pattern_id = 242,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[327] = {
	.act_hid = BNXT_ULP_ACT_HID_1ed80,
	.act_pattern_id = 243,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[328] = {
	.act_hid = BNXT_ULP_ACT_HID_36600,
	.act_pattern_id = 244,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[329] = {
	.act_hid = BNXT_ULP_ACT_HID_30a0,
	.act_pattern_id = 245,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 3
	},
	[330] = {
	.act_hid = BNXT_ULP_ACT_HID_0100,
	.act_pattern_id = 0,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_RSS |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 4
	},
	[331] = {
	.act_hid = BNXT_ULP_ACT_HID_0180,
	.act_pattern_id = 1,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_RSS |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 4
	},
	[332] = {
	.act_hid = BNXT_ULP_ACT_HID_32e84,
	.act_pattern_id = 2,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_QUEUE |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 4
	},
	[333] = {
	.act_hid = BNXT_ULP_ACT_HID_32f04,
	.act_pattern_id = 3,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_QUEUE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 4
	},
	[334] = {
	.act_hid = BNXT_ULP_ACT_HID_19842,
	.act_pattern_id = 4,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_RSS |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 4
	},
	[335] = {
	.act_hid = BNXT_ULP_ACT_HID_198c2,
	.act_pattern_id = 5,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_RSS |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 4
	},
	[336] = {
	.act_hid = BNXT_ULP_ACT_HID_e7e6,
	.act_pattern_id = 6,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_QUEUE |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 4
	},
	[337] = {
	.act_hid = BNXT_ULP_ACT_HID_e866,
	.act_pattern_id = 7,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_QUEUE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 4
	},
	[338] = {
	.act_hid = BNXT_ULP_ACT_HID_a3e0,
	.act_pattern_id = 0,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_METER_PROFILE |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 5
	},
	[339] = {
	.act_hid = BNXT_ULP_ACT_HID_240e0,
	.act_pattern_id = 1,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_METER |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 5
	},
	[340] = {
	.act_hid = BNXT_ULP_ACT_HID_322c8,
	.act_pattern_id = 2,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DELETE |
		BNXT_ULP_ACT_BIT_METER_PROFILE |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 5
	},
	[341] = {
	.act_hid = BNXT_ULP_ACT_HID_e228,
	.act_pattern_id = 3,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DELETE |
		BNXT_ULP_ACT_BIT_SHARED_METER |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 5
	},
	[342] = {
	.act_hid = BNXT_ULP_ACT_HID_36130,
	.act_pattern_id = 4,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_UPDATE |
		BNXT_ULP_ACT_BIT_SHARED_METER |
		BNXT_ULP_FLOW_DIR_BITMASK_ING },
	.act_tid = 5
	},
	[343] = {
	.act_hid = BNXT_ULP_ACT_HID_2e840,
	.act_pattern_id = 0,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[344] = {
	.act_hid = BNXT_ULP_ACT_HID_2e880,
	.act_pattern_id = 1,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[345] = {
	.act_hid = BNXT_ULP_ACT_HID_2e900,
	.act_pattern_id = 2,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[346] = {
	.act_hid = BNXT_ULP_ACT_HID_170c0,
	.act_pattern_id = 3,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_VLAN_PCP |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[347] = {
	.act_hid = BNXT_ULP_ACT_HID_14ea0,
	.act_pattern_id = 4,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[348] = {
	.act_hid = BNXT_ULP_ACT_HID_3b480,
	.act_pattern_id = 5,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[349] = {
	.act_hid = BNXT_ULP_ACT_HID_23d00,
	.act_pattern_id = 6,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_VLAN_PCP |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[350] = {
	.act_hid = BNXT_ULP_ACT_HID_21ae0,
	.act_pattern_id = 7,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[351] = {
	.act_hid = BNXT_ULP_ACT_HID_2e8c0,
	.act_pattern_id = 8,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[352] = {
	.act_hid = BNXT_ULP_ACT_HID_17140,
	.act_pattern_id = 9,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_VLAN_PCP |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[353] = {
	.act_hid = BNXT_ULP_ACT_HID_14f20,
	.act_pattern_id = 10,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[354] = {
	.act_hid = BNXT_ULP_ACT_HID_3b500,
	.act_pattern_id = 11,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[355] = {
	.act_hid = BNXT_ULP_ACT_HID_23d80,
	.act_pattern_id = 12,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_VLAN_PCP |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[356] = {
	.act_hid = BNXT_ULP_ACT_HID_21b60,
	.act_pattern_id = 13,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[357] = {
	.act_hid = BNXT_ULP_ACT_HID_a1a2,
	.act_pattern_id = 14,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[358] = {
	.act_hid = BNXT_ULP_ACT_HID_a1e2,
	.act_pattern_id = 15,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[359] = {
	.act_hid = BNXT_ULP_ACT_HID_a262,
	.act_pattern_id = 16,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[360] = {
	.act_hid = BNXT_ULP_ACT_HID_30802,
	.act_pattern_id = 17,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_VLAN_PCP |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[361] = {
	.act_hid = BNXT_ULP_ACT_HID_2e5e2,
	.act_pattern_id = 18,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[362] = {
	.act_hid = BNXT_ULP_ACT_HID_16de2,
	.act_pattern_id = 19,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[363] = {
	.act_hid = BNXT_ULP_ACT_HID_3d442,
	.act_pattern_id = 20,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_VLAN_PCP |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[364] = {
	.act_hid = BNXT_ULP_ACT_HID_3b222,
	.act_pattern_id = 21,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[365] = {
	.act_hid = BNXT_ULP_ACT_HID_a222,
	.act_pattern_id = 22,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[366] = {
	.act_hid = BNXT_ULP_ACT_HID_30882,
	.act_pattern_id = 23,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_VLAN_PCP |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[367] = {
	.act_hid = BNXT_ULP_ACT_HID_2e662,
	.act_pattern_id = 24,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[368] = {
	.act_hid = BNXT_ULP_ACT_HID_16e62,
	.act_pattern_id = 25,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[369] = {
	.act_hid = BNXT_ULP_ACT_HID_3d4c2,
	.act_pattern_id = 26,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_VLAN_PCP |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[370] = {
	.act_hid = BNXT_ULP_ACT_HID_3b2a2,
	.act_pattern_id = 27,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[371] = {
	.act_hid = BNXT_ULP_ACT_HID_3a4e0,
	.act_pattern_id = 28,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[372] = {
	.act_hid = BNXT_ULP_ACT_HID_3a520,
	.act_pattern_id = 29,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[373] = {
	.act_hid = BNXT_ULP_ACT_HID_3a5a0,
	.act_pattern_id = 30,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DROP |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[374] = {
	.act_hid = BNXT_ULP_ACT_HID_22d60,
	.act_pattern_id = 31,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_VLAN_PCP |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[375] = {
	.act_hid = BNXT_ULP_ACT_HID_1eb40,
	.act_pattern_id = 32,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[376] = {
	.act_hid = BNXT_ULP_ACT_HID_7340,
	.act_pattern_id = 33,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[377] = {
	.act_hid = BNXT_ULP_ACT_HID_2f9a0,
	.act_pattern_id = 34,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_VLAN_PCP |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[378] = {
	.act_hid = BNXT_ULP_ACT_HID_2b780,
	.act_pattern_id = 35,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[379] = {
	.act_hid = BNXT_ULP_ACT_HID_3a560,
	.act_pattern_id = 36,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[380] = {
	.act_hid = BNXT_ULP_ACT_HID_22de0,
	.act_pattern_id = 37,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_VLAN_PCP |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[381] = {
	.act_hid = BNXT_ULP_ACT_HID_1ebc0,
	.act_pattern_id = 38,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[382] = {
	.act_hid = BNXT_ULP_ACT_HID_73c0,
	.act_pattern_id = 39,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[383] = {
	.act_hid = BNXT_ULP_ACT_HID_2fa20,
	.act_pattern_id = 40,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_VLAN_PCP |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[384] = {
	.act_hid = BNXT_ULP_ACT_HID_2b800,
	.act_pattern_id = 41,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_VLAN_VID |
		BNXT_ULP_ACT_BIT_PUSH_VLAN |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 6
	},
	[385] = {
	.act_hid = BNXT_ULP_ACT_HID_32840,
	.act_pattern_id = 0,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[386] = {
	.act_hid = BNXT_ULP_ACT_HID_36840,
	.act_pattern_id = 1,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[387] = {
	.act_hid = BNXT_ULP_ACT_HID_3a840,
	.act_pattern_id = 2,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[388] = {
	.act_hid = BNXT_ULP_ACT_HID_328c0,
	.act_pattern_id = 3,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[389] = {
	.act_hid = BNXT_ULP_ACT_HID_368c0,
	.act_pattern_id = 4,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[390] = {
	.act_hid = BNXT_ULP_ACT_HID_3a8c0,
	.act_pattern_id = 5,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[391] = {
	.act_hid = BNXT_ULP_ACT_HID_370c0,
	.act_pattern_id = 6,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[392] = {
	.act_hid = BNXT_ULP_ACT_HID_12b60,
	.act_pattern_id = 7,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[393] = {
	.act_hid = BNXT_ULP_ACT_HID_1b60,
	.act_pattern_id = 8,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[394] = {
	.act_hid = BNXT_ULP_ACT_HID_34c60,
	.act_pattern_id = 9,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[395] = {
	.act_hid = BNXT_ULP_ACT_HID_10700,
	.act_pattern_id = 10,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[396] = {
	.act_hid = BNXT_ULP_ACT_HID_18f80,
	.act_pattern_id = 11,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[397] = {
	.act_hid = BNXT_ULP_ACT_HID_3b0c0,
	.act_pattern_id = 12,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[398] = {
	.act_hid = BNXT_ULP_ACT_HID_16b60,
	.act_pattern_id = 13,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[399] = {
	.act_hid = BNXT_ULP_ACT_HID_5b60,
	.act_pattern_id = 14,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[400] = {
	.act_hid = BNXT_ULP_ACT_HID_38c60,
	.act_pattern_id = 15,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[401] = {
	.act_hid = BNXT_ULP_ACT_HID_14700,
	.act_pattern_id = 16,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[402] = {
	.act_hid = BNXT_ULP_ACT_HID_1cf80,
	.act_pattern_id = 17,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[403] = {
	.act_hid = BNXT_ULP_ACT_HID_12e0,
	.act_pattern_id = 18,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[404] = {
	.act_hid = BNXT_ULP_ACT_HID_1ab60,
	.act_pattern_id = 19,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[405] = {
	.act_hid = BNXT_ULP_ACT_HID_9b60,
	.act_pattern_id = 20,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[406] = {
	.act_hid = BNXT_ULP_ACT_HID_3cc60,
	.act_pattern_id = 21,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[407] = {
	.act_hid = BNXT_ULP_ACT_HID_18700,
	.act_pattern_id = 22,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[408] = {
	.act_hid = BNXT_ULP_ACT_HID_20f80,
	.act_pattern_id = 23,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[409] = {
	.act_hid = BNXT_ULP_ACT_HID_52e0,
	.act_pattern_id = 24,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[410] = {
	.act_hid = BNXT_ULP_ACT_HID_1eb60,
	.act_pattern_id = 25,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[411] = {
	.act_hid = BNXT_ULP_ACT_HID_db60,
	.act_pattern_id = 26,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[412] = {
	.act_hid = BNXT_ULP_ACT_HID_2e80,
	.act_pattern_id = 27,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[413] = {
	.act_hid = BNXT_ULP_ACT_HID_1c700,
	.act_pattern_id = 28,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[414] = {
	.act_hid = BNXT_ULP_ACT_HID_24f80,
	.act_pattern_id = 29,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[415] = {
	.act_hid = BNXT_ULP_ACT_HID_37140,
	.act_pattern_id = 30,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[416] = {
	.act_hid = BNXT_ULP_ACT_HID_12be0,
	.act_pattern_id = 31,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[417] = {
	.act_hid = BNXT_ULP_ACT_HID_1be0,
	.act_pattern_id = 32,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[418] = {
	.act_hid = BNXT_ULP_ACT_HID_34ce0,
	.act_pattern_id = 33,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[419] = {
	.act_hid = BNXT_ULP_ACT_HID_10780,
	.act_pattern_id = 34,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[420] = {
	.act_hid = BNXT_ULP_ACT_HID_19000,
	.act_pattern_id = 35,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[421] = {
	.act_hid = BNXT_ULP_ACT_HID_3b140,
	.act_pattern_id = 36,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[422] = {
	.act_hid = BNXT_ULP_ACT_HID_16be0,
	.act_pattern_id = 37,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[423] = {
	.act_hid = BNXT_ULP_ACT_HID_5be0,
	.act_pattern_id = 38,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[424] = {
	.act_hid = BNXT_ULP_ACT_HID_38ce0,
	.act_pattern_id = 39,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[425] = {
	.act_hid = BNXT_ULP_ACT_HID_14780,
	.act_pattern_id = 40,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[426] = {
	.act_hid = BNXT_ULP_ACT_HID_1d000,
	.act_pattern_id = 41,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[427] = {
	.act_hid = BNXT_ULP_ACT_HID_1360,
	.act_pattern_id = 42,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[428] = {
	.act_hid = BNXT_ULP_ACT_HID_1abe0,
	.act_pattern_id = 43,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[429] = {
	.act_hid = BNXT_ULP_ACT_HID_9be0,
	.act_pattern_id = 44,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[430] = {
	.act_hid = BNXT_ULP_ACT_HID_3cce0,
	.act_pattern_id = 45,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[431] = {
	.act_hid = BNXT_ULP_ACT_HID_18780,
	.act_pattern_id = 46,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[432] = {
	.act_hid = BNXT_ULP_ACT_HID_21000,
	.act_pattern_id = 47,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[433] = {
	.act_hid = BNXT_ULP_ACT_HID_5360,
	.act_pattern_id = 48,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[434] = {
	.act_hid = BNXT_ULP_ACT_HID_1ebe0,
	.act_pattern_id = 49,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[435] = {
	.act_hid = BNXT_ULP_ACT_HID_dbe0,
	.act_pattern_id = 50,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[436] = {
	.act_hid = BNXT_ULP_ACT_HID_2f00,
	.act_pattern_id = 51,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[437] = {
	.act_hid = BNXT_ULP_ACT_HID_1c780,
	.act_pattern_id = 52,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[438] = {
	.act_hid = BNXT_ULP_ACT_HID_25000,
	.act_pattern_id = 53,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[439] = {
	.act_hid = BNXT_ULP_ACT_HID_5f20,
	.act_pattern_id = 54,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[440] = {
	.act_hid = BNXT_ULP_ACT_HID_1f7a0,
	.act_pattern_id = 55,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[441] = {
	.act_hid = BNXT_ULP_ACT_HID_e7a0,
	.act_pattern_id = 56,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[442] = {
	.act_hid = BNXT_ULP_ACT_HID_3ac0,
	.act_pattern_id = 57,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[443] = {
	.act_hid = BNXT_ULP_ACT_HID_1d340,
	.act_pattern_id = 58,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[444] = {
	.act_hid = BNXT_ULP_ACT_HID_25bc0,
	.act_pattern_id = 59,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[445] = {
	.act_hid = BNXT_ULP_ACT_HID_5fa0,
	.act_pattern_id = 60,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[446] = {
	.act_hid = BNXT_ULP_ACT_HID_1f820,
	.act_pattern_id = 61,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[447] = {
	.act_hid = BNXT_ULP_ACT_HID_e820,
	.act_pattern_id = 62,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[448] = {
	.act_hid = BNXT_ULP_ACT_HID_3b40,
	.act_pattern_id = 63,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[449] = {
	.act_hid = BNXT_ULP_ACT_HID_1d3c0,
	.act_pattern_id = 64,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[450] = {
	.act_hid = BNXT_ULP_ACT_HID_25c40,
	.act_pattern_id = 65,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[451] = {
	.act_hid = BNXT_ULP_ACT_HID_237a0,
	.act_pattern_id = 66,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[452] = {
	.act_hid = BNXT_ULP_ACT_HID_127a0,
	.act_pattern_id = 67,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[453] = {
	.act_hid = BNXT_ULP_ACT_HID_7ac0,
	.act_pattern_id = 68,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[454] = {
	.act_hid = BNXT_ULP_ACT_HID_9f20,
	.act_pattern_id = 69,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[455] = {
	.act_hid = BNXT_ULP_ACT_HID_21340,
	.act_pattern_id = 70,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[456] = {
	.act_hid = BNXT_ULP_ACT_HID_29bc0,
	.act_pattern_id = 71,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[457] = {
	.act_hid = BNXT_ULP_ACT_HID_9fa0,
	.act_pattern_id = 72,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[458] = {
	.act_hid = BNXT_ULP_ACT_HID_23820,
	.act_pattern_id = 73,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[459] = {
	.act_hid = BNXT_ULP_ACT_HID_12820,
	.act_pattern_id = 74,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[460] = {
	.act_hid = BNXT_ULP_ACT_HID_7b40,
	.act_pattern_id = 75,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[461] = {
	.act_hid = BNXT_ULP_ACT_HID_213c0,
	.act_pattern_id = 76,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[462] = {
	.act_hid = BNXT_ULP_ACT_HID_29c40,
	.act_pattern_id = 77,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[463] = {
	.act_hid = BNXT_ULP_ACT_HID_df20,
	.act_pattern_id = 78,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[464] = {
	.act_hid = BNXT_ULP_ACT_HID_277a0,
	.act_pattern_id = 79,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[465] = {
	.act_hid = BNXT_ULP_ACT_HID_167a0,
	.act_pattern_id = 80,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[466] = {
	.act_hid = BNXT_ULP_ACT_HID_bac0,
	.act_pattern_id = 81,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[467] = {
	.act_hid = BNXT_ULP_ACT_HID_25340,
	.act_pattern_id = 82,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[468] = {
	.act_hid = BNXT_ULP_ACT_HID_2dbc0,
	.act_pattern_id = 83,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[469] = {
	.act_hid = BNXT_ULP_ACT_HID_dfa0,
	.act_pattern_id = 84,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[470] = {
	.act_hid = BNXT_ULP_ACT_HID_27820,
	.act_pattern_id = 85,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[471] = {
	.act_hid = BNXT_ULP_ACT_HID_16820,
	.act_pattern_id = 86,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[472] = {
	.act_hid = BNXT_ULP_ACT_HID_bb40,
	.act_pattern_id = 87,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[473] = {
	.act_hid = BNXT_ULP_ACT_HID_253c0,
	.act_pattern_id = 88,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[474] = {
	.act_hid = BNXT_ULP_ACT_HID_2dc40,
	.act_pattern_id = 89,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[475] = {
	.act_hid = BNXT_ULP_ACT_HID_11f20,
	.act_pattern_id = 90,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[476] = {
	.act_hid = BNXT_ULP_ACT_HID_2b7a0,
	.act_pattern_id = 91,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[477] = {
	.act_hid = BNXT_ULP_ACT_HID_1a7a0,
	.act_pattern_id = 92,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[478] = {
	.act_hid = BNXT_ULP_ACT_HID_fac0,
	.act_pattern_id = 93,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[479] = {
	.act_hid = BNXT_ULP_ACT_HID_29340,
	.act_pattern_id = 94,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[480] = {
	.act_hid = BNXT_ULP_ACT_HID_31bc0,
	.act_pattern_id = 95,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[481] = {
	.act_hid = BNXT_ULP_ACT_HID_11fa0,
	.act_pattern_id = 96,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[482] = {
	.act_hid = BNXT_ULP_ACT_HID_2b820,
	.act_pattern_id = 97,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[483] = {
	.act_hid = BNXT_ULP_ACT_HID_1a820,
	.act_pattern_id = 98,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[484] = {
	.act_hid = BNXT_ULP_ACT_HID_fb40,
	.act_pattern_id = 99,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[485] = {
	.act_hid = BNXT_ULP_ACT_HID_293c0,
	.act_pattern_id = 100,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[486] = {
	.act_hid = BNXT_ULP_ACT_HID_31c40,
	.act_pattern_id = 101,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[487] = {
	.act_hid = BNXT_ULP_ACT_HID_e1a2,
	.act_pattern_id = 102,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[488] = {
	.act_hid = BNXT_ULP_ACT_HID_121a2,
	.act_pattern_id = 103,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[489] = {
	.act_hid = BNXT_ULP_ACT_HID_161a2,
	.act_pattern_id = 104,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[490] = {
	.act_hid = BNXT_ULP_ACT_HID_e222,
	.act_pattern_id = 105,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[491] = {
	.act_hid = BNXT_ULP_ACT_HID_12222,
	.act_pattern_id = 106,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[492] = {
	.act_hid = BNXT_ULP_ACT_HID_16222,
	.act_pattern_id = 107,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[493] = {
	.act_hid = BNXT_ULP_ACT_HID_12a22,
	.act_pattern_id = 108,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[494] = {
	.act_hid = BNXT_ULP_ACT_HID_2c2a2,
	.act_pattern_id = 109,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[495] = {
	.act_hid = BNXT_ULP_ACT_HID_1b2a2,
	.act_pattern_id = 110,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[496] = {
	.act_hid = BNXT_ULP_ACT_HID_105c2,
	.act_pattern_id = 111,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[497] = {
	.act_hid = BNXT_ULP_ACT_HID_29e42,
	.act_pattern_id = 112,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[498] = {
	.act_hid = BNXT_ULP_ACT_HID_326c2,
	.act_pattern_id = 113,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[499] = {
	.act_hid = BNXT_ULP_ACT_HID_16a22,
	.act_pattern_id = 114,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[500] = {
	.act_hid = BNXT_ULP_ACT_HID_302a2,
	.act_pattern_id = 115,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[501] = {
	.act_hid = BNXT_ULP_ACT_HID_1f2a2,
	.act_pattern_id = 116,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[502] = {
	.act_hid = BNXT_ULP_ACT_HID_145c2,
	.act_pattern_id = 117,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[503] = {
	.act_hid = BNXT_ULP_ACT_HID_2de42,
	.act_pattern_id = 118,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[504] = {
	.act_hid = BNXT_ULP_ACT_HID_366c2,
	.act_pattern_id = 119,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[505] = {
	.act_hid = BNXT_ULP_ACT_HID_1aa22,
	.act_pattern_id = 120,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[506] = {
	.act_hid = BNXT_ULP_ACT_HID_342a2,
	.act_pattern_id = 121,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[507] = {
	.act_hid = BNXT_ULP_ACT_HID_232a2,
	.act_pattern_id = 122,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[508] = {
	.act_hid = BNXT_ULP_ACT_HID_185c2,
	.act_pattern_id = 123,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[509] = {
	.act_hid = BNXT_ULP_ACT_HID_31e42,
	.act_pattern_id = 124,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[510] = {
	.act_hid = BNXT_ULP_ACT_HID_3a6c2,
	.act_pattern_id = 125,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[511] = {
	.act_hid = BNXT_ULP_ACT_HID_1ea22,
	.act_pattern_id = 126,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[512] = {
	.act_hid = BNXT_ULP_ACT_HID_382a2,
	.act_pattern_id = 127,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[513] = {
	.act_hid = BNXT_ULP_ACT_HID_272a2,
	.act_pattern_id = 128,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[514] = {
	.act_hid = BNXT_ULP_ACT_HID_1c5c2,
	.act_pattern_id = 129,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[515] = {
	.act_hid = BNXT_ULP_ACT_HID_35e42,
	.act_pattern_id = 130,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[516] = {
	.act_hid = BNXT_ULP_ACT_HID_08e2,
	.act_pattern_id = 131,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[517] = {
	.act_hid = BNXT_ULP_ACT_HID_12aa2,
	.act_pattern_id = 132,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[518] = {
	.act_hid = BNXT_ULP_ACT_HID_2c322,
	.act_pattern_id = 133,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[519] = {
	.act_hid = BNXT_ULP_ACT_HID_1b322,
	.act_pattern_id = 134,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[520] = {
	.act_hid = BNXT_ULP_ACT_HID_10642,
	.act_pattern_id = 135,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[521] = {
	.act_hid = BNXT_ULP_ACT_HID_29ec2,
	.act_pattern_id = 136,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[522] = {
	.act_hid = BNXT_ULP_ACT_HID_32742,
	.act_pattern_id = 137,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[523] = {
	.act_hid = BNXT_ULP_ACT_HID_16aa2,
	.act_pattern_id = 138,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[524] = {
	.act_hid = BNXT_ULP_ACT_HID_30322,
	.act_pattern_id = 139,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[525] = {
	.act_hid = BNXT_ULP_ACT_HID_1f322,
	.act_pattern_id = 140,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[526] = {
	.act_hid = BNXT_ULP_ACT_HID_14642,
	.act_pattern_id = 141,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[527] = {
	.act_hid = BNXT_ULP_ACT_HID_2dec2,
	.act_pattern_id = 142,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[528] = {
	.act_hid = BNXT_ULP_ACT_HID_36742,
	.act_pattern_id = 143,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[529] = {
	.act_hid = BNXT_ULP_ACT_HID_1aaa2,
	.act_pattern_id = 144,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[530] = {
	.act_hid = BNXT_ULP_ACT_HID_34322,
	.act_pattern_id = 145,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[531] = {
	.act_hid = BNXT_ULP_ACT_HID_23322,
	.act_pattern_id = 146,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[532] = {
	.act_hid = BNXT_ULP_ACT_HID_18642,
	.act_pattern_id = 147,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[533] = {
	.act_hid = BNXT_ULP_ACT_HID_31ec2,
	.act_pattern_id = 148,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[534] = {
	.act_hid = BNXT_ULP_ACT_HID_3a742,
	.act_pattern_id = 149,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[535] = {
	.act_hid = BNXT_ULP_ACT_HID_1eaa2,
	.act_pattern_id = 150,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[536] = {
	.act_hid = BNXT_ULP_ACT_HID_38322,
	.act_pattern_id = 151,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[537] = {
	.act_hid = BNXT_ULP_ACT_HID_27322,
	.act_pattern_id = 152,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[538] = {
	.act_hid = BNXT_ULP_ACT_HID_1c642,
	.act_pattern_id = 153,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[539] = {
	.act_hid = BNXT_ULP_ACT_HID_35ec2,
	.act_pattern_id = 154,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[540] = {
	.act_hid = BNXT_ULP_ACT_HID_0962,
	.act_pattern_id = 155,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[541] = {
	.act_hid = BNXT_ULP_ACT_HID_1f662,
	.act_pattern_id = 156,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[542] = {
	.act_hid = BNXT_ULP_ACT_HID_38ee2,
	.act_pattern_id = 157,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[543] = {
	.act_hid = BNXT_ULP_ACT_HID_27ee2,
	.act_pattern_id = 158,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[544] = {
	.act_hid = BNXT_ULP_ACT_HID_1d202,
	.act_pattern_id = 159,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[545] = {
	.act_hid = BNXT_ULP_ACT_HID_36a82,
	.act_pattern_id = 160,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[546] = {
	.act_hid = BNXT_ULP_ACT_HID_1522,
	.act_pattern_id = 161,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[547] = {
	.act_hid = BNXT_ULP_ACT_HID_1f6e2,
	.act_pattern_id = 162,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[548] = {
	.act_hid = BNXT_ULP_ACT_HID_38f62,
	.act_pattern_id = 163,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[549] = {
	.act_hid = BNXT_ULP_ACT_HID_27f62,
	.act_pattern_id = 164,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[550] = {
	.act_hid = BNXT_ULP_ACT_HID_1d282,
	.act_pattern_id = 165,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[551] = {
	.act_hid = BNXT_ULP_ACT_HID_36b02,
	.act_pattern_id = 166,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[552] = {
	.act_hid = BNXT_ULP_ACT_HID_15a2,
	.act_pattern_id = 167,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[553] = {
	.act_hid = BNXT_ULP_ACT_HID_3cee2,
	.act_pattern_id = 168,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[554] = {
	.act_hid = BNXT_ULP_ACT_HID_2bee2,
	.act_pattern_id = 169,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[555] = {
	.act_hid = BNXT_ULP_ACT_HID_21202,
	.act_pattern_id = 170,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[556] = {
	.act_hid = BNXT_ULP_ACT_HID_23662,
	.act_pattern_id = 171,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[557] = {
	.act_hid = BNXT_ULP_ACT_HID_3aa82,
	.act_pattern_id = 172,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[558] = {
	.act_hid = BNXT_ULP_ACT_HID_5522,
	.act_pattern_id = 173,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[559] = {
	.act_hid = BNXT_ULP_ACT_HID_236e2,
	.act_pattern_id = 174,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[560] = {
	.act_hid = BNXT_ULP_ACT_HID_3cf62,
	.act_pattern_id = 175,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[561] = {
	.act_hid = BNXT_ULP_ACT_HID_2bf62,
	.act_pattern_id = 176,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[562] = {
	.act_hid = BNXT_ULP_ACT_HID_21282,
	.act_pattern_id = 177,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[563] = {
	.act_hid = BNXT_ULP_ACT_HID_3ab02,
	.act_pattern_id = 178,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[564] = {
	.act_hid = BNXT_ULP_ACT_HID_55a2,
	.act_pattern_id = 179,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[565] = {
	.act_hid = BNXT_ULP_ACT_HID_27662,
	.act_pattern_id = 180,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[566] = {
	.act_hid = BNXT_ULP_ACT_HID_3102,
	.act_pattern_id = 181,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[567] = {
	.act_hid = BNXT_ULP_ACT_HID_2fee2,
	.act_pattern_id = 182,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[568] = {
	.act_hid = BNXT_ULP_ACT_HID_25202,
	.act_pattern_id = 183,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[569] = {
	.act_hid = BNXT_ULP_ACT_HID_0ca2,
	.act_pattern_id = 184,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[570] = {
	.act_hid = BNXT_ULP_ACT_HID_9522,
	.act_pattern_id = 185,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[571] = {
	.act_hid = BNXT_ULP_ACT_HID_276e2,
	.act_pattern_id = 186,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[572] = {
	.act_hid = BNXT_ULP_ACT_HID_3182,
	.act_pattern_id = 187,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[573] = {
	.act_hid = BNXT_ULP_ACT_HID_2ff62,
	.act_pattern_id = 188,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[574] = {
	.act_hid = BNXT_ULP_ACT_HID_25282,
	.act_pattern_id = 189,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[575] = {
	.act_hid = BNXT_ULP_ACT_HID_0d22,
	.act_pattern_id = 190,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[576] = {
	.act_hid = BNXT_ULP_ACT_HID_95a2,
	.act_pattern_id = 191,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[577] = {
	.act_hid = BNXT_ULP_ACT_HID_2b662,
	.act_pattern_id = 192,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[578] = {
	.act_hid = BNXT_ULP_ACT_HID_7102,
	.act_pattern_id = 193,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[579] = {
	.act_hid = BNXT_ULP_ACT_HID_33ee2,
	.act_pattern_id = 194,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[580] = {
	.act_hid = BNXT_ULP_ACT_HID_29202,
	.act_pattern_id = 195,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[581] = {
	.act_hid = BNXT_ULP_ACT_HID_4ca2,
	.act_pattern_id = 196,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[582] = {
	.act_hid = BNXT_ULP_ACT_HID_d522,
	.act_pattern_id = 197,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[583] = {
	.act_hid = BNXT_ULP_ACT_HID_2b6e2,
	.act_pattern_id = 198,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[584] = {
	.act_hid = BNXT_ULP_ACT_HID_7182,
	.act_pattern_id = 199,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[585] = {
	.act_hid = BNXT_ULP_ACT_HID_33f62,
	.act_pattern_id = 200,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[586] = {
	.act_hid = BNXT_ULP_ACT_HID_29282,
	.act_pattern_id = 201,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[587] = {
	.act_hid = BNXT_ULP_ACT_HID_4d22,
	.act_pattern_id = 202,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[588] = {
	.act_hid = BNXT_ULP_ACT_HID_d5a2,
	.act_pattern_id = 203,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[589] = {
	.act_hid = BNXT_ULP_ACT_HID_3e4e0,
	.act_pattern_id = 204,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[590] = {
	.act_hid = BNXT_ULP_ACT_HID_2700,
	.act_pattern_id = 205,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[591] = {
	.act_hid = BNXT_ULP_ACT_HID_6700,
	.act_pattern_id = 206,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[592] = {
	.act_hid = BNXT_ULP_ACT_HID_3e560,
	.act_pattern_id = 207,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[593] = {
	.act_hid = BNXT_ULP_ACT_HID_2780,
	.act_pattern_id = 208,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[594] = {
	.act_hid = BNXT_ULP_ACT_HID_6780,
	.act_pattern_id = 209,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[595] = {
	.act_hid = BNXT_ULP_ACT_HID_2f80,
	.act_pattern_id = 210,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[596] = {
	.act_hid = BNXT_ULP_ACT_HID_1e800,
	.act_pattern_id = 211,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[597] = {
	.act_hid = BNXT_ULP_ACT_HID_b800,
	.act_pattern_id = 212,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[598] = {
	.act_hid = BNXT_ULP_ACT_HID_2b20,
	.act_pattern_id = 213,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[599] = {
	.act_hid = BNXT_ULP_ACT_HID_1a3a0,
	.act_pattern_id = 214,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[600] = {
	.act_hid = BNXT_ULP_ACT_HID_22c20,
	.act_pattern_id = 215,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[601] = {
	.act_hid = BNXT_ULP_ACT_HID_6f80,
	.act_pattern_id = 216,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[602] = {
	.act_hid = BNXT_ULP_ACT_HID_22800,
	.act_pattern_id = 217,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[603] = {
	.act_hid = BNXT_ULP_ACT_HID_f800,
	.act_pattern_id = 218,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[604] = {
	.act_hid = BNXT_ULP_ACT_HID_6b20,
	.act_pattern_id = 219,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[605] = {
	.act_hid = BNXT_ULP_ACT_HID_1e3a0,
	.act_pattern_id = 220,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[606] = {
	.act_hid = BNXT_ULP_ACT_HID_26c20,
	.act_pattern_id = 221,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[607] = {
	.act_hid = BNXT_ULP_ACT_HID_af80,
	.act_pattern_id = 222,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[608] = {
	.act_hid = BNXT_ULP_ACT_HID_26800,
	.act_pattern_id = 223,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[609] = {
	.act_hid = BNXT_ULP_ACT_HID_13800,
	.act_pattern_id = 224,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[610] = {
	.act_hid = BNXT_ULP_ACT_HID_ab20,
	.act_pattern_id = 225,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[611] = {
	.act_hid = BNXT_ULP_ACT_HID_223a0,
	.act_pattern_id = 226,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[612] = {
	.act_hid = BNXT_ULP_ACT_HID_2ac20,
	.act_pattern_id = 227,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[613] = {
	.act_hid = BNXT_ULP_ACT_HID_ef80,
	.act_pattern_id = 228,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[614] = {
	.act_hid = BNXT_ULP_ACT_HID_2a800,
	.act_pattern_id = 229,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[615] = {
	.act_hid = BNXT_ULP_ACT_HID_17800,
	.act_pattern_id = 230,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[616] = {
	.act_hid = BNXT_ULP_ACT_HID_eb20,
	.act_pattern_id = 231,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[617] = {
	.act_hid = BNXT_ULP_ACT_HID_263a0,
	.act_pattern_id = 232,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[618] = {
	.act_hid = BNXT_ULP_ACT_HID_2ec20,
	.act_pattern_id = 233,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[619] = {
	.act_hid = BNXT_ULP_ACT_HID_3000,
	.act_pattern_id = 234,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[620] = {
	.act_hid = BNXT_ULP_ACT_HID_1e880,
	.act_pattern_id = 235,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[621] = {
	.act_hid = BNXT_ULP_ACT_HID_b880,
	.act_pattern_id = 236,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[622] = {
	.act_hid = BNXT_ULP_ACT_HID_2ba0,
	.act_pattern_id = 237,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[623] = {
	.act_hid = BNXT_ULP_ACT_HID_1a420,
	.act_pattern_id = 238,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[624] = {
	.act_hid = BNXT_ULP_ACT_HID_22ca0,
	.act_pattern_id = 239,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[625] = {
	.act_hid = BNXT_ULP_ACT_HID_7000,
	.act_pattern_id = 240,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[626] = {
	.act_hid = BNXT_ULP_ACT_HID_22880,
	.act_pattern_id = 241,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[627] = {
	.act_hid = BNXT_ULP_ACT_HID_f880,
	.act_pattern_id = 242,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[628] = {
	.act_hid = BNXT_ULP_ACT_HID_6ba0,
	.act_pattern_id = 243,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[629] = {
	.act_hid = BNXT_ULP_ACT_HID_1e420,
	.act_pattern_id = 244,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[630] = {
	.act_hid = BNXT_ULP_ACT_HID_26ca0,
	.act_pattern_id = 245,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[631] = {
	.act_hid = BNXT_ULP_ACT_HID_b000,
	.act_pattern_id = 246,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[632] = {
	.act_hid = BNXT_ULP_ACT_HID_26880,
	.act_pattern_id = 247,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[633] = {
	.act_hid = BNXT_ULP_ACT_HID_13880,
	.act_pattern_id = 248,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[634] = {
	.act_hid = BNXT_ULP_ACT_HID_aba0,
	.act_pattern_id = 249,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[635] = {
	.act_hid = BNXT_ULP_ACT_HID_22420,
	.act_pattern_id = 250,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[636] = {
	.act_hid = BNXT_ULP_ACT_HID_2aca0,
	.act_pattern_id = 251,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[637] = {
	.act_hid = BNXT_ULP_ACT_HID_f000,
	.act_pattern_id = 252,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[638] = {
	.act_hid = BNXT_ULP_ACT_HID_2a880,
	.act_pattern_id = 253,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[639] = {
	.act_hid = BNXT_ULP_ACT_HID_17880,
	.act_pattern_id = 254,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[640] = {
	.act_hid = BNXT_ULP_ACT_HID_eba0,
	.act_pattern_id = 255,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[641] = {
	.act_hid = BNXT_ULP_ACT_HID_26420,
	.act_pattern_id = 256,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[642] = {
	.act_hid = BNXT_ULP_ACT_HID_2eca0,
	.act_pattern_id = 257,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[643] = {
	.act_hid = BNXT_ULP_ACT_HID_fbc0,
	.act_pattern_id = 258,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[644] = {
	.act_hid = BNXT_ULP_ACT_HID_2b440,
	.act_pattern_id = 259,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[645] = {
	.act_hid = BNXT_ULP_ACT_HID_1a440,
	.act_pattern_id = 260,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[646] = {
	.act_hid = BNXT_ULP_ACT_HID_f760,
	.act_pattern_id = 261,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[647] = {
	.act_hid = BNXT_ULP_ACT_HID_26fe0,
	.act_pattern_id = 262,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[648] = {
	.act_hid = BNXT_ULP_ACT_HID_2f860,
	.act_pattern_id = 263,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[649] = {
	.act_hid = BNXT_ULP_ACT_HID_fc40,
	.act_pattern_id = 264,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[650] = {
	.act_hid = BNXT_ULP_ACT_HID_2b4c0,
	.act_pattern_id = 265,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[651] = {
	.act_hid = BNXT_ULP_ACT_HID_1a4c0,
	.act_pattern_id = 266,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[652] = {
	.act_hid = BNXT_ULP_ACT_HID_f7e0,
	.act_pattern_id = 267,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[653] = {
	.act_hid = BNXT_ULP_ACT_HID_27060,
	.act_pattern_id = 268,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[654] = {
	.act_hid = BNXT_ULP_ACT_HID_2f8e0,
	.act_pattern_id = 269,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[655] = {
	.act_hid = BNXT_ULP_ACT_HID_2f440,
	.act_pattern_id = 270,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[656] = {
	.act_hid = BNXT_ULP_ACT_HID_1e440,
	.act_pattern_id = 271,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[657] = {
	.act_hid = BNXT_ULP_ACT_HID_13760,
	.act_pattern_id = 272,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[658] = {
	.act_hid = BNXT_ULP_ACT_HID_13bc0,
	.act_pattern_id = 273,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[659] = {
	.act_hid = BNXT_ULP_ACT_HID_2afe0,
	.act_pattern_id = 274,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[660] = {
	.act_hid = BNXT_ULP_ACT_HID_33860,
	.act_pattern_id = 275,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[661] = {
	.act_hid = BNXT_ULP_ACT_HID_13c40,
	.act_pattern_id = 276,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[662] = {
	.act_hid = BNXT_ULP_ACT_HID_2f4c0,
	.act_pattern_id = 277,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[663] = {
	.act_hid = BNXT_ULP_ACT_HID_1e4c0,
	.act_pattern_id = 278,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[664] = {
	.act_hid = BNXT_ULP_ACT_HID_137e0,
	.act_pattern_id = 279,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[665] = {
	.act_hid = BNXT_ULP_ACT_HID_2b060,
	.act_pattern_id = 280,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[666] = {
	.act_hid = BNXT_ULP_ACT_HID_338e0,
	.act_pattern_id = 281,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[667] = {
	.act_hid = BNXT_ULP_ACT_HID_17bc0,
	.act_pattern_id = 282,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[668] = {
	.act_hid = BNXT_ULP_ACT_HID_33440,
	.act_pattern_id = 283,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[669] = {
	.act_hid = BNXT_ULP_ACT_HID_22440,
	.act_pattern_id = 284,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[670] = {
	.act_hid = BNXT_ULP_ACT_HID_17760,
	.act_pattern_id = 285,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[671] = {
	.act_hid = BNXT_ULP_ACT_HID_2efe0,
	.act_pattern_id = 286,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[672] = {
	.act_hid = BNXT_ULP_ACT_HID_37860,
	.act_pattern_id = 287,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[673] = {
	.act_hid = BNXT_ULP_ACT_HID_17c40,
	.act_pattern_id = 288,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[674] = {
	.act_hid = BNXT_ULP_ACT_HID_334c0,
	.act_pattern_id = 289,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[675] = {
	.act_hid = BNXT_ULP_ACT_HID_224c0,
	.act_pattern_id = 290,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[676] = {
	.act_hid = BNXT_ULP_ACT_HID_177e0,
	.act_pattern_id = 291,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[677] = {
	.act_hid = BNXT_ULP_ACT_HID_2f060,
	.act_pattern_id = 292,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[678] = {
	.act_hid = BNXT_ULP_ACT_HID_378e0,
	.act_pattern_id = 293,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[679] = {
	.act_hid = BNXT_ULP_ACT_HID_1bbc0,
	.act_pattern_id = 294,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[680] = {
	.act_hid = BNXT_ULP_ACT_HID_37440,
	.act_pattern_id = 295,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[681] = {
	.act_hid = BNXT_ULP_ACT_HID_26440,
	.act_pattern_id = 296,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[682] = {
	.act_hid = BNXT_ULP_ACT_HID_1b760,
	.act_pattern_id = 297,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[683] = {
	.act_hid = BNXT_ULP_ACT_HID_32fe0,
	.act_pattern_id = 298,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[684] = {
	.act_hid = BNXT_ULP_ACT_HID_3b860,
	.act_pattern_id = 299,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[685] = {
	.act_hid = BNXT_ULP_ACT_HID_1bc40,
	.act_pattern_id = 300,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[686] = {
	.act_hid = BNXT_ULP_ACT_HID_374c0,
	.act_pattern_id = 301,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[687] = {
	.act_hid = BNXT_ULP_ACT_HID_264c0,
	.act_pattern_id = 302,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[688] = {
	.act_hid = BNXT_ULP_ACT_HID_1b7e0,
	.act_pattern_id = 303,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[689] = {
	.act_hid = BNXT_ULP_ACT_HID_33060,
	.act_pattern_id = 304,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[690] = {
	.act_hid = BNXT_ULP_ACT_HID_3b8e0,
	.act_pattern_id = 305,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_DEC_TTL |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_ACT_BIT_SET_IPV4_SRC |
		BNXT_ULP_ACT_BIT_SET_IPV4_DST |
		BNXT_ULP_ACT_BIT_SET_TP_SRC |
		BNXT_ULP_ACT_BIT_SET_TP_DST |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 7
	},
	[691] = {
	.act_hid = BNXT_ULP_ACT_HID_18e80,
	.act_pattern_id = 0,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[692] = {
	.act_hid = BNXT_ULP_ACT_HID_18f00,
	.act_pattern_id = 1,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[693] = {
	.act_hid = BNXT_ULP_ACT_HID_1ce80,
	.act_pattern_id = 2,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[694] = {
	.act_hid = BNXT_ULP_ACT_HID_1cf00,
	.act_pattern_id = 3,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[695] = {
	.act_hid = BNXT_ULP_ACT_HID_20e80,
	.act_pattern_id = 4,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[696] = {
	.act_hid = BNXT_ULP_ACT_HID_20f00,
	.act_pattern_id = 5,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[697] = {
	.act_hid = BNXT_ULP_ACT_HID_24e80,
	.act_pattern_id = 6,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[698] = {
	.act_hid = BNXT_ULP_ACT_HID_24f00,
	.act_pattern_id = 7,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[699] = {
	.act_hid = BNXT_ULP_ACT_HID_325c2,
	.act_pattern_id = 8,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[700] = {
	.act_hid = BNXT_ULP_ACT_HID_32642,
	.act_pattern_id = 9,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[701] = {
	.act_hid = BNXT_ULP_ACT_HID_365c2,
	.act_pattern_id = 10,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[702] = {
	.act_hid = BNXT_ULP_ACT_HID_36642,
	.act_pattern_id = 11,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[703] = {
	.act_hid = BNXT_ULP_ACT_HID_3a5c2,
	.act_pattern_id = 12,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[704] = {
	.act_hid = BNXT_ULP_ACT_HID_3a642,
	.act_pattern_id = 13,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[705] = {
	.act_hid = BNXT_ULP_ACT_HID_07e2,
	.act_pattern_id = 14,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[706] = {
	.act_hid = BNXT_ULP_ACT_HID_0862,
	.act_pattern_id = 15,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[707] = {
	.act_hid = BNXT_ULP_ACT_HID_22b20,
	.act_pattern_id = 16,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[708] = {
	.act_hid = BNXT_ULP_ACT_HID_22ba0,
	.act_pattern_id = 17,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[709] = {
	.act_hid = BNXT_ULP_ACT_HID_26b20,
	.act_pattern_id = 18,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[710] = {
	.act_hid = BNXT_ULP_ACT_HID_26ba0,
	.act_pattern_id = 19,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[711] = {
	.act_hid = BNXT_ULP_ACT_HID_2ab20,
	.act_pattern_id = 20,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[712] = {
	.act_hid = BNXT_ULP_ACT_HID_2aba0,
	.act_pattern_id = 21,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[713] = {
	.act_hid = BNXT_ULP_ACT_HID_2eb20,
	.act_pattern_id = 22,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[714] = {
	.act_hid = BNXT_ULP_ACT_HID_2eba0,
	.act_pattern_id = 23,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_SET_MAC_SRC |
		BNXT_ULP_ACT_BIT_SET_MAC_DST |
		BNXT_ULP_ACT_BIT_VXLAN_ENCAP |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 8
	},
	[715] = {
	.act_hid = BNXT_ULP_ACT_HID_199e0,
	.act_pattern_id = 0,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_VF_TO_VF |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 9
	},
	[716] = {
	.act_hid = BNXT_ULP_ACT_HID_19960,
	.act_pattern_id = 1,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_VF_TO_VF |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 9
	},
	[717] = {
	.act_hid = BNXT_ULP_ACT_HID_33122,
	.act_pattern_id = 2,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_VF_TO_VF |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 9
	},
	[718] = {
	.act_hid = BNXT_ULP_ACT_HID_331a2,
	.act_pattern_id = 3,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_ACT_BIT_VF_TO_VF |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 9
	},
	[719] = {
	.act_hid = BNXT_ULP_ACT_HID_23580,
	.act_pattern_id = 4,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_VF_TO_VF |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 9
	},
	[720] = {
	.act_hid = BNXT_ULP_ACT_HID_23700,
	.act_pattern_id = 5,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_MULTIPLE_PORT |
		BNXT_ULP_ACT_BIT_VF_TO_VF |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 9
	},
	[721] = {
	.act_hid = BNXT_ULP_ACT_HID_db61,
	.act_pattern_id = 0,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED |
		BNXT_ULP_ACT_BIT_SAMPLE |
		BNXT_ULP_ACT_BIT_VF_TO_VF |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 10
	},
	[722] = {
	.act_hid = BNXT_ULP_ACT_HID_dbe1,
	.act_pattern_id = 1,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_SHARED |
		BNXT_ULP_ACT_BIT_SAMPLE |
		BNXT_ULP_ACT_BIT_VF_TO_VF |
		BNXT_ULP_ACT_BIT_COUNT |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 10
	},
	[723] = {
	.act_hid = BNXT_ULP_ACT_HID_320ca,
	.act_pattern_id = 2,
	.app_sig = 0,
	.act_sig = { .bits =
		BNXT_ULP_ACT_BIT_DELETE |
		BNXT_ULP_ACT_BIT_SHARED_SAMPLE |
		BNXT_ULP_FLOW_DIR_BITMASK_EGR },
	.act_tid = 10
	}
};

