# CPU System Project

## Overview

CPU Wrapper supporting full RV32I instruction set.

## Components

### Xilinx IP Wrappers
- UART
- SPI Controller
- AXI Block Memory for ICCM
- DCCM Memory
- PLL
- Flash Memory

### Custom Modules
- ALU
- Control Unit
- Instruction Fetch Unit
- Instruction Decode Unit
- CPU CSR

## Simulation

Simulated using Vivado on Basys 3 FPGA board.
