# hades.models.Design file
#  
[name] MEMWB
[components]
hades.models.rtlib.io.OpinVector o\u0028resultAlu\u0029 24600 18600 @N 1001 32 1.0E-9 0
hades.models.rtlib.io.IpinVector readData 30000 12000 @N 1001 32 00000000000000000000000000000000_B 1.0E-8 0
hades.models.io.Opin o\u0028regWrite\u0029 16200 9600 @N 1001 5.0E-9
hades.models.rtlib.io.Expander i4 17400 7200 @N 1001 2 1.0E-8
hades.models.rtlib.io.OpinVector o\u0028readData\u0029 30000 17400 @N 1001 32 1.0E-9 0
hades.models.rtlib.register.RegR i3 28200 13200 @N 1001 32 00000000000000000000000000000000_B 1.0E-8
hades.models.io.Ipin clock 9000 7200 @N 1001  U
hades.models.rtlib.io.IpinVector RegDst 18600 12000 @N 1001 5 00000_B 1.0E-8 0
hades.models.rtlib.register.RegR i2 22800 13200 @N 1001 32 00000000000000000000000000000000_B 1.0E-8
hades.models.rtlib.register.RegR i1 16800 13200 @N 1001 5 00000_B 1.0E-8
hades.models.rtlib.io.IpinVector resultAlu 24600 10200 @N 1001 32 00000000000000000000000000000000_B 1.0E-9 0
hades.models.rtlib.register.RegR i0 16200 3600 @N 1001 2 00_B 1.0E-8
hades.models.io.Opin o\u0028memToReg\u0029 21000 9000 @N 1001 5.0E-9
hades.models.rtlib.io.OpinVector o\u0028regDst\u0029 18600 18600 @N 1001 5 1.0E-9 0
hades.models.rtlib.io.IpinVector WB 17400 1800 @N 1001 2 00_B 1.0E-9 0
hades.models.io.Ipin init 9000 9000 @N 1001  U
[end components]
[signals]
hades.signals.SignalStdLogicVector n9 2 2 i0 Q i4 A 1 2 18000 7200 18000 6000 0 
hades.signals.SignalStdLogic1164 n8 5 clock Y i0 CLK i1 CLK i2 CLK i3 CLK 13 2 16200 4800 12000 4800 2 12000 4800 12000 7200 2 16800 14400 16200 14400 2 16200 14400 16200 16200 2 22800 14400 22200 14400 2 22200 14400 22200 16200 2 9000 7200 12000 7200 2 12000 7200 12000 16200 2 27600 16200 27600 14400 2 27600 14400 28200 14400 2 27600 16200 22200 16200 2 12000 16200 16200 16200 2 22200 16200 16200 16200 3 16200 16200 22200 16200 12000 7200 
hades.signals.SignalStdLogicVector n7 2 2 WB Y i0 D 2 2 17400 1800 18000 1800 2 18000 1800 18000 3600 0 
hades.signals.SignalStdLogic1164 n6 5 init Y i0 NR i1 NR i2 NR i3 NR 10 2 16200 5400 10800 5400 2 10800 5400 10800 9000 2 16800 15000 16800 16800 2 22800 15000 22800 16800 2 9000 9000 10800 9000 2 10800 9000 10800 16800 2 28200 16800 28200 15000 2 28200 16800 22800 16800 2 10800 16800 16800 16800 2 22800 16800 16800 16800 3 10800 9000 22800 16800 16800 16800 
hades.signals.SignalStdLogicVector n5 5 2 i1 Q o(regDst) A 1 2 18600 18600 18600 15600 0 
hades.signals.SignalStdLogicVector n4 32 2 i3 Q o(readData) A 1 2 30000 17400 30000 15600 0 
hades.signals.SignalStdLogicVector n3 32 2 i2 Q o(resultAlu) A 1 2 24600 18600 24600 15600 0 
hades.signals.SignalStdLogicVector n2 5 2 RegDst Y i1 D 1 2 18600 12000 18600 13200 0 
hades.signals.SignalStdLogicVector n1 32 2 resultAlu Y i2 D 1 2 24600 10200 24600 13200 0 
hades.signals.SignalStdLogicVector n0 32 2 readData Y i3 D 1 2 30000 12000 30000 13200 0 
hades.signals.SignalStdLogic1164 n11 2 i4 Y0 o(memToReg) A 2 2 21000 9000 18600 9000 2 18600 9000 18600 8400 0 
hades.signals.SignalStdLogic1164 n10 2 i4 Y1 o(regWrite) A 3 2 18000 8400 15600 8400 2 15600 8400 15600 9600 2 15600 9600 16200 9600 0 
[end signals]
[end]
