                   SYNTHESIS REPORT
====================Information====================
commit date: Sun_Jan_16_21:11:43_2022_-0800
top_name: ysyx_210746
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
355012.4  355012.4  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
33562  33562  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210746
Date   : Mon Jan 17 13:23:37 2022
****************************************
    
Number of ports:                        11875
Number of nets:                         44810
Number of cells:                        33807
Number of combinational cells:          27943
Number of sequential cells:              5619
Number of macros/black boxes:               0
Number of buf/inv:                       3985
Number of references:                      47
Combinational area:             211428.110507
Buf/Inv area:                    18382.071148
Noncombinational area:          143584.300861
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                355012.411368
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  ---------------------------------
ysyx_210746                       355012.4114    100.0    1719.9992    1686.3793  0.0000  ysyx_210746
Id_stage                            1651.4144      0.5    1651.4144       0.0000  0.0000  ysyx_210746_id_stage_0
If_stage                            5454.5089      1.5    2183.9552    3270.5537  0.0000  ysyx_210746_if_stage_0
Regfile                            99074.1072     27.9   48380.5246   50693.5825  0.0000  ysyx_210746_reg_file_0
u_Csr_data_mux                     11900.1352      3.4   11900.1352       0.0000  0.0000  ysyx_210746_csr_data_mux_0
u_Pause_gen                          180.2032      0.1      77.9984     102.2048  0.0000  ysyx_210746_pause_gen_0
u_axi_ctrl                          7778.3233      2.2    4182.3280    3423.8609  0.0000  ysyx_210746_axi_ctrl_0
u_axi_ctrl/u_axi_size_ctrl           172.1344      0.0     172.1344       0.0000  0.0000  ysyx_210746_axi_size_ctrl_0
u_bubble_gen                         192.3064      0.1     192.3064       0.0000  0.0000  ysyx_210746_bubble_gen_0
u_clint                            13092.9729      3.7    8187.1424    4905.8306  0.0000  ysyx_210746_clint_0
u_continuous                          49.7576      0.0      24.2064      25.5512  0.0000  ysyx_210746_continuous_0
u_csr_exe_bypass                    1040.8752      0.3    1040.8752       0.0000  0.0000  ysyx_210746_csr_exe_bypass_0
u_csr_exe_data_mux                  3027.1448      0.9    3027.1448       0.0000  0.0000  ysyx_210746_csr_exe_data_mux_0
u_csr_exe_stage                     5033.5864      1.4    5033.5864       0.0000  0.0000  ysyx_210746_csr_exe_stage_0
u_csr_reg                          30777.0932      8.7   16008.4991   14768.5941  0.0000  ysyx_210746_csr_reg_0
u_dmem_ctrl                         3162.9697      0.9    1451.0392    1711.9305  0.0000  ysyx_210746_dmem_ctrl_0
u_dmem_rdata_mux                    1463.1424      0.4    1463.1424       0.0000  0.0000  ysyx_210746_dmem_rdata_mux_0
u_dmem_wdata_mux                    1265.4568      0.4    1265.4568       0.0000  0.0000  ysyx_210746_dmem_wdata_mux_0
u_exe_mem_reg                      20871.2965      5.9    6816.7912   14054.5053  0.0000  ysyx_210746_exe_mem_reg_0
u_exe_op2_mux                        935.9808      0.3     935.9808       0.0000  0.0000  ysyx_210746_exe_op2_mux_0
u_exe_stage                        30742.1279      8.7   30742.1279       0.0000  0.0000  ysyx_210746_exe_stage_0
u_id_exe_reg                       21142.9461      6.0    6885.3760   14257.5701  0.0000  ysyx_210746_id_exe_reg_0
u_if_addr_data_bypass                759.8120      0.2     759.8120       0.0000  0.0000  ysyx_210746_if_addr_data_bypass_0
u_if_addr_gen                      18285.2456      5.2   16639.2104    1646.0352  0.0000  ysyx_210746_if_addr_gen_0
u_if_addr_rdata_mux                 6569.3480      1.9    6569.3480       0.0000  0.0000  ysyx_210746_if_addr_rdata_mux_0
u_if_id_reg                         3864.9553      1.1    1360.9376    2504.0177  0.0000  ysyx_210746_if_id_reg_0
u_intr_excp_hold                      40.3440      0.0      14.7928      25.5512  0.0000  ysyx_210746_intr_excp_hold_0
u_ld_data_mux                        907.7400      0.3     907.7400       0.0000  0.0000  ysyx_210746_ld_data_mux_0
u_mem_wb_reg                       20783.8845      5.9    6781.8264   14002.0581  0.0000  ysyx_210746_mem_wb_reg_0
u_record_commit_pc                 40294.2429     11.4   23788.1671   16506.0758  0.0000  ysyx_210746_record_commit_pc_0
u_reg_wdata_mux                     1264.1120      0.4    1264.1120       0.0000  0.0000  ysyx_210746_reg_wdata_mux_0
--------------------------------  -----------  -------  -----------  -----------  ------  ---------------------------------
Total                                                   211428.1105  143584.3009  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210746
Date   : Mon Jan 17 13:23:34 2022
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: u_id_exe_reg/exe_inst_type_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_if_addr_gen/if_addr_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_id_exe_reg/exe_inst_type_reg_1_/CK (LVT_DQHDV2)     0.0000    0.0000 #   0.0000 r
  u_id_exe_reg/exe_inst_type_reg_1_/Q (LVT_DQHDV2)      0.1136    0.2635     0.2635 f
  u_id_exe_reg/exe_inst_type[1] (net)           4                 0.0000     0.2635 f
  u_id_exe_reg/exe_inst_type[1] (ysyx_210746_id_exe_reg_0)        0.0000     0.2635 f
  exe_inst_type[1] (net)                                          0.0000     0.2635 f
  u_exe_op2_mux/inst_type[1] (ysyx_210746_exe_op2_mux_0)          0.0000     0.2635 f
  u_exe_op2_mux/inst_type[1] (net)                                0.0000     0.2635 f
  u_exe_op2_mux/U4/I (LVT_INHDV2)                       0.1136    0.0000     0.2635 f
  u_exe_op2_mux/U4/ZN (LVT_INHDV2)                      0.0730    0.0623     0.3258 r
  u_exe_op2_mux/n4 (net)                        1                 0.0000     0.3258 r
  u_exe_op2_mux/U65/A1 (LVT_NAND3HDV4)                  0.0730    0.0000     0.3258 r
  u_exe_op2_mux/U65/ZN (LVT_NAND3HDV4)                  0.1604    0.1085     0.4344 f
  u_exe_op2_mux/n21 (net)                       7                 0.0000     0.4344 f
  u_exe_op2_mux/U60/B1 (LVT_OAI22HDV1)                  0.1604    0.0000     0.4344 f
  u_exe_op2_mux/U60/ZN (LVT_OAI22HDV1)                  0.2820    0.1872     0.6215 r
  u_exe_op2_mux/op2[5] (net)                    1                 0.0000     0.6215 r
  u_exe_op2_mux/op2[5] (ysyx_210746_exe_op2_mux_0)                0.0000     0.6215 r
  op2[5] (net)                                                    0.0000     0.6215 r
  u_exe_stage/op2[5] (ysyx_210746_exe_stage_0)                    0.0000     0.6215 r
  u_exe_stage/op2[5] (net)                                        0.0000     0.6215 r
  u_exe_stage/U31/I (LVT_INHDV4)                        0.2820    0.0000     0.6215 r
  u_exe_stage/U31/ZN (LVT_INHDV4)                       0.1561    0.1338     0.7553 f
  u_exe_stage/n3165 (net)                      17                 0.0000     0.7553 f
  u_exe_stage/U30/I (LVT_INHDV6)                        0.1561    0.0000     0.7553 f
  u_exe_stage/U30/ZN (LVT_INHDV6)                       0.1668    0.1335     0.8888 r
  u_exe_stage/n3564 (net)                      25                 0.0000     0.8888 r
  u_exe_stage/U178/A1 (LVT_NOR2HDV1)                    0.1668    0.0000     0.8888 r
  u_exe_stage/U178/ZN (LVT_NOR2HDV1)                    0.1856    0.1010     0.9898 f
  u_exe_stage/n2325 (net)                       5                 0.0000     0.9898 f
  u_exe_stage/U1461/A1 (LVT_NAND2HDV1)                  0.1856    0.0000     0.9898 f
  u_exe_stage/U1461/ZN (LVT_NAND2HDV1)                  0.1638    0.1385     1.1283 r
  u_exe_stage/n3503 (net)                       5                 0.0000     1.1283 r
  u_exe_stage/U1462/B (LVT_OAI21HDV1)                   0.1638    0.0000     1.1283 r
  u_exe_stage/U1462/ZN (LVT_OAI21HDV1)                  0.1422    0.0968     1.2251 f
  u_exe_stage/n2390 (net)                       2                 0.0000     1.2251 f
  u_exe_stage/U131/I (LVT_INHDV1)                       0.1422    0.0000     1.2251 f
  u_exe_stage/U131/ZN (LVT_INHDV1)                      0.2491    0.1752     1.4002 r
  u_exe_stage/n2988 (net)                       9                 0.0000     1.4002 r
  u_exe_stage/U1572/A1 (LVT_NOR2HDV1)                   0.2491    0.0000     1.4002 r
  u_exe_stage/U1572/ZN (LVT_NOR2HDV1)                   0.0835    0.0640     1.4642 f
  u_exe_stage/n3198 (net)                       2                 0.0000     1.4642 f
  u_exe_stage/U446/A1 (LVT_OR2HDV1)                     0.0835    0.0000     1.4642 f
  u_exe_stage/U446/Z (LVT_OR2HDV1)                      0.1523    0.2399     1.7042 f
  u_exe_stage/n3578 (net)                       7                 0.0000     1.7042 f
  u_exe_stage/U1877/C (LVT_AOI211HDV1)                  0.1523    0.0000     1.7042 f
  u_exe_stage/U1877/ZN (LVT_AOI211HDV1)                 0.2254    0.1533     1.8575 r
  u_exe_stage/n729 (net)                        1                 0.0000     1.8575 r
  u_exe_stage/U1879/B (LVT_OAI211HDV1)                  0.2254    0.0000     1.8575 r
  u_exe_stage/U1879/ZN (LVT_OAI211HDV1)                 0.1339    0.1175     1.9750 f
  u_exe_stage/n730 (net)                        1                 0.0000     1.9750 f
  u_exe_stage/U1880/B (LVT_AOI31HDV1)                   0.1339    0.0000     1.9750 f
  u_exe_stage/U1880/ZN (LVT_AOI31HDV1)                  0.1492    0.1149     2.0899 r
  u_exe_stage/n738 (net)                        1                 0.0000     2.0899 r
  u_exe_stage/U1889/B (LVT_OAI211HDV1)                  0.1492    0.0000     2.0899 r
  u_exe_stage/U1889/ZN (LVT_OAI211HDV1)                 0.1415    0.0971     2.1871 f
  u_exe_stage/n773 (net)                        1                 0.0000     2.1871 f
  u_exe_stage/U1917/B (LVT_AO211HDV1)                   0.1415    0.0000     2.1871 f
  u_exe_stage/U1917/Z (LVT_AO211HDV1)                   0.1318    0.3497     2.5368 f
  u_exe_stage/exe_data_o[21] (net)              3                 0.0000     2.5368 f
  u_exe_stage/exe_data_o[21] (ysyx_210746_exe_stage_0)            0.0000     2.5368 f
  exe_data[21] (net)                                              0.0000     2.5368 f
  u_if_addr_rdata_mux/exe_data[21] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     2.5368 f
  u_if_addr_rdata_mux/exe_data[21] (net)                          0.0000     2.5368 f
  u_if_addr_rdata_mux/U850/A1 (LVT_NAND2HDV1)           0.1318    0.0000     2.5368 f
  u_if_addr_rdata_mux/U850/ZN (LVT_NAND2HDV1)           0.1038    0.0669     2.6037 r
  u_if_addr_rdata_mux/n628 (net)                1                 0.0000     2.6037 r
  u_if_addr_rdata_mux/U855/B (LVT_OAI211HDV2)           0.1038    0.0000     2.6037 r
  u_if_addr_rdata_mux/U855/ZN (LVT_OAI211HDV2)          0.1914    0.1282     2.7318 f
  u_if_addr_rdata_mux/r_data1_o[21] (net)       5                 0.0000     2.7318 f
  u_if_addr_rdata_mux/r_data1_o[21] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     2.7318 f
  r_data1_o[21] (net)                                             0.0000     2.7318 f
  u_if_addr_gen/r_data1[21] (ysyx_210746_if_addr_gen_0)           0.0000     2.7318 f
  u_if_addr_gen/r_data1[21] (net)                                 0.0000     2.7318 f
  u_if_addr_gen/U638/I (LVT_INHDV1)                     0.1914    0.0000     2.7318 f
  u_if_addr_gen/U638/ZN (LVT_INHDV1)                    0.1434    0.1211     2.8529 r
  u_if_addr_gen/n485 (net)                      4                 0.0000     2.8529 r
  u_if_addr_gen/U108/A1 (LVT_AOI22HDV2)                 0.1434    0.0000     2.8529 r
  u_if_addr_gen/U108/ZN (LVT_AOI22HDV2)                 0.1781    0.1035     2.9563 f
  u_if_addr_gen/n103 (net)                      2                 0.0000     2.9563 f
  u_if_addr_gen/U107/A2 (LVT_AOI21HDV2)                 0.1781    0.0000     2.9563 f
  u_if_addr_gen/U107/ZN (LVT_AOI21HDV2)                 0.1415    0.1261     3.0824 r
  u_if_addr_gen/n108 (net)                      2                 0.0000     3.0824 r
  u_if_addr_gen/U85/A1 (LVT_INOR2HDV2)                  0.1415    0.0000     3.0824 r
  u_if_addr_gen/U85/ZN (LVT_INOR2HDV2)                  0.1013    0.1295     3.2119 r
  u_if_addr_gen/n97 (net)                       1                 0.0000     3.2119 r
  u_if_addr_gen/U652/A2 (LVT_NAND2HDV2)                 0.1013    0.0000     3.2119 r
  u_if_addr_gen/U652/ZN (LVT_NAND2HDV2)                 0.0558    0.0537     3.2657 f
  u_if_addr_gen/n110 (net)                      1                 0.0000     3.2657 f
  u_if_addr_gen/U664/A1 (LVT_NAND2HDV2)                 0.0558    0.0000     3.2657 f
  u_if_addr_gen/U664/ZN (LVT_NAND2HDV2)                 0.0631    0.0422     3.3079 r
  u_if_addr_gen/n128 (net)                      1                 0.0000     3.3079 r
  u_if_addr_gen/U683/A1 (LVT_AOI21HDV2)                 0.0631    0.0000     3.3079 r
  u_if_addr_gen/U683/ZN (LVT_AOI21HDV2)                 0.0768    0.0590     3.3669 f
  u_if_addr_gen/n145 (net)                      1                 0.0000     3.3669 f
  u_if_addr_gen/U701/A1 (LVT_OAI21HDV2)                 0.0768    0.0000     3.3669 f
  u_if_addr_gen/U701/ZN (LVT_OAI21HDV2)                 0.1405    0.0959     3.4628 r
  u_if_addr_gen/n151 (net)                      1                 0.0000     3.4628 r
  u_if_addr_gen/U712/A1 (LVT_NAND3HDV2)                 0.1405    0.0000     3.4628 r
  u_if_addr_gen/U712/ZN (LVT_NAND3HDV2)                 0.1048    0.0816     3.5445 f
  u_if_addr_gen/n173 (net)                      1                 0.0000     3.5445 f
  u_if_addr_gen/U728/A1 (LVT_AOI21HDV2)                 0.1048    0.0000     3.5445 f
  u_if_addr_gen/U728/ZN (LVT_AOI21HDV2)                 0.1312    0.0954     3.6399 r
  u_if_addr_gen/n196 (net)                      1                 0.0000     3.6399 r
  u_if_addr_gen/U754/A1 (LVT_OAI21HDV2)                 0.1312    0.0000     3.6399 r
  u_if_addr_gen/U754/ZN (LVT_OAI21HDV2)                 0.0747    0.0653     3.7052 f
  u_if_addr_gen/n210 (net)                      1                 0.0000     3.7052 f
  u_if_addr_gen/U764/B1 (LVT_AOI22HDV2)                 0.0747    0.0000     3.7052 f
  u_if_addr_gen/U764/ZN (LVT_AOI22HDV2)                 0.1565    0.0871     3.7923 r
  u_if_addr_gen/n211 (net)                      1                 0.0000     3.7923 r
  u_if_addr_gen/U765/A1 (LVT_OAI22HDV2)                 0.1565    0.0000     3.7923 r
  u_if_addr_gen/U765/ZN (LVT_OAI22HDV2)                 0.1091    0.0766     3.8689 f
  u_if_addr_gen/n212 (net)                      1                 0.0000     3.8689 f
  u_if_addr_gen/U766/B1 (LVT_AOI22HDV2)                 0.1091    0.0000     3.8689 f
  u_if_addr_gen/U766/ZN (LVT_AOI22HDV2)                 0.1543    0.0959     3.9648 r
  u_if_addr_gen/n214 (net)                      1                 0.0000     3.9648 r
  u_if_addr_gen/U767/A1 (LVT_OAI22HDV2)                 0.1543    0.0000     3.9648 r
  u_if_addr_gen/U767/ZN (LVT_OAI22HDV2)                 0.1106    0.0772     4.0420 f
  u_if_addr_gen/n215 (net)                      1                 0.0000     4.0420 f
  u_if_addr_gen/U768/A1 (LVT_NAND2HDV2)                 0.1106    0.0000     4.0420 f
  u_if_addr_gen/U768/ZN (LVT_NAND2HDV2)                 0.0710    0.0526     4.0945 r
  u_if_addr_gen/n217 (net)                      1                 0.0000     4.0945 r
  u_if_addr_gen/U769/A1 (LVT_NAND2HDV2)                 0.0710    0.0000     4.0945 r
  u_if_addr_gen/U769/ZN (LVT_NAND2HDV2)                 0.0596    0.0487     4.1432 f
  u_if_addr_gen/n219 (net)                      1                 0.0000     4.1432 f
  u_if_addr_gen/U68/A1 (LVT_NAND2HDV2)                  0.0596    0.0000     4.1432 f
  u_if_addr_gen/U68/ZN (LVT_NAND2HDV2)                  0.0986    0.0638     4.2070 r
  u_if_addr_gen/n766 (net)                      2                 0.0000     4.2070 r
  u_if_addr_gen/U792/A1 (LVT_NAND2HDV4)                 0.0986    0.0000     4.2070 r
  u_if_addr_gen/U792/ZN (LVT_NAND2HDV4)                 0.0614    0.0516     4.2586 f
  u_if_addr_gen/n764 (net)                      1                 0.0000     4.2586 f
  u_if_addr_gen/U988/A1 (LVT_NAND4HDV4)                 0.0614    0.0000     4.2586 f
  u_if_addr_gen/U988/ZN (LVT_NAND4HDV4)                 0.1127    0.0590     4.3175 r
  u_if_addr_gen/jump_success (net)              3                 0.0000     4.3175 r
  u_if_addr_gen/jump_success (ysyx_210746_if_addr_gen_0)          0.0000     4.3175 r
  jump_success (net)                                              0.0000     4.3175 r
  u_record_commit_pc/jump_success (ysyx_210746_record_commit_pc_0)
                                                                  0.0000     4.3175 r
  u_record_commit_pc/jump_success (net)                           0.0000     4.3175 r
  u_record_commit_pc/U477/A1 (LVT_NOR2HDV4)             0.1127    0.0000     4.3175 r
  u_record_commit_pc/U477/ZN (LVT_NOR2HDV4)             0.0632    0.0521     4.3697 f
  u_record_commit_pc/n397 (net)                 3                 0.0000     4.3697 f
  u_record_commit_pc/U758/I (LVT_BUFHDV8)               0.0632    0.0000     4.3697 f
  u_record_commit_pc/U758/Z (LVT_BUFHDV8)               0.0380    0.0893     4.4590 f
  u_record_commit_pc/n408 (net)                 2                 0.0000     4.4590 f
  u_record_commit_pc/U759/B1 (LVT_INOR3HDV4)            0.0380    0.0000     4.4590 f
  u_record_commit_pc/U759/ZN (LVT_INOR3HDV4)            0.2537    0.1698     4.6288 r
  u_record_commit_pc/n1417 (net)                3                 0.0000     4.6288 r
  u_record_commit_pc/U794/I (LVT_BUFHDV8)               0.2537    0.0000     4.6288 r
  u_record_commit_pc/U794/Z (LVT_BUFHDV8)               0.1724    0.1809     4.8097 r
  u_record_commit_pc/n2623 (net)               37                 0.0000     4.8097 r
  u_record_commit_pc/U1429/B1 (LVT_AOI22HDV2)           0.1724    0.0000     4.8097 r
  u_record_commit_pc/U1429/ZN (LVT_AOI22HDV2)           0.1109    0.0717     4.8814 f
  u_record_commit_pc/n753 (net)                 1                 0.0000     4.8814 f
  u_record_commit_pc/U1431/A1 (LVT_NAND3HDV2)           0.1109    0.0000     4.8814 f
  u_record_commit_pc/U1431/ZN (LVT_NAND3HDV2)           0.0849    0.0610     4.9424 r
  u_record_commit_pc/intr_pc[2] (net)           1                 0.0000     4.9424 r
  u_record_commit_pc/intr_pc[2] (ysyx_210746_record_commit_pc_0)
                                                                  0.0000     4.9424 r
  intr_pc[2] (net)                                                0.0000     4.9424 r
  u_csr_reg/intr_pc[2] (ysyx_210746_csr_reg_0)                    0.0000     4.9424 r
  u_csr_reg/intr_pc[2] (net)                                      0.0000     4.9424 r
  u_csr_reg/U1005/I (LVT_INHDV2)                        0.0849    0.0000     4.9424 r
  u_csr_reg/U1005/ZN (LVT_INHDV2)                       0.0547    0.0497     4.9921 f
  u_csr_reg/n1559 (net)                         2                 0.0000     4.9921 f
  u_csr_reg/U1962/A1 (LVT_OAI21HDV4)                    0.0547    0.0000     4.9921 f
  u_csr_reg/U1962/ZN (LVT_OAI21HDV4)                    0.1495    0.0920     5.0841 r
  u_csr_reg/mepc_r_o[2] (net)                   3                 0.0000     5.0841 r
  u_csr_reg/mepc_r_o[2] (ysyx_210746_csr_reg_0)                   0.0000     5.0841 r
  mepc_r[2] (net)                                                 0.0000     5.0841 r
  u_if_addr_gen/mepc_r[2] (ysyx_210746_if_addr_gen_0)             0.0000     5.0841 r
  u_if_addr_gen/mepc_r[2] (net)                                   0.0000     5.0841 r
  u_if_addr_gen/U1595/A1 (LVT_NAND2HDV2)                0.1495    0.0000     5.0841 r
  u_if_addr_gen/U1595/ZN (LVT_NAND2HDV2)                0.1222    0.0752     5.1593 f
  u_if_addr_gen/n1205 (net)                     1                 0.0000     5.1593 f
  u_if_addr_gen/U1605/A1 (LVT_NAND2HDV4)                0.1222    0.0000     5.1593 f
  u_if_addr_gen/U1605/ZN (LVT_NAND2HDV4)                0.1158    0.0867     5.2460 r
  u_if_addr_gen/if_addr_o[2] (net)              7                 0.0000     5.2460 r
  u_if_addr_gen/U2041/A1 (LVT_NAND2HDV4)                0.1158    0.0000     5.2460 r
  u_if_addr_gen/U2041/ZN (LVT_NAND2HDV4)                0.0645    0.0581     5.3041 f
  u_if_addr_gen/n1882 (net)                     2                 0.0000     5.3041 f
  u_if_addr_gen/U2044/A1 (LVT_NOR2HDV4)                 0.0645    0.0000     5.3041 f
  u_if_addr_gen/U2044/ZN (LVT_NOR2HDV4)                 0.1012    0.0728     5.3769 r
  u_if_addr_gen/n1900 (net)                     2                 0.0000     5.3769 r
  u_if_addr_gen/U2056/A1 (LVT_NAND2HDV4)                0.1012    0.0000     5.3769 r
  u_if_addr_gen/U2056/ZN (LVT_NAND2HDV4)                0.0699    0.0559     5.4328 f
  u_if_addr_gen/n1918 (net)                     2                 0.0000     5.4328 f
  u_if_addr_gen/U2069/A1 (LVT_NOR2HDV4)                 0.0699    0.0000     5.4328 f
  u_if_addr_gen/U2069/ZN (LVT_NOR2HDV4)                 0.1192    0.0833     5.5162 r
  u_if_addr_gen/n1957 (net)                     3                 0.0000     5.5162 r
  u_if_addr_gen/U2088/A1 (LVT_NAND2HDV4)                0.1192    0.0000     5.5162 r
  u_if_addr_gen/U2088/ZN (LVT_NAND2HDV4)                0.0598    0.0538     5.5700 f
  u_if_addr_gen/n2110 (net)                     2                 0.0000     5.5700 f
  u_if_addr_gen/U176/A1 (LVT_OR2HDV4)                   0.0598    0.0000     5.5700 f
  u_if_addr_gen/U176/Z (LVT_OR2HDV4)                    0.0668    0.1396     5.7095 f
  u_if_addr_gen/n2131 (net)                     2                 0.0000     5.7095 f
  u_if_addr_gen/U2209/A1 (LVT_NOR2HDV8)                 0.0668    0.0000     5.7095 f
  u_if_addr_gen/U2209/ZN (LVT_NOR2HDV8)                 0.1236    0.0785     5.7880 r
  u_if_addr_gen/n2147 (net)                     2                 0.0000     5.7880 r
  u_if_addr_gen/U2210/A1 (LVT_NAND2HDV8)                0.1236    0.0000     5.7880 r
  u_if_addr_gen/U2210/ZN (LVT_NAND2HDV8)                0.0872    0.0713     5.8594 f
  u_if_addr_gen/n2214 (net)                     8                 0.0000     5.8594 f
  u_if_addr_gen/U2211/I (LVT_INHDV4)                    0.0872    0.0000     5.8594 f
  u_if_addr_gen/U2211/ZN (LVT_INHDV4)                   0.0709    0.0590     5.9184 r
  u_if_addr_gen/n2204 (net)                     5                 0.0000     5.9184 r
  u_if_addr_gen/U497/A1 (LVT_NAND2HDV1)                 0.0709    0.0000     5.9184 r
  u_if_addr_gen/U497/ZN (LVT_NAND2HDV1)                 0.0818    0.0593     5.9776 f
  u_if_addr_gen/n2200 (net)                     1                 0.0000     5.9776 f
  u_if_addr_gen/U496/A1 (LVT_XOR2HDV1)                  0.0818    0.0000     5.9776 f
  u_if_addr_gen/U496/Z (LVT_XOR2HDV1)                   0.0697    0.1670     6.1446 r
  u_if_addr_gen/n2202 (net)                     1                 0.0000     6.1446 r
  u_if_addr_gen/U495/A1 (LVT_OAI21HDV1)                 0.0697    0.0000     6.1446 r
  u_if_addr_gen/U495/ZN (LVT_OAI21HDV1)                 0.1178    0.0584     6.2030 f
  u_if_addr_gen/n447 (net)                      1                 0.0000     6.2030 f
  u_if_addr_gen/if_addr_reg_30_/D (LVT_DQHDV2)          0.1178    0.0000     6.2030 f
  data arrival time                                                          6.2030
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_if_addr_gen/if_addr_reg_30_/CK (LVT_DQHDV2)                   0.0000     6.3500 r
  library setup time                                             -0.1469     6.2031
  data required time                                                         6.2031
  ------------------------------------------------------------------------------------
  data required time                                                         6.2031
  data arrival time                                                         -6.2030
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0001
  Startpoint: u_id_exe_reg/exe_inst_type_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_if_addr_gen/if_addr_reg_56_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_id_exe_reg/exe_inst_type_reg_1_/CK (LVT_DQHDV2)     0.0000    0.0000 #   0.0000 r
  u_id_exe_reg/exe_inst_type_reg_1_/Q (LVT_DQHDV2)      0.1136    0.2635     0.2635 f
  u_id_exe_reg/exe_inst_type[1] (net)           4                 0.0000     0.2635 f
  u_id_exe_reg/exe_inst_type[1] (ysyx_210746_id_exe_reg_0)        0.0000     0.2635 f
  exe_inst_type[1] (net)                                          0.0000     0.2635 f
  u_exe_op2_mux/inst_type[1] (ysyx_210746_exe_op2_mux_0)          0.0000     0.2635 f
  u_exe_op2_mux/inst_type[1] (net)                                0.0000     0.2635 f
  u_exe_op2_mux/U4/I (LVT_INHDV2)                       0.1136    0.0000     0.2635 f
  u_exe_op2_mux/U4/ZN (LVT_INHDV2)                      0.0730    0.0623     0.3258 r
  u_exe_op2_mux/n4 (net)                        1                 0.0000     0.3258 r
  u_exe_op2_mux/U65/A1 (LVT_NAND3HDV4)                  0.0730    0.0000     0.3258 r
  u_exe_op2_mux/U65/ZN (LVT_NAND3HDV4)                  0.1604    0.1085     0.4344 f
  u_exe_op2_mux/n21 (net)                       7                 0.0000     0.4344 f
  u_exe_op2_mux/U60/B1 (LVT_OAI22HDV1)                  0.1604    0.0000     0.4344 f
  u_exe_op2_mux/U60/ZN (LVT_OAI22HDV1)                  0.2820    0.1872     0.6215 r
  u_exe_op2_mux/op2[5] (net)                    1                 0.0000     0.6215 r
  u_exe_op2_mux/op2[5] (ysyx_210746_exe_op2_mux_0)                0.0000     0.6215 r
  op2[5] (net)                                                    0.0000     0.6215 r
  u_exe_stage/op2[5] (ysyx_210746_exe_stage_0)                    0.0000     0.6215 r
  u_exe_stage/op2[5] (net)                                        0.0000     0.6215 r
  u_exe_stage/U31/I (LVT_INHDV4)                        0.2820    0.0000     0.6215 r
  u_exe_stage/U31/ZN (LVT_INHDV4)                       0.1561    0.1338     0.7553 f
  u_exe_stage/n3165 (net)                      17                 0.0000     0.7553 f
  u_exe_stage/U30/I (LVT_INHDV6)                        0.1561    0.0000     0.7553 f
  u_exe_stage/U30/ZN (LVT_INHDV6)                       0.1668    0.1335     0.8888 r
  u_exe_stage/n3564 (net)                      25                 0.0000     0.8888 r
  u_exe_stage/U178/A1 (LVT_NOR2HDV1)                    0.1668    0.0000     0.8888 r
  u_exe_stage/U178/ZN (LVT_NOR2HDV1)                    0.1856    0.1010     0.9898 f
  u_exe_stage/n2325 (net)                       5                 0.0000     0.9898 f
  u_exe_stage/U1461/A1 (LVT_NAND2HDV1)                  0.1856    0.0000     0.9898 f
  u_exe_stage/U1461/ZN (LVT_NAND2HDV1)                  0.1638    0.1385     1.1283 r
  u_exe_stage/n3503 (net)                       5                 0.0000     1.1283 r
  u_exe_stage/U1462/B (LVT_OAI21HDV1)                   0.1638    0.0000     1.1283 r
  u_exe_stage/U1462/ZN (LVT_OAI21HDV1)                  0.1422    0.0968     1.2251 f
  u_exe_stage/n2390 (net)                       2                 0.0000     1.2251 f
  u_exe_stage/U131/I (LVT_INHDV1)                       0.1422    0.0000     1.2251 f
  u_exe_stage/U131/ZN (LVT_INHDV1)                      0.2491    0.1752     1.4002 r
  u_exe_stage/n2988 (net)                       9                 0.0000     1.4002 r
  u_exe_stage/U1572/A1 (LVT_NOR2HDV1)                   0.2491    0.0000     1.4002 r
  u_exe_stage/U1572/ZN (LVT_NOR2HDV1)                   0.0835    0.0640     1.4642 f
  u_exe_stage/n3198 (net)                       2                 0.0000     1.4642 f
  u_exe_stage/U446/A1 (LVT_OR2HDV1)                     0.0835    0.0000     1.4642 f
  u_exe_stage/U446/Z (LVT_OR2HDV1)                      0.1523    0.2399     1.7042 f
  u_exe_stage/n3578 (net)                       7                 0.0000     1.7042 f
  u_exe_stage/U1877/C (LVT_AOI211HDV1)                  0.1523    0.0000     1.7042 f
  u_exe_stage/U1877/ZN (LVT_AOI211HDV1)                 0.2254    0.1533     1.8575 r
  u_exe_stage/n729 (net)                        1                 0.0000     1.8575 r
  u_exe_stage/U1879/B (LVT_OAI211HDV1)                  0.2254    0.0000     1.8575 r
  u_exe_stage/U1879/ZN (LVT_OAI211HDV1)                 0.1339    0.1175     1.9750 f
  u_exe_stage/n730 (net)                        1                 0.0000     1.9750 f
  u_exe_stage/U1880/B (LVT_AOI31HDV1)                   0.1339    0.0000     1.9750 f
  u_exe_stage/U1880/ZN (LVT_AOI31HDV1)                  0.1492    0.1149     2.0899 r
  u_exe_stage/n738 (net)                        1                 0.0000     2.0899 r
  u_exe_stage/U1889/B (LVT_OAI211HDV1)                  0.1492    0.0000     2.0899 r
  u_exe_stage/U1889/ZN (LVT_OAI211HDV1)                 0.1415    0.0971     2.1871 f
  u_exe_stage/n773 (net)                        1                 0.0000     2.1871 f
  u_exe_stage/U1917/B (LVT_AO211HDV1)                   0.1415    0.0000     2.1871 f
  u_exe_stage/U1917/Z (LVT_AO211HDV1)                   0.1318    0.3497     2.5368 f
  u_exe_stage/exe_data_o[21] (net)              3                 0.0000     2.5368 f
  u_exe_stage/exe_data_o[21] (ysyx_210746_exe_stage_0)            0.0000     2.5368 f
  exe_data[21] (net)                                              0.0000     2.5368 f
  u_if_addr_rdata_mux/exe_data[21] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     2.5368 f
  u_if_addr_rdata_mux/exe_data[21] (net)                          0.0000     2.5368 f
  u_if_addr_rdata_mux/U850/A1 (LVT_NAND2HDV1)           0.1318    0.0000     2.5368 f
  u_if_addr_rdata_mux/U850/ZN (LVT_NAND2HDV1)           0.1038    0.0669     2.6037 r
  u_if_addr_rdata_mux/n628 (net)                1                 0.0000     2.6037 r
  u_if_addr_rdata_mux/U855/B (LVT_OAI211HDV2)           0.1038    0.0000     2.6037 r
  u_if_addr_rdata_mux/U855/ZN (LVT_OAI211HDV2)          0.1914    0.1282     2.7318 f
  u_if_addr_rdata_mux/r_data1_o[21] (net)       5                 0.0000     2.7318 f
  u_if_addr_rdata_mux/r_data1_o[21] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     2.7318 f
  r_data1_o[21] (net)                                             0.0000     2.7318 f
  u_if_addr_gen/r_data1[21] (ysyx_210746_if_addr_gen_0)           0.0000     2.7318 f
  u_if_addr_gen/r_data1[21] (net)                                 0.0000     2.7318 f
  u_if_addr_gen/U638/I (LVT_INHDV1)                     0.1914    0.0000     2.7318 f
  u_if_addr_gen/U638/ZN (LVT_INHDV1)                    0.1434    0.1211     2.8529 r
  u_if_addr_gen/n485 (net)                      4                 0.0000     2.8529 r
  u_if_addr_gen/U108/A1 (LVT_AOI22HDV2)                 0.1434    0.0000     2.8529 r
  u_if_addr_gen/U108/ZN (LVT_AOI22HDV2)                 0.1781    0.1035     2.9563 f
  u_if_addr_gen/n103 (net)                      2                 0.0000     2.9563 f
  u_if_addr_gen/U107/A2 (LVT_AOI21HDV2)                 0.1781    0.0000     2.9563 f
  u_if_addr_gen/U107/ZN (LVT_AOI21HDV2)                 0.1415    0.1261     3.0824 r
  u_if_addr_gen/n108 (net)                      2                 0.0000     3.0824 r
  u_if_addr_gen/U85/A1 (LVT_INOR2HDV2)                  0.1415    0.0000     3.0824 r
  u_if_addr_gen/U85/ZN (LVT_INOR2HDV2)                  0.1013    0.1295     3.2119 r
  u_if_addr_gen/n97 (net)                       1                 0.0000     3.2119 r
  u_if_addr_gen/U652/A2 (LVT_NAND2HDV2)                 0.1013    0.0000     3.2119 r
  u_if_addr_gen/U652/ZN (LVT_NAND2HDV2)                 0.0558    0.0537     3.2657 f
  u_if_addr_gen/n110 (net)                      1                 0.0000     3.2657 f
  u_if_addr_gen/U664/A1 (LVT_NAND2HDV2)                 0.0558    0.0000     3.2657 f
  u_if_addr_gen/U664/ZN (LVT_NAND2HDV2)                 0.0631    0.0422     3.3079 r
  u_if_addr_gen/n128 (net)                      1                 0.0000     3.3079 r
  u_if_addr_gen/U683/A1 (LVT_AOI21HDV2)                 0.0631    0.0000     3.3079 r
  u_if_addr_gen/U683/ZN (LVT_AOI21HDV2)                 0.0768    0.0590     3.3669 f
  u_if_addr_gen/n145 (net)                      1                 0.0000     3.3669 f
  u_if_addr_gen/U701/A1 (LVT_OAI21HDV2)                 0.0768    0.0000     3.3669 f
  u_if_addr_gen/U701/ZN (LVT_OAI21HDV2)                 0.1405    0.0959     3.4628 r
  u_if_addr_gen/n151 (net)                      1                 0.0000     3.4628 r
  u_if_addr_gen/U712/A1 (LVT_NAND3HDV2)                 0.1405    0.0000     3.4628 r
  u_if_addr_gen/U712/ZN (LVT_NAND3HDV2)                 0.1048    0.0816     3.5445 f
  u_if_addr_gen/n173 (net)                      1                 0.0000     3.5445 f
  u_if_addr_gen/U728/A1 (LVT_AOI21HDV2)                 0.1048    0.0000     3.5445 f
  u_if_addr_gen/U728/ZN (LVT_AOI21HDV2)                 0.1312    0.0954     3.6399 r
  u_if_addr_gen/n196 (net)                      1                 0.0000     3.6399 r
  u_if_addr_gen/U754/A1 (LVT_OAI21HDV2)                 0.1312    0.0000     3.6399 r
  u_if_addr_gen/U754/ZN (LVT_OAI21HDV2)                 0.0747    0.0653     3.7052 f
  u_if_addr_gen/n210 (net)                      1                 0.0000     3.7052 f
  u_if_addr_gen/U764/B1 (LVT_AOI22HDV2)                 0.0747    0.0000     3.7052 f
  u_if_addr_gen/U764/ZN (LVT_AOI22HDV2)                 0.1565    0.0871     3.7923 r
  u_if_addr_gen/n211 (net)                      1                 0.0000     3.7923 r
  u_if_addr_gen/U765/A1 (LVT_OAI22HDV2)                 0.1565    0.0000     3.7923 r
  u_if_addr_gen/U765/ZN (LVT_OAI22HDV2)                 0.1091    0.0766     3.8689 f
  u_if_addr_gen/n212 (net)                      1                 0.0000     3.8689 f
  u_if_addr_gen/U766/B1 (LVT_AOI22HDV2)                 0.1091    0.0000     3.8689 f
  u_if_addr_gen/U766/ZN (LVT_AOI22HDV2)                 0.1543    0.0959     3.9648 r
  u_if_addr_gen/n214 (net)                      1                 0.0000     3.9648 r
  u_if_addr_gen/U767/A1 (LVT_OAI22HDV2)                 0.1543    0.0000     3.9648 r
  u_if_addr_gen/U767/ZN (LVT_OAI22HDV2)                 0.1106    0.0772     4.0420 f
  u_if_addr_gen/n215 (net)                      1                 0.0000     4.0420 f
  u_if_addr_gen/U768/A1 (LVT_NAND2HDV2)                 0.1106    0.0000     4.0420 f
  u_if_addr_gen/U768/ZN (LVT_NAND2HDV2)                 0.0710    0.0526     4.0945 r
  u_if_addr_gen/n217 (net)                      1                 0.0000     4.0945 r
  u_if_addr_gen/U769/A1 (LVT_NAND2HDV2)                 0.0710    0.0000     4.0945 r
  u_if_addr_gen/U769/ZN (LVT_NAND2HDV2)                 0.0596    0.0487     4.1432 f
  u_if_addr_gen/n219 (net)                      1                 0.0000     4.1432 f
  u_if_addr_gen/U68/A1 (LVT_NAND2HDV2)                  0.0596    0.0000     4.1432 f
  u_if_addr_gen/U68/ZN (LVT_NAND2HDV2)                  0.0986    0.0638     4.2070 r
  u_if_addr_gen/n766 (net)                      2                 0.0000     4.2070 r
  u_if_addr_gen/U792/A1 (LVT_NAND2HDV4)                 0.0986    0.0000     4.2070 r
  u_if_addr_gen/U792/ZN (LVT_NAND2HDV4)                 0.0614    0.0516     4.2586 f
  u_if_addr_gen/n764 (net)                      1                 0.0000     4.2586 f
  u_if_addr_gen/U988/A1 (LVT_NAND4HDV4)                 0.0614    0.0000     4.2586 f
  u_if_addr_gen/U988/ZN (LVT_NAND4HDV4)                 0.1127    0.0590     4.3175 r
  u_if_addr_gen/jump_success (net)              3                 0.0000     4.3175 r
  u_if_addr_gen/jump_success (ysyx_210746_if_addr_gen_0)          0.0000     4.3175 r
  jump_success (net)                                              0.0000     4.3175 r
  u_record_commit_pc/jump_success (ysyx_210746_record_commit_pc_0)
                                                                  0.0000     4.3175 r
  u_record_commit_pc/jump_success (net)                           0.0000     4.3175 r
  u_record_commit_pc/U477/A1 (LVT_NOR2HDV4)             0.1127    0.0000     4.3175 r
  u_record_commit_pc/U477/ZN (LVT_NOR2HDV4)             0.0632    0.0521     4.3697 f
  u_record_commit_pc/n397 (net)                 3                 0.0000     4.3697 f
  u_record_commit_pc/U788/I (LVT_BUFHDV8)               0.0632    0.0000     4.3697 f
  u_record_commit_pc/U788/Z (LVT_BUFHDV8)               0.0489    0.0981     4.4678 f
  u_record_commit_pc/n402 (net)                 4                 0.0000     4.4678 f
  u_record_commit_pc/U789/A1 (LVT_INAND3HDV4)           0.0489    0.0000     4.4678 f
  u_record_commit_pc/U789/ZN (LVT_INAND3HDV4)           0.1010    0.1176     4.5854 f
  u_record_commit_pc/n678 (net)                 2                 0.0000     4.5854 f
  u_record_commit_pc/U354/I (LVT_BUFHDV4)               0.1010    0.0000     4.5854 f
  u_record_commit_pc/U354/Z (LVT_BUFHDV4)               0.0583    0.1176     4.7030 f
  u_record_commit_pc/n1332 (net)                5                 0.0000     4.7030 f
  u_record_commit_pc/U355/I (LVT_INHDV2)                0.0583    0.0000     4.7030 f
  u_record_commit_pc/U355/ZN (LVT_INHDV2)               0.1347    0.0913     4.7942 r
  u_record_commit_pc/n1496 (net)                7                 0.0000     4.7942 r
  u_record_commit_pc/U113/B1 (LVT_AOI22HDV1)            0.1347    0.0000     4.7942 r
  u_record_commit_pc/U113/ZN (LVT_AOI22HDV1)            0.1144    0.0688     4.8631 f
  u_record_commit_pc/n1448 (net)                1                 0.0000     4.8631 f
  u_record_commit_pc/U72/A2 (LVT_NAND3HDV1)             0.1144    0.0000     4.8631 f
  u_record_commit_pc/U72/ZN (LVT_NAND3HDV1)             0.0954    0.0735     4.9365 r
  u_record_commit_pc/intr_pc[20] (net)          1                 0.0000     4.9365 r
  u_record_commit_pc/intr_pc[20] (ysyx_210746_record_commit_pc_0)
                                                                  0.0000     4.9365 r
  intr_pc[20] (net)                                               0.0000     4.9365 r
  u_csr_reg/intr_pc[20] (ysyx_210746_csr_reg_0)                   0.0000     4.9365 r
  u_csr_reg/intr_pc[20] (net)                                     0.0000     4.9365 r
  u_csr_reg/U940/I (LVT_INHDV1)                         0.0954    0.0000     4.9365 r
  u_csr_reg/U940/ZN (LVT_INHDV1)                        0.0572    0.0510     4.9875 f
  u_csr_reg/n1579 (net)                         2                 0.0000     4.9875 f
  u_csr_reg/U10/A1 (LVT_OAI21HDV2)                      0.0572    0.0000     4.9875 f
  u_csr_reg/U10/ZN (LVT_OAI21HDV2)                      0.2013    0.1234     5.1110 r
  u_csr_reg/mepc_r_o[20] (net)                  3                 0.0000     5.1110 r
  u_csr_reg/mepc_r_o[20] (ysyx_210746_csr_reg_0)                  0.0000     5.1110 r
  mepc_r[20] (net)                                                0.0000     5.1110 r
  u_if_addr_gen/mepc_r[20] (ysyx_210746_if_addr_gen_0)            0.0000     5.1110 r
  u_if_addr_gen/mepc_r[20] (net)                                  0.0000     5.1110 r
  u_if_addr_gen/U1553/A1 (LVT_NAND2HDV2)                0.2013    0.0000     5.1110 r
  u_if_addr_gen/U1553/ZN (LVT_NAND2HDV2)                0.1222    0.0829     5.1939 f
  u_if_addr_gen/n1151 (net)                     1                 0.0000     5.1939 f
  u_if_addr_gen/U1562/A1 (LVT_NAND2HDV4)                0.1222    0.0000     5.1939 f
  u_if_addr_gen/U1562/ZN (LVT_NAND2HDV4)                0.1017    0.0773     5.2712 r
  u_if_addr_gen/if_addr_o[20] (net)             7                 0.0000     5.2712 r
  u_if_addr_gen/U2173/A1 (LVT_AND2HDV4)                 0.1017    0.0000     5.2712 r
  u_if_addr_gen/U2173/Z (LVT_AND2HDV4)                  0.0660    0.1157     5.3869 r
  u_if_addr_gen/n2171 (net)                     3                 0.0000     5.3869 r
  u_if_addr_gen/U105/A1 (LVT_NAND3HDV4)                 0.0660    0.0000     5.3869 r
  u_if_addr_gen/U105/ZN (LVT_NAND3HDV4)                 0.0979    0.0653     5.4522 f
  u_if_addr_gen/n2089 (net)                     1                 0.0000     5.4522 f
  u_if_addr_gen/U2174/A2 (LVT_NOR2HDV4)                 0.0979    0.0000     5.4522 f
  u_if_addr_gen/U2174/ZN (LVT_NOR2HDV4)                 0.1813    0.1275     5.5797 r
  u_if_addr_gen/n2112 (net)                     2                 0.0000     5.5797 r
  u_if_addr_gen/U2181/A2 (LVT_NAND3HDV4)                0.1813    0.0000     5.5797 r
  u_if_addr_gen/U2181/ZN (LVT_NAND3HDV4)                0.1205    0.1047     5.6844 f
  u_if_addr_gen/n2095 (net)                     1                 0.0000     5.6844 f
  u_if_addr_gen/U2182/A1 (LVT_NOR2HDV8)                 0.1205    0.0000     5.6844 f
  u_if_addr_gen/U2182/ZN (LVT_NOR2HDV8)                 0.1384    0.1021     5.7865 r
  u_if_addr_gen/n2270 (net)                     5                 0.0000     5.7865 r
  u_if_addr_gen/U2193/A1 (LVT_NAND2HDV8)                0.1384    0.0000     5.7865 r
  u_if_addr_gen/U2193/ZN (LVT_NAND2HDV8)                0.0891    0.0767     5.8632 f
  u_if_addr_gen/n2323 (net)                     9                 0.0000     5.8632 f
  u_if_addr_gen/U2194/I (LVT_INHDV6)                    0.0891    0.0000     5.8632 f
  u_if_addr_gen/U2194/ZN (LVT_INHDV6)                   0.0582    0.0516     5.9149 r
  u_if_addr_gen/n2298 (net)                     4                 0.0000     5.9149 r
  u_if_addr_gen/U502/A1 (LVT_NAND2HDV1)                 0.0582    0.0000     5.9149 r
  u_if_addr_gen/U502/ZN (LVT_NAND2HDV1)                 0.0975    0.0561     5.9710 f
  u_if_addr_gen/n2295 (net)                     1                 0.0000     5.9710 f
  u_if_addr_gen/U1882/A1 (LVT_XOR2HDV1)                 0.0975    0.0000     5.9710 f
  u_if_addr_gen/U1882/Z (LVT_XOR2HDV1)                  0.0785    0.1785     6.1495 r
  u_if_addr_gen/n2297 (net)                     1                 0.0000     6.1495 r
  u_if_addr_gen/U2368/A1 (LVT_OAI21HDV2)                0.0785    0.0000     6.1495 r
  u_if_addr_gen/U2368/ZN (LVT_OAI21HDV2)                0.1089    0.0540     6.2035 f
  u_if_addr_gen/n421 (net)                      1                 0.0000     6.2035 f
  u_if_addr_gen/if_addr_reg_56_/D (LVT_DQHDV2)          0.1089    0.0000     6.2035 f
  data arrival time                                                          6.2035
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_if_addr_gen/if_addr_reg_56_/CK (LVT_DQHDV2)                   0.0000     6.3500 r
  library setup time                                             -0.1454     6.2046
  data required time                                                         6.2046
  ------------------------------------------------------------------------------------
  data required time                                                         6.2046
  data arrival time                                                         -6.2035
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0011
  Startpoint: u_id_exe_reg/exe_inst_type_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_if_addr_gen/if_addr_reg_61_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_id_exe_reg/exe_inst_type_reg_1_/CK (LVT_DQHDV2)     0.0000    0.0000 #   0.0000 r
  u_id_exe_reg/exe_inst_type_reg_1_/Q (LVT_DQHDV2)      0.1136    0.2635     0.2635 f
  u_id_exe_reg/exe_inst_type[1] (net)           4                 0.0000     0.2635 f
  u_id_exe_reg/exe_inst_type[1] (ysyx_210746_id_exe_reg_0)        0.0000     0.2635 f
  exe_inst_type[1] (net)                                          0.0000     0.2635 f
  u_exe_op2_mux/inst_type[1] (ysyx_210746_exe_op2_mux_0)          0.0000     0.2635 f
  u_exe_op2_mux/inst_type[1] (net)                                0.0000     0.2635 f
  u_exe_op2_mux/U4/I (LVT_INHDV2)                       0.1136    0.0000     0.2635 f
  u_exe_op2_mux/U4/ZN (LVT_INHDV2)                      0.0730    0.0623     0.3258 r
  u_exe_op2_mux/n4 (net)                        1                 0.0000     0.3258 r
  u_exe_op2_mux/U65/A1 (LVT_NAND3HDV4)                  0.0730    0.0000     0.3258 r
  u_exe_op2_mux/U65/ZN (LVT_NAND3HDV4)                  0.1604    0.1085     0.4344 f
  u_exe_op2_mux/n21 (net)                       7                 0.0000     0.4344 f
  u_exe_op2_mux/U60/B1 (LVT_OAI22HDV1)                  0.1604    0.0000     0.4344 f
  u_exe_op2_mux/U60/ZN (LVT_OAI22HDV1)                  0.2820    0.1872     0.6215 r
  u_exe_op2_mux/op2[5] (net)                    1                 0.0000     0.6215 r
  u_exe_op2_mux/op2[5] (ysyx_210746_exe_op2_mux_0)                0.0000     0.6215 r
  op2[5] (net)                                                    0.0000     0.6215 r
  u_exe_stage/op2[5] (ysyx_210746_exe_stage_0)                    0.0000     0.6215 r
  u_exe_stage/op2[5] (net)                                        0.0000     0.6215 r
  u_exe_stage/U31/I (LVT_INHDV4)                        0.2820    0.0000     0.6215 r
  u_exe_stage/U31/ZN (LVT_INHDV4)                       0.1561    0.1338     0.7553 f
  u_exe_stage/n3165 (net)                      17                 0.0000     0.7553 f
  u_exe_stage/U30/I (LVT_INHDV6)                        0.1561    0.0000     0.7553 f
  u_exe_stage/U30/ZN (LVT_INHDV6)                       0.1668    0.1335     0.8888 r
  u_exe_stage/n3564 (net)                      25                 0.0000     0.8888 r
  u_exe_stage/U178/A1 (LVT_NOR2HDV1)                    0.1668    0.0000     0.8888 r
  u_exe_stage/U178/ZN (LVT_NOR2HDV1)                    0.1856    0.1010     0.9898 f
  u_exe_stage/n2325 (net)                       5                 0.0000     0.9898 f
  u_exe_stage/U1461/A1 (LVT_NAND2HDV1)                  0.1856    0.0000     0.9898 f
  u_exe_stage/U1461/ZN (LVT_NAND2HDV1)                  0.1638    0.1385     1.1283 r
  u_exe_stage/n3503 (net)                       5                 0.0000     1.1283 r
  u_exe_stage/U1462/B (LVT_OAI21HDV1)                   0.1638    0.0000     1.1283 r
  u_exe_stage/U1462/ZN (LVT_OAI21HDV1)                  0.1422    0.0968     1.2251 f
  u_exe_stage/n2390 (net)                       2                 0.0000     1.2251 f
  u_exe_stage/U131/I (LVT_INHDV1)                       0.1422    0.0000     1.2251 f
  u_exe_stage/U131/ZN (LVT_INHDV1)                      0.2491    0.1752     1.4002 r
  u_exe_stage/n2988 (net)                       9                 0.0000     1.4002 r
  u_exe_stage/U1572/A1 (LVT_NOR2HDV1)                   0.2491    0.0000     1.4002 r
  u_exe_stage/U1572/ZN (LVT_NOR2HDV1)                   0.0835    0.0640     1.4642 f
  u_exe_stage/n3198 (net)                       2                 0.0000     1.4642 f
  u_exe_stage/U446/A1 (LVT_OR2HDV1)                     0.0835    0.0000     1.4642 f
  u_exe_stage/U446/Z (LVT_OR2HDV1)                      0.1523    0.2399     1.7042 f
  u_exe_stage/n3578 (net)                       7                 0.0000     1.7042 f
  u_exe_stage/U1877/C (LVT_AOI211HDV1)                  0.1523    0.0000     1.7042 f
  u_exe_stage/U1877/ZN (LVT_AOI211HDV1)                 0.2254    0.1533     1.8575 r
  u_exe_stage/n729 (net)                        1                 0.0000     1.8575 r
  u_exe_stage/U1879/B (LVT_OAI211HDV1)                  0.2254    0.0000     1.8575 r
  u_exe_stage/U1879/ZN (LVT_OAI211HDV1)                 0.1339    0.1175     1.9750 f
  u_exe_stage/n730 (net)                        1                 0.0000     1.9750 f
  u_exe_stage/U1880/B (LVT_AOI31HDV1)                   0.1339    0.0000     1.9750 f
  u_exe_stage/U1880/ZN (LVT_AOI31HDV1)                  0.1492    0.1149     2.0899 r
  u_exe_stage/n738 (net)                        1                 0.0000     2.0899 r
  u_exe_stage/U1889/B (LVT_OAI211HDV1)                  0.1492    0.0000     2.0899 r
  u_exe_stage/U1889/ZN (LVT_OAI211HDV1)                 0.1415    0.0971     2.1871 f
  u_exe_stage/n773 (net)                        1                 0.0000     2.1871 f
  u_exe_stage/U1917/B (LVT_AO211HDV1)                   0.1415    0.0000     2.1871 f
  u_exe_stage/U1917/Z (LVT_AO211HDV1)                   0.1318    0.3497     2.5368 f
  u_exe_stage/exe_data_o[21] (net)              3                 0.0000     2.5368 f
  u_exe_stage/exe_data_o[21] (ysyx_210746_exe_stage_0)            0.0000     2.5368 f
  exe_data[21] (net)                                              0.0000     2.5368 f
  u_if_addr_rdata_mux/exe_data[21] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     2.5368 f
  u_if_addr_rdata_mux/exe_data[21] (net)                          0.0000     2.5368 f
  u_if_addr_rdata_mux/U850/A1 (LVT_NAND2HDV1)           0.1318    0.0000     2.5368 f
  u_if_addr_rdata_mux/U850/ZN (LVT_NAND2HDV1)           0.1038    0.0669     2.6037 r
  u_if_addr_rdata_mux/n628 (net)                1                 0.0000     2.6037 r
  u_if_addr_rdata_mux/U855/B (LVT_OAI211HDV2)           0.1038    0.0000     2.6037 r
  u_if_addr_rdata_mux/U855/ZN (LVT_OAI211HDV2)          0.1914    0.1282     2.7318 f
  u_if_addr_rdata_mux/r_data1_o[21] (net)       5                 0.0000     2.7318 f
  u_if_addr_rdata_mux/r_data1_o[21] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     2.7318 f
  r_data1_o[21] (net)                                             0.0000     2.7318 f
  u_if_addr_gen/r_data1[21] (ysyx_210746_if_addr_gen_0)           0.0000     2.7318 f
  u_if_addr_gen/r_data1[21] (net)                                 0.0000     2.7318 f
  u_if_addr_gen/U638/I (LVT_INHDV1)                     0.1914    0.0000     2.7318 f
  u_if_addr_gen/U638/ZN (LVT_INHDV1)                    0.1434    0.1211     2.8529 r
  u_if_addr_gen/n485 (net)                      4                 0.0000     2.8529 r
  u_if_addr_gen/U108/A1 (LVT_AOI22HDV2)                 0.1434    0.0000     2.8529 r
  u_if_addr_gen/U108/ZN (LVT_AOI22HDV2)                 0.1781    0.1035     2.9563 f
  u_if_addr_gen/n103 (net)                      2                 0.0000     2.9563 f
  u_if_addr_gen/U107/A2 (LVT_AOI21HDV2)                 0.1781    0.0000     2.9563 f
  u_if_addr_gen/U107/ZN (LVT_AOI21HDV2)                 0.1415    0.1261     3.0824 r
  u_if_addr_gen/n108 (net)                      2                 0.0000     3.0824 r
  u_if_addr_gen/U85/A1 (LVT_INOR2HDV2)                  0.1415    0.0000     3.0824 r
  u_if_addr_gen/U85/ZN (LVT_INOR2HDV2)                  0.1013    0.1295     3.2119 r
  u_if_addr_gen/n97 (net)                       1                 0.0000     3.2119 r
  u_if_addr_gen/U652/A2 (LVT_NAND2HDV2)                 0.1013    0.0000     3.2119 r
  u_if_addr_gen/U652/ZN (LVT_NAND2HDV2)                 0.0558    0.0537     3.2657 f
  u_if_addr_gen/n110 (net)                      1                 0.0000     3.2657 f
  u_if_addr_gen/U664/A1 (LVT_NAND2HDV2)                 0.0558    0.0000     3.2657 f
  u_if_addr_gen/U664/ZN (LVT_NAND2HDV2)                 0.0631    0.0422     3.3079 r
  u_if_addr_gen/n128 (net)                      1                 0.0000     3.3079 r
  u_if_addr_gen/U683/A1 (LVT_AOI21HDV2)                 0.0631    0.0000     3.3079 r
  u_if_addr_gen/U683/ZN (LVT_AOI21HDV2)                 0.0768    0.0590     3.3669 f
  u_if_addr_gen/n145 (net)                      1                 0.0000     3.3669 f
  u_if_addr_gen/U701/A1 (LVT_OAI21HDV2)                 0.0768    0.0000     3.3669 f
  u_if_addr_gen/U701/ZN (LVT_OAI21HDV2)                 0.1405    0.0959     3.4628 r
  u_if_addr_gen/n151 (net)                      1                 0.0000     3.4628 r
  u_if_addr_gen/U712/A1 (LVT_NAND3HDV2)                 0.1405    0.0000     3.4628 r
  u_if_addr_gen/U712/ZN (LVT_NAND3HDV2)                 0.1048    0.0816     3.5445 f
  u_if_addr_gen/n173 (net)                      1                 0.0000     3.5445 f
  u_if_addr_gen/U728/A1 (LVT_AOI21HDV2)                 0.1048    0.0000     3.5445 f
  u_if_addr_gen/U728/ZN (LVT_AOI21HDV2)                 0.1312    0.0954     3.6399 r
  u_if_addr_gen/n196 (net)                      1                 0.0000     3.6399 r
  u_if_addr_gen/U754/A1 (LVT_OAI21HDV2)                 0.1312    0.0000     3.6399 r
  u_if_addr_gen/U754/ZN (LVT_OAI21HDV2)                 0.0747    0.0653     3.7052 f
  u_if_addr_gen/n210 (net)                      1                 0.0000     3.7052 f
  u_if_addr_gen/U764/B1 (LVT_AOI22HDV2)                 0.0747    0.0000     3.7052 f
  u_if_addr_gen/U764/ZN (LVT_AOI22HDV2)                 0.1565    0.0871     3.7923 r
  u_if_addr_gen/n211 (net)                      1                 0.0000     3.7923 r
  u_if_addr_gen/U765/A1 (LVT_OAI22HDV2)                 0.1565    0.0000     3.7923 r
  u_if_addr_gen/U765/ZN (LVT_OAI22HDV2)                 0.1091    0.0766     3.8689 f
  u_if_addr_gen/n212 (net)                      1                 0.0000     3.8689 f
  u_if_addr_gen/U766/B1 (LVT_AOI22HDV2)                 0.1091    0.0000     3.8689 f
  u_if_addr_gen/U766/ZN (LVT_AOI22HDV2)                 0.1543    0.0959     3.9648 r
  u_if_addr_gen/n214 (net)                      1                 0.0000     3.9648 r
  u_if_addr_gen/U767/A1 (LVT_OAI22HDV2)                 0.1543    0.0000     3.9648 r
  u_if_addr_gen/U767/ZN (LVT_OAI22HDV2)                 0.1106    0.0772     4.0420 f
  u_if_addr_gen/n215 (net)                      1                 0.0000     4.0420 f
  u_if_addr_gen/U768/A1 (LVT_NAND2HDV2)                 0.1106    0.0000     4.0420 f
  u_if_addr_gen/U768/ZN (LVT_NAND2HDV2)                 0.0710    0.0526     4.0945 r
  u_if_addr_gen/n217 (net)                      1                 0.0000     4.0945 r
  u_if_addr_gen/U769/A1 (LVT_NAND2HDV2)                 0.0710    0.0000     4.0945 r
  u_if_addr_gen/U769/ZN (LVT_NAND2HDV2)                 0.0596    0.0487     4.1432 f
  u_if_addr_gen/n219 (net)                      1                 0.0000     4.1432 f
  u_if_addr_gen/U68/A1 (LVT_NAND2HDV2)                  0.0596    0.0000     4.1432 f
  u_if_addr_gen/U68/ZN (LVT_NAND2HDV2)                  0.0986    0.0638     4.2070 r
  u_if_addr_gen/n766 (net)                      2                 0.0000     4.2070 r
  u_if_addr_gen/U792/A1 (LVT_NAND2HDV4)                 0.0986    0.0000     4.2070 r
  u_if_addr_gen/U792/ZN (LVT_NAND2HDV4)                 0.0614    0.0516     4.2586 f
  u_if_addr_gen/n764 (net)                      1                 0.0000     4.2586 f
  u_if_addr_gen/U988/A1 (LVT_NAND4HDV4)                 0.0614    0.0000     4.2586 f
  u_if_addr_gen/U988/ZN (LVT_NAND4HDV4)                 0.1127    0.0590     4.3175 r
  u_if_addr_gen/jump_success (net)              3                 0.0000     4.3175 r
  u_if_addr_gen/jump_success (ysyx_210746_if_addr_gen_0)          0.0000     4.3175 r
  jump_success (net)                                              0.0000     4.3175 r
  u_record_commit_pc/jump_success (ysyx_210746_record_commit_pc_0)
                                                                  0.0000     4.3175 r
  u_record_commit_pc/jump_success (net)                           0.0000     4.3175 r
  u_record_commit_pc/U477/A1 (LVT_NOR2HDV4)             0.1127    0.0000     4.3175 r
  u_record_commit_pc/U477/ZN (LVT_NOR2HDV4)             0.0632    0.0521     4.3697 f
  u_record_commit_pc/n397 (net)                 3                 0.0000     4.3697 f
  u_record_commit_pc/U788/I (LVT_BUFHDV8)               0.0632    0.0000     4.3697 f
  u_record_commit_pc/U788/Z (LVT_BUFHDV8)               0.0489    0.0981     4.4678 f
  u_record_commit_pc/n402 (net)                 4                 0.0000     4.4678 f
  u_record_commit_pc/U789/A1 (LVT_INAND3HDV4)           0.0489    0.0000     4.4678 f
  u_record_commit_pc/U789/ZN (LVT_INAND3HDV4)           0.1010    0.1176     4.5854 f
  u_record_commit_pc/n678 (net)                 2                 0.0000     4.5854 f
  u_record_commit_pc/U354/I (LVT_BUFHDV4)               0.1010    0.0000     4.5854 f
  u_record_commit_pc/U354/Z (LVT_BUFHDV4)               0.0583    0.1176     4.7030 f
  u_record_commit_pc/n1332 (net)                5                 0.0000     4.7030 f
  u_record_commit_pc/U355/I (LVT_INHDV2)                0.0583    0.0000     4.7030 f
  u_record_commit_pc/U355/ZN (LVT_INHDV2)               0.1347    0.0913     4.7942 r
  u_record_commit_pc/n1496 (net)                7                 0.0000     4.7942 r
  u_record_commit_pc/U113/B1 (LVT_AOI22HDV1)            0.1347    0.0000     4.7942 r
  u_record_commit_pc/U113/ZN (LVT_AOI22HDV1)            0.1144    0.0688     4.8631 f
  u_record_commit_pc/n1448 (net)                1                 0.0000     4.8631 f
  u_record_commit_pc/U72/A2 (LVT_NAND3HDV1)             0.1144    0.0000     4.8631 f
  u_record_commit_pc/U72/ZN (LVT_NAND3HDV1)             0.0954    0.0735     4.9365 r
  u_record_commit_pc/intr_pc[20] (net)          1                 0.0000     4.9365 r
  u_record_commit_pc/intr_pc[20] (ysyx_210746_record_commit_pc_0)
                                                                  0.0000     4.9365 r
  intr_pc[20] (net)                                               0.0000     4.9365 r
  u_csr_reg/intr_pc[20] (ysyx_210746_csr_reg_0)                   0.0000     4.9365 r
  u_csr_reg/intr_pc[20] (net)                                     0.0000     4.9365 r
  u_csr_reg/U940/I (LVT_INHDV1)                         0.0954    0.0000     4.9365 r
  u_csr_reg/U940/ZN (LVT_INHDV1)                        0.0572    0.0510     4.9875 f
  u_csr_reg/n1579 (net)                         2                 0.0000     4.9875 f
  u_csr_reg/U10/A1 (LVT_OAI21HDV2)                      0.0572    0.0000     4.9875 f
  u_csr_reg/U10/ZN (LVT_OAI21HDV2)                      0.2013    0.1234     5.1110 r
  u_csr_reg/mepc_r_o[20] (net)                  3                 0.0000     5.1110 r
  u_csr_reg/mepc_r_o[20] (ysyx_210746_csr_reg_0)                  0.0000     5.1110 r
  mepc_r[20] (net)                                                0.0000     5.1110 r
  u_if_addr_gen/mepc_r[20] (ysyx_210746_if_addr_gen_0)            0.0000     5.1110 r
  u_if_addr_gen/mepc_r[20] (net)                                  0.0000     5.1110 r
  u_if_addr_gen/U1553/A1 (LVT_NAND2HDV2)                0.2013    0.0000     5.1110 r
  u_if_addr_gen/U1553/ZN (LVT_NAND2HDV2)                0.1222    0.0829     5.1939 f
  u_if_addr_gen/n1151 (net)                     1                 0.0000     5.1939 f
  u_if_addr_gen/U1562/A1 (LVT_NAND2HDV4)                0.1222    0.0000     5.1939 f
  u_if_addr_gen/U1562/ZN (LVT_NAND2HDV4)                0.1017    0.0773     5.2712 r
  u_if_addr_gen/if_addr_o[20] (net)             7                 0.0000     5.2712 r
  u_if_addr_gen/U2173/A1 (LVT_AND2HDV4)                 0.1017    0.0000     5.2712 r
  u_if_addr_gen/U2173/Z (LVT_AND2HDV4)                  0.0660    0.1157     5.3869 r
  u_if_addr_gen/n2171 (net)                     3                 0.0000     5.3869 r
  u_if_addr_gen/U105/A1 (LVT_NAND3HDV4)                 0.0660    0.0000     5.3869 r
  u_if_addr_gen/U105/ZN (LVT_NAND3HDV4)                 0.0979    0.0653     5.4522 f
  u_if_addr_gen/n2089 (net)                     1                 0.0000     5.4522 f
  u_if_addr_gen/U2174/A2 (LVT_NOR2HDV4)                 0.0979    0.0000     5.4522 f
  u_if_addr_gen/U2174/ZN (LVT_NOR2HDV4)                 0.1813    0.1275     5.5797 r
  u_if_addr_gen/n2112 (net)                     2                 0.0000     5.5797 r
  u_if_addr_gen/U2181/A2 (LVT_NAND3HDV4)                0.1813    0.0000     5.5797 r
  u_if_addr_gen/U2181/ZN (LVT_NAND3HDV4)                0.1205    0.1047     5.6844 f
  u_if_addr_gen/n2095 (net)                     1                 0.0000     5.6844 f
  u_if_addr_gen/U2182/A1 (LVT_NOR2HDV8)                 0.1205    0.0000     5.6844 f
  u_if_addr_gen/U2182/ZN (LVT_NOR2HDV8)                 0.1384    0.1021     5.7865 r
  u_if_addr_gen/n2270 (net)                     5                 0.0000     5.7865 r
  u_if_addr_gen/U2193/A1 (LVT_NAND2HDV8)                0.1384    0.0000     5.7865 r
  u_if_addr_gen/U2193/ZN (LVT_NAND2HDV8)                0.0891    0.0767     5.8632 f
  u_if_addr_gen/n2323 (net)                     9                 0.0000     5.8632 f
  u_if_addr_gen/U2382/A1 (LVT_NOR3HDV1)                 0.0891    0.0000     5.8632 f
  u_if_addr_gen/U2382/ZN (LVT_NOR3HDV1)                 0.1937    0.1162     5.9795 r
  u_if_addr_gen/n2317 (net)                     1                 0.0000     5.9795 r
  u_if_addr_gen/U501/A2 (LVT_XNOR2HDV2)                 0.1937    0.0000     5.9795 r
  u_if_addr_gen/U501/ZN (LVT_XNOR2HDV2)                 0.0631    0.1815     6.1610 r
  u_if_addr_gen/n2320 (net)                     1                 0.0000     6.1610 r
  u_if_addr_gen/U2384/A1 (LVT_OAI21HDV2)                0.0631    0.0000     6.1610 r
  u_if_addr_gen/U2384/ZN (LVT_OAI21HDV2)                0.1102    0.0526     6.2136 f
  u_if_addr_gen/n416 (net)                      1                 0.0000     6.2136 f
  u_if_addr_gen/if_addr_reg_61_/D (LVT_DQHDV4)          0.1102    0.0000     6.2136 f
  data arrival time                                                          6.2136
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_if_addr_gen/if_addr_reg_61_/CK (LVT_DQHDV4)                   0.0000     6.3500 r
  library setup time                                             -0.1344     6.2156
  data required time                                                         6.2156
  ------------------------------------------------------------------------------------
  data required time                                                         6.2156
  data arrival time                                                         -6.2136
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0020
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    744
    Unconnected ports (LINT-28)                                   191
    Feedthrough (LINT-29)                                         155
    Shorted outputs (LINT-31)                                     214
    Constant outputs (LINT-52)                                    184
Cells                                                              42
    Cells do not drive (LINT-1)                                    39
    Connected to power or ground (LINT-32)                          2
    Nets connected to multiple pins on same cell (LINT-33)          1
Nets                                                               57
    Unloaded nets (LINT-2)                                         57
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210746_axi_ctrl', cell 'C1066' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1606' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1607' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1611' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1615' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1616' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1620' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1621' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1625' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1626' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1630' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1631' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1635' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1636' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1644' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1666' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1674' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1681' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_clint', cell 'B_11' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_clint', cell 'C1512' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_csr_exe_bypass', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C953' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C954' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C956' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1150' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1151' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1152' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1153' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1154' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1155' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1156' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1157' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1158' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1159' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1160' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_dmem_ctrl', cell 'B_9' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_dmem_ctrl', cell 'B_10' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_record_commit_pc', cell 'C1874' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_record_commit_pc', cell 'C1906' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746', net 'dmem_addr[32]' driven by pin 'u_dmem_wdata_mux/dmem_addr[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[33]' driven by pin 'u_dmem_wdata_mux/dmem_addr[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[34]' driven by pin 'u_dmem_wdata_mux/dmem_addr[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[35]' driven by pin 'u_dmem_wdata_mux/dmem_addr[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[36]' driven by pin 'u_dmem_wdata_mux/dmem_addr[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[37]' driven by pin 'u_dmem_wdata_mux/dmem_addr[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[38]' driven by pin 'u_dmem_wdata_mux/dmem_addr[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[39]' driven by pin 'u_dmem_wdata_mux/dmem_addr[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[40]' driven by pin 'u_dmem_wdata_mux/dmem_addr[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[41]' driven by pin 'u_dmem_wdata_mux/dmem_addr[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[42]' driven by pin 'u_dmem_wdata_mux/dmem_addr[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[43]' driven by pin 'u_dmem_wdata_mux/dmem_addr[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[44]' driven by pin 'u_dmem_wdata_mux/dmem_addr[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[45]' driven by pin 'u_dmem_wdata_mux/dmem_addr[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[46]' driven by pin 'u_dmem_wdata_mux/dmem_addr[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[47]' driven by pin 'u_dmem_wdata_mux/dmem_addr[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[48]' driven by pin 'u_dmem_wdata_mux/dmem_addr[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[49]' driven by pin 'u_dmem_wdata_mux/dmem_addr[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[50]' driven by pin 'u_dmem_wdata_mux/dmem_addr[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[51]' driven by pin 'u_dmem_wdata_mux/dmem_addr[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[52]' driven by pin 'u_dmem_wdata_mux/dmem_addr[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[53]' driven by pin 'u_dmem_wdata_mux/dmem_addr[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[54]' driven by pin 'u_dmem_wdata_mux/dmem_addr[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[55]' driven by pin 'u_dmem_wdata_mux/dmem_addr[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[56]' driven by pin 'u_dmem_wdata_mux/dmem_addr[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[57]' driven by pin 'u_dmem_wdata_mux/dmem_addr[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[58]' driven by pin 'u_dmem_wdata_mux/dmem_addr[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[59]' driven by pin 'u_dmem_wdata_mux/dmem_addr[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[60]' driven by pin 'u_dmem_wdata_mux/dmem_addr[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[61]' driven by pin 'u_dmem_wdata_mux/dmem_addr[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[62]' driven by pin 'u_dmem_wdata_mux/dmem_addr[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[63]' driven by pin 'u_dmem_wdata_mux/dmem_addr[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[7]' driven by pin 'u_exe_mem_reg/mem_inst[7]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[8]' driven by pin 'u_exe_mem_reg/mem_inst[8]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[9]' driven by pin 'u_exe_mem_reg/mem_inst[9]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[10]' driven by pin 'u_exe_mem_reg/mem_inst[10]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[11]' driven by pin 'u_exe_mem_reg/mem_inst[11]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[12]' driven by pin 'u_exe_mem_reg/mem_inst[12]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[13]' driven by pin 'u_exe_mem_reg/mem_inst[13]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[14]' driven by pin 'u_exe_mem_reg/mem_inst[14]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[15]' driven by pin 'u_exe_mem_reg/mem_inst[15]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[16]' driven by pin 'u_exe_mem_reg/mem_inst[16]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[17]' driven by pin 'u_exe_mem_reg/mem_inst[17]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[18]' driven by pin 'u_exe_mem_reg/mem_inst[18]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[19]' driven by pin 'u_exe_mem_reg/mem_inst[19]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[20]' driven by pin 'u_exe_mem_reg/mem_inst[20]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[21]' driven by pin 'u_exe_mem_reg/mem_inst[21]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[22]' driven by pin 'u_exe_mem_reg/mem_inst[22]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[23]' driven by pin 'u_exe_mem_reg/mem_inst[23]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[24]' driven by pin 'u_exe_mem_reg/mem_inst[24]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[25]' driven by pin 'u_exe_mem_reg/mem_inst[25]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[26]' driven by pin 'u_exe_mem_reg/mem_inst[26]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[27]' driven by pin 'u_exe_mem_reg/mem_inst[27]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[28]' driven by pin 'u_exe_mem_reg/mem_inst[28]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[29]' driven by pin 'u_exe_mem_reg/mem_inst[29]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[30]' driven by pin 'u_exe_mem_reg/mem_inst[30]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[31]' driven by pin 'u_exe_mem_reg/mem_inst[31]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_resp_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_resp_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_user_i' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_r_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_r_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_r_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_r_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_r_user_i' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_if_addr_gen', port 'if_resp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_if_addr_gen', port 'if_resp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[31]' is connected directly to output port 'imm[11]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[30]' is connected directly to output port 'imm[10]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[29]' is connected directly to output port 'imm[9]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[28]' is connected directly to output port 'imm[8]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[27]' is connected directly to output port 'imm[7]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[26]' is connected directly to output port 'imm[6]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[25]' is connected directly to output port 'imm[5]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[24]' is connected directly to output port 'imm[4]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[24]' is connected directly to output port 'rs2_r_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[23]' is connected directly to output port 'imm[3]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[23]' is connected directly to output port 'rs2_r_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[22]' is connected directly to output port 'imm[2]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[22]' is connected directly to output port 'rs2_r_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[21]' is connected directly to output port 'imm[1]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[21]' is connected directly to output port 'rs2_r_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[20]' is connected directly to output port 'imm[0]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[20]' is connected directly to output port 'rs2_r_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[19]' is connected directly to output port 'rs1_r_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[18]' is connected directly to output port 'rs1_r_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[17]' is connected directly to output port 'rs1_r_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[16]' is connected directly to output port 'rs1_r_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[15]' is connected directly to output port 'rs1_r_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[11]' is connected directly to output port 'rd_w_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[10]' is connected directly to output port 'rd_w_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[9]' is connected directly to output port 'rd_w_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[8]' is connected directly to output port 'rd_w_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[7]' is connected directly to output port 'rd_w_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[63]' is connected directly to output port 'dmem_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[62]' is connected directly to output port 'dmem_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[61]' is connected directly to output port 'dmem_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[60]' is connected directly to output port 'dmem_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[59]' is connected directly to output port 'dmem_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[58]' is connected directly to output port 'dmem_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[57]' is connected directly to output port 'dmem_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[56]' is connected directly to output port 'dmem_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[55]' is connected directly to output port 'dmem_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[54]' is connected directly to output port 'dmem_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[53]' is connected directly to output port 'dmem_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[52]' is connected directly to output port 'dmem_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[51]' is connected directly to output port 'dmem_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[50]' is connected directly to output port 'dmem_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[49]' is connected directly to output port 'dmem_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[48]' is connected directly to output port 'dmem_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[47]' is connected directly to output port 'dmem_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[46]' is connected directly to output port 'dmem_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[45]' is connected directly to output port 'dmem_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[44]' is connected directly to output port 'dmem_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[43]' is connected directly to output port 'dmem_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[42]' is connected directly to output port 'dmem_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[41]' is connected directly to output port 'dmem_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[40]' is connected directly to output port 'dmem_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[39]' is connected directly to output port 'dmem_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[38]' is connected directly to output port 'dmem_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[37]' is connected directly to output port 'dmem_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[36]' is connected directly to output port 'dmem_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[35]' is connected directly to output port 'dmem_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[34]' is connected directly to output port 'dmem_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[33]' is connected directly to output port 'dmem_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[32]' is connected directly to output port 'dmem_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[31]' is connected directly to output port 'dmem_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[30]' is connected directly to output port 'dmem_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[29]' is connected directly to output port 'dmem_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[28]' is connected directly to output port 'dmem_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[27]' is connected directly to output port 'dmem_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[26]' is connected directly to output port 'dmem_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[25]' is connected directly to output port 'dmem_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[24]' is connected directly to output port 'dmem_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[23]' is connected directly to output port 'dmem_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[22]' is connected directly to output port 'dmem_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[21]' is connected directly to output port 'dmem_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[20]' is connected directly to output port 'dmem_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[19]' is connected directly to output port 'dmem_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[18]' is connected directly to output port 'dmem_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[17]' is connected directly to output port 'dmem_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[16]' is connected directly to output port 'dmem_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[15]' is connected directly to output port 'dmem_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[14]' is connected directly to output port 'dmem_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[13]' is connected directly to output port 'dmem_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[12]' is connected directly to output port 'dmem_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[11]' is connected directly to output port 'dmem_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[10]' is connected directly to output port 'dmem_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[9]' is connected directly to output port 'dmem_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[8]' is connected directly to output port 'dmem_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[7]' is connected directly to output port 'dmem_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[6]' is connected directly to output port 'dmem_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[5]' is connected directly to output port 'dmem_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[4]' is connected directly to output port 'dmem_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[3]' is connected directly to output port 'dmem_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[2]' is connected directly to output port 'dmem_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[1]' is connected directly to output port 'dmem_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[0]' is connected directly to output port 'dmem_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[31]' is connected directly to output port 'sd_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[31]' is connected directly to output port 'ld_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[30]' is connected directly to output port 'sd_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[30]' is connected directly to output port 'ld_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[29]' is connected directly to output port 'sd_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[29]' is connected directly to output port 'ld_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[28]' is connected directly to output port 'sd_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[28]' is connected directly to output port 'ld_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[27]' is connected directly to output port 'sd_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[27]' is connected directly to output port 'ld_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[26]' is connected directly to output port 'sd_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[26]' is connected directly to output port 'ld_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[25]' is connected directly to output port 'sd_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[25]' is connected directly to output port 'ld_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[24]' is connected directly to output port 'sd_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[24]' is connected directly to output port 'ld_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[23]' is connected directly to output port 'sd_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[23]' is connected directly to output port 'ld_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[22]' is connected directly to output port 'sd_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[22]' is connected directly to output port 'ld_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[21]' is connected directly to output port 'sd_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[21]' is connected directly to output port 'ld_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[20]' is connected directly to output port 'sd_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[20]' is connected directly to output port 'ld_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[19]' is connected directly to output port 'sd_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[19]' is connected directly to output port 'ld_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[18]' is connected directly to output port 'sd_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[18]' is connected directly to output port 'ld_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[17]' is connected directly to output port 'sd_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[17]' is connected directly to output port 'ld_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[16]' is connected directly to output port 'sd_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[16]' is connected directly to output port 'ld_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[15]' is connected directly to output port 'sd_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[15]' is connected directly to output port 'ld_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[14]' is connected directly to output port 'sd_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[14]' is connected directly to output port 'ld_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[13]' is connected directly to output port 'sd_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[13]' is connected directly to output port 'ld_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[12]' is connected directly to output port 'sd_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[12]' is connected directly to output port 'ld_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[11]' is connected directly to output port 'sd_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[11]' is connected directly to output port 'ld_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[10]' is connected directly to output port 'sd_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[10]' is connected directly to output port 'ld_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[9]' is connected directly to output port 'sd_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[9]' is connected directly to output port 'ld_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[8]' is connected directly to output port 'sd_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[8]' is connected directly to output port 'ld_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[7]' is connected directly to output port 'sd_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[7]' is connected directly to output port 'ld_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[6]' is connected directly to output port 'sd_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[6]' is connected directly to output port 'ld_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[5]' is connected directly to output port 'sd_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[5]' is connected directly to output port 'ld_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[4]' is connected directly to output port 'sd_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[4]' is connected directly to output port 'ld_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[3]' is connected directly to output port 'sd_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[3]' is connected directly to output port 'ld_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[2]' is connected directly to output port 'sd_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[2]' is connected directly to output port 'ld_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[1]' is connected directly to output port 'sd_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[1]' is connected directly to output port 'ld_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[0]' is connected directly to output port 'sd_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[0]' is connected directly to output port 'ld_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[3]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_burst_o[0]' is connected directly to output port 'axi_ar_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210746_id_stage', output port 'rs2_r_addr[4]' is connected directly to output port 'imm[4]'. (LINT-31)
Warning: In design 'ysyx_210746_id_stage', output port 'rs2_r_addr[3]' is connected directly to output port 'imm[3]'. (LINT-31)
Warning: In design 'ysyx_210746_id_stage', output port 'rs2_r_addr[2]' is connected directly to output port 'imm[2]'. (LINT-31)
Warning: In design 'ysyx_210746_id_stage', output port 'rs2_r_addr[1]' is connected directly to output port 'imm[1]'. (LINT-31)
Warning: In design 'ysyx_210746_id_stage', output port 'rs2_r_addr[0]' is connected directly to output port 'imm[0]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[0]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[1]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[2]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[4]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[5]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[6]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[8]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[9]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[10]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[2]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[4]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[5]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[6]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[7]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[8]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[9]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[10]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[11]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[12]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[13]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[14]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[15]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[16]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[17]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[18]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[19]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[20]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[21]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[22]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[23]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[24]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[25]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[26]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[27]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[28]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[29]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[30]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[31]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[32]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[33]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[34]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[35]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[36]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[37]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[38]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[39]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[40]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[41]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[42]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[43]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[44]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[45]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[46]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[47]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[48]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[49]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[50]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[51]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[52]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[53]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[54]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[55]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[56]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[57]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[58]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[59]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[60]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[61]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[62]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[31]' is connected directly to output port 'sd_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[30]' is connected directly to output port 'sd_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[29]' is connected directly to output port 'sd_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[28]' is connected directly to output port 'sd_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[27]' is connected directly to output port 'sd_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[26]' is connected directly to output port 'sd_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[25]' is connected directly to output port 'sd_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[24]' is connected directly to output port 'sd_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[23]' is connected directly to output port 'sd_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[22]' is connected directly to output port 'sd_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[21]' is connected directly to output port 'sd_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[20]' is connected directly to output port 'sd_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[19]' is connected directly to output port 'sd_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[18]' is connected directly to output port 'sd_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[17]' is connected directly to output port 'sd_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[16]' is connected directly to output port 'sd_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[15]' is connected directly to output port 'sd_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[14]' is connected directly to output port 'sd_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[13]' is connected directly to output port 'sd_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[12]' is connected directly to output port 'sd_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[11]' is connected directly to output port 'sd_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[10]' is connected directly to output port 'sd_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[9]' is connected directly to output port 'sd_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[8]' is connected directly to output port 'sd_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[7]' is connected directly to output port 'sd_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[6]' is connected directly to output port 'sd_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[5]' is connected directly to output port 'sd_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[4]' is connected directly to output port 'sd_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[3]' is connected directly to output port 'sd_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[2]' is connected directly to output port 'sd_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[1]' is connected directly to output port 'sd_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[0]' is connected directly to output port 'sd_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_size_ctrl', output port 'axi_ar_size[2]' is connected directly to output port 'axi_aw_size[2]'. (LINT-31)
Warning: In design 'ysyx_210746', a pin on submodule 'u_axi_ctrl' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'axi_b_user_i' is connected to logic 0. 
Warning: In design 'ysyx_210746', a pin on submodule 'u_axi_ctrl' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'axi_r_user_i' is connected to logic 0. 
Warning: In design 'ysyx_210746', the same net is connected to more than one pin on submodule 'u_axi_ctrl'. (LINT-33)
   Net '*Logic0*' is connected to pins 'axi_b_user_i', 'axi_r_user_i''.
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_id_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210746_if_addr_gen', output port 'if_valid' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210746_id_stage', output port 'inst_data[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_size_ctrl', output port 'axi_ar_size[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_size_ctrl', output port 'axi_aw_size[2]' is connected directly to 'logic 0'. (LINT-52)
1
