# VLSI-lab-2
In this lab, i got to design and simulate a layout for a NAND3 and INV in cadence 
