Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 13 14:24:53 2022
| Host         : USER-20180123QP running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file top_lcd_touch_control_sets_placed.rpt
| Design       : top_lcd_touch
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |    99 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            6 |
|      2 |            2 |
|      3 |            1 |
|      7 |            3 |
|      8 |            5 |
|      9 |            1 |
|     11 |            3 |
|     12 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             101 |           47 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             144 |           46 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------------+-------------------------------------+------------------+----------------+
|         Clock Signal        |                 Enable Signal                 |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-----------------------------+-----------------------------------------------+-------------------------------------+------------------+----------------+
|  dri_clk                    | u_touch_top/u_i2c_dri_m/reg_cnt[7]_i_1_n_0    | u_touch_top/u_touch_dri/sys_rst_n   |                1 |              1 |
|  dri_clk                    | u_touch_top/u_i2c_dri_m/scl_i_1_n_0           | u_touch_top/u_touch_dri/sys_rst_n_0 |                1 |              1 |
|  dri_clk                    | u_touch_top/u_touch_dri/touch_rst_n           | u_touch_top/u_touch_dri/sys_rst_n_0 |                1 |              1 |
|  dri_clk                    | u_touch_top/u_touch_dri/chip_version[2]       | u_touch_top/u_touch_dri/sys_rst_n   |                1 |              1 |
|  dri_clk                    | u_touch_top/u_touch_dri/chip_version[8]       | u_touch_top/u_touch_dri/sys_rst_n   |                1 |              1 |
|  u_clk_wiz_0/inst/clk_out1  |                                               | u_touch_top/u_touch_dri/sys_rst_n   |                1 |              1 |
|  dri_clk                    |                                               | u_touch_top/u_touch_dri/sys_rst_n_0 |                1 |              2 |
|  u_clk_wiz_0/inst/clk_out1  |                                               | u_touch_top/u_touch_dri/sys_rst_n_1 |                2 |              2 |
|  dri_clk                    | u_touch_top/u_touch_dri/slave_addr            | u_touch_top/u_touch_dri/sys_rst_n   |                1 |              3 |
|  dri_clk                    | u_touch_top/u_i2c_dri_m/reg_cnt[7]_i_1_n_0    | u_touch_top/u_touch_dri/sys_rst_n_1 |                3 |              7 |
|  dri_clk                    | u_touch_top/u_touch_dri/chip_version[2]       | u_touch_top/u_touch_dri/sys_rst_n_1 |                2 |              7 |
|  dri_clk                    | u_touch_top/u_touch_dri/chip_version[8]       | u_touch_top/u_touch_dri/sys_rst_n_1 |                3 |              7 |
|  dri_clk                    | u_touch_top/u_i2c_dri_m/i2c_data_r[7]_i_1_n_0 | u_touch_top/u_touch_dri/sys_rst_n   |                3 |              8 |
|  dri_clk                    | u_touch_top/u_touch_dri/tp_x_coord_t_2[7]     | u_touch_top/u_touch_dri/sys_rst_n   |                3 |              8 |
|  dri_clk                    | u_touch_top/u_touch_dri/tp_x_coord_t_2[15]    | u_touch_top/u_touch_dri/sys_rst_n   |                2 |              8 |
|  dri_clk                    | u_touch_top/u_touch_dri/tp_y_coord_t_3[3]     | u_touch_top/u_touch_dri/sys_rst_n   |                2 |              8 |
|  dri_clk                    | u_touch_top/u_touch_dri/tp_y_coord_t_3[15]    | u_touch_top/u_touch_dri/sys_rst_n   |                2 |              8 |
|  dri_clk                    | u_touch_top/u_i2c_dri_m/addr_t                | u_touch_top/u_touch_dri/sys_rst_n_1 |                3 |              9 |
|  u_lcd_rgb_char/u_rd_id/CLK | u_lcd_rgb_char/u_lcd_driver/sel               | u_touch_top/u_touch_dri/sys_rst_n_1 |                4 |             11 |
|  u_clk_wiz_0/inst/clk_out1  |                                               | u_touch_top/u_touch_dri/sys_rst_n_0 |                4 |             11 |
|  u_clk_wiz_0/inst/clk_out1  | u_lcd_rgb_char/u_rd_id/rd_flag_i_1_n_0        | u_touch_top/u_touch_dri/sys_rst_n_1 |                2 |             11 |
|  dri_clk                    | u_touch_top/u_touch_dri/i2c_addr              | u_touch_top/u_touch_dri/sys_rst_n_1 |                4 |             12 |
|  u_lcd_rgb_char/u_rd_id/CLK |                                               | u_touch_top/u_touch_dri/sys_rst_n_1 |                5 |             12 |
|  dri_clk                    |                                               | u_touch_top/u_touch_dri/sys_rst_n_1 |                6 |             21 |
|  dri_clk                    | u_touch_top/u_touch_dri/tp_x_coord_1          | u_touch_top/u_touch_dri/sys_rst_n_0 |                7 |             32 |
|  dri_clk                    |                                               | u_touch_top/u_touch_dri/sys_rst_n   |               28 |             52 |
+-----------------------------+-----------------------------------------------+-------------------------------------+------------------+----------------+


