#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#define image_2_start_task_initialization_task		(0x18)
#define image_2_initialization_task		(0x18)
#define image_2_start_task_processing_wakeup_request		(0x178)
#define image_2_processing_wakeup_request		(0x178)
#define image_2_start_task_cpu_tx_wakeup_request		(0x1BC0)
#define image_2_cpu_tx_wakeup_request		(0x1BC0)
#define image_2_start_task_debug_routine		(0x4C)
#define image_2_debug_routine		(0x4C)
#define image_2_start_task_cpu_tx_update_fifo_wakeup_request		(0x1B80)
#define image_2_cpu_tx_update_fifo_wakeup_request		(0x1B80)
#define image_2_start_task_cpu_recycle_wakeup_request		(0x20CC)
#define image_2_cpu_recycle_wakeup_request		(0x20CC)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request		(0x2400)
#define image_2_interrupt_coalescing_1st_wakeup_request		(0x2400)
#define image_2_debug_routine_handler		(0xC)
#define image_2_processing_header_update		(0x4C0)
#define image_2_processing_done		(0x5D0)
#define image_2_action_gpe		(0x1010)
#define image_2_action_exception		(0x1024)
#define image_2_gpe_sop_push_replace_ddr_sram_32		(0x1064)
#define image_2_gpe_sop_push_replace_sram_32_64		(0x10A8)
#define image_2_gpe_sop_push_replace_sram_64		(0x10BC)
#define image_2_gpe_sop_push_replace_sram_64_32		(0x10D0)
#define image_2_gpe_sop_pull_replace_ddr_sram_32		(0x10E4)
#define image_2_gpe_sop_pull_replace_sram_32_64		(0x1128)
#define image_2_gpe_sop_pull_replace_sram_64		(0x1178)
#define image_2_gpe_sop_pull_replace_sram_64_32		(0x11B4)
#define image_2_gpe_replace_pointer_32_sram		(0x1204)
#define image_2_gpe_replace_pointer_64_sram		(0x1228)
#define image_2_gpe_replace_16		(0x124C)
#define image_2_gpe_replace_32		(0x1280)
#define image_2_gpe_replace_bits_16		(0x12A4)
#define image_2_gpe_copy_add_16_cl		(0x12D0)
#define image_2_gpe_copy_add_16_sram		(0x12DC)
#define image_2_gpe_copy_bits_16_cl		(0x1324)
#define image_2_gpe_copy_bits_16_sram		(0x1330)
#define image_2_gpe_insert_16		(0x1378)
#define image_2_gpe_delete_16		(0x13E0)
#define image_2_gpe_decrement_8		(0x1420)
#define image_2_gpe_apply_icsum_16		(0x1444)
#define image_2_gpe_apply_icsum_nz_16		(0x1468)
#define image_2_gpe_compute_csum_16_cl		(0x14A4)
#define image_2_gpe_compute_csum_16_sram		(0x14B0)
#define image_2_tcam_cmd_parser_1		(0x157C)
#define image_2_tcam_cmd_parser_2		(0x1588)
#define image_2_tcam_cmd_parser_4		(0x1594)
#define image_2_tcam_cmd_parser_6		(0x15A0)
#define image_2_tcam_cmd_parser_8		(0x15C0)
#define image_2_tcam_cmd_packet		(0x15CC)
#define image_2_tcam_cmd_l3_hdr		(0x15E0)
#define image_2_tcam_cmd_l4_hdr		(0x15F0)
#define image_2_tcam_cmd_ingress_port		(0x1648)
#define image_2_tcam_cmd_gem_flow		(0x1654)
#define image_2_tcam_cmd_src_ip		(0x1660)
#define image_2_tcam_cmd_dst_ip		(0x1688)

#endif
