$date
	Thu Oct 11 03:34:35 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0046 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0046 $end
$var wire 1 " p $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#12
1"
1!
#17
0"
#22
1"
#24
0!
#27
0"
#32
1"
#36
1!
#37
0"
#42
1"
#47
0"
#48
0!
#52
1"
#57
0"
#60
1!
#62
1"
#67
0"
#72
1"
0!
#77
0"
#82
1"
#84
1!
#87
0"
#92
1"
#96
0!
#97
0"
#102
1"
#107
0"
#108
1!
#112
1"
#117
0"
#120
0!
#122
1"
#127
0"
#132
1"
1!
#137
0"
#142
1"
#144
0!
#147
0"
#152
1"
#156
1!
#157
0"
#162
1"
#167
0"
#168
0!
#172
1"
#177
0"
#180
1!
#182
1"
#187
0"
#192
1"
0!
#197
0"
#202
1"
#204
1!
#207
0"
#212
1"
#216
0!
#217
0"
#222
1"
#227
0"
#228
1!
#232
1"
#237
0"
#240
0!
#242
1"
#247
0"
#252
1"
1!
#257
0"
#262
1"
#264
0!
#267
0"
#272
1"
#276
1!
#277
0"
#282
1"
#287
0"
#288
0!
#292
1"
#297
0"
#300
1!
#302
1"
#307
0"
#312
1"
0!
#317
0"
#322
1"
#324
1!
#327
0"
#332
1"
#336
0!
#337
0"
#342
1"
#347
0"
#348
1!
#352
1"
#357
0"
#360
0!
#362
1"
#367
0"
#372
1"
1!
#377
0"
#382
1"
#384
0!
#387
0"
#392
1"
#396
1!
#397
0"
#402
1"
#407
0"
#408
0!
#412
1"
#417
0"
#420
1!
#422
1"
#427
0"
#432
1"
0!
#437
0"
#442
1"
#444
1!
#447
0"
#452
1"
#456
0!
#457
0"
#462
1"
#467
0"
#468
1!
#472
1"
#477
0"
#480
0!
