================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Sat Jun 14 17:46:10 -0700 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         bnn_hls
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              3047
FF:               2656
DSP:              0
BRAM:             4
URAM:             0
SRL:              5


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 5.667       |
| Post-Route     | 7.653       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+----------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                           | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                           | 3047 | 2656 |     | 4    |      |     |        |      |         |          |        |
|   (inst)                                                       |      | 88   |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                                              | 27   | 25   |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032     | 1219 | 830  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032) | 1198 | 828  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_stream_Pipeline_VITIS_LOOP_324_2_fu_5629     | 96   | 24   |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_stream_Pipeline_VITIS_LOOP_324_2_fu_5629) | 84   | 22   |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_stream_Pipeline_VITIS_LOOP_331_3_fu_5635     | 199  | 146  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_stream_Pipeline_VITIS_LOOP_331_3_fu_5635) | 176  | 144  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_stream_Pipeline_VITIS_LOOP_342_4_fu_5905     | 164  | 12   |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_stream_Pipeline_VITIS_LOOP_342_4_fu_5905) | 153  | 10   |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_stream_Pipeline_VITIS_LOOP_349_5_fu_5913     | 150  | 80   |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_stream_Pipeline_VITIS_LOOP_349_5_fu_5913) | 135  | 78   |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_stream_Pipeline_VITIS_LOOP_359_6_fu_6054     | 48   | 11   |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_stream_Pipeline_VITIS_LOOP_359_6_fu_6054) | 39   | 9    |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_stream_Pipeline_VITIS_LOOP_368_7_fu_6059     | 20   | 8    |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_stream_Pipeline_VITIS_LOOP_368_7_fu_6059) | 5    | 6    |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_stream_Pipeline_VITIS_LOOP_49_11_fu_5769     | 151  | 134  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_stream_Pipeline_VITIS_LOOP_49_11_fu_5769) | 142  | 132  |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_stream_Pipeline_VITIS_LOOP_49_12_fu_5985     | 75   | 72   |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_stream_Pipeline_VITIS_LOOP_49_12_fu_5985) | 66   | 70   |     |      |      |     |        |      |         |          |        |
|   grp_feedforward_stream_Pipeline_VITIS_LOOP_49_1_fu_4839      | 498  | 646  |     |      |      |     |        |      |         |          |        |
|     (grp_feedforward_stream_Pipeline_VITIS_LOOP_49_1_fu_4839)  | 481  | 644  |     |      |      |     |        |      |         |          |        |
|   layer1_activations_1_U                                       | 18   |      |     | 2    |      |     |        |      |         |          |        |
|   layer1_activations_U                                         | 3    |      |     | 2    |      |     |        |      |         |          |        |
|   layer2_activations_1_U                                       | 40   | 63   |     |      |      |     |        |      |         |          |        |
|   layer2_activations_2_U                                       | 40   | 63   |     |      |      |     |        |      |         |          |        |
|   layer2_activations_3_U                                       | 40   | 63   |     |      |      |     |        |      |         |          |        |
|   layer2_activations_U                                         | 41   | 63   |     |      |      |     |        |      |         |          |        |
|   layer3_activations_U                                         | 55   | 63   |     |      |      |     |        |      |         |          |        |
|   regslice_both_input_stream_V_data_V_U                        | 55   | 69   |     |      |      |     |        |      |         |          |        |
|   regslice_both_input_stream_V_dest_V_U                        | 13   | 19   |     |      |      |     |        |      |         |          |        |
|   regslice_both_input_stream_V_id_V_U                          | 10   | 13   |     |      |      |     |        |      |         |          |        |
|   regslice_both_input_stream_V_keep_V_U                        | 9    | 11   |     |      |      |     |        |      |         |          |        |
|   regslice_both_input_stream_V_strb_V_U                        | 9    | 11   |     |      |      |     |        |      |         |          |        |
|   regslice_both_input_stream_V_user_V_U                        | 8    | 7    |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_data_V_U                       | 43   | 69   |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_dest_V_U                       | 11   | 19   |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_id_V_U                         | 8    | 13   |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_keep_V_U                       | 7    | 11   |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_last_V_U                       | 4    | 5    |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_strb_V_U                       | 7    | 11   |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_stream_V_user_V_U                       | 7    | 7    |     |      |      |     |        |      |         |          |        |
+----------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 5.73%  | OK     |
| FD                                                        | 50%       | 2.50%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.98%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 1.43%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 1.43%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 48     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.94   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                         | ENDPOINT PIN                                                                           | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                        |                                                                                        |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.347 | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]/C | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_736_fu_6168_reg[0]/D |            6 |        784 |          7.601 |          1.578 |        6.023 |
| Path2 | 2.373 | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]/C | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_81_fu_3548_reg[0]/D  |            6 |        784 |          7.575 |          1.578 |        5.997 |
| Path3 | 2.377 | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]/C | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_595_fu_5604_reg[0]/D |            6 |        784 |          7.570 |          1.578 |        5.992 |
| Path4 | 2.396 | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]/C | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_565_fu_5484_reg[0]/D |            6 |        784 |          7.599 |          1.578 |        6.021 |
| Path5 | 2.448 | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]/C | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_431_fu_4948_reg[0]/D |            6 |        784 |          7.545 |          1.578 |        5.967 |
+-------+-------+--------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                               | Primitive Type       |
    +-------------------------------------------------------------------------------------------+----------------------+
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_736_fu_6168[0]_i_1      | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_736_fu_6168_reg[0]      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_81_fu_3548[0]_i_1       | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_81_fu_3548_reg[0]       | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_595_fu_5604[0]_i_1      | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_595_fu_5604_reg[0]      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_565_fu_5484[0]_i_1      | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_565_fu_5484_reg[0]      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_431_fu_4948[0]_i_1      | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_431_fu_4948_reg[0]      | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                               | Primitive Type       |
    +-------------------------------------------------------------------------------------------+----------------------+
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_736_fu_6168[0]_i_1      | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_736_fu_6168_reg[0]      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_81_fu_3548[0]_i_1       | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_81_fu_3548_reg[0]       | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_595_fu_5604[0]_i_1      | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_595_fu_5604_reg[0]      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_565_fu_5484[0]_i_1      | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_565_fu_5484_reg[0]      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_431_fu_4948[0]_i_1      | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_431_fu_4948_reg[0]      | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                               | Primitive Type       |
    +-------------------------------------------------------------------------------------------+----------------------+
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_736_fu_6168[0]_i_1      | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_736_fu_6168_reg[0]      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_81_fu_3548[0]_i_1       | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_81_fu_3548_reg[0]       | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_595_fu_5604[0]_i_1      | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_595_fu_5604_reg[0]      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_565_fu_5484[0]_i_1      | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_565_fu_5484_reg[0]      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_431_fu_4948[0]_i_1      | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_431_fu_4948_reg[0]      | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                               | Primitive Type       |
    +-------------------------------------------------------------------------------------------+----------------------+
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_736_fu_6168[0]_i_1      | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_736_fu_6168_reg[0]      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_81_fu_3548[0]_i_1       | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_81_fu_3548_reg[0]       | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_595_fu_5604[0]_i_1      | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_595_fu_5604_reg[0]      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_565_fu_5484[0]_i_1      | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_565_fu_5484_reg[0]      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_431_fu_4948[0]_i_1      | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_431_fu_4948_reg[0]      | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                               | Primitive Type       |
    +-------------------------------------------------------------------------------------------+----------------------+
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_736_fu_6168[0]_i_1      | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_736_fu_6168_reg[0]      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_81_fu_3548[0]_i_1       | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_81_fu_3548_reg[0]       | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_595_fu_5604[0]_i_1      | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_595_fu_5604_reg[0]      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_565_fu_5484[0]_i_1      | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_565_fu_5484_reg[0]      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/data_p1_reg[0]                                      | FLOP_LATCH.flop.FDRE |
    | regslice_both_input_stream_V_data_V_U/X0_input_783_fu_6356[0]_i_27                        | LUT.others.LUT2      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_18 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_13 | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_7  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_783_fu_6356_reg[0]_i_2  | CARRY.others.CARRY4  |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_431_fu_4948[0]_i_1      | LUT.others.LUT4      |
    | grp_feedforward_stream_Pipeline_VITIS_LOOP_313_1_fu_4032/X0_input_431_fu_4948_reg[0]      | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------------------+
| Report Type              | Report Location                                                            |
+--------------------------+----------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/feedforward_stream_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/feedforward_stream_failfast_routed.rpt                 |
| power                    | impl/verilog/report/feedforward_stream_power_routed.rpt                    |
| status                   | impl/verilog/report/feedforward_stream_status_routed.rpt                   |
| timing                   | impl/verilog/report/feedforward_stream_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/feedforward_stream_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/feedforward_stream_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/feedforward_stream_utilization_hierarchical_routed.rpt |
+--------------------------+----------------------------------------------------------------------------+


