<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3448" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3448{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3448{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3448{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3448{left:335px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t5_3448{left:421px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.02px;}
#t6_3448{left:78px;bottom:1063px;letter-spacing:-0.18px;}
#t7_3448{left:111px;bottom:1063px;letter-spacing:-0.22px;}
#t8_3448{left:346px;bottom:1063px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t9_3448{left:758px;bottom:1063px;letter-spacing:-0.17px;}
#ta_3448{left:799px;bottom:1063px;letter-spacing:-0.16px;}
#tb_3448{left:835px;bottom:1070px;}
#tc_3448{left:82px;bottom:1039px;}
#td_3448{left:117px;bottom:1039px;}
#te_3448{left:145px;bottom:1039px;letter-spacing:-0.12px;}
#tf_3448{left:145px;bottom:1017px;}
#tg_3448{left:162px;bottom:1017px;letter-spacing:-0.12px;}
#th_3448{left:145px;bottom:1002px;}
#ti_3448{left:162px;bottom:1002px;letter-spacing:-0.11px;}
#tj_3448{left:145px;bottom:987px;}
#tk_3448{left:162px;bottom:987px;letter-spacing:-0.12px;}
#tl_3448{left:755px;bottom:1022px;letter-spacing:-0.13px;}
#tm_3448{left:755px;bottom:1005px;letter-spacing:-0.13px;}
#tn_3448{left:755px;bottom:988px;letter-spacing:-0.13px;}
#to_3448{left:810px;bottom:1022px;letter-spacing:-0.13px;}
#tp_3448{left:810px;bottom:1005px;letter-spacing:-0.13px;}
#tq_3448{left:810px;bottom:988px;letter-spacing:-0.13px;}
#tr_3448{left:145px;bottom:962px;}
#ts_3448{left:162px;bottom:962px;letter-spacing:-0.11px;}
#tt_3448{left:145px;bottom:947px;}
#tu_3448{left:162px;bottom:947px;letter-spacing:-0.11px;}
#tv_3448{left:162px;bottom:932px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tw_3448{left:145px;bottom:917px;}
#tx_3448{left:162px;bottom:917px;letter-spacing:-0.11px;}
#ty_3448{left:755px;bottom:962px;letter-spacing:-0.13px;}
#tz_3448{left:755px;bottom:946px;letter-spacing:-0.13px;}
#t10_3448{left:755px;bottom:912px;letter-spacing:-0.13px;}
#t11_3448{left:810px;bottom:962px;letter-spacing:-0.13px;}
#t12_3448{left:145px;bottom:888px;}
#t13_3448{left:162px;bottom:888px;letter-spacing:-0.12px;word-spacing:-0.29px;}
#t14_3448{left:145px;bottom:872px;}
#t15_3448{left:162px;bottom:872px;letter-spacing:-0.11px;}
#t16_3448{left:145px;bottom:857px;}
#t17_3448{left:162px;bottom:857px;letter-spacing:-0.11px;}
#t18_3448{left:755px;bottom:888px;letter-spacing:-0.13px;}
#t19_3448{left:755px;bottom:854px;letter-spacing:-0.13px;}
#t1a_3448{left:755px;bottom:837px;letter-spacing:-0.13px;}
#t1b_3448{left:810px;bottom:854px;letter-spacing:-0.13px;}
#t1c_3448{left:810px;bottom:837px;letter-spacing:-0.13px;}
#t1d_3448{left:82px;bottom:813px;}
#t1e_3448{left:117px;bottom:813px;}
#t1f_3448{left:145px;bottom:813px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1g_3448{left:145px;bottom:791px;letter-spacing:-0.12px;}
#t1h_3448{left:757px;bottom:796px;letter-spacing:-0.2px;}
#t1i_3448{left:811px;bottom:796px;letter-spacing:-0.2px;}
#t1j_3448{left:82px;bottom:767px;}
#t1k_3448{left:117px;bottom:767px;}
#t1l_3448{left:145px;bottom:767px;letter-spacing:-0.12px;}
#t1m_3448{left:452px;bottom:774px;}
#t1n_3448{left:145px;bottom:745px;}
#t1o_3448{left:162px;bottom:745px;letter-spacing:-0.11px;}
#t1p_3448{left:145px;bottom:730px;}
#t1q_3448{left:162px;bottom:730px;letter-spacing:-0.12px;}
#t1r_3448{left:162px;bottom:715px;letter-spacing:-0.12px;}
#t1s_3448{left:145px;bottom:700px;}
#t1t_3448{left:162px;bottom:700px;letter-spacing:-0.11px;}
#t1u_3448{left:145px;bottom:684px;}
#t1v_3448{left:162px;bottom:684px;letter-spacing:-0.12px;}
#t1w_3448{left:755px;bottom:750px;letter-spacing:-0.13px;}
#t1x_3448{left:755px;bottom:716px;letter-spacing:-0.13px;}
#t1y_3448{left:755px;bottom:666px;letter-spacing:-0.13px;}
#t1z_3448{left:755px;bottom:649px;letter-spacing:-0.13px;}
#t20_3448{left:810px;bottom:750px;letter-spacing:-0.13px;}
#t21_3448{left:810px;bottom:716px;letter-spacing:-0.13px;}
#t22_3448{left:810px;bottom:666px;letter-spacing:-0.13px;}
#t23_3448{left:810px;bottom:649px;letter-spacing:-0.13px;}
#t24_3448{left:145px;bottom:625px;}
#t25_3448{left:162px;bottom:625px;letter-spacing:-0.12px;}
#t26_3448{left:145px;bottom:609px;}
#t27_3448{left:162px;bottom:609px;letter-spacing:-0.11px;}
#t28_3448{left:162px;bottom:594px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t29_3448{left:145px;bottom:579px;}
#t2a_3448{left:162px;bottom:579px;letter-spacing:-0.11px;}
#t2b_3448{left:162px;bottom:564px;letter-spacing:-0.16px;}
#t2c_3448{left:755px;bottom:625px;letter-spacing:-0.13px;}
#t2d_3448{left:755px;bottom:608px;letter-spacing:-0.13px;}
#t2e_3448{left:755px;bottom:574px;letter-spacing:-0.13px;}
#t2f_3448{left:810px;bottom:625px;letter-spacing:-0.13px;}
#t2g_3448{left:810px;bottom:608px;letter-spacing:-0.13px;}
#t2h_3448{left:145px;bottom:539px;}
#t2i_3448{left:162px;bottom:539px;letter-spacing:-0.11px;word-spacing:-0.52px;}
#t2j_3448{left:162px;bottom:524px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2k_3448{left:162px;bottom:509px;letter-spacing:-0.12px;}
#t2l_3448{left:145px;bottom:493px;}
#t2m_3448{left:162px;bottom:493px;letter-spacing:-0.11px;}
#t2n_3448{left:145px;bottom:478px;}
#t2o_3448{left:162px;bottom:478px;letter-spacing:-0.11px;}
#t2p_3448{left:755px;bottom:539px;letter-spacing:-0.13px;}
#t2q_3448{left:755px;bottom:472px;letter-spacing:-0.13px;}
#t2r_3448{left:755px;bottom:455px;letter-spacing:-0.13px;}
#t2s_3448{left:810px;bottom:539px;letter-spacing:-0.13px;}
#t2t_3448{left:810px;bottom:472px;letter-spacing:-0.13px;}
#t2u_3448{left:810px;bottom:455px;letter-spacing:-0.13px;}
#t2v_3448{left:82px;bottom:431px;}
#t2w_3448{left:117px;bottom:431px;}
#t2x_3448{left:145px;bottom:431px;letter-spacing:-0.12px;}
#t2y_3448{left:362px;bottom:437px;letter-spacing:0.07px;word-spacing:-0.13px;}
#t2z_3448{left:145px;bottom:409px;}
#t30_3448{left:162px;bottom:409px;letter-spacing:-0.11px;}
#t31_3448{left:145px;bottom:394px;}
#t32_3448{left:162px;bottom:394px;letter-spacing:-0.12px;}
#t33_3448{left:145px;bottom:379px;}
#t34_3448{left:162px;bottom:379px;letter-spacing:-0.11px;}
#t35_3448{left:755px;bottom:414px;letter-spacing:-0.13px;}
#t36_3448{left:755px;bottom:380px;letter-spacing:-0.13px;}
#t37_3448{left:755px;bottom:347px;letter-spacing:-0.13px;}
#t38_3448{left:810px;bottom:414px;letter-spacing:-0.13px;}
#t39_3448{left:810px;bottom:380px;letter-spacing:-0.13px;}
#t3a_3448{left:810px;bottom:347px;letter-spacing:-0.13px;}
#t3b_3448{left:145px;bottom:322px;}
#t3c_3448{left:162px;bottom:322px;letter-spacing:-0.11px;}
#t3d_3448{left:145px;bottom:307px;}
#t3e_3448{left:162px;bottom:307px;letter-spacing:-0.12px;}
#t3f_3448{left:145px;bottom:292px;}
#t3g_3448{left:162px;bottom:292px;letter-spacing:-0.11px;}
#t3h_3448{left:145px;bottom:276px;}
#t3i_3448{left:162px;bottom:276px;letter-spacing:-0.11px;}
#t3j_3448{left:755px;bottom:322px;letter-spacing:-0.13px;}
#t3k_3448{left:755px;bottom:305px;letter-spacing:-0.13px;}
#t3l_3448{left:755px;bottom:289px;letter-spacing:-0.13px;}
#t3m_3448{left:758px;bottom:255px;letter-spacing:-0.1px;}
#t3n_3448{left:810px;bottom:322px;letter-spacing:-0.13px;}
#t3o_3448{left:810px;bottom:305px;letter-spacing:-0.13px;}
#t3p_3448{left:810px;bottom:289px;letter-spacing:-0.13px;}
#t3q_3448{left:810px;bottom:255px;letter-spacing:-0.13px;}
#t3r_3448{left:75px;bottom:231px;letter-spacing:-0.16px;}
#t3s_3448{left:75px;bottom:211px;letter-spacing:-0.12px;}
#t3t_3448{left:90px;bottom:211px;letter-spacing:-0.11px;word-spacing:-0.59px;}
#t3u_3448{left:90px;bottom:194px;letter-spacing:-0.12px;}
#t3v_3448{left:75px;bottom:174px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t3w_3448{left:90px;bottom:157px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3x_3448{left:75px;bottom:137px;letter-spacing:-0.11px;}

.s1_3448{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3448{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3448{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3448{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s5_3448{font-size:11px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_3448{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3448{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_3448{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3448" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3448Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3448" style="-webkit-user-select: none;"><object width="935" height="1210" data="3448/3448.svg" type="image/svg+xml" id="pdf3448" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3448" class="t s1_3448">12-12 </span><span id="t2_3448" class="t s1_3448">Vol. 3A </span>
<span id="t3_3448" class="t s2_3448">MEMORY CACHE CONTROL </span>
<span id="t4_3448" class="t s3_3448">Table 12-5. </span><span id="t5_3448" class="t s3_3448">Cache Operating Modes </span>
<span id="t6_3448" class="t s4_3448">CD </span><span id="t7_3448" class="t s4_3448">NW </span><span id="t8_3448" class="t s4_3448">Caching and Read/Write Policy </span><span id="t9_3448" class="t s4_3448">L1 </span><span id="ta_3448" class="t s4_3448">L2/L3 </span>
<span id="tb_3448" class="t s5_3448">1 </span>
<span id="tc_3448" class="t s6_3448">0 </span><span id="td_3448" class="t s6_3448">0 </span><span id="te_3448" class="t s6_3448">Normal Cache Mode. Highest performance cache operation. </span>
<span id="tf_3448" class="t s6_3448">• </span><span id="tg_3448" class="t s6_3448">Read hits access the cache; read misses may cause replacement. </span>
<span id="th_3448" class="t s6_3448">• </span><span id="ti_3448" class="t s6_3448">Write hits update the cache. </span>
<span id="tj_3448" class="t s6_3448">• </span><span id="tk_3448" class="t s6_3448">Only writes to shared lines and write misses update system memory. </span>
<span id="tl_3448" class="t s6_3448">Yes </span>
<span id="tm_3448" class="t s6_3448">Yes </span>
<span id="tn_3448" class="t s6_3448">Yes </span>
<span id="to_3448" class="t s6_3448">Yes </span>
<span id="tp_3448" class="t s6_3448">Yes </span>
<span id="tq_3448" class="t s6_3448">Yes </span>
<span id="tr_3448" class="t s6_3448">• </span><span id="ts_3448" class="t s6_3448">Write misses cause cache line fills. </span>
<span id="tt_3448" class="t s6_3448">• </span><span id="tu_3448" class="t s6_3448">Write hits can change shared lines to modified under control of the MTRRs and with associated </span>
<span id="tv_3448" class="t s6_3448">read invalidation cycle. </span>
<span id="tw_3448" class="t s6_3448">• </span><span id="tx_3448" class="t s6_3448">(Pentium processor only.) Write misses do not cause cache line fills. </span>
<span id="ty_3448" class="t s6_3448">Yes </span>
<span id="tz_3448" class="t s6_3448">Yes </span>
<span id="t10_3448" class="t s6_3448">Yes </span>
<span id="t11_3448" class="t s6_3448">Yes </span>
<span id="t12_3448" class="t s6_3448">• </span><span id="t13_3448" class="t s6_3448">(Pentium processor only.) Write hits can change shared lines to exclusive under control of WB/WT#. </span>
<span id="t14_3448" class="t s6_3448">• </span><span id="t15_3448" class="t s6_3448">Invalidation is allowed. </span>
<span id="t16_3448" class="t s6_3448">• </span><span id="t17_3448" class="t s6_3448">External snoop traffic is supported. </span>
<span id="t18_3448" class="t s6_3448">Yes </span>
<span id="t19_3448" class="t s6_3448">Yes </span>
<span id="t1a_3448" class="t s6_3448">Yes </span>
<span id="t1b_3448" class="t s6_3448">Yes </span>
<span id="t1c_3448" class="t s6_3448">Yes </span>
<span id="t1d_3448" class="t s6_3448">0 </span><span id="t1e_3448" class="t s6_3448">1 </span><span id="t1f_3448" class="t s6_3448">Invalid setting. </span>
<span id="t1g_3448" class="t s6_3448">Generates a general-protection exception (#GP) with an error code of 0. </span>
<span id="t1h_3448" class="t s6_3448">NA </span><span id="t1i_3448" class="t s6_3448">NA </span>
<span id="t1j_3448" class="t s6_3448">1 </span><span id="t1k_3448" class="t s6_3448">0 </span><span id="t1l_3448" class="t s6_3448">No-fill Cache Mode. Memory coherency is maintained. </span>
<span id="t1m_3448" class="t s7_3448">3 </span>
<span id="t1n_3448" class="t s6_3448">• </span><span id="t1o_3448" class="t s6_3448">(Pentium 4 and later processor families.) State of processor after a power up or reset. </span>
<span id="t1p_3448" class="t s6_3448">• </span><span id="t1q_3448" class="t s6_3448">Read hits access the cache; read misses do not cause replacement (see Pentium 4 and Intel Xeon </span>
<span id="t1r_3448" class="t s6_3448">processors reference below). </span>
<span id="t1s_3448" class="t s6_3448">• </span><span id="t1t_3448" class="t s6_3448">Write hits update the cache. </span>
<span id="t1u_3448" class="t s6_3448">• </span><span id="t1v_3448" class="t s6_3448">Only writes to shared lines and write misses update system memory. </span>
<span id="t1w_3448" class="t s6_3448">Yes </span>
<span id="t1x_3448" class="t s6_3448">Yes </span>
<span id="t1y_3448" class="t s6_3448">Yes </span>
<span id="t1z_3448" class="t s6_3448">Yes </span>
<span id="t20_3448" class="t s6_3448">Yes </span>
<span id="t21_3448" class="t s6_3448">Yes </span>
<span id="t22_3448" class="t s6_3448">Yes </span>
<span id="t23_3448" class="t s6_3448">Yes </span>
<span id="t24_3448" class="t s6_3448">• </span><span id="t25_3448" class="t s6_3448">Write misses access memory. </span>
<span id="t26_3448" class="t s6_3448">• </span><span id="t27_3448" class="t s6_3448">Write hits can change shared lines to exclusive under control of the MTRRs and with associated </span>
<span id="t28_3448" class="t s6_3448">read invalidation cycle. </span>
<span id="t29_3448" class="t s6_3448">• </span><span id="t2a_3448" class="t s6_3448">(Pentium processor only.) Write hits can change shared lines to exclusive under control of the </span>
<span id="t2b_3448" class="t s6_3448">WB/WT#. </span>
<span id="t2c_3448" class="t s6_3448">Yes </span>
<span id="t2d_3448" class="t s6_3448">Yes </span>
<span id="t2e_3448" class="t s6_3448">Yes </span>
<span id="t2f_3448" class="t s6_3448">Yes </span>
<span id="t2g_3448" class="t s6_3448">Yes </span>
<span id="t2h_3448" class="t s6_3448">• </span><span id="t2i_3448" class="t s6_3448">(P6 and later processor families only.) Strict memory ordering is not enforced unless the MTRRs are </span>
<span id="t2j_3448" class="t s6_3448">disabled and/or all memory is referenced as uncached (see Section 7.2.4., “Strengthening or </span>
<span id="t2k_3448" class="t s6_3448">Weakening the Memory Ordering Model”). </span>
<span id="t2l_3448" class="t s6_3448">• </span><span id="t2m_3448" class="t s6_3448">Invalidation is allowed. </span>
<span id="t2n_3448" class="t s6_3448">• </span><span id="t2o_3448" class="t s6_3448">External snoop traffic is supported. </span>
<span id="t2p_3448" class="t s6_3448">Yes </span>
<span id="t2q_3448" class="t s6_3448">Yes </span>
<span id="t2r_3448" class="t s6_3448">Yes </span>
<span id="t2s_3448" class="t s6_3448">Yes </span>
<span id="t2t_3448" class="t s6_3448">Yes </span>
<span id="t2u_3448" class="t s6_3448">Yes </span>
<span id="t2v_3448" class="t s6_3448">1 </span><span id="t2w_3448" class="t s6_3448">1 </span><span id="t2x_3448" class="t s6_3448">Memory coherency is not maintained. </span>
<span id="t2y_3448" class="t s7_3448">2, 3 </span>
<span id="t2z_3448" class="t s6_3448">• </span><span id="t30_3448" class="t s6_3448">(P6 family and Pentium processors.) State of the processor after a power up or reset. </span>
<span id="t31_3448" class="t s6_3448">• </span><span id="t32_3448" class="t s6_3448">Read hits access the cache; read misses do not cause replacement. </span>
<span id="t33_3448" class="t s6_3448">• </span><span id="t34_3448" class="t s6_3448">Write hits update the cache and change exclusive lines to modified. </span>
<span id="t35_3448" class="t s6_3448">Yes </span>
<span id="t36_3448" class="t s6_3448">Yes </span>
<span id="t37_3448" class="t s6_3448">Yes </span>
<span id="t38_3448" class="t s6_3448">Yes </span>
<span id="t39_3448" class="t s6_3448">Yes </span>
<span id="t3a_3448" class="t s6_3448">Yes </span>
<span id="t3b_3448" class="t s6_3448">• </span><span id="t3c_3448" class="t s6_3448">Shared lines remain shared after write hit. </span>
<span id="t3d_3448" class="t s6_3448">• </span><span id="t3e_3448" class="t s6_3448">Write misses access memory. </span>
<span id="t3f_3448" class="t s6_3448">• </span><span id="t3g_3448" class="t s6_3448">Invalidation is inhibited when snooping; but is allowed with INVD and WBINVD instructions. </span>
<span id="t3h_3448" class="t s6_3448">• </span><span id="t3i_3448" class="t s6_3448">External snoop traffic is supported. </span>
<span id="t3j_3448" class="t s6_3448">Yes </span>
<span id="t3k_3448" class="t s6_3448">Yes </span>
<span id="t3l_3448" class="t s6_3448">Yes </span>
<span id="t3m_3448" class="t s6_3448">No </span>
<span id="t3n_3448" class="t s6_3448">Yes </span>
<span id="t3o_3448" class="t s6_3448">Yes </span>
<span id="t3p_3448" class="t s6_3448">Yes </span>
<span id="t3q_3448" class="t s6_3448">Yes </span>
<span id="t3r_3448" class="t s8_3448">NOTES: </span>
<span id="t3s_3448" class="t s6_3448">1. </span><span id="t3t_3448" class="t s6_3448">The L2/L3 column in this table is definitive for the Pentium 4, Intel Xeon, and P6 family processors. It is intended to represent what </span>
<span id="t3u_3448" class="t s6_3448">could be implemented in a system based on a Pentium processor with an external, platform specific, write-back L2 cache. </span>
<span id="t3v_3448" class="t s6_3448">2. The Pentium 4 and more recent processor families do not support this mode; setting the CD and NW bits to 1 selects the no-fill </span>
<span id="t3w_3448" class="t s6_3448">cache mode. </span>
<span id="t3x_3448" class="t s6_3448">3. Not supported In Intel Atom processors. If CD = 1 in an Intel Atom processor, caching is disabled. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
