INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guanrenyang/AI3615-AI-Chip-Design/Lab2/lab2/lab2.srcs/sources_1/imports/lab2_src/PE_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guanrenyang/AI3615-AI-Chip-Design/Lab2/lab2/lab2.srcs/sources_1/imports/lab2_src/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol result_addr, assumed default net type wire [/home/guanrenyang/AI3615-AI-Chip-Design/Lab2/lab2/lab2.srcs/sources_1/imports/lab2_src/controller.sv:59]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guanrenyang/AI3615-AI-Chip-Design/Lab2/lab2/lab2.srcs/sources_1/imports/lab2_src/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guanrenyang/AI3615-AI-Chip-Design/Lab2/lab2/lab2.srcs/sources_1/imports/lab2_src/elementwise_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module elementwise_array
INFO: [VRFC 10-2458] undeclared symbol i, assumed default net type wire [/home/guanrenyang/AI3615-AI-Chip-Design/Lab2/lab2/lab2.srcs/sources_1/imports/lab2_src/elementwise_array.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guanrenyang/AI3615-AI-Chip-Design/Lab2/lab2/lab2.srcs/sources_1/imports/lab2_src/elementwise_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module elementwise_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guanrenyang/AI3615-AI-Chip-Design/Lab2/lab2/lab2.srcs/sources_1/imports/lab2_src/input_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guanrenyang/AI3615-AI-Chip-Design/Lab2/lab2/lab2.srcs/sources_1/imports/lab2_src/instruction_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guanrenyang/AI3615-AI-Chip-Design/Lab2/lab2/lab2.srcs/sources_1/imports/lab2_src/shared_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guanrenyang/AI3615-AI-Chip-Design/Lab2/lab2/lab2.srcs/sources_1/imports/lab2_src/weight_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guanrenyang/AI3615-AI-Chip-Design/Lab2/lab2/lab2.srcs/sources_1/imports/lab2_src/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guanrenyang/AI3615-AI-Chip-Design/Lab2/lab2/lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
