
---------- Begin Simulation Statistics ----------
final_tick                                  504191304                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 762653                       # Simulator instruction rate (inst/s)
host_mem_usage                                 655684                       # Number of bytes of host memory used
host_op_rate                                   903763                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.55                       # Real time elapsed on the host
host_tick_rate                              915535299                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      419940                       # Number of instructions simulated
sim_ops                                        497697                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000504                       # Number of seconds simulated
sim_ticks                                   504191304                       # Number of ticks simulated
system.cpu.Branches                             89304                       # Number of branches fetched
system.cpu.committedInsts                      419940                       # Number of instructions committed
system.cpu.committedOps                        497697                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          1514088                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               1514087.996997                       # Number of busy cycles
system.cpu.num_cc_register_reads              1737486                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              241320                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        60277                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                       19852                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.003003                       # Number of idle cycles
system.cpu.num_int_alu_accesses                427514                       # Number of integer alu accesses
system.cpu.num_int_insts                       427514                       # number of integer instructions
system.cpu.num_int_register_reads              676871                       # number of times the integer registers were read
system.cpu.num_int_register_writes             302809                       # number of times the integer registers were written
system.cpu.num_load_insts                       82981                       # Number of load instructions
system.cpu.num_mem_refs                        155079                       # number of memory refs
system.cpu.num_store_insts                      72098                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  42                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 13                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                    343364     68.41%     68.41% # Class of executed instruction
system.cpu.op_class::IntMult                     3435      0.68%     69.10% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                 21      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     69.10% # Class of executed instruction
system.cpu.op_class::MemRead                    82981     16.53%     85.63% # Class of executed instruction
system.cpu.op_class::MemWrite                   72098     14.37%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     501899                       # Class of executed instruction
system.cpu.workload.numSyscalls                   510                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1549                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3495                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data       150181                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           150181                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       150202                       # number of overall hits
system.cpu.dcache.overall_hits::total          150202                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          159                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            159                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          171                       # number of overall misses
system.cpu.dcache.overall_misses::total           171                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     13405252                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13405252                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     13405252                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13405252                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       150340                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       150340                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       150373                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       150373                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001058                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001058                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001137                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001137                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84309.761006                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84309.761006                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78393.286550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78393.286550                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            2                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          157                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          157                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          165                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          165                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13126780                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13126780                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13816779                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13816779                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001044                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001044                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001097                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001097                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 83610.063694                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83610.063694                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83738.054545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83738.054545                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        81254                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           81254                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           91                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            91                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7770559                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7770559                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        81345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        81345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001119                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001119                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 85390.758242                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85390.758242                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           89                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           89                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7549261                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7549261                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84823.157303                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84823.157303                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        68927                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          68927                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           68                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5634693                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5634693                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        68995                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        68995                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82863.132353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82863.132353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           68                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           68                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5577519                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5577519                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000986                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000986                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82022.338235                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82022.338235                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           33                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           33                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.363636                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.363636                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       689999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       689999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.242424                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.242424                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 86249.875000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86249.875000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1018                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1018                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1018                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1018                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    504191304                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           147.429800                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              152403                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               165                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            923.654545                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            182000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   147.429800                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.143974                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.143974                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.161133                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            304983                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           304983                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    504191304                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    504191304                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    504191304                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       487169                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           487169                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       487169                       # number of overall hits
system.cpu.icache.overall_hits::total          487169                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1794                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1794                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1794                       # number of overall misses
system.cpu.icache.overall_misses::total          1794                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     57871071                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57871071                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     57871071                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57871071                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       488963                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       488963                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       488963                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       488963                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003669                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003669                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003669                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003669                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 32258.122074                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32258.122074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 32258.122074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32258.122074                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1536                       # number of writebacks
system.cpu.icache.writebacks::total              1536                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1794                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1794                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1794                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1794                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     56376838                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     56376838                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     56376838                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     56376838                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003669                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003669                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003669                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003669                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31425.216276                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31425.216276                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31425.216276                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31425.216276                       # average overall mshr miss latency
system.cpu.icache.replacements                   1536                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       487169                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          487169                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1794                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1794                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     57871071                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57871071                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       488963                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       488963                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003669                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003669                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 32258.122074                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32258.122074                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1794                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1794                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     56376838                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     56376838                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003669                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003669                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31425.216276                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31425.216276                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    504191304                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           220.271948                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              488963                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1794                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            272.554627                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             96000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   220.271948                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.430219                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.430219                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          258                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.503906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            979720                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           979720                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    504191304                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    504191304                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    504191304                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    504191304                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples        35.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000047100                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000978437730                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2572                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 15                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1959                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1534                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1959                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1534                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1504                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1499                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.02                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1959                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1534                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    419.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-423            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   96256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  125376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                98176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    248.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     504101061                       # Total gap between requests
system.mem_ctrls.avgGap                     144317.51                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        18624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        10496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         1024                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 36938360.206228390336                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 20817495.099042806774                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2030975.131613932317                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1794                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          165                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1534                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     15257006                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      8529026                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks   7056666723                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst      8504.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     51691.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4600173.87                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       114816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        10560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        125376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       114816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       114816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1794                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          165                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1959                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    227723087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     20944431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        248667518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    227723087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    227723087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    227723087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     20944431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       248667518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  455                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  16                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           89                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           58                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           46                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           83                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           48                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           77                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            4                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                10545532                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               2648100                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           23786032                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                23176.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5820.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           52276.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 12                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate             0.00                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           75.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          459                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    65.673203                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    64.639598                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    23.487755                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::64-127          456     99.35%     99.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::192-255            1      0.22%     99.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-319            1      0.22%     99.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-575            1      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          459                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 29120                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               1024                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               57.755855                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                2.030975                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 10996.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate                2.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    504191304                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy             0                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower            0                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    449731058                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     27090000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     27370246                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    504191304                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1891                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1536                       # Transaction distribution
system.membus.trans_dist::ReadExReq                68                       # Transaction distribution
system.membus.trans_dist::ReadExResp               68                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1794                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            97                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         5124                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          330                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   5454                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       213120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        10560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  223680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1959                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.007657                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.087191                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1944     99.23%     99.23% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.77%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1959                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    504191304                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            10858610                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9223334                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy             966644                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
