Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o C:/ncue_logic_design/project2/project2_Moore_project2_Moore_sch_tb_isim_beh.exe -prj C:/ncue_logic_design/project2/project2_Moore_project2_Moore_sch_tb_beh.prj work.project2_Moore_project2_Moore_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "C:/ncue_logic_design/project2/project2_Moore.vf" into library work
Analyzing Verilog file "C:/ncue_logic_design/project2/test7.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module GND
Compiling module FDCP
Compiling module FD_MXILINX_project2_Moore
Compiling module OR3
Compiling module AND3B1
Compiling module AND2
Compiling module AND2B1
Compiling module AND3B2
Compiling module AND4B2
Compiling module OR2
Compiling module INV
Compiling module AND2B2
Compiling module project2_Moore
Compiling module project2_Moore_project2_Moore_sc...
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 15 Verilog Units
Built simulation executable C:/ncue_logic_design/project2/project2_Moore_project2_Moore_sch_tb_isim_beh.exe
Fuse Memory Usage: 29196 KB
Fuse CPU Usage: 187 ms
