#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x103259160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x103256fa0 .scope module, "tb_simple_loopback" "tb_simple_loopback" 3 4;
 .timescale -9 -12;
P_0x1032585c0 .param/l "CLOCK_PERIOD" 0 3 12, +C4<00000000000000000000000000001010>;
P_0x103258600 .param/l "D" 0 3 8, +C4<00000000000000000000000000000110>;
P_0x103258640 .param/l "G0_OCT" 0 3 10, C4<00000111>;
P_0x103258680 .param/l "G1_OCT" 0 3 11, C4<00000101>;
P_0x1032586c0 .param/l "K" 0 3 6, +C4<00000000000000000000000000000011>;
P_0x103258700 .param/l "M" 0 3 7, +C4<000000000000000000000000000000010>;
P_0x103258740 .param/l "WM" 0 3 9, +C4<00000000000000000000000000000110>;
v0xca70b4aa0_0 .var/i "bit_count", 31 0;
v0xca70b4b40_0 .var "clk", 0 0;
v0xca70b4be0_0 .net "dec_bit", 0 0, L_0xca7031260;  1 drivers
v0xca70b4c80_0 .net "dec_bit_valid", 0 0, L_0xca70311f0;  1 drivers
v0xca70b4d20_0 .var "dec_bits", 0 15;
v0xca70b4dc0_0 .var "enc_state", 1 0;
v0xca70b4e60_0 .var "force_state0", 0 0;
v0xca70b4f00_0 .var/i "i", 31 0;
v0xca70b4fa0_0 .var "info_bits", 0 15;
v0xca70b5040_0 .var/i "match_count", 31 0;
v0xca70b50e0_0 .var "rst", 0 0;
v0xca70b5180_0 .var "rx_sym", 1 0;
v0xca70b5220_0 .net "rx_sym_ready", 0 0, L_0xca70b5540;  1 drivers
v0xca70b52c0_0 .var "rx_sym_valid", 0 0;
v0xca70b5360_0 .var/i "total_check", 31 0;
v0xca70b5400_0 .var "y0", 0 0;
v0xca70b54a0_0 .var "y1", 0 0;
S_0x10324f260 .scope module, "dut" "tt_um_viterbi_core" 3 21, 4 3 0, S_0x103256fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx_sym_valid";
    .port_info 3 /OUTPUT 1 "rx_sym_ready";
    .port_info 4 /INPUT 2 "rx_sym";
    .port_info 5 /OUTPUT 1 "dec_bit_valid";
    .port_info 6 /OUTPUT 1 "dec_bit";
    .port_info 7 /INPUT 1 "force_state0";
P_0x10325c7a0 .param/l "D" 0 4 5, +C4<00000000000000000000000000000110>;
P_0x10325c7e0 .param/l "G0_OCT" 0 4 7, +C4<00000000000000000000000000000111>;
P_0x10325c820 .param/l "G1_OCT" 0 4 8, +C4<00000000000000000000000000000101>;
P_0x10325c860 .param/l "K" 0 4 4, +C4<00000000000000000000000000000011>;
P_0x10325c8a0 .param/l "M" 1 4 26, +C4<00000000000000000000000000000010>;
P_0x10325c8e0 .param/l "MSB_MASK" 1 4 206, C4<10>;
P_0x10325c920 .param/l "S" 1 4 27, +C4<00000000000000000000000000000100>;
P_0x10325c960 .param/l "TRACE_ADDR_W" 1 4 29, +C4<00000000000000000000000000000011>;
P_0x10325c9a0 .param/l "Wb" 1 4 28, +C4<00000000000000000000000000000010>;
P_0x10325c9e0 .param/l "Wm" 0 4 6, +C4<00000000000000000000000000000110>;
enum0xca7068100 .enum4 (2)
   "ST_IDLE" 2'b00,
   "ST_SWEEP" 2'b01,
   "ST_COMMIT" 2'b10,
   "ST_TRACE" 2'b11
 ;
L_0x103242a10 .functor AND 1, v0xca70b52c0_0, L_0xca70b5540, C4<1>, C4<1>;
L_0xca7030fc0 .functor BUFZ 2, L_0xca70b59a0, C4<00>, C4<00>, C4<00>;
L_0xca6878208 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
L_0x10324a860 .functor OR 2, L_0xca70b59a0, L_0xca6878208, C4<00>, C4<00>;
L_0xca7031110 .functor BUFZ 3, L_0xca70b6620, C4<000>, C4<000>, C4<000>;
L_0xca7031180 .functor BUFZ 2, L_0xca70b64e0, C4<00>, C4<00>, C4<00>;
L_0xca70311f0 .functor BUFZ 1, v0xca70b1540_0, C4<0>, C4<0>, C4<0>;
L_0xca7031260 .functor BUFZ 1, v0xca70b14a0_0, C4<0>, C4<0>, C4<0>;
L_0xca6878010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xca70b1d60_0 .net/2u *"_ivl_0", 1 0, L_0xca6878010;  1 drivers
L_0xca68780a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xca70b1e00_0 .net/2u *"_ivl_10", 31 0, L_0xca68780a0;  1 drivers
L_0xca68780e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xca70b1ea0_0 .net/2u *"_ivl_14", 1 0, L_0xca68780e8;  1 drivers
L_0xca6878130 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xca70b1f40_0 .net/2u *"_ivl_18", 1 0, L_0xca6878130;  1 drivers
L_0xca6878178 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xca70b1fe0_0 .net/2u *"_ivl_22", 1 0, L_0xca6878178;  1 drivers
v0xca70b2080_0 .net *"_ivl_28", 0 0, L_0xca70b5900;  1 drivers
L_0xca68781c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xca70b2120_0 .net *"_ivl_30", 0 0, L_0xca68781c0;  1 drivers
v0xca70b21c0_0 .net/2u *"_ivl_34", 1 0, L_0xca6878208;  1 drivers
L_0xca68784d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xca70b2260_0 .net/2u *"_ivl_40", 1 0, L_0xca68784d8;  1 drivers
L_0xca6878520 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xca70b2300_0 .net/2u *"_ivl_44", 2 0, L_0xca6878520;  1 drivers
v0xca70b23a0_0 .net *"_ivl_46", 0 0, L_0xca70b6580;  1 drivers
L_0xca6878568 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0xca70b2440_0 .net/2u *"_ivl_48", 2 0, L_0xca6878568;  1 drivers
L_0xca68785b0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xca70b24e0_0 .net/2u *"_ivl_50", 2 0, L_0xca68785b0;  1 drivers
v0xca70b2580_0 .net *"_ivl_52", 2 0, L_0xca6c64c80;  1 drivers
L_0xca68785f8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xca70b2620_0 .net/2u *"_ivl_56", 1 0, L_0xca68785f8;  1 drivers
v0xca70b26c0_0 .net *"_ivl_6", 31 0, L_0xca70b55e0;  1 drivers
L_0xca6878058 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xca70b2760_0 .net *"_ivl_9", 29 0, L_0xca6878058;  1 drivers
v0xca70b2800_0 .net "accept_sym", 0 0, L_0x103242a10;  1 drivers
v0xca70b28a0_0 .net "base_pred", 1 0, L_0xca70b59a0;  1 drivers
v0xca70b2940_0 .var "best_metric", 5 0;
v0xca70b29e0_0 .var "best_state", 1 0;
v0xca70b2a80_0 .net "bit_in", 0 0, L_0xca70b5a40;  1 drivers
v0xca70b2b20_0 .net "bm0", 1 0, L_0xca7031030;  1 drivers
v0xca70b2bc0_0 .net "bm1", 1 0, L_0xca70310a0;  1 drivers
v0xca70b2c60_0 .net "clk", 0 0, v0xca70b4b40_0;  1 drivers
v0xca70b2d00_0 .net "dec_bit", 0 0, L_0xca7031260;  alias, 1 drivers
v0xca70b2da0_0 .net "dec_bit_valid", 0 0, L_0xca70311f0;  alias, 1 drivers
v0xca70b2e40_0 .net "exp0", 1 0, v0xca7077a20_0;  1 drivers
v0xca70b2ee0_0 .net "exp1", 1 0, v0xca7077ca0_0;  1 drivers
v0xca70b2f80_0 .net "force_state0", 0 0, v0xca70b4e60_0;  1 drivers
v0xca70b3020_0 .var "init_frame_pulse", 0 0;
v0xca70b30c0_0 .var "init_pending", 0 0;
v0xca70b3160_0 .net "last_idx", 0 0, L_0xca70b5680;  1 drivers
v0xca70b3200_0 .net "p0", 1 0, L_0xca7030fc0;  1 drivers
v0xca70b32a0_0 .net "p1", 1 0, L_0x10324a860;  1 drivers
v0xca70b3340_0 .net "pm0", 5 0, v0xca70b03c0_0;  1 drivers
v0xca70b33e0_0 .net "pm1", 5 0, v0xca70b0460_0;  1 drivers
v0xca70b3480_0 .net "pm_out", 5 0, L_0xca70b6300;  1 drivers
v0xca70b3520_0 .net "pm_wr_en", 0 0, L_0xca70b5720;  1 drivers
v0xca70b35c0_0 .net "prev_bank_sel", 0 0, v0xca70b01e0_0;  1 drivers
v0xca70b3660_0 .net "rst", 0 0, v0xca70b50e0_0;  1 drivers
v0xca70b3700_0 .net "rx_sym", 1 0, v0xca70b5180_0;  1 drivers
v0xca70b37a0_0 .var "rx_sym_q", 1 0;
v0xca70b3840_0 .net "rx_sym_ready", 0 0, L_0xca70b5540;  alias, 1 drivers
v0xca70b38e0_0 .net "rx_sym_valid", 0 0, v0xca70b52c0_0;  1 drivers
v0xca70b3980_0 .net "s_end_mux", 1 0, L_0xca70b64e0;  1 drivers
v0xca70b3a20_0 .var "s_end_state", 1 0;
v0xca70b3ac0_0 .var "state", 1 0;
v0xca70b3b60_0 .var "state_next", 1 0;
v0xca70b3c00_0 .var "surv_row", 3 0;
v0xca70b3ca0_0 .net "surv_row_time", 2 0, L_0xca70b6620;  1 drivers
v0xca70b3d40_0 .net "surv_sel", 0 0, L_0xca70b6260;  1 drivers
v0xca70b3de0_0 .net "surv_wr_en", 0 0, L_0xca70b57c0;  1 drivers
v0xca70b3e80_0 .net "surv_wr_ptr", 2 0, v0xca70b0fa0_0;  1 drivers
v0xca70b3f20_0 .net "swap_banks", 0 0, L_0xca70b5860;  1 drivers
v0xca70b4000_0 .var "sweep_idx", 1 0;
v0xca70b40a0_0 .net "tb_busy", 0 0, v0xca70b1360_0;  1 drivers
v0xca70b4140_0 .net "tb_dec_bit", 0 0, v0xca70b14a0_0;  1 drivers
v0xca70b41e0_0 .net "tb_dec_valid", 0 0, v0xca70b1540_0;  1 drivers
v0xca70b4280_0 .net "tb_start", 0 0, L_0xca70b66c0;  1 drivers
v0xca70b4320_0 .net "tb_start_state", 1 0, L_0xca7031180;  1 drivers
v0xca70b43c0_0 .net "tb_start_time", 2 0, L_0xca7031110;  1 drivers
v0xca70b4460_0 .net "tb_state", 1 0, v0xca70b1b80_0;  1 drivers
v0xca70b4500_0 .net "tb_time", 2 0, v0xca70b1cc0_0;  1 drivers
v0xca70b45a0_0 .net "trace_surv_bit", 0 0, L_0xca70b6440;  1 drivers
E_0xca704be00 .event anyedge, v0xca70b3ac0_0, v0xca70b2800_0, v0xca70b3160_0, v0xca70b1360_0;
L_0xca70b5540 .cmp/eq 2, v0xca70b3ac0_0, L_0xca6878010;
L_0xca70b55e0 .concat [ 2 30 0 0], v0xca70b4000_0, L_0xca6878058;
L_0xca70b5680 .cmp/eq 32, L_0xca70b55e0, L_0xca68780a0;
L_0xca70b5720 .cmp/eq 2, v0xca70b3ac0_0, L_0xca68780e8;
L_0xca70b57c0 .cmp/eq 2, v0xca70b3ac0_0, L_0xca6878130;
L_0xca70b5860 .cmp/eq 2, v0xca70b3ac0_0, L_0xca6878178;
L_0xca70b5900 .part v0xca70b4000_0, 1, 1;
L_0xca70b59a0 .concat [ 1 1 0 0], L_0xca70b5900, L_0xca68781c0;
L_0xca70b5a40 .part v0xca70b4000_0, 0, 1;
L_0xca70b64e0 .functor MUXZ 2, v0xca70b3a20_0, L_0xca68784d8, v0xca70b4e60_0, C4<>;
L_0xca70b6580 .cmp/eq 3, v0xca70b0fa0_0, L_0xca6878520;
L_0xca6c64c80 .arith/sub 3, v0xca70b0fa0_0, L_0xca68785b0;
L_0xca70b6620 .functor MUXZ 3, L_0xca6c64c80, L_0xca6878568, L_0xca70b6580, C4<>;
L_0xca70b66c0 .cmp/eq 2, v0xca70b3ac0_0, L_0xca68785f8;
S_0x10325ca20 .scope module, "acs" "acs_core" 4 248, 5 1 0, S_0x10324f260;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "pm0";
    .port_info 1 /INPUT 6 "pm1";
    .port_info 2 /INPUT 2 "bm0";
    .port_info 3 /INPUT 2 "bm1";
    .port_info 4 /OUTPUT 6 "pm_out";
    .port_info 5 /OUTPUT 1 "surv";
P_0xca7069080 .param/l "Wb" 0 5 3, +C4<00000000000000000000000000000010>;
P_0xca70690c0 .param/l "Wm" 0 5 2, +C4<00000000000000000000000000000110>;
L_0xca6878370 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xca7075ea0_0 .net/2u *"_ivl_0", 2 0, L_0xca6878370;  1 drivers
L_0xca6878400 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xca7075f40_0 .net/2u *"_ivl_10", 2 0, L_0xca6878400;  1 drivers
v0xca7075fe0_0 .net *"_ivl_12", 4 0, L_0xca70b6120;  1 drivers
v0xca7076080_0 .net *"_ivl_14", 5 0, L_0xca70b61c0;  1 drivers
L_0xca6878448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xca7076120_0 .net *"_ivl_17", 0 0, L_0xca6878448;  1 drivers
v0xca70761c0_0 .net *"_ivl_2", 4 0, L_0xca70b5fe0;  1 drivers
v0xca7076260_0 .net *"_ivl_4", 5 0, L_0xca70b6080;  1 drivers
L_0xca68783b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xca7076300_0 .net *"_ivl_7", 0 0, L_0xca68783b8;  1 drivers
v0xca70763a0_0 .net "bm0", 1 0, L_0xca7031030;  alias, 1 drivers
v0xca7076440_0 .net "bm1", 1 0, L_0xca70310a0;  alias, 1 drivers
v0xca70764e0_0 .net "metric0", 5 0, L_0xca6c65720;  1 drivers
v0xca7076580_0 .net "metric1", 5 0, L_0xca6c657c0;  1 drivers
v0xca7076620_0 .net "pm0", 5 0, v0xca70b03c0_0;  alias, 1 drivers
v0xca70766c0_0 .net "pm1", 5 0, v0xca70b0460_0;  alias, 1 drivers
v0xca7076760_0 .net "pm_out", 5 0, L_0xca70b6300;  alias, 1 drivers
v0xca7076800_0 .net "surv", 0 0, L_0xca70b6260;  alias, 1 drivers
L_0xca70b5fe0 .concat [ 2 3 0 0], L_0xca7031030, L_0xca6878370;
L_0xca70b6080 .concat [ 5 1 0 0], L_0xca70b5fe0, L_0xca68783b8;
L_0xca6c65720 .arith/sum 6, v0xca70b03c0_0, L_0xca70b6080;
L_0xca70b6120 .concat [ 2 3 0 0], L_0xca70310a0, L_0xca6878400;
L_0xca70b61c0 .concat [ 5 1 0 0], L_0xca70b6120, L_0xca6878448;
L_0xca6c657c0 .arith/sum 6, v0xca70b0460_0, L_0xca70b61c0;
L_0xca70b6260 .cmp/gt 6, L_0xca6c65720, L_0xca6c657c0;
L_0xca70b6300 .functor MUXZ 6, L_0xca6c65720, L_0xca6c657c0, L_0xca70b6260, C4<>;
S_0x10324f3e0 .scope module, "branch_metric_hd" "branch_metric" 4 237, 6 3 0, S_0x10324f260;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "rx_sym";
    .port_info 1 /INPUT 2 "exp_sym0";
    .port_info 2 /INPUT 2 "exp_sym1";
    .port_info 3 /OUTPUT 2 "bm0";
    .port_info 4 /OUTPUT 2 "bm1";
P_0xca6c72a80 .param/l "Wb" 0 6 4, +C4<00000000000000000000000000000010>;
L_0xca7031030 .functor BUFZ 2, L_0xca6c655e0, C4<00>, C4<00>, C4<00>;
L_0xca70310a0 .functor BUFZ 2, L_0xca6c65680, C4<00>, C4<00>, C4<00>;
v0xca7077520_0 .net "bm0", 1 0, L_0xca7031030;  alias, 1 drivers
v0xca70775c0_0 .net "bm0_raw", 1 0, L_0xca6c655e0;  1 drivers
v0xca7077660_0 .net "bm1", 1 0, L_0xca70310a0;  alias, 1 drivers
v0xca7077700_0 .net "bm1_raw", 1 0, L_0xca6c65680;  1 drivers
v0xca70777a0_0 .net "exp_sym0", 1 0, v0xca7077a20_0;  alias, 1 drivers
v0xca7077840_0 .net "exp_sym1", 1 0, v0xca7077ca0_0;  alias, 1 drivers
v0xca70778e0_0 .net "rx_sym", 1 0, v0xca70b37a0_0;  1 drivers
S_0x10324de40 .scope module, "ham0" "ham2" 6 16, 7 1 0, S_0x10324f3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "c";
L_0xca6c90000 .functor XOR 2, v0xca70b37a0_0, v0xca7077a20_0, C4<00>, C4<00>;
v0xca70768a0_0 .net *"_ivl_11", 0 0, L_0xca70b5c20;  1 drivers
v0xca7076940_0 .net *"_ivl_12", 1 0, L_0xca70b5cc0;  1 drivers
L_0xca6878250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xca70769e0_0 .net/2u *"_ivl_2", 0 0, L_0xca6878250;  1 drivers
v0xca7076a80_0 .net *"_ivl_5", 0 0, L_0xca70b5ae0;  1 drivers
v0xca7076b20_0 .net *"_ivl_6", 1 0, L_0xca70b5b80;  1 drivers
L_0xca6878298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xca7076bc0_0 .net/2u *"_ivl_8", 0 0, L_0xca6878298;  1 drivers
v0xca7076c60_0 .net "a", 1 0, v0xca70b37a0_0;  alias, 1 drivers
v0xca7076d00_0 .net "b", 1 0, v0xca7077a20_0;  alias, 1 drivers
v0xca7076da0_0 .net "c", 1 0, L_0xca6c655e0;  alias, 1 drivers
v0xca7076e40_0 .net "x", 1 0, L_0xca6c90000;  1 drivers
L_0xca70b5ae0 .part L_0xca6c90000, 1, 1;
L_0xca70b5b80 .concat [ 1 1 0 0], L_0xca70b5ae0, L_0xca6878250;
L_0xca70b5c20 .part L_0xca6c90000, 0, 1;
L_0xca70b5cc0 .concat [ 1 1 0 0], L_0xca70b5c20, L_0xca6878298;
L_0xca6c655e0 .arith/sum 2, L_0xca70b5b80, L_0xca70b5cc0;
S_0x10324dfc0 .scope module, "ham1" "ham2" 6 22, 7 1 0, S_0x10324f3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "c";
L_0xca6c90070 .functor XOR 2, v0xca70b37a0_0, v0xca7077ca0_0, C4<00>, C4<00>;
v0xca7076ee0_0 .net *"_ivl_11", 0 0, L_0xca70b5ea0;  1 drivers
v0xca7076f80_0 .net *"_ivl_12", 1 0, L_0xca70b5f40;  1 drivers
L_0xca68782e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xca7077020_0 .net/2u *"_ivl_2", 0 0, L_0xca68782e0;  1 drivers
v0xca70770c0_0 .net *"_ivl_5", 0 0, L_0xca70b5d60;  1 drivers
v0xca7077160_0 .net *"_ivl_6", 1 0, L_0xca70b5e00;  1 drivers
L_0xca6878328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xca7077200_0 .net/2u *"_ivl_8", 0 0, L_0xca6878328;  1 drivers
v0xca70772a0_0 .net "a", 1 0, v0xca70b37a0_0;  alias, 1 drivers
v0xca7077340_0 .net "b", 1 0, v0xca7077ca0_0;  alias, 1 drivers
v0xca70773e0_0 .net "c", 1 0, L_0xca6c65680;  alias, 1 drivers
v0xca7077480_0 .net "x", 1 0, L_0xca6c90070;  1 drivers
L_0xca70b5d60 .part L_0xca6c90070, 1, 1;
L_0xca70b5e00 .concat [ 1 1 0 0], L_0xca70b5d60, L_0xca68782e0;
L_0xca70b5ea0 .part L_0xca6c90070, 0, 1;
L_0xca70b5f40 .concat [ 1 1 0 0], L_0xca70b5ea0, L_0xca6878328;
L_0xca6c65680 .arith/sum 2, L_0xca70b5e00, L_0xca70b5f40;
S_0x103250be0 .scope module, "expect0" "expected_bits" 4 219, 8 16 0, S_0x10324f260;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "pred";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "expected";
P_0x103250d60 .param/l "G0_MASK" 1 8 29, C4<111>;
P_0x103250da0 .param/l "G0_OCT" 0 8 19, +C4<00000000000000000000000000000111>;
P_0x103250de0 .param/l "G1_MASK" 1 8 30, C4<101>;
P_0x103250e20 .param/l "G1_OCT" 0 8 20, +C4<00000000000000000000000000000101>;
P_0x103250e60 .param/l "K" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x103250ea0 .param/l "M" 0 8 18, +C4<000000000000000000000000000000010>;
v0xca7077980_0 .net "b", 0 0, L_0xca70b5a40;  alias, 1 drivers
v0xca7077a20_0 .var "expected", 1 0;
v0xca7077ac0_0 .net "pred", 1 0, L_0xca7030fc0;  alias, 1 drivers
v0xca7077b60_0 .var "reg_vec", 2 0;
E_0xca704be40 .event anyedge, v0xca7077ac0_0, v0xca7077980_0, v0xca7077b60_0;
S_0x10324cea0 .scope module, "expect1" "expected_bits" 4 229, 8 16 0, S_0x10324f260;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "pred";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "expected";
P_0x10324d020 .param/l "G0_MASK" 1 8 29, C4<111>;
P_0x10324d060 .param/l "G0_OCT" 0 8 19, +C4<00000000000000000000000000000111>;
P_0x10324d0a0 .param/l "G1_MASK" 1 8 30, C4<101>;
P_0x10324d0e0 .param/l "G1_OCT" 0 8 20, +C4<00000000000000000000000000000101>;
P_0x10324d120 .param/l "K" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x10324d160 .param/l "M" 0 8 18, +C4<000000000000000000000000000000010>;
v0xca7077c00_0 .net "b", 0 0, L_0xca70b5a40;  alias, 1 drivers
v0xca7077ca0_0 .var "expected", 1 0;
v0xca7077d40_0 .net "pred", 1 0, L_0x10324a860;  alias, 1 drivers
v0xca7077de0_0 .var "reg_vec", 2 0;
E_0xca704be80 .event anyedge, v0xca7077d40_0, v0xca7077980_0, v0xca7077de0_0;
S_0x10324a560 .scope module, "pm_buffer" "pm_bank" 4 260, 9 1 0, S_0x10324f260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init_frame";
    .port_info 3 /INPUT 2 "rd_idx0";
    .port_info 4 /INPUT 2 "rd_idx1";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 2 "wr_idx";
    .port_info 7 /INPUT 6 "wr_pm";
    .port_info 8 /INPUT 1 "swap_banks";
    .port_info 9 /OUTPUT 6 "rd_pm0";
    .port_info 10 /OUTPUT 6 "rd_pm1";
    .port_info 11 /OUTPUT 1 "prev_A";
P_0x10325cba0 .param/l "K" 0 9 2, +C4<00000000000000000000000000000011>;
P_0x10325cbe0 .param/l "M" 0 9 3, +C4<000000000000000000000000000000010>;
P_0x10325cc20 .param/l "S" 0 9 4, +C4<0000000000000000000000000000000100>;
P_0x10325cc60 .param/l "Wm" 0 9 5, +C4<00000000000000000000000000000110>;
v0xca7077e80 .array "bank0", 3 0, 5 0;
v0xca7077f20 .array "bank1", 3 0, 5 0;
v0xca70b0000_0 .net "clk", 0 0, v0xca70b4b40_0;  alias, 1 drivers
v0xca70b00a0_0 .var/i "i", 31 0;
v0xca70b0140_0 .net "init_frame", 0 0, v0xca70b3020_0;  1 drivers
v0xca70b01e0_0 .var "prev_A", 0 0;
v0xca70b0280_0 .net "rd_idx0", 1 0, L_0xca7030fc0;  alias, 1 drivers
v0xca70b0320_0 .net "rd_idx1", 1 0, L_0x10324a860;  alias, 1 drivers
v0xca70b03c0_0 .var "rd_pm0", 5 0;
v0xca70b0460_0 .var "rd_pm1", 5 0;
v0xca70b0500_0 .net "rst", 0 0, v0xca70b50e0_0;  alias, 1 drivers
v0xca70b05a0_0 .net "swap_banks", 0 0, L_0xca70b5860;  alias, 1 drivers
v0xca70b0640_0 .net "wr_en", 0 0, L_0xca70b5720;  alias, 1 drivers
v0xca70b06e0_0 .net "wr_idx", 1 0, v0xca70b4000_0;  1 drivers
v0xca70b0780_0 .net "wr_pm", 5 0, L_0xca70b6300;  alias, 1 drivers
E_0xca704bec0 .event posedge, v0xca70b0000_0;
v0xca7077e80_0 .array/port v0xca7077e80, 0;
v0xca7077e80_1 .array/port v0xca7077e80, 1;
E_0xca704bf00/0 .event anyedge, v0xca70b01e0_0, v0xca7077ac0_0, v0xca7077e80_0, v0xca7077e80_1;
v0xca7077e80_2 .array/port v0xca7077e80, 2;
v0xca7077e80_3 .array/port v0xca7077e80, 3;
v0xca7077f20_0 .array/port v0xca7077f20, 0;
E_0xca704bf00/1 .event anyedge, v0xca7077e80_2, v0xca7077e80_3, v0xca7077d40_0, v0xca7077f20_0;
v0xca7077f20_1 .array/port v0xca7077f20, 1;
v0xca7077f20_2 .array/port v0xca7077f20, 2;
v0xca7077f20_3 .array/port v0xca7077f20, 3;
E_0xca704bf00/2 .event anyedge, v0xca7077f20_1, v0xca7077f20_2, v0xca7077f20_3;
E_0xca704bf00 .event/or E_0xca704bf00/0, E_0xca704bf00/1, E_0xca704bf00/2;
S_0x10324a6e0 .scope module, "surv_mem" "survivor_mem" 4 279, 10 1 0, S_0x10324f260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 4 "surv_row";
    .port_info 4 /OUTPUT 3 "wr_ptr";
    .port_info 5 /INPUT 2 "rd_state";
    .port_info 6 /INPUT 3 "rd_time";
    .port_info 7 /OUTPUT 1 "surv_bit";
P_0x103242750 .param/l "D" 0 10 6, +C4<00000000000000000000000000000110>;
P_0x103242790 .param/l "K" 0 10 2, +C4<00000000000000000000000000000011>;
P_0x1032427d0 .param/l "M" 0 10 3, +C4<000000000000000000000000000000010>;
P_0x103242810 .param/l "S" 0 10 4, +C4<0000000000000000000000000000000100>;
P_0x103242850 .param/l "Wm" 0 10 5, +C4<00000000000000000000000000000110>;
v0xca70b0820_0 .net *"_ivl_0", 3 0, L_0xca703cd20;  1 drivers
v0xca70b08c0_0 .net *"_ivl_2", 3 0, L_0xca70b63a0;  1 drivers
L_0xca6878490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xca70b0960_0 .net *"_ivl_5", 0 0, L_0xca6878490;  1 drivers
v0xca70b0a00_0 .net "clk", 0 0, v0xca70b4b40_0;  alias, 1 drivers
v0xca70b0aa0_0 .var/i "i", 31 0;
v0xca70b0b40 .array "mem", 5 0, 3 0;
v0xca70b0be0_0 .net "rd_state", 1 0, v0xca70b1b80_0;  alias, 1 drivers
v0xca70b0c80_0 .net "rd_time", 2 0, v0xca70b1cc0_0;  alias, 1 drivers
v0xca70b0d20_0 .net "rst", 0 0, v0xca70b50e0_0;  alias, 1 drivers
v0xca70b0dc0_0 .net "surv_bit", 0 0, L_0xca70b6440;  alias, 1 drivers
v0xca70b0e60_0 .net "surv_row", 3 0, v0xca70b3c00_0;  1 drivers
v0xca70b0f00_0 .net "wr_en", 0 0, L_0xca70b57c0;  alias, 1 drivers
v0xca70b0fa0_0 .var "wr_ptr", 2 0;
L_0xca703cd20 .array/port v0xca70b0b40, L_0xca70b63a0;
L_0xca70b63a0 .concat [ 3 1 0 0], v0xca70b1cc0_0, L_0xca6878490;
L_0xca70b6440 .part/v L_0xca703cd20, v0xca70b1b80_0, 1;
S_0x103242890 .scope module, "tb_core" "traceback_v2" 4 303, 11 3 0, S_0x10324f260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 3 "start_time";
    .port_info 4 /INPUT 2 "start_state";
    .port_info 5 /INPUT 1 "force_state0";
    .port_info 6 /OUTPUT 3 "tb_time";
    .port_info 7 /OUTPUT 2 "tb_state";
    .port_info 8 /INPUT 1 "tb_surv_bit";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "dec_bit_valid";
    .port_info 11 /OUTPUT 1 "dec_bit";
P_0x103245010 .param/l "COUNT_W" 1 11 26, +C4<00000000000000000000000000000011>;
P_0x103245050 .param/l "D" 0 11 6, +C4<00000000000000000000000000000110>;
P_0x103245090 .param/l "K" 0 11 4, +C4<00000000000000000000000000000111>;
P_0x1032450d0 .param/l "M" 0 11 5, +C4<00000000000000000000000000000010>;
P_0x103245110 .param/l "TIME_W" 1 11 25, +C4<00000000000000000000000000000011>;
enum0xca7069000 .enum4 (2)
   "TB_IDLE" 2'b00,
   "TB_PRIME" 2'b01,
   "TB_RUN" 2'b10
 ;
L_0xca6878640 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xca70b1040_0 .net/2u *"_ivl_0", 2 0, L_0xca6878640;  1 drivers
v0xca70b10e0_0 .net *"_ivl_2", 0 0, L_0xca70b6760;  1 drivers
L_0xca6878688 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0xca70b1180_0 .net/2u *"_ivl_4", 2 0, L_0xca6878688;  1 drivers
L_0xca68786d0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xca70b1220_0 .net/2u *"_ivl_6", 2 0, L_0xca68786d0;  1 drivers
v0xca70b12c0_0 .net *"_ivl_8", 2 0, L_0xca6c64d20;  1 drivers
v0xca70b1360_0 .var "busy", 0 0;
v0xca70b1400_0 .net "clk", 0 0, v0xca70b4b40_0;  alias, 1 drivers
v0xca70b14a0_0 .var "dec_bit", 0 0;
v0xca70b1540_0 .var "dec_bit_valid", 0 0;
v0xca70b15e0_0 .var "depth", 2 0;
v0xca70b1680_0 .net "force_state0", 0 0, v0xca70b4e60_0;  alias, 1 drivers
v0xca70b1720_0 .net "prev_time", 2 0, L_0xca70b6800;  1 drivers
v0xca70b17c0_0 .net "rst", 0 0, v0xca70b50e0_0;  alias, 1 drivers
v0xca70b1860_0 .net "start", 0 0, L_0xca70b66c0;  alias, 1 drivers
v0xca70b1900_0 .net "start_state", 1 0, L_0xca7031180;  alias, 1 drivers
v0xca70b19a0_0 .net "start_time", 2 0, L_0xca7031110;  alias, 1 drivers
v0xca70b1a40_0 .var "surv_bit_q", 0 0;
v0xca70b1ae0_0 .var "tb_fsm", 1 0;
v0xca70b1b80_0 .var "tb_state", 1 0;
v0xca70b1c20_0 .net "tb_surv_bit", 0 0, L_0xca70b6440;  alias, 1 drivers
v0xca70b1cc0_0 .var "tb_time", 2 0;
E_0xca704bf40 .event posedge, v0xca70b0500_0, v0xca70b0000_0;
L_0xca70b6760 .cmp/eq 3, v0xca70b1cc0_0, L_0xca6878640;
L_0xca6c64d20 .arith/sub 3, v0xca70b1cc0_0, L_0xca68786d0;
L_0xca70b6800 .functor MUXZ 3, L_0xca6c64d20, L_0xca6878688, L_0xca70b6760, C4<>;
S_0xca70b8000 .scope task, "encode_bit" "encode_bit" 3 36, 3 36 0, S_0x103256fa0;
 .timescale -9 -12;
v0xca70b4640_0 .var "in_bit", 0 0;
v0xca70b46e0_0 .var "sr", 2 0;
v0xca70b4780_0 .var "state_in", 1 0;
v0xca70b4820_0 .var "state_out", 1 0;
v0xca70b48c0_0 .var "y0", 0 0;
v0xca70b4960_0 .var "y1", 0 0;
TD_tb_simple_loopback.encode_bit ;
    %load/vec4 v0xca70b4780_0;
    %load/vec4 v0xca70b4640_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xca70b46e0_0, 0, 3;
    %load/vec4 v0xca70b46e0_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %store/vec4 v0xca70b48c0_0, 0, 1;
    %load/vec4 v0xca70b46e0_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %store/vec4 v0xca70b4960_0, 0, 1;
    %load/vec4 v0xca70b46e0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0xca70b4820_0, 0, 2;
    %end;
S_0xca70b8180 .scope task, "send_symbol" "send_symbol" 3 52, 3 52 0, S_0x103256fa0;
 .timescale -9 -12;
v0xca70b4a00_0 .var "sym", 1 0;
TD_tb_simple_loopback.send_symbol ;
T_1.0 ;
    %load/vec4 v0xca70b5220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.1, 8;
    %wait E_0xca704bec0;
    %jmp T_1.0;
T_1.1 ;
    %load/vec4 v0xca70b4a00_0;
    %store/vec4 v0xca70b5180_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xca70b52c0_0, 0, 1;
    %wait E_0xca704bec0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xca70b52c0_0, 0, 1;
    %end;
    .scope S_0x103250be0;
T_2 ;
    %wait E_0xca704be40;
    %load/vec4 v0xca7077ac0_0;
    %load/vec4 v0xca7077980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xca7077b60_0, 0, 3;
    %load/vec4 v0xca7077b60_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xca7077a20_0, 4, 1;
    %load/vec4 v0xca7077b60_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xca7077a20_0, 4, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x10324cea0;
T_3 ;
    %wait E_0xca704be80;
    %load/vec4 v0xca7077d40_0;
    %load/vec4 v0xca7077c00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xca7077de0_0, 0, 3;
    %load/vec4 v0xca7077de0_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xca7077ca0_0, 4, 1;
    %load/vec4 v0xca7077de0_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xca7077ca0_0, 4, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x10324a560;
T_4 ;
    %wait E_0xca704bf00;
    %load/vec4 v0xca70b01e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0xca70b0280_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0xca7077e80, 4;
    %store/vec4 v0xca70b03c0_0, 0, 6;
    %load/vec4 v0xca70b0320_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0xca7077e80, 4;
    %store/vec4 v0xca70b0460_0, 0, 6;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xca70b0280_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0xca7077f20, 4;
    %store/vec4 v0xca70b03c0_0, 0, 6;
    %load/vec4 v0xca70b0320_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0xca7077f20, 4;
    %store/vec4 v0xca70b0460_0, 0, 6;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x10324a560;
T_5 ;
    %wait E_0xca704bec0;
    %load/vec4 v0xca70b0500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xca70b00a0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0xca70b00a0_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0xca70b00a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xca7077e80, 0, 4;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0xca70b00a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xca7077f20, 0, 4;
    %load/vec4 v0xca70b00a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xca70b00a0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xca70b01e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xca70b0140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0xca70b01e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xca7077f20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xca70b00a0_0, 0, 32;
T_5.8 ;
    %load/vec4 v0xca70b00a0_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_5.9, 5;
    %pushi/vec4 63, 0, 6;
    %ix/getv/s 3, v0xca70b00a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xca7077f20, 0, 4;
    %load/vec4 v0xca70b00a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xca70b00a0_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xca7077e80, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xca70b00a0_0, 0, 32;
T_5.10 ;
    %load/vec4 v0xca70b00a0_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_5.11, 5;
    %pushi/vec4 63, 0, 6;
    %ix/getv/s 3, v0xca70b00a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xca7077e80, 0, 4;
    %load/vec4 v0xca70b00a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xca70b00a0_0, 0, 32;
    %jmp T_5.10;
T_5.11 ;
T_5.7 ;
T_5.4 ;
    %load/vec4 v0xca70b0640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xca70b01e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0xca70b0780_0;
    %load/vec4 v0xca70b06e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xca7077f20, 0, 4;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0xca70b0780_0;
    %load/vec4 v0xca70b06e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xca7077e80, 0, 4;
T_5.15 ;
T_5.12 ;
    %load/vec4 v0xca70b05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %load/vec4 v0xca70b01e0_0;
    %inv;
    %assign/vec4 v0xca70b01e0_0, 0;
T_5.16 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x10324a6e0;
T_6 ;
    %wait E_0xca704bec0;
    %load/vec4 v0xca70b0d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xca70b0fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xca70b0aa0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0xca70b0aa0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0xca70b0aa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xca70b0b40, 0, 4;
    %load/vec4 v0xca70b0aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xca70b0aa0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xca70b0f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0xca70b0e60_0;
    %load/vec4 v0xca70b0fa0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xca70b0b40, 0, 4;
    %load/vec4 v0xca70b0fa0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xca70b0fa0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0xca70b0fa0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xca70b0fa0_0, 0;
T_6.7 ;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x103242890;
T_7 ;
    %wait E_0xca704bf40;
    %load/vec4 v0xca70b17c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xca70b1ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xca70b1360_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xca70b15e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xca70b1cc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xca70b1b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xca70b1540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xca70b14a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xca70b1a40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xca70b1540_0, 0;
    %load/vec4 v0xca70b1c20_0;
    %assign/vec4 v0xca70b1a40_0, 0;
    %load/vec4 v0xca70b1ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xca70b1ae0_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0xca70b1860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xca70b1360_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xca70b15e0_0, 0;
    %load/vec4 v0xca70b19a0_0;
    %assign/vec4 v0xca70b1cc0_0, 0;
    %load/vec4 v0xca70b1680_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %load/vec4 v0xca70b1900_0;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %assign/vec4 v0xca70b1b80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xca70b1ae0_0, 0;
T_7.7 ;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xca70b1ae0_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0xca70b1a40_0;
    %load/vec4 v0xca70b1b80_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xca70b1b80_0, 0;
    %load/vec4 v0xca70b1720_0;
    %assign/vec4 v0xca70b1cc0_0, 0;
    %load/vec4 v0xca70b15e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xca70b15e0_0, 0;
    %load/vec4 v0xca70b15e0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0xca70b1a40_0;
    %assign/vec4 v0xca70b14a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xca70b1540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xca70b1360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xca70b1ae0_0, 0;
T_7.11 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x10324f260;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0x10324f260;
T_9 ;
    %wait E_0xca704bf40;
    %load/vec4 v0xca70b3660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xca70b3ac0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xca70b3b60_0;
    %assign/vec4 v0xca70b3ac0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x10324f260;
T_10 ;
Ewait_0 .event/or E_0xca704be00, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xca70b3ac0_0;
    %store/vec4 v0xca70b3b60_0, 0, 2;
    %load/vec4 v0xca70b3ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xca70b3b60_0, 0, 2;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v0xca70b2800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xca70b3b60_0, 0, 2;
T_10.6 ;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0xca70b3160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xca70b3b60_0, 0, 2;
T_10.8 ;
    %jmp T_10.5;
T_10.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xca70b3b60_0, 0, 2;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0xca70b40a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xca70b3b60_0, 0, 2;
T_10.10 ;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x10324f260;
T_11 ;
    %wait E_0xca704bf40;
    %load/vec4 v0xca70b3660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xca70b37a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xca70b2800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0xca70b3700_0;
    %assign/vec4 v0xca70b37a0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x10324f260;
T_12 ;
    %wait E_0xca704bf40;
    %load/vec4 v0xca70b3660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xca70b4000_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xca70b2800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xca70b4000_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0xca70b3ac0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0xca70b3160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0xca70b4000_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xca70b4000_0, 0;
T_12.6 ;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x10324f260;
T_13 ;
    %wait E_0xca704bf40;
    %load/vec4 v0xca70b3660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xca70b3c00_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xca70b2800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xca70b3c00_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0xca70b3ac0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0xca70b3d40_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xca70b4000_0;
    %assign/vec4/off/d v0xca70b3c00_0, 4, 5;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x10324f260;
T_14 ;
    %wait E_0xca704bf40;
    %load/vec4 v0xca70b3660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0xca70b2940_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xca70b29e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0xca70b2800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0xca70b2940_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xca70b29e0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0xca70b3ac0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0xca70b3480_0;
    %load/vec4 v0xca70b2940_0;
    %cmp/u;
    %jmp/0xz  T_14.6, 5;
    %load/vec4 v0xca70b3480_0;
    %assign/vec4 v0xca70b2940_0, 0;
    %load/vec4 v0xca70b4000_0;
    %assign/vec4 v0xca70b29e0_0, 0;
T_14.6 ;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x10324f260;
T_15 ;
    %wait E_0xca704bf40;
    %load/vec4 v0xca70b3660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xca70b3a20_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xca70b3ac0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0xca70b29e0_0;
    %assign/vec4 v0xca70b3a20_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x10324f260;
T_16 ;
    %wait E_0xca704bf40;
    %load/vec4 v0xca70b3660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xca70b30c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xca70b3020_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xca70b3020_0, 0;
    %load/vec4 v0xca70b2800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v0xca70b30c0_0;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xca70b3020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xca70b30c0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x103256fa0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xca70b4b40_0, 0, 1;
T_17.0 ;
    %delay 5000, 0;
    %load/vec4 v0xca70b4b40_0;
    %inv;
    %store/vec4 v0xca70b4b40_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_0x103256fa0;
T_18 ;
    %vpi_call/w 3 70 "$display", "Simple Loopback Test" {0 0 0};
    %vpi_call/w 3 71 "$display", "====================" {0 0 0};
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v0xca70b4fa0_0, 0, 16;
    %vpi_call/w 3 75 "$display", "Input: %b", v0xca70b4fa0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xca70b50e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xca70b52c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xca70b4e60_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xca704bec0;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xca70b50e0_0, 0, 1;
    %wait E_0xca704bec0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xca70b4dc0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xca70b4aa0_0, 0, 32;
    %fork t_1, S_0x103256fa0;
    %fork t_2, S_0x103256fa0;
    %join;
    %join/detach 1;
    %jmp t_0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xca70b4f00_0, 0, 32;
T_18.2 ;
    %load/vec4 v0xca70b4f00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xca70b4640_0, 0, 1;
    %load/vec4 v0xca70b4dc0_0;
    %store/vec4 v0xca70b4780_0, 0, 2;
    %fork TD_tb_simple_loopback.encode_bit, S_0xca70b8000;
    %join;
    %load/vec4 v0xca70b4820_0;
    %store/vec4 v0xca70b4dc0_0, 0, 2;
    %load/vec4 v0xca70b48c0_0;
    %store/vec4 v0xca70b5400_0, 0, 1;
    %load/vec4 v0xca70b4960_0;
    %store/vec4 v0xca70b54a0_0, 0, 1;
    %vpi_call/w 3 94 "$display", "Train bit %0d=0: enc_state=%02b -> syms %b%b", v0xca70b4f00_0, v0xca70b4dc0_0, v0xca70b5400_0, v0xca70b54a0_0 {0 0 0};
    %load/vec4 v0xca70b5400_0;
    %load/vec4 v0xca70b54a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xca70b4a00_0, 0, 2;
    %fork TD_tb_simple_loopback.send_symbol, S_0xca70b8180;
    %join;
    %load/vec4 v0xca70b4f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0xca70b4f00_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xca70b4f00_0, 0, 32;
T_18.4 ;
    %load/vec4 v0xca70b4f00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_18.5, 5;
    %load/vec4 v0xca70b4fa0_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0xca70b4f00_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %store/vec4 v0xca70b4640_0, 0, 1;
    %load/vec4 v0xca70b4dc0_0;
    %store/vec4 v0xca70b4780_0, 0, 2;
    %fork TD_tb_simple_loopback.encode_bit, S_0xca70b8000;
    %join;
    %load/vec4 v0xca70b4820_0;
    %store/vec4 v0xca70b4dc0_0, 0, 2;
    %load/vec4 v0xca70b48c0_0;
    %store/vec4 v0xca70b5400_0, 0, 1;
    %load/vec4 v0xca70b4960_0;
    %store/vec4 v0xca70b54a0_0, 0, 1;
    %load/vec4 v0xca70b4fa0_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0xca70b4f00_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %vpi_call/w 3 102 "$display", "Send bit %0d=%b: enc_state=%02b -> syms %b%b", v0xca70b4f00_0, S<0,vec4,u1>, v0xca70b4dc0_0, v0xca70b5400_0, v0xca70b54a0_0 {1 0 0};
    %load/vec4 v0xca70b5400_0;
    %load/vec4 v0xca70b54a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xca70b4a00_0, 0, 2;
    %fork TD_tb_simple_loopback.send_symbol, S_0xca70b8180;
    %join;
    %load/vec4 v0xca70b4f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0xca70b4f00_0, 0, 32;
    %jmp T_18.4;
T_18.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xca70b4f00_0, 0, 32;
T_18.6 ;
    %load/vec4 v0xca70b4f00_0;
    %pad/s 33;
    %cmpi/s 2, 0, 33;
    %jmp/0xz T_18.7, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xca70b4640_0, 0, 1;
    %load/vec4 v0xca70b4dc0_0;
    %store/vec4 v0xca70b4780_0, 0, 2;
    %fork TD_tb_simple_loopback.encode_bit, S_0xca70b8000;
    %join;
    %load/vec4 v0xca70b4820_0;
    %store/vec4 v0xca70b4dc0_0, 0, 2;
    %load/vec4 v0xca70b48c0_0;
    %store/vec4 v0xca70b5400_0, 0, 1;
    %load/vec4 v0xca70b4960_0;
    %store/vec4 v0xca70b54a0_0, 0, 1;
    %vpi_call/w 3 110 "$display", "Tail %0d: enc_state=%02b -> syms %b%b", v0xca70b4f00_0, v0xca70b4dc0_0, v0xca70b5400_0, v0xca70b54a0_0 {0 0 0};
    %load/vec4 v0xca70b5400_0;
    %load/vec4 v0xca70b54a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xca70b4a00_0, 0, 2;
    %fork TD_tb_simple_loopback.send_symbol, S_0xca70b8180;
    %join;
    %load/vec4 v0xca70b4f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0xca70b4f00_0, 0, 32;
    %jmp T_18.6;
T_18.7 ;
    %vpi_call/w 3 114 "$display", "\012Done sending, waiting for outputs..." {0 0 0};
    %end;
t_2 ;
T_18.8 ;
    %wait E_0xca704bec0;
    %load/vec4 v0xca70b4c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.9, 8;
    %load/vec4 v0xca70b4be0_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0xca70b4aa0_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0xca70b4d20_0, 4, 1;
    %vpi_call/w 3 122 "$display", "  Dec bit %0d = %b", v0xca70b4aa0_0, v0xca70b4be0_0 {0 0 0};
    %load/vec4 v0xca70b4aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xca70b4aa0_0, 0, 32;
T_18.9 ;
    %jmp T_18.8;
    %end;
    .scope S_0x103256fa0;
t_0 ;
    %pushi/vec4 300, 0, 32;
T_18.11 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.12, 5;
    %jmp/1 T_18.12, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xca704bec0;
    %load/vec4 v0xca70b4c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.13, 8;
    %load/vec4 v0xca70b4be0_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0xca70b4aa0_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0xca70b4d20_0, 4, 1;
    %vpi_call/w 3 133 "$display", "  Dec bit %0d = %b", v0xca70b4aa0_0, v0xca70b4be0_0 {0 0 0};
    %load/vec4 v0xca70b4aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xca70b4aa0_0, 0, 32;
T_18.13 ;
    %jmp T_18.11;
T_18.12 ;
    %pop/vec4 1;
    %vpi_call/w 3 138 "$display", "\012=== RESULTS ===" {0 0 0};
    %vpi_call/w 3 139 "$display", "Sent: %b", v0xca70b4fa0_0 {0 0 0};
    %load/vec4 v0xca70b4aa0_0;
    %cmpi/s 16, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.15, 5;
    %vpi_call/w 3 141 "$display", "Recv: %b", v0xca70b4d20_0 {0 0 0};
    %vpi_call/w 3 142 "$display", "\012Skipping first D=%0d bits (traceback latency):", P_0x103258600 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xca70b5040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xca70b5360_0, 0, 32;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0xca70b4f00_0, 0, 32;
T_18.17 ;
    %load/vec4 v0xca70b4f00_0;
    %cmpi/s 16, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_18.19, 5;
    %load/vec4 v0xca70b4f00_0;
    %load/vec4 v0xca70b4aa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_18.19;
    %flag_set/vec4 8;
    %jmp/0xz T_18.18, 8;
    %load/vec4 v0xca70b5360_0;
    %addi 1, 0, 32;
    %store/vec4 v0xca70b5360_0, 0, 32;
    %load/vec4 v0xca70b4d20_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0xca70b4f00_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %load/vec4 v0xca70b4fa0_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0xca70b4f00_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %cmp/e;
    %jmp/0xz  T_18.20, 4;
    %load/vec4 v0xca70b5040_0;
    %addi 1, 0, 32;
    %store/vec4 v0xca70b5040_0, 0, 32;
    %load/vec4 v0xca70b4d20_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0xca70b4f00_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %vpi_call/w 3 149 "$display", "  Bit %0d: %b \342\234\223", v0xca70b4f00_0, S<0,vec4,u1> {1 0 0};
    %jmp T_18.21;
T_18.20 ;
    %load/vec4 v0xca70b4fa0_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0xca70b4f00_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %load/vec4 v0xca70b4d20_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0xca70b4f00_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %vpi_call/w 3 151 "$display", "  Bit %0d: expected %b, got %b \342\234\227", v0xca70b4f00_0, S<1,vec4,u1>, S<0,vec4,u1> {2 0 0};
T_18.21 ;
    %load/vec4 v0xca70b4f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0xca70b4f00_0, 0, 32;
    %jmp T_18.17;
T_18.18 ;
    %load/vec4 v0xca70b5040_0;
    %load/vec4 v0xca70b5360_0;
    %cmp/e;
    %jmp/0xz  T_18.22, 4;
    %vpi_call/w 3 155 "$display", "\012\342\234\223\342\234\223\342\234\223 ALL %0d CHECKED BITS MATCH! \342\234\223\342\234\223\342\234\223", v0xca70b5360_0 {0 0 0};
    %jmp T_18.23;
T_18.22 ;
    %vpi_call/w 3 157 "$display", "\012\342\234\227 %0d/%0d bits match", v0xca70b5040_0, v0xca70b5360_0 {0 0 0};
T_18.23 ;
    %jmp T_18.16;
T_18.15 ;
    %vpi_call/w 3 160 "$display", "Recv: %0d bits", v0xca70b4aa0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xca70b4f00_0, 0, 32;
T_18.24 ;
    %load/vec4 v0xca70b4f00_0;
    %load/vec4 v0xca70b4aa0_0;
    %cmp/s;
    %jmp/0xz T_18.25, 5;
    %load/vec4 v0xca70b4d20_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0xca70b4f00_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %load/vec4 v0xca70b4fa0_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0xca70b4f00_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %load/vec4 v0xca70b4d20_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0xca70b4f00_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %load/vec4 v0xca70b4fa0_0;
    %pushi/vec4 15, 0, 34;
    %load/vec4 v0xca70b4f00_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_18.26, 8;
    %pushi/vec4 18446744073709551507, 0, 24; draw_string_vec4
    %jmp/1 T_18.27, 8;
T_18.26 ; End of true expr.
    %pushi/vec4 18446744073709551511, 0, 24; draw_string_vec4
    %jmp/0 T_18.27, 8;
 ; End of false expr.
    %blend;
T_18.27;
    %vpi_call/w 3 162 "$display", "  Bit %0d: %b (expected %b) %s", v0xca70b4f00_0, S<2,vec4,u1>, S<1,vec4,u1>, S<0,vec4,u24> {3 0 0};
    %load/vec4 v0xca70b4f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0xca70b4f00_0, 0, 32;
    %jmp T_18.24;
T_18.25 ;
T_18.16 ;
    %vpi_call/w 3 168 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x103256fa0;
T_19 ;
    %delay 300000000, 0;
    %vpi_call/w 3 173 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 174 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "tb_simple_loopback.v";
    "../src/viterbi_core.v";
    "../src/acs_core.v";
    "../src/branch_metric.v";
    "../src/ham2.v";
    "../src/expected_bits.v";
    "../src/pm_bank.v";
    "../src/survivor_mem.v";
    "../src/traceback_v2.v";
