Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'r_addr' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/TopLevel.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/TopLevel.v:220]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionCacheMemory
Compiling module xil_defaultlib.InstructionMainMemory
Compiling module xil_defaultlib.InstructionMemoryCached
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux32Bit4To1
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ShiftAdder
Compiling module xil_defaultlib.HiLoRegisters
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.DataCacheMemory
Compiling module xil_defaultlib.DataMainMemory
Compiling module xil_defaultlib.DataMemoryCached
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.Mux17Bit2To1
Compiling module xil_defaultlib.Mux8Bit2To1
Compiling module xil_defaultlib.PipelinedRegisters
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav
