static void F_1 ( T_1 clock , int * V_1 , int V_2 , int V_3 )\r\n{\r\nif ( * V_1 == 0 )\r\n* V_1 = clock * V_2 / ( 128 * V_3 ) * 1000 ;\r\nF_2 ( L_1 ,\r\nV_2 , * V_1 , V_3 ) ;\r\n}\r\nstatic void F_3 ( struct V_4 * V_5 , T_1 clock )\r\n{\r\nstruct V_6 * V_7 = V_5 -> V_7 ;\r\nstruct V_8 * V_9 = V_7 -> V_10 ;\r\nT_1 V_11 = F_4 ( V_5 ) -> V_12 ;\r\nint V_1 ;\r\nint V_2 ;\r\nint V_13 ;\r\nfor ( V_13 = 0 ; V_14 [ V_13 ] . Clock != clock && V_14 [ V_13 ] . Clock != 0 ; V_13 ++ ) ;\r\nV_1 = V_14 [ V_13 ] . V_15 ;\r\nV_2 = V_14 [ V_13 ] . V_16 ;\r\nF_1 ( clock , & V_1 , V_2 , 32000 ) ;\r\nF_5 ( V_11 + V_17 , V_1 << 12 ) ;\r\nF_5 ( V_11 + V_18 , V_2 ) ;\r\nV_1 = V_14 [ V_13 ] . V_19 ;\r\nV_2 = V_14 [ V_13 ] . V_20 ;\r\nF_1 ( clock , & V_1 , V_2 , 44100 ) ;\r\nF_5 ( V_11 + V_21 , V_1 << 12 ) ;\r\nF_5 ( V_11 + V_22 , V_2 ) ;\r\nV_1 = V_14 [ V_13 ] . V_23 ;\r\nV_2 = V_14 [ V_13 ] . V_24 ;\r\nF_1 ( clock , & V_1 , V_2 , 48000 ) ;\r\nF_5 ( V_11 + V_25 , V_1 << 12 ) ;\r\nF_5 ( V_11 + V_26 , V_2 ) ;\r\n}\r\nstatic void F_6 ( T_2 V_27 ,\r\nT_2 V_28 ,\r\nT_2 V_29 ,\r\nT_2 * V_30 )\r\n{\r\nint V_13 ;\r\nV_30 [ 0 ] = V_27 + V_28 + V_29 ;\r\nfor ( V_13 = 1 ; V_13 <= V_29 ; V_13 ++ )\r\nV_30 [ 0 ] += V_30 [ V_13 ] ;\r\nV_30 [ 0 ] = 0x100 - V_30 [ 0 ] ;\r\n}\r\nstatic void F_7 (\r\nstruct V_4 * V_5 ,\r\nenum V_31 V_32 ,\r\nint V_33 ,\r\nT_2 V_34 ,\r\nT_2 V_35 ,\r\nT_2 V_36 ,\r\nT_2 V_37 ,\r\nT_2 V_38 ,\r\nint V_39 ,\r\nT_2 V_40 ,\r\nT_2 V_41 ,\r\nT_2 V_42 ,\r\nT_2 V_43 ,\r\nT_2 V_44 ,\r\nT_3 V_45 ,\r\nT_3 V_46 ,\r\nT_3 V_47 ,\r\nT_3 V_48\r\n)\r\n{\r\nstruct V_6 * V_7 = V_5 -> V_7 ;\r\nstruct V_8 * V_9 = V_7 -> V_10 ;\r\nT_1 V_11 = F_4 ( V_5 ) -> V_12 ;\r\nT_2 V_30 [ 14 ] ;\r\nV_30 [ 0x0 ] = 0 ;\r\nV_30 [ 0x1 ] =\r\n( V_35 & 0x3 ) |\r\n( ( V_44 & 0x3 ) << 2 ) |\r\n( ( V_33 & 0x1 ) << 4 ) |\r\n( ( V_32 & 0x3 ) << 5 ) ;\r\nV_30 [ 0x2 ] =\r\n( V_34 & 0xF ) |\r\n( ( V_40 & 0x3 ) << 4 ) |\r\n( ( V_36 & 0x3 ) << 6 ) ;\r\nV_30 [ 0x3 ] =\r\n( V_43 & 0x3 ) |\r\n( ( V_38 & 0x3 ) << 2 ) |\r\n( ( V_37 & 0x7 ) << 4 ) |\r\n( ( V_39 & 0x1 ) << 7 ) ;\r\nV_30 [ 0x4 ] = ( V_41 & 0x7F ) ;\r\nV_30 [ 0x5 ] = ( V_42 & 0xF ) ;\r\nV_30 [ 0x6 ] = ( V_45 & 0xFF ) ;\r\nV_30 [ 0x7 ] = ( V_45 >> 8 ) ;\r\nV_30 [ 0x8 ] = ( V_46 & 0xFF ) ;\r\nV_30 [ 0x9 ] = ( V_46 >> 8 ) ;\r\nV_30 [ 0xA ] = ( V_47 & 0xFF ) ;\r\nV_30 [ 0xB ] = ( V_47 >> 8 ) ;\r\nV_30 [ 0xC ] = ( V_48 & 0xFF ) ;\r\nV_30 [ 0xD ] = ( V_48 >> 8 ) ;\r\nF_6 ( 0x82 , 0x02 , 0x0D , V_30 ) ;\r\nV_30 [ 0x0 ] += 2 ;\r\nF_5 ( V_11 + V_49 ,\r\nV_30 [ 0x0 ] | ( V_30 [ 0x1 ] << 8 ) | ( V_30 [ 0x2 ] << 16 ) | ( V_30 [ 0x3 ] << 24 ) ) ;\r\nF_5 ( V_11 + V_50 ,\r\nV_30 [ 0x4 ] | ( V_30 [ 0x5 ] << 8 ) | ( V_30 [ 0x6 ] << 16 ) | ( V_30 [ 0x7 ] << 24 ) ) ;\r\nF_5 ( V_11 + V_51 ,\r\nV_30 [ 0x8 ] | ( V_30 [ 0x9 ] << 8 ) | ( V_30 [ 0xA ] << 16 ) | ( V_30 [ 0xB ] << 24 ) ) ;\r\nF_5 ( V_11 + V_52 ,\r\nV_30 [ 0xC ] | ( V_30 [ 0xD ] << 8 ) ) ;\r\n}\r\nstatic void F_8 (\r\nstruct V_4 * V_5 ,\r\nT_2 V_53 ,\r\nT_2 V_54 ,\r\nT_2 V_55 ,\r\nT_2 V_56 ,\r\nT_2 V_57 ,\r\nT_2 V_58 ,\r\nT_2 V_59 ,\r\nint V_60\r\n)\r\n{\r\nstruct V_6 * V_7 = V_5 -> V_7 ;\r\nstruct V_8 * V_9 = V_7 -> V_10 ;\r\nT_1 V_11 = F_4 ( V_5 ) -> V_12 ;\r\nT_2 V_30 [ 11 ] ;\r\nV_30 [ 0x0 ] = 0 ;\r\nV_30 [ 0x1 ] = ( V_53 & 0x7 ) | ( ( V_54 & 0xF ) << 4 ) ;\r\nV_30 [ 0x2 ] = ( V_55 & 0x3 ) | ( ( V_56 & 0x7 ) << 2 ) ;\r\nV_30 [ 0x3 ] = V_57 ;\r\nV_30 [ 0x4 ] = V_58 ;\r\nV_30 [ 0x5 ] = ( ( V_59 & 0xF ) << 3 ) | ( ( V_60 & 0x1 ) << 7 ) ;\r\nV_30 [ 0x6 ] = 0 ;\r\nV_30 [ 0x7 ] = 0 ;\r\nV_30 [ 0x8 ] = 0 ;\r\nV_30 [ 0x9 ] = 0 ;\r\nV_30 [ 0xA ] = 0 ;\r\nF_6 ( 0x84 , 0x01 , 0x0A , V_30 ) ;\r\nF_5 ( V_11 + V_61 ,\r\nV_30 [ 0x0 ] | ( V_30 [ 0x1 ] << 8 ) | ( V_30 [ 0x2 ] << 16 ) | ( V_30 [ 0x3 ] << 24 ) ) ;\r\nF_5 ( V_11 + V_62 ,\r\nV_30 [ 0x4 ] | ( V_30 [ 0x5 ] << 8 ) | ( V_30 [ 0x6 ] << 16 ) | ( V_30 [ 0x8 ] << 24 ) ) ;\r\n}\r\nstatic int F_9 ( struct V_4 * V_5 )\r\n{\r\nstruct V_6 * V_7 = V_5 -> V_7 ;\r\nstruct V_8 * V_9 = V_7 -> V_10 ;\r\nT_1 V_11 = F_4 ( V_5 ) -> V_12 ;\r\nreturn ( F_10 ( V_11 + V_63 ) & 0x10 ) != 0 ;\r\n}\r\nint F_11 ( struct V_4 * V_5 )\r\n{\r\nstruct V_64 * V_64 = F_4 ( V_5 ) ;\r\nint V_65 , V_66 ;\r\nif ( ! V_64 -> V_12 )\r\nreturn 0 ;\r\nV_65 = F_9 ( V_5 ) ;\r\nV_66 = V_64 -> V_67 != V_65 ;\r\nV_64 -> V_67 = V_65 ;\r\nreturn V_66 ;\r\n}\r\nvoid F_12 ( struct V_4 * V_5 )\r\n{\r\nstruct V_6 * V_7 = V_5 -> V_7 ;\r\nstruct V_8 * V_9 = V_7 -> V_10 ;\r\nstruct V_64 * V_64 = F_4 ( V_5 ) ;\r\nT_1 V_11 = V_64 -> V_12 ;\r\nif ( ! V_11 )\r\nreturn;\r\nif ( ! V_64 -> V_68 ||\r\nF_9 ( V_5 ) ) {\r\nF_13 ( V_11 + V_69 , 0x00000001 , ~ 0x00001001 ) ;\r\n} else {\r\nF_13 ( V_11 + V_69 , 0x00001001 , ~ 0x00001001 ) ;\r\n}\r\n}\r\nvoid F_14 ( struct V_4 * V_5 , struct V_70 * V_71 )\r\n{\r\nstruct V_6 * V_7 = V_5 -> V_7 ;\r\nstruct V_8 * V_9 = V_7 -> V_10 ;\r\nT_1 V_11 = F_4 ( V_5 ) -> V_12 ;\r\nif ( F_15 ( V_9 ) )\r\nreturn;\r\nif ( ! V_11 )\r\nreturn;\r\nF_16 ( V_5 , V_71 -> clock ) ;\r\nF_5 ( V_11 + V_72 , 0x1000 ) ;\r\nF_5 ( V_11 + V_73 , 0x0 ) ;\r\nF_5 ( V_11 + V_74 , 0x1000 ) ;\r\nF_3 ( V_5 , V_71 -> clock ) ;\r\nF_5 ( V_11 + V_75 , 0x13 ) ;\r\nF_5 ( V_11 + V_76 , 0x202 ) ;\r\nF_7 ( V_5 , V_77 , 0 , 0 , 0 , 0 ,\r\n0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 ) ;\r\nF_5 ( V_11 + V_78 , 0x00FFFFFF ) ;\r\nF_5 ( V_11 + V_79 , 0x007FFFFF ) ;\r\nF_5 ( V_11 + V_80 , 0x00000001 ) ;\r\nF_5 ( V_11 + V_81 , 0x00000001 ) ;\r\nF_12 ( V_5 ) ;\r\nF_13 ( V_11 + V_69 , 0x00040000 , ~ 0x001F0000 ) ;\r\n}\r\nvoid F_17 ( struct V_4 * V_5 )\r\n{\r\nstruct V_6 * V_7 = V_5 -> V_7 ;\r\nstruct V_8 * V_9 = V_7 -> V_10 ;\r\nT_1 V_11 = F_4 ( V_5 ) -> V_12 ;\r\nint V_82 = F_18 ( V_9 ) ;\r\nint V_83 = F_19 ( V_9 ) ;\r\nint V_84 = F_20 ( V_9 ) ;\r\nT_2 V_85 = F_21 ( V_9 ) ;\r\nT_2 V_86 = F_22 ( V_9 ) ;\r\nT_1 V_87 ;\r\nif ( ! V_11 )\r\nreturn;\r\nF_2 ( L_2 ,\r\nF_9 ( V_5 ) ? L_3 : L_4 ,\r\nV_82 , V_83 , V_84 ) ;\r\nF_2 ( L_5 ,\r\n( int ) V_85 , ( int ) V_86 ) ;\r\nV_87 = 0 ;\r\nif ( V_85 & V_88 )\r\nV_87 |= 1 << 0 ;\r\nif ( V_85 & V_89 )\r\nV_87 |= 1 << 1 ;\r\nif ( V_85 & V_90 )\r\nV_87 |= 1 << 2 ;\r\nif ( V_85 & V_91 )\r\nV_87 |= 1 << 3 ;\r\nV_87 |= V_86 << 8 ;\r\nswitch ( V_83 ) {\r\ncase 32000 : V_87 |= 0x3 << 24 ; break;\r\ncase 44100 : V_87 |= 0x0 << 24 ; break;\r\ncase 88200 : V_87 |= 0x8 << 24 ; break;\r\ncase 176400 : V_87 |= 0xc << 24 ; break;\r\ncase 48000 : V_87 |= 0x2 << 24 ; break;\r\ncase 96000 : V_87 |= 0xa << 24 ; break;\r\ncase 192000 : V_87 |= 0xe << 24 ; break;\r\n}\r\nF_5 ( V_11 + V_92 , V_87 ) ;\r\nV_87 = 0 ;\r\nswitch ( V_84 ) {\r\ncase 16 : V_87 |= 0x2 ; break;\r\ncase 20 : V_87 |= 0x3 ; break;\r\ncase 24 : V_87 |= 0xb ; break;\r\n}\r\nif ( V_85 & V_93 )\r\nV_87 |= 0x5 << 16 ;\r\nF_13 ( V_11 + V_94 , V_87 , ~ 0x5000f ) ;\r\nF_5 ( V_11 + V_95 , 0x31 ) ;\r\nF_8 ( V_5 , V_82 - 1 , 0 , 0 , 0 , 0 , 0 , 0 , 0 ) ;\r\nF_12 ( V_5 ) ;\r\n}\r\nstatic int F_23 ( struct V_6 * V_7 )\r\n{\r\nstruct V_8 * V_9 = V_7 -> V_10 ;\r\nstruct V_4 * V_5 ;\r\nstruct V_64 * V_64 ;\r\nbool V_96 [ 3 ] = { true , true , true } ;\r\nF_24 (encoder, &dev->mode_config.encoder_list, head) {\r\nV_64 = F_4 ( V_5 ) ;\r\nswitch ( V_64 -> V_12 ) {\r\ncase V_97 :\r\nV_96 [ 0 ] = false ;\r\nbreak;\r\ncase V_98 :\r\nV_96 [ 1 ] = false ;\r\nbreak;\r\ncase V_99 :\r\nV_96 [ 2 ] = false ;\r\nbreak;\r\n}\r\n}\r\nif ( V_9 -> V_100 == V_101 || V_9 -> V_100 == V_102 ||\r\nV_9 -> V_100 == V_103 ) {\r\nreturn V_96 [ 0 ] ? V_97 : 0 ;\r\n} else if ( V_9 -> V_100 >= V_104 ) {\r\nif ( V_96 [ 0 ] )\r\nreturn V_97 ;\r\nelse if ( V_96 [ 1 ] )\r\nreturn V_98 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_25 ( struct V_4 * V_5 )\r\n{\r\nstruct V_6 * V_7 = V_5 -> V_7 ;\r\nstruct V_8 * V_9 = V_7 -> V_10 ;\r\nstruct V_64 * V_64 = F_4 ( V_5 ) ;\r\nstruct V_105 * V_106 = V_64 -> V_107 ;\r\nT_4 V_108 [] = {\r\nV_109 ,\r\nV_110 ,\r\nV_111 ,\r\nV_112 ,\r\nV_113 ,\r\nV_114 ,\r\n} ;\r\nif ( ! V_106 ) {\r\nF_26 ( V_9 -> V_7 , L_6 ) ;\r\nreturn;\r\n}\r\nif ( F_15 ( V_9 ) ) {\r\n} else if ( F_27 ( V_9 ) ) {\r\nif ( V_106 -> V_115 >= F_28 ( V_108 ) ) {\r\nF_26 ( V_9 -> V_7 , L_7 ) ;\r\nreturn;\r\n}\r\nV_64 -> V_12 = V_116 +\r\nV_108 [ V_106 -> V_115 ] ;\r\nV_64 -> V_117 = V_64 -> V_12\r\n+ V_118 ;\r\n} else if ( F_29 ( V_9 ) ) {\r\nV_64 -> V_12 = V_106 -> V_115 ?\r\nV_99 : V_97 ;\r\nif ( F_30 ( V_9 ) )\r\nV_64 -> V_117 = V_106 -> V_115 ?\r\nV_119 : V_120 ;\r\n} else if ( V_9 -> V_100 >= V_104 || V_9 -> V_100 == V_101 ||\r\nV_9 -> V_100 == V_102 || V_9 -> V_100 == V_103 ) {\r\nV_64 -> V_12 = F_23 ( V_7 ) ;\r\n}\r\n}\r\nvoid F_31 ( struct V_4 * V_5 )\r\n{\r\nstruct V_6 * V_7 = V_5 -> V_7 ;\r\nstruct V_8 * V_9 = V_7 -> V_10 ;\r\nstruct V_64 * V_64 = F_4 ( V_5 ) ;\r\nT_1 V_11 ;\r\nif ( F_15 ( V_9 ) )\r\nreturn;\r\nif ( ! V_64 -> V_12 ) {\r\nF_25 ( V_5 ) ;\r\nif ( ! V_64 -> V_12 ) {\r\nF_32 ( V_9 -> V_7 , L_8\r\nL_9 , V_64 -> V_121 ) ;\r\nreturn;\r\n}\r\n}\r\nV_11 = V_64 -> V_12 ;\r\nif ( F_15 ( V_9 ) ) {\r\n} else if ( F_27 ( V_9 ) ) {\r\nF_13 ( V_64 -> V_117 + 0xc , 0x1 , ~ 0x1 ) ;\r\n} else if ( F_30 ( V_9 ) ) {\r\nF_13 ( V_64 -> V_117 + 0x4 , 0x1 , ~ 0x1 ) ;\r\n} else if ( F_29 ( V_9 ) ) {\r\n} else if ( V_9 -> V_100 >= V_104 ) {\r\nswitch ( V_64 -> V_121 ) {\r\ncase V_122 :\r\nF_13 ( V_123 , V_124 ,\r\n~ V_124 ) ;\r\nF_5 ( V_11 + V_125 , 0x101 ) ;\r\nbreak;\r\ncase V_126 :\r\nF_13 ( V_127 , V_128 ,\r\n~ V_128 ) ;\r\nF_5 ( V_11 + V_125 , 0x105 ) ;\r\nbreak;\r\ndefault:\r\nF_26 ( V_9 -> V_7 , L_10 ) ;\r\nbreak;\r\n}\r\n}\r\nif ( V_9 -> V_129 . V_130\r\n&& V_9 -> V_100 != V_101\r\n&& V_9 -> V_100 != V_102\r\n&& V_9 -> V_100 != V_103\r\n&& ! F_27 ( V_9 ) ) {\r\nV_9 -> V_129 . V_131 [ V_11 == V_97 ? 0 : 1 ] = true ;\r\nF_33 ( V_9 ) ;\r\nF_34 ( V_5 ) ;\r\n} else {\r\nF_35 ( V_5 ) ;\r\n}\r\nF_2 ( L_11 ,\r\nV_64 -> V_12 , V_64 -> V_121 ) ;\r\n}\r\nvoid F_36 ( struct V_4 * V_5 )\r\n{\r\nstruct V_6 * V_7 = V_5 -> V_7 ;\r\nstruct V_8 * V_9 = V_7 -> V_10 ;\r\nstruct V_64 * V_64 = F_4 ( V_5 ) ;\r\nT_1 V_11 ;\r\nif ( F_15 ( V_9 ) )\r\nreturn;\r\nV_11 = V_64 -> V_12 ;\r\nif ( ! V_11 ) {\r\nF_26 ( V_9 -> V_7 , L_12 ) ;\r\nreturn;\r\n}\r\nF_2 ( L_13 ,\r\nV_11 , V_64 -> V_121 ) ;\r\nV_9 -> V_129 . V_131 [ V_11 == V_97 ? 0 : 1 ] = false ;\r\nF_33 ( V_9 ) ;\r\nF_34 ( V_5 ) ;\r\nif ( F_15 ( V_9 ) ) {\r\n} else if ( F_27 ( V_9 ) ) {\r\nF_13 ( V_64 -> V_117 + 0xc , 0 , ~ 0x1 ) ;\r\n} else if ( F_30 ( V_9 ) ) {\r\nF_13 ( V_64 -> V_117 + 0x4 , 0 , ~ 0x1 ) ;\r\n} else if ( V_9 -> V_100 >= V_104 && ! F_29 ( V_9 ) ) {\r\nswitch ( V_64 -> V_121 ) {\r\ncase V_122 :\r\nF_13 ( V_123 , 0 ,\r\n~ V_124 ) ;\r\nF_5 ( V_11 + V_125 , 0 ) ;\r\nbreak;\r\ncase V_126 :\r\nF_13 ( V_127 , 0 ,\r\n~ V_128 ) ;\r\nF_5 ( V_11 + V_125 , 0 ) ;\r\nbreak;\r\ndefault:\r\nF_26 ( V_9 -> V_7 , L_10 ) ;\r\nbreak;\r\n}\r\n}\r\nV_64 -> V_12 = 0 ;\r\nV_64 -> V_117 = 0 ;\r\n}
