// Seed: 897681214
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire \id_8 = id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd31
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  input wire _id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_2,
      id_2,
      id_2,
      id_2,
      id_4
  );
  assign id_5[id_3] = id_5;
endmodule
