INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/black_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module black_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/generate_propagate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generate_propagate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sources_1/new/prefix_adder_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prefix_adder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.srcs/sim_1/new/tb_prefix_adder_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_prefix_adder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dlmih/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SOC/Tema2 - SOC/T2/T2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
