$date
	Mon Oct 28 11:07:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module d_ff_tb $end
$var wire 1 ! Qn $end
$var wire 1 " Q $end
$var reg 1 # CLK $end
$var reg 1 $ CLR $end
$var reg 1 % D $end
$var reg 1 & PR $end
$scope module uut $end
$var wire 1 # CLK $end
$var wire 1 $ CLR $end
$var wire 1 % D $end
$var wire 1 & PR $end
$var wire 1 ! Qn $end
$var wire 1 " Q $end
$scope module uut $end
$var wire 1 # CLK $end
$var wire 1 $ CLR $end
$var wire 1 % J $end
$var wire 1 ' K $end
$var wire 1 & PR $end
$var reg 1 " Q $end
$var reg 1 ! Qn $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
0&
0%
0$
0#
0"
1!
$end
#5000
1#
#10000
0#
1$
#15000
0!
1"
1#
#20000
1!
0"
0#
0$
#25000
1#
#30000
0#
1&
#35000
1#
#40000
0#
0&
#45000
1#
#50000
0'
0#
1%
#55000
1#
#60000
1'
0#
0%
#65000
1#
#70000
0#
