

================================================================
== Vitis HLS Report for 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_0'
================================================================
* Date:           Sat Sep 27 10:30:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.468 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mask_softmax_loop_0  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_mask, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %yt, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_5 = load i11 %i" [activation_accelerator.cpp:267]   --->   Operation 12 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.94ns)   --->   "%icmp_ln267 = icmp_eq  i11 %i_5, i11 1024" [activation_accelerator.cpp:267]   --->   Operation 13 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%add_ln267 = add i11 %i_5, i11 1" [activation_accelerator.cpp:267]   --->   Operation 15 'add' 'add_ln267' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln267 = br i1 %icmp_ln267, void %for.body.split_ifconv, void %for.end.exitStub" [activation_accelerator.cpp:267]   --->   Operation 16 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln267 = zext i11 %i_5" [activation_accelerator.cpp:267]   --->   Operation 17 'zext' 'zext_ln267' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%yt_addr = getelementptr i32 %yt, i64 0, i64 %zext_ln267" [activation_accelerator.cpp:269]   --->   Operation 18 'getelementptr' 'yt_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.23ns)   --->   "%yt_load = load i10 %yt_addr" [activation_accelerator.cpp:269]   --->   Operation 19 'load' 'yt_load' <Predicate = (!icmp_ln267)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln267 = store i11 %add_ln267, i11 %i" [activation_accelerator.cpp:267]   --->   Operation 20 'store' 'store_ln267' <Predicate = (!icmp_ln267)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 21 [1/2] (1.23ns)   --->   "%yt_load = load i10 %yt_addr" [activation_accelerator.cpp:269]   --->   Operation 21 'load' 'yt_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%bitcast_ln269 = bitcast i32 %yt_load" [activation_accelerator.cpp:269]   --->   Operation 22 'bitcast' 'bitcast_ln269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln269, i32 23, i32 30" [activation_accelerator.cpp:269]   --->   Operation 23 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln269 = trunc i32 %bitcast_ln269" [activation_accelerator.cpp:269]   --->   Operation 24 'trunc' 'trunc_ln269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.84ns)   --->   "%icmp_ln269 = icmp_ne  i8 %tmp_4, i8 255" [activation_accelerator.cpp:269]   --->   Operation 25 'icmp' 'icmp_ln269' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.05ns)   --->   "%icmp_ln269_1 = icmp_eq  i23 %trunc_ln269, i23 0" [activation_accelerator.cpp:269]   --->   Operation 26 'icmp' 'icmp_ln269_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [2/2] (2.78ns)   --->   "%tmp_5 = fcmp_ogt  i32 %yt_load, i32 0.5" [activation_accelerator.cpp:269]   --->   Operation 27 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%xt_addr = getelementptr i32 %xt, i64 0, i64 %zext_ln267" [activation_accelerator.cpp:269]   --->   Operation 28 'getelementptr' 'xt_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.23ns)   --->   "%xt_load = load i10 %xt_addr" [activation_accelerator.cpp:269]   --->   Operation 29 'load' 'xt_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln267)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.46>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln268 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [activation_accelerator.cpp:268]   --->   Operation 30 'specpipeline' 'specpipeline_ln268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln267 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [activation_accelerator.cpp:267]   --->   Operation 31 'specloopname' 'specloopname_ln267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln269)   --->   "%or_ln269 = or i1 %icmp_ln269_1, i1 %icmp_ln269" [activation_accelerator.cpp:269]   --->   Operation 32 'or' 'or_ln269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_ogt  i32 %yt_load, i32 0.5" [activation_accelerator.cpp:269]   --->   Operation 33 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln269)   --->   "%and_ln269 = and i1 %or_ln269, i1 %tmp_5" [activation_accelerator.cpp:269]   --->   Operation 34 'and' 'and_ln269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/2] (1.23ns)   --->   "%xt_load = load i10 %xt_addr" [activation_accelerator.cpp:269]   --->   Operation 35 'load' 'xt_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 36 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln269 = select i1 %and_ln269, i32 %xt_load, i32 -1e+30" [activation_accelerator.cpp:269]   --->   Operation 36 'select' 'select_ln269' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%x_mask_addr = getelementptr i32 %x_mask, i64 0, i64 %zext_ln267" [activation_accelerator.cpp:269]   --->   Operation 37 'getelementptr' 'x_mask_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.23ns)   --->   "%store_ln269 = store i32 %select_ln269, i10 %x_mask_addr" [activation_accelerator.cpp:269]   --->   Operation 38 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln267 = br void %for.body" [activation_accelerator.cpp:267]   --->   Operation 39 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:267) on local variable 'i' [11]  (0 ns)
	'getelementptr' operation ('yt_addr', activation_accelerator.cpp:269) [20]  (0 ns)
	'load' operation ('yt_load', activation_accelerator.cpp:269) on array 'yt' [21]  (1.24 ns)
	blocking operation 0.134 ns on control path)

 <State 2>: 4.02ns
The critical path consists of the following:
	'load' operation ('yt_load', activation_accelerator.cpp:269) on array 'yt' [21]  (1.24 ns)
	'fcmp' operation ('tmp_5', activation_accelerator.cpp:269) [28]  (2.78 ns)

 <State 3>: 4.47ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', activation_accelerator.cpp:269) [28]  (2.78 ns)
	'and' operation ('and_ln269', activation_accelerator.cpp:269) [29]  (0 ns)
	'select' operation ('select_ln269', activation_accelerator.cpp:269) [32]  (0.449 ns)
	'store' operation ('store_ln269', activation_accelerator.cpp:269) of variable 'select_ln269', activation_accelerator.cpp:269 on array 'x_mask' [34]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
