set ::env(PROJECT_NAME) k68
set ::env(DESIGN_TOP) k68_appl
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/processors/k68/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/processors/k68/rtl/k68_appl.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
