// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_HH_
#define _conv_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_intr.h"
#include "conv_mul.h"
#include "conv_acc.h"
#include "fifo_w16_d2_A_x.h"
#include "fifo_w30_d2_A.h"
#include "start_for_conv_mubck.h"
#include "start_for_conv_acbdk.h"

namespace ap_rtl {

struct conv : public sc_module {
    // Port declarations 335
    sc_in< sc_lv<16> > in_V_V_dout;
    sc_in< sc_logic > in_V_V_empty_n;
    sc_out< sc_logic > in_V_V_read;
    sc_in< sc_lv<16> > in_V_V1_dout;
    sc_in< sc_logic > in_V_V1_empty_n;
    sc_out< sc_logic > in_V_V1_read;
    sc_in< sc_lv<16> > in_V_V2_dout;
    sc_in< sc_logic > in_V_V2_empty_n;
    sc_out< sc_logic > in_V_V2_read;
    sc_in< sc_lv<16> > in_V_V3_dout;
    sc_in< sc_logic > in_V_V3_empty_n;
    sc_out< sc_logic > in_V_V3_read;
    sc_in< sc_lv<16> > in_V_V4_dout;
    sc_in< sc_logic > in_V_V4_empty_n;
    sc_out< sc_logic > in_V_V4_read;
    sc_in< sc_lv<16> > in_V_V15_dout;
    sc_in< sc_logic > in_V_V15_empty_n;
    sc_out< sc_logic > in_V_V15_read;
    sc_in< sc_lv<16> > in_V_V16_dout;
    sc_in< sc_logic > in_V_V16_empty_n;
    sc_out< sc_logic > in_V_V16_read;
    sc_in< sc_lv<16> > in_V_V17_dout;
    sc_in< sc_logic > in_V_V17_empty_n;
    sc_out< sc_logic > in_V_V17_read;
    sc_in< sc_lv<16> > in_V_V18_dout;
    sc_in< sc_logic > in_V_V18_empty_n;
    sc_out< sc_logic > in_V_V18_read;
    sc_in< sc_lv<16> > in_V_V19_dout;
    sc_in< sc_logic > in_V_V19_empty_n;
    sc_out< sc_logic > in_V_V19_read;
    sc_in< sc_lv<16> > in_V_V210_dout;
    sc_in< sc_logic > in_V_V210_empty_n;
    sc_out< sc_logic > in_V_V210_read;
    sc_in< sc_lv<16> > in_V_V211_dout;
    sc_in< sc_logic > in_V_V211_empty_n;
    sc_out< sc_logic > in_V_V211_read;
    sc_in< sc_lv<16> > in_V_V212_dout;
    sc_in< sc_logic > in_V_V212_empty_n;
    sc_out< sc_logic > in_V_V212_read;
    sc_in< sc_lv<16> > in_V_V213_dout;
    sc_in< sc_logic > in_V_V213_empty_n;
    sc_out< sc_logic > in_V_V213_read;
    sc_in< sc_lv<16> > in_V_V214_dout;
    sc_in< sc_logic > in_V_V214_empty_n;
    sc_out< sc_logic > in_V_V214_read;
    sc_in< sc_lv<16> > in_V_V315_dout;
    sc_in< sc_logic > in_V_V315_empty_n;
    sc_out< sc_logic > in_V_V315_read;
    sc_in< sc_lv<16> > in_V_V316_dout;
    sc_in< sc_logic > in_V_V316_empty_n;
    sc_out< sc_logic > in_V_V316_read;
    sc_in< sc_lv<16> > in_V_V317_dout;
    sc_in< sc_logic > in_V_V317_empty_n;
    sc_out< sc_logic > in_V_V317_read;
    sc_in< sc_lv<16> > in_V_V318_dout;
    sc_in< sc_logic > in_V_V318_empty_n;
    sc_out< sc_logic > in_V_V318_read;
    sc_in< sc_lv<16> > in_V_V319_dout;
    sc_in< sc_logic > in_V_V319_empty_n;
    sc_out< sc_logic > in_V_V319_read;
    sc_in< sc_lv<16> > in_V_V420_dout;
    sc_in< sc_logic > in_V_V420_empty_n;
    sc_out< sc_logic > in_V_V420_read;
    sc_in< sc_lv<16> > in_V_V421_dout;
    sc_in< sc_logic > in_V_V421_empty_n;
    sc_out< sc_logic > in_V_V421_read;
    sc_in< sc_lv<16> > in_V_V422_dout;
    sc_in< sc_logic > in_V_V422_empty_n;
    sc_out< sc_logic > in_V_V422_read;
    sc_in< sc_lv<16> > in_V_V423_dout;
    sc_in< sc_logic > in_V_V423_empty_n;
    sc_out< sc_logic > in_V_V423_read;
    sc_in< sc_lv<16> > in_V_V424_dout;
    sc_in< sc_logic > in_V_V424_empty_n;
    sc_out< sc_logic > in_V_V424_read;
    sc_out< sc_lv<2> > weights_0_0_V_address0;
    sc_out< sc_logic > weights_0_0_V_ce0;
    sc_out< sc_lv<16> > weights_0_0_V_d0;
    sc_in< sc_lv<16> > weights_0_0_V_q0;
    sc_out< sc_logic > weights_0_0_V_we0;
    sc_out< sc_lv<2> > weights_0_0_V_address1;
    sc_out< sc_logic > weights_0_0_V_ce1;
    sc_out< sc_lv<16> > weights_0_0_V_d1;
    sc_in< sc_lv<16> > weights_0_0_V_q1;
    sc_out< sc_logic > weights_0_0_V_we1;
    sc_out< sc_lv<2> > weights_0_1_V_address0;
    sc_out< sc_logic > weights_0_1_V_ce0;
    sc_out< sc_lv<16> > weights_0_1_V_d0;
    sc_in< sc_lv<16> > weights_0_1_V_q0;
    sc_out< sc_logic > weights_0_1_V_we0;
    sc_out< sc_lv<2> > weights_0_1_V_address1;
    sc_out< sc_logic > weights_0_1_V_ce1;
    sc_out< sc_lv<16> > weights_0_1_V_d1;
    sc_in< sc_lv<16> > weights_0_1_V_q1;
    sc_out< sc_logic > weights_0_1_V_we1;
    sc_out< sc_lv<2> > weights_0_2_V_address0;
    sc_out< sc_logic > weights_0_2_V_ce0;
    sc_out< sc_lv<16> > weights_0_2_V_d0;
    sc_in< sc_lv<16> > weights_0_2_V_q0;
    sc_out< sc_logic > weights_0_2_V_we0;
    sc_out< sc_lv<2> > weights_0_2_V_address1;
    sc_out< sc_logic > weights_0_2_V_ce1;
    sc_out< sc_lv<16> > weights_0_2_V_d1;
    sc_in< sc_lv<16> > weights_0_2_V_q1;
    sc_out< sc_logic > weights_0_2_V_we1;
    sc_out< sc_lv<2> > weights_0_3_V_address0;
    sc_out< sc_logic > weights_0_3_V_ce0;
    sc_out< sc_lv<16> > weights_0_3_V_d0;
    sc_in< sc_lv<16> > weights_0_3_V_q0;
    sc_out< sc_logic > weights_0_3_V_we0;
    sc_out< sc_lv<2> > weights_0_3_V_address1;
    sc_out< sc_logic > weights_0_3_V_ce1;
    sc_out< sc_lv<16> > weights_0_3_V_d1;
    sc_in< sc_lv<16> > weights_0_3_V_q1;
    sc_out< sc_logic > weights_0_3_V_we1;
    sc_out< sc_lv<2> > weights_0_4_V_address0;
    sc_out< sc_logic > weights_0_4_V_ce0;
    sc_out< sc_lv<16> > weights_0_4_V_d0;
    sc_in< sc_lv<16> > weights_0_4_V_q0;
    sc_out< sc_logic > weights_0_4_V_we0;
    sc_out< sc_lv<2> > weights_0_4_V_address1;
    sc_out< sc_logic > weights_0_4_V_ce1;
    sc_out< sc_lv<16> > weights_0_4_V_d1;
    sc_in< sc_lv<16> > weights_0_4_V_q1;
    sc_out< sc_logic > weights_0_4_V_we1;
    sc_out< sc_lv<2> > weights_1_0_V_address0;
    sc_out< sc_logic > weights_1_0_V_ce0;
    sc_out< sc_lv<16> > weights_1_0_V_d0;
    sc_in< sc_lv<16> > weights_1_0_V_q0;
    sc_out< sc_logic > weights_1_0_V_we0;
    sc_out< sc_lv<2> > weights_1_0_V_address1;
    sc_out< sc_logic > weights_1_0_V_ce1;
    sc_out< sc_lv<16> > weights_1_0_V_d1;
    sc_in< sc_lv<16> > weights_1_0_V_q1;
    sc_out< sc_logic > weights_1_0_V_we1;
    sc_out< sc_lv<2> > weights_1_1_V_address0;
    sc_out< sc_logic > weights_1_1_V_ce0;
    sc_out< sc_lv<16> > weights_1_1_V_d0;
    sc_in< sc_lv<16> > weights_1_1_V_q0;
    sc_out< sc_logic > weights_1_1_V_we0;
    sc_out< sc_lv<2> > weights_1_1_V_address1;
    sc_out< sc_logic > weights_1_1_V_ce1;
    sc_out< sc_lv<16> > weights_1_1_V_d1;
    sc_in< sc_lv<16> > weights_1_1_V_q1;
    sc_out< sc_logic > weights_1_1_V_we1;
    sc_out< sc_lv<2> > weights_1_2_V_address0;
    sc_out< sc_logic > weights_1_2_V_ce0;
    sc_out< sc_lv<16> > weights_1_2_V_d0;
    sc_in< sc_lv<16> > weights_1_2_V_q0;
    sc_out< sc_logic > weights_1_2_V_we0;
    sc_out< sc_lv<2> > weights_1_2_V_address1;
    sc_out< sc_logic > weights_1_2_V_ce1;
    sc_out< sc_lv<16> > weights_1_2_V_d1;
    sc_in< sc_lv<16> > weights_1_2_V_q1;
    sc_out< sc_logic > weights_1_2_V_we1;
    sc_out< sc_lv<2> > weights_1_3_V_address0;
    sc_out< sc_logic > weights_1_3_V_ce0;
    sc_out< sc_lv<16> > weights_1_3_V_d0;
    sc_in< sc_lv<16> > weights_1_3_V_q0;
    sc_out< sc_logic > weights_1_3_V_we0;
    sc_out< sc_lv<2> > weights_1_3_V_address1;
    sc_out< sc_logic > weights_1_3_V_ce1;
    sc_out< sc_lv<16> > weights_1_3_V_d1;
    sc_in< sc_lv<16> > weights_1_3_V_q1;
    sc_out< sc_logic > weights_1_3_V_we1;
    sc_out< sc_lv<2> > weights_1_4_V_address0;
    sc_out< sc_logic > weights_1_4_V_ce0;
    sc_out< sc_lv<16> > weights_1_4_V_d0;
    sc_in< sc_lv<16> > weights_1_4_V_q0;
    sc_out< sc_logic > weights_1_4_V_we0;
    sc_out< sc_lv<2> > weights_1_4_V_address1;
    sc_out< sc_logic > weights_1_4_V_ce1;
    sc_out< sc_lv<16> > weights_1_4_V_d1;
    sc_in< sc_lv<16> > weights_1_4_V_q1;
    sc_out< sc_logic > weights_1_4_V_we1;
    sc_out< sc_lv<2> > weights_2_0_V_address0;
    sc_out< sc_logic > weights_2_0_V_ce0;
    sc_out< sc_lv<16> > weights_2_0_V_d0;
    sc_in< sc_lv<16> > weights_2_0_V_q0;
    sc_out< sc_logic > weights_2_0_V_we0;
    sc_out< sc_lv<2> > weights_2_0_V_address1;
    sc_out< sc_logic > weights_2_0_V_ce1;
    sc_out< sc_lv<16> > weights_2_0_V_d1;
    sc_in< sc_lv<16> > weights_2_0_V_q1;
    sc_out< sc_logic > weights_2_0_V_we1;
    sc_out< sc_lv<2> > weights_2_1_V_address0;
    sc_out< sc_logic > weights_2_1_V_ce0;
    sc_out< sc_lv<16> > weights_2_1_V_d0;
    sc_in< sc_lv<16> > weights_2_1_V_q0;
    sc_out< sc_logic > weights_2_1_V_we0;
    sc_out< sc_lv<2> > weights_2_1_V_address1;
    sc_out< sc_logic > weights_2_1_V_ce1;
    sc_out< sc_lv<16> > weights_2_1_V_d1;
    sc_in< sc_lv<16> > weights_2_1_V_q1;
    sc_out< sc_logic > weights_2_1_V_we1;
    sc_out< sc_lv<2> > weights_2_2_V_address0;
    sc_out< sc_logic > weights_2_2_V_ce0;
    sc_out< sc_lv<16> > weights_2_2_V_d0;
    sc_in< sc_lv<16> > weights_2_2_V_q0;
    sc_out< sc_logic > weights_2_2_V_we0;
    sc_out< sc_lv<2> > weights_2_2_V_address1;
    sc_out< sc_logic > weights_2_2_V_ce1;
    sc_out< sc_lv<16> > weights_2_2_V_d1;
    sc_in< sc_lv<16> > weights_2_2_V_q1;
    sc_out< sc_logic > weights_2_2_V_we1;
    sc_out< sc_lv<2> > weights_2_3_V_address0;
    sc_out< sc_logic > weights_2_3_V_ce0;
    sc_out< sc_lv<16> > weights_2_3_V_d0;
    sc_in< sc_lv<16> > weights_2_3_V_q0;
    sc_out< sc_logic > weights_2_3_V_we0;
    sc_out< sc_lv<2> > weights_2_3_V_address1;
    sc_out< sc_logic > weights_2_3_V_ce1;
    sc_out< sc_lv<16> > weights_2_3_V_d1;
    sc_in< sc_lv<16> > weights_2_3_V_q1;
    sc_out< sc_logic > weights_2_3_V_we1;
    sc_out< sc_lv<2> > weights_2_4_V_address0;
    sc_out< sc_logic > weights_2_4_V_ce0;
    sc_out< sc_lv<16> > weights_2_4_V_d0;
    sc_in< sc_lv<16> > weights_2_4_V_q0;
    sc_out< sc_logic > weights_2_4_V_we0;
    sc_out< sc_lv<2> > weights_2_4_V_address1;
    sc_out< sc_logic > weights_2_4_V_ce1;
    sc_out< sc_lv<16> > weights_2_4_V_d1;
    sc_in< sc_lv<16> > weights_2_4_V_q1;
    sc_out< sc_logic > weights_2_4_V_we1;
    sc_out< sc_lv<2> > weights_3_0_V_address0;
    sc_out< sc_logic > weights_3_0_V_ce0;
    sc_out< sc_lv<16> > weights_3_0_V_d0;
    sc_in< sc_lv<16> > weights_3_0_V_q0;
    sc_out< sc_logic > weights_3_0_V_we0;
    sc_out< sc_lv<2> > weights_3_0_V_address1;
    sc_out< sc_logic > weights_3_0_V_ce1;
    sc_out< sc_lv<16> > weights_3_0_V_d1;
    sc_in< sc_lv<16> > weights_3_0_V_q1;
    sc_out< sc_logic > weights_3_0_V_we1;
    sc_out< sc_lv<2> > weights_3_1_V_address0;
    sc_out< sc_logic > weights_3_1_V_ce0;
    sc_out< sc_lv<16> > weights_3_1_V_d0;
    sc_in< sc_lv<16> > weights_3_1_V_q0;
    sc_out< sc_logic > weights_3_1_V_we0;
    sc_out< sc_lv<2> > weights_3_1_V_address1;
    sc_out< sc_logic > weights_3_1_V_ce1;
    sc_out< sc_lv<16> > weights_3_1_V_d1;
    sc_in< sc_lv<16> > weights_3_1_V_q1;
    sc_out< sc_logic > weights_3_1_V_we1;
    sc_out< sc_lv<2> > weights_3_2_V_address0;
    sc_out< sc_logic > weights_3_2_V_ce0;
    sc_out< sc_lv<16> > weights_3_2_V_d0;
    sc_in< sc_lv<16> > weights_3_2_V_q0;
    sc_out< sc_logic > weights_3_2_V_we0;
    sc_out< sc_lv<2> > weights_3_2_V_address1;
    sc_out< sc_logic > weights_3_2_V_ce1;
    sc_out< sc_lv<16> > weights_3_2_V_d1;
    sc_in< sc_lv<16> > weights_3_2_V_q1;
    sc_out< sc_logic > weights_3_2_V_we1;
    sc_out< sc_lv<2> > weights_3_3_V_address0;
    sc_out< sc_logic > weights_3_3_V_ce0;
    sc_out< sc_lv<16> > weights_3_3_V_d0;
    sc_in< sc_lv<16> > weights_3_3_V_q0;
    sc_out< sc_logic > weights_3_3_V_we0;
    sc_out< sc_lv<2> > weights_3_3_V_address1;
    sc_out< sc_logic > weights_3_3_V_ce1;
    sc_out< sc_lv<16> > weights_3_3_V_d1;
    sc_in< sc_lv<16> > weights_3_3_V_q1;
    sc_out< sc_logic > weights_3_3_V_we1;
    sc_out< sc_lv<2> > weights_3_4_V_address0;
    sc_out< sc_logic > weights_3_4_V_ce0;
    sc_out< sc_lv<16> > weights_3_4_V_d0;
    sc_in< sc_lv<16> > weights_3_4_V_q0;
    sc_out< sc_logic > weights_3_4_V_we0;
    sc_out< sc_lv<2> > weights_3_4_V_address1;
    sc_out< sc_logic > weights_3_4_V_ce1;
    sc_out< sc_lv<16> > weights_3_4_V_d1;
    sc_in< sc_lv<16> > weights_3_4_V_q1;
    sc_out< sc_logic > weights_3_4_V_we1;
    sc_out< sc_lv<2> > weights_4_0_V_address0;
    sc_out< sc_logic > weights_4_0_V_ce0;
    sc_out< sc_lv<16> > weights_4_0_V_d0;
    sc_in< sc_lv<16> > weights_4_0_V_q0;
    sc_out< sc_logic > weights_4_0_V_we0;
    sc_out< sc_lv<2> > weights_4_0_V_address1;
    sc_out< sc_logic > weights_4_0_V_ce1;
    sc_out< sc_lv<16> > weights_4_0_V_d1;
    sc_in< sc_lv<16> > weights_4_0_V_q1;
    sc_out< sc_logic > weights_4_0_V_we1;
    sc_out< sc_lv<2> > weights_4_1_V_address0;
    sc_out< sc_logic > weights_4_1_V_ce0;
    sc_out< sc_lv<16> > weights_4_1_V_d0;
    sc_in< sc_lv<16> > weights_4_1_V_q0;
    sc_out< sc_logic > weights_4_1_V_we0;
    sc_out< sc_lv<2> > weights_4_1_V_address1;
    sc_out< sc_logic > weights_4_1_V_ce1;
    sc_out< sc_lv<16> > weights_4_1_V_d1;
    sc_in< sc_lv<16> > weights_4_1_V_q1;
    sc_out< sc_logic > weights_4_1_V_we1;
    sc_out< sc_lv<2> > weights_4_2_V_address0;
    sc_out< sc_logic > weights_4_2_V_ce0;
    sc_out< sc_lv<16> > weights_4_2_V_d0;
    sc_in< sc_lv<16> > weights_4_2_V_q0;
    sc_out< sc_logic > weights_4_2_V_we0;
    sc_out< sc_lv<2> > weights_4_2_V_address1;
    sc_out< sc_logic > weights_4_2_V_ce1;
    sc_out< sc_lv<16> > weights_4_2_V_d1;
    sc_in< sc_lv<16> > weights_4_2_V_q1;
    sc_out< sc_logic > weights_4_2_V_we1;
    sc_out< sc_lv<2> > weights_4_3_V_address0;
    sc_out< sc_logic > weights_4_3_V_ce0;
    sc_out< sc_lv<16> > weights_4_3_V_d0;
    sc_in< sc_lv<16> > weights_4_3_V_q0;
    sc_out< sc_logic > weights_4_3_V_we0;
    sc_out< sc_lv<2> > weights_4_3_V_address1;
    sc_out< sc_logic > weights_4_3_V_ce1;
    sc_out< sc_lv<16> > weights_4_3_V_d1;
    sc_in< sc_lv<16> > weights_4_3_V_q1;
    sc_out< sc_logic > weights_4_3_V_we1;
    sc_out< sc_lv<2> > weights_4_4_V_address0;
    sc_out< sc_logic > weights_4_4_V_ce0;
    sc_out< sc_lv<16> > weights_4_4_V_d0;
    sc_in< sc_lv<16> > weights_4_4_V_q0;
    sc_out< sc_logic > weights_4_4_V_we0;
    sc_out< sc_lv<2> > weights_4_4_V_address1;
    sc_out< sc_logic > weights_4_4_V_ce1;
    sc_out< sc_lv<16> > weights_4_4_V_d1;
    sc_in< sc_lv<16> > weights_4_4_V_q1;
    sc_out< sc_logic > weights_4_4_V_we1;
    sc_out< sc_lv<30> > out_V_V_din;
    sc_in< sc_logic > out_V_V_full_n;
    sc_out< sc_logic > out_V_V_write;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    conv(sc_module_name name);
    SC_HAS_PROCESS(conv);

    ~conv();

    sc_trace_file* mVcdFile;

    conv_intr* conv_intr_U0;
    conv_mul* conv_mul_U0;
    conv_acc* conv_acc_U0;
    fifo_w16_d2_A_x* window_stream_0_U;
    fifo_w16_d2_A_x* window_stream_1_U;
    fifo_w16_d2_A_x* window_stream_2_U;
    fifo_w16_d2_A_x* window_stream_3_U;
    fifo_w16_d2_A_x* window_stream_4_U;
    fifo_w16_d2_A_x* window_stream_5_U;
    fifo_w16_d2_A_x* window_stream_6_U;
    fifo_w16_d2_A_x* window_stream_7_U;
    fifo_w16_d2_A_x* window_stream_8_U;
    fifo_w16_d2_A_x* window_stream_9_U;
    fifo_w16_d2_A_x* window_stream_10_U;
    fifo_w16_d2_A_x* window_stream_11_U;
    fifo_w16_d2_A_x* window_stream_12_U;
    fifo_w16_d2_A_x* window_stream_13_U;
    fifo_w16_d2_A_x* window_stream_14_U;
    fifo_w16_d2_A_x* window_stream_15_U;
    fifo_w16_d2_A_x* window_stream_16_U;
    fifo_w16_d2_A_x* window_stream_17_U;
    fifo_w16_d2_A_x* window_stream_18_U;
    fifo_w16_d2_A_x* window_stream_19_U;
    fifo_w16_d2_A_x* window_stream_20_U;
    fifo_w16_d2_A_x* window_stream_21_U;
    fifo_w16_d2_A_x* window_stream_22_U;
    fifo_w16_d2_A_x* window_stream_23_U;
    fifo_w16_d2_A_x* window_stream_24_U;
    fifo_w16_d2_A_x* weight_stream_0_U;
    fifo_w16_d2_A_x* weight_stream_1_U;
    fifo_w16_d2_A_x* weight_stream_2_U;
    fifo_w16_d2_A_x* weight_stream_3_U;
    fifo_w16_d2_A_x* weight_stream_4_U;
    fifo_w16_d2_A_x* weight_stream_5_U;
    fifo_w16_d2_A_x* weight_stream_6_U;
    fifo_w16_d2_A_x* weight_stream_7_U;
    fifo_w16_d2_A_x* weight_stream_8_U;
    fifo_w16_d2_A_x* weight_stream_9_U;
    fifo_w16_d2_A_x* weight_stream_10_U;
    fifo_w16_d2_A_x* weight_stream_11_U;
    fifo_w16_d2_A_x* weight_stream_12_U;
    fifo_w16_d2_A_x* weight_stream_13_U;
    fifo_w16_d2_A_x* weight_stream_14_U;
    fifo_w16_d2_A_x* weight_stream_15_U;
    fifo_w16_d2_A_x* weight_stream_16_U;
    fifo_w16_d2_A_x* weight_stream_17_U;
    fifo_w16_d2_A_x* weight_stream_18_U;
    fifo_w16_d2_A_x* weight_stream_19_U;
    fifo_w16_d2_A_x* weight_stream_20_U;
    fifo_w16_d2_A_x* weight_stream_21_U;
    fifo_w16_d2_A_x* weight_stream_22_U;
    fifo_w16_d2_A_x* weight_stream_23_U;
    fifo_w16_d2_A_x* weight_stream_24_U;
    fifo_w30_d2_A* acc_stream_0_U;
    fifo_w30_d2_A* acc_stream_1_U;
    fifo_w30_d2_A* acc_stream_2_U;
    fifo_w30_d2_A* acc_stream_3_U;
    fifo_w30_d2_A* acc_stream_4_U;
    fifo_w30_d2_A* acc_stream_5_U;
    fifo_w30_d2_A* acc_stream_6_U;
    fifo_w30_d2_A* acc_stream_7_U;
    fifo_w30_d2_A* acc_stream_8_U;
    fifo_w30_d2_A* acc_stream_9_U;
    fifo_w30_d2_A* acc_stream_10_U;
    fifo_w30_d2_A* acc_stream_11_U;
    fifo_w30_d2_A* acc_stream_12_U;
    fifo_w30_d2_A* acc_stream_13_U;
    fifo_w30_d2_A* acc_stream_14_U;
    fifo_w30_d2_A* acc_stream_15_U;
    fifo_w30_d2_A* acc_stream_16_U;
    fifo_w30_d2_A* acc_stream_17_U;
    fifo_w30_d2_A* acc_stream_18_U;
    fifo_w30_d2_A* acc_stream_19_U;
    fifo_w30_d2_A* acc_stream_20_U;
    fifo_w30_d2_A* acc_stream_21_U;
    fifo_w30_d2_A* acc_stream_22_U;
    fifo_w30_d2_A* acc_stream_23_U;
    fifo_w30_d2_A* acc_stream_24_U;
    start_for_conv_mubck* start_for_conv_mubck_U;
    start_for_conv_acbdk* start_for_conv_acbdk_U;
    sc_signal< sc_logic > conv_intr_U0_ap_start;
    sc_signal< sc_logic > conv_intr_U0_ap_done;
    sc_signal< sc_logic > conv_intr_U0_ap_continue;
    sc_signal< sc_logic > conv_intr_U0_ap_idle;
    sc_signal< sc_logic > conv_intr_U0_ap_ready;
    sc_signal< sc_logic > conv_intr_U0_in_V_V_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V15_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V210_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V315_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V420_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V1_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V16_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V211_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V316_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V421_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V2_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V17_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V212_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V317_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V422_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V3_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V18_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V213_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V318_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V423_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V4_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V19_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V214_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V319_read;
    sc_signal< sc_logic > conv_intr_U0_in_V_V424_read;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_0_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_0_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_0_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_0_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_1_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_1_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_1_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_1_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_2_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_2_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_2_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_2_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_3_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_3_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_3_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_3_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_4_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_4_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_4_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_4_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_5_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_5_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_5_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_5_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_6_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_6_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_6_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_6_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_7_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_7_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_7_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_7_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_8_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_8_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_8_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_8_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_9_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_9_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_9_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_9_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_10_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_10_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_10_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_10_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_11_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_11_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_11_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_11_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_12_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_12_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_12_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_12_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_13_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_13_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_13_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_13_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_14_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_14_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_14_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_14_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_15_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_15_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_15_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_15_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_16_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_16_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_16_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_16_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_17_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_17_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_17_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_17_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_18_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_18_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_18_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_18_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_19_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_19_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_19_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_19_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_20_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_20_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_20_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_20_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_21_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_21_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_21_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_21_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_22_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_22_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_22_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_22_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_23_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_23_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_23_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_23_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_window_stream_24_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_window_stream_24_V_V_write;
    sc_signal< sc_lv<16> > conv_intr_U0_weight_stream_24_V_V_din;
    sc_signal< sc_logic > conv_intr_U0_weight_stream_24_V_V_write;
    sc_signal< sc_logic > conv_intr_U0_start_out;
    sc_signal< sc_logic > conv_intr_U0_start_write;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_0_0_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_0_0_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_0_1_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_0_1_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_0_2_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_0_2_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_0_3_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_0_3_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_0_4_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_0_4_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_1_0_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_1_0_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_1_1_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_1_1_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_1_2_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_1_2_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_1_3_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_1_3_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_1_4_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_1_4_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_2_0_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_2_0_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_2_1_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_2_1_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_2_2_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_2_2_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_2_3_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_2_3_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_2_4_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_2_4_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_3_0_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_3_0_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_3_1_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_3_1_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_3_2_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_3_2_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_3_3_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_3_3_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_3_4_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_3_4_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_4_0_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_4_0_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_4_1_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_4_1_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_4_2_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_4_2_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_4_3_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_4_3_V_ce0;
    sc_signal< sc_lv<2> > conv_intr_U0_weights_4_4_V_address0;
    sc_signal< sc_logic > conv_intr_U0_weights_4_4_V_ce0;
    sc_signal< sc_logic > conv_mul_U0_ap_start;
    sc_signal< sc_logic > conv_mul_U0_ap_done;
    sc_signal< sc_logic > conv_mul_U0_ap_continue;
    sc_signal< sc_logic > conv_mul_U0_ap_idle;
    sc_signal< sc_logic > conv_mul_U0_ap_ready;
    sc_signal< sc_logic > conv_mul_U0_start_out;
    sc_signal< sc_logic > conv_mul_U0_start_write;
    sc_signal< sc_logic > conv_mul_U0_window_stream_0_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_1_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_2_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_3_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_4_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_5_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_6_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_7_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_8_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_9_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_10_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_11_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_12_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_13_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_14_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_15_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_16_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_17_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_18_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_19_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_20_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_21_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_22_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_23_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_window_stream_24_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_0_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_1_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_2_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_3_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_4_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_5_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_6_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_7_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_8_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_9_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_10_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_11_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_12_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_13_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_14_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_15_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_16_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_17_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_18_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_19_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_20_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_21_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_22_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_23_V_V_read;
    sc_signal< sc_logic > conv_mul_U0_weight_stream_24_V_V_read;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_0_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_0_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_1_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_1_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_2_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_2_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_3_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_3_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_4_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_4_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_5_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_5_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_6_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_6_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_7_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_7_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_8_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_8_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_9_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_9_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_10_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_10_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_11_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_11_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_12_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_12_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_13_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_13_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_14_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_14_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_15_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_15_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_16_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_16_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_17_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_17_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_18_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_18_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_19_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_19_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_20_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_20_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_21_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_21_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_22_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_22_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_23_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_23_V_V_write;
    sc_signal< sc_lv<30> > conv_mul_U0_acc_stream_24_V_V_din;
    sc_signal< sc_logic > conv_mul_U0_acc_stream_24_V_V_write;
    sc_signal< sc_logic > conv_acc_U0_ap_start;
    sc_signal< sc_logic > conv_acc_U0_ap_done;
    sc_signal< sc_logic > conv_acc_U0_ap_continue;
    sc_signal< sc_logic > conv_acc_U0_ap_idle;
    sc_signal< sc_logic > conv_acc_U0_ap_ready;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_0_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_1_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_2_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_3_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_4_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_5_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_6_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_7_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_8_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_9_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_10_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_11_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_12_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_13_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_14_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_15_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_16_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_17_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_18_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_19_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_20_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_21_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_22_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_23_V_V_read;
    sc_signal< sc_logic > conv_acc_U0_acc_stream_24_V_V_read;
    sc_signal< sc_lv<30> > conv_acc_U0_out_V_V_din;
    sc_signal< sc_logic > conv_acc_U0_out_V_V_write;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > window_stream_0_full_n;
    sc_signal< sc_lv<16> > window_stream_0_dout;
    sc_signal< sc_logic > window_stream_0_empty_n;
    sc_signal< sc_logic > window_stream_1_full_n;
    sc_signal< sc_lv<16> > window_stream_1_dout;
    sc_signal< sc_logic > window_stream_1_empty_n;
    sc_signal< sc_logic > window_stream_2_full_n;
    sc_signal< sc_lv<16> > window_stream_2_dout;
    sc_signal< sc_logic > window_stream_2_empty_n;
    sc_signal< sc_logic > window_stream_3_full_n;
    sc_signal< sc_lv<16> > window_stream_3_dout;
    sc_signal< sc_logic > window_stream_3_empty_n;
    sc_signal< sc_logic > window_stream_4_full_n;
    sc_signal< sc_lv<16> > window_stream_4_dout;
    sc_signal< sc_logic > window_stream_4_empty_n;
    sc_signal< sc_logic > window_stream_5_full_n;
    sc_signal< sc_lv<16> > window_stream_5_dout;
    sc_signal< sc_logic > window_stream_5_empty_n;
    sc_signal< sc_logic > window_stream_6_full_n;
    sc_signal< sc_lv<16> > window_stream_6_dout;
    sc_signal< sc_logic > window_stream_6_empty_n;
    sc_signal< sc_logic > window_stream_7_full_n;
    sc_signal< sc_lv<16> > window_stream_7_dout;
    sc_signal< sc_logic > window_stream_7_empty_n;
    sc_signal< sc_logic > window_stream_8_full_n;
    sc_signal< sc_lv<16> > window_stream_8_dout;
    sc_signal< sc_logic > window_stream_8_empty_n;
    sc_signal< sc_logic > window_stream_9_full_n;
    sc_signal< sc_lv<16> > window_stream_9_dout;
    sc_signal< sc_logic > window_stream_9_empty_n;
    sc_signal< sc_logic > window_stream_10_full_n;
    sc_signal< sc_lv<16> > window_stream_10_dout;
    sc_signal< sc_logic > window_stream_10_empty_n;
    sc_signal< sc_logic > window_stream_11_full_n;
    sc_signal< sc_lv<16> > window_stream_11_dout;
    sc_signal< sc_logic > window_stream_11_empty_n;
    sc_signal< sc_logic > window_stream_12_full_n;
    sc_signal< sc_lv<16> > window_stream_12_dout;
    sc_signal< sc_logic > window_stream_12_empty_n;
    sc_signal< sc_logic > window_stream_13_full_n;
    sc_signal< sc_lv<16> > window_stream_13_dout;
    sc_signal< sc_logic > window_stream_13_empty_n;
    sc_signal< sc_logic > window_stream_14_full_n;
    sc_signal< sc_lv<16> > window_stream_14_dout;
    sc_signal< sc_logic > window_stream_14_empty_n;
    sc_signal< sc_logic > window_stream_15_full_n;
    sc_signal< sc_lv<16> > window_stream_15_dout;
    sc_signal< sc_logic > window_stream_15_empty_n;
    sc_signal< sc_logic > window_stream_16_full_n;
    sc_signal< sc_lv<16> > window_stream_16_dout;
    sc_signal< sc_logic > window_stream_16_empty_n;
    sc_signal< sc_logic > window_stream_17_full_n;
    sc_signal< sc_lv<16> > window_stream_17_dout;
    sc_signal< sc_logic > window_stream_17_empty_n;
    sc_signal< sc_logic > window_stream_18_full_n;
    sc_signal< sc_lv<16> > window_stream_18_dout;
    sc_signal< sc_logic > window_stream_18_empty_n;
    sc_signal< sc_logic > window_stream_19_full_n;
    sc_signal< sc_lv<16> > window_stream_19_dout;
    sc_signal< sc_logic > window_stream_19_empty_n;
    sc_signal< sc_logic > window_stream_20_full_n;
    sc_signal< sc_lv<16> > window_stream_20_dout;
    sc_signal< sc_logic > window_stream_20_empty_n;
    sc_signal< sc_logic > window_stream_21_full_n;
    sc_signal< sc_lv<16> > window_stream_21_dout;
    sc_signal< sc_logic > window_stream_21_empty_n;
    sc_signal< sc_logic > window_stream_22_full_n;
    sc_signal< sc_lv<16> > window_stream_22_dout;
    sc_signal< sc_logic > window_stream_22_empty_n;
    sc_signal< sc_logic > window_stream_23_full_n;
    sc_signal< sc_lv<16> > window_stream_23_dout;
    sc_signal< sc_logic > window_stream_23_empty_n;
    sc_signal< sc_logic > window_stream_24_full_n;
    sc_signal< sc_lv<16> > window_stream_24_dout;
    sc_signal< sc_logic > window_stream_24_empty_n;
    sc_signal< sc_logic > weight_stream_0_full_n;
    sc_signal< sc_lv<16> > weight_stream_0_dout;
    sc_signal< sc_logic > weight_stream_0_empty_n;
    sc_signal< sc_logic > weight_stream_1_full_n;
    sc_signal< sc_lv<16> > weight_stream_1_dout;
    sc_signal< sc_logic > weight_stream_1_empty_n;
    sc_signal< sc_logic > weight_stream_2_full_n;
    sc_signal< sc_lv<16> > weight_stream_2_dout;
    sc_signal< sc_logic > weight_stream_2_empty_n;
    sc_signal< sc_logic > weight_stream_3_full_n;
    sc_signal< sc_lv<16> > weight_stream_3_dout;
    sc_signal< sc_logic > weight_stream_3_empty_n;
    sc_signal< sc_logic > weight_stream_4_full_n;
    sc_signal< sc_lv<16> > weight_stream_4_dout;
    sc_signal< sc_logic > weight_stream_4_empty_n;
    sc_signal< sc_logic > weight_stream_5_full_n;
    sc_signal< sc_lv<16> > weight_stream_5_dout;
    sc_signal< sc_logic > weight_stream_5_empty_n;
    sc_signal< sc_logic > weight_stream_6_full_n;
    sc_signal< sc_lv<16> > weight_stream_6_dout;
    sc_signal< sc_logic > weight_stream_6_empty_n;
    sc_signal< sc_logic > weight_stream_7_full_n;
    sc_signal< sc_lv<16> > weight_stream_7_dout;
    sc_signal< sc_logic > weight_stream_7_empty_n;
    sc_signal< sc_logic > weight_stream_8_full_n;
    sc_signal< sc_lv<16> > weight_stream_8_dout;
    sc_signal< sc_logic > weight_stream_8_empty_n;
    sc_signal< sc_logic > weight_stream_9_full_n;
    sc_signal< sc_lv<16> > weight_stream_9_dout;
    sc_signal< sc_logic > weight_stream_9_empty_n;
    sc_signal< sc_logic > weight_stream_10_full_n;
    sc_signal< sc_lv<16> > weight_stream_10_dout;
    sc_signal< sc_logic > weight_stream_10_empty_n;
    sc_signal< sc_logic > weight_stream_11_full_n;
    sc_signal< sc_lv<16> > weight_stream_11_dout;
    sc_signal< sc_logic > weight_stream_11_empty_n;
    sc_signal< sc_logic > weight_stream_12_full_n;
    sc_signal< sc_lv<16> > weight_stream_12_dout;
    sc_signal< sc_logic > weight_stream_12_empty_n;
    sc_signal< sc_logic > weight_stream_13_full_n;
    sc_signal< sc_lv<16> > weight_stream_13_dout;
    sc_signal< sc_logic > weight_stream_13_empty_n;
    sc_signal< sc_logic > weight_stream_14_full_n;
    sc_signal< sc_lv<16> > weight_stream_14_dout;
    sc_signal< sc_logic > weight_stream_14_empty_n;
    sc_signal< sc_logic > weight_stream_15_full_n;
    sc_signal< sc_lv<16> > weight_stream_15_dout;
    sc_signal< sc_logic > weight_stream_15_empty_n;
    sc_signal< sc_logic > weight_stream_16_full_n;
    sc_signal< sc_lv<16> > weight_stream_16_dout;
    sc_signal< sc_logic > weight_stream_16_empty_n;
    sc_signal< sc_logic > weight_stream_17_full_n;
    sc_signal< sc_lv<16> > weight_stream_17_dout;
    sc_signal< sc_logic > weight_stream_17_empty_n;
    sc_signal< sc_logic > weight_stream_18_full_n;
    sc_signal< sc_lv<16> > weight_stream_18_dout;
    sc_signal< sc_logic > weight_stream_18_empty_n;
    sc_signal< sc_logic > weight_stream_19_full_n;
    sc_signal< sc_lv<16> > weight_stream_19_dout;
    sc_signal< sc_logic > weight_stream_19_empty_n;
    sc_signal< sc_logic > weight_stream_20_full_n;
    sc_signal< sc_lv<16> > weight_stream_20_dout;
    sc_signal< sc_logic > weight_stream_20_empty_n;
    sc_signal< sc_logic > weight_stream_21_full_n;
    sc_signal< sc_lv<16> > weight_stream_21_dout;
    sc_signal< sc_logic > weight_stream_21_empty_n;
    sc_signal< sc_logic > weight_stream_22_full_n;
    sc_signal< sc_lv<16> > weight_stream_22_dout;
    sc_signal< sc_logic > weight_stream_22_empty_n;
    sc_signal< sc_logic > weight_stream_23_full_n;
    sc_signal< sc_lv<16> > weight_stream_23_dout;
    sc_signal< sc_logic > weight_stream_23_empty_n;
    sc_signal< sc_logic > weight_stream_24_full_n;
    sc_signal< sc_lv<16> > weight_stream_24_dout;
    sc_signal< sc_logic > weight_stream_24_empty_n;
    sc_signal< sc_logic > acc_stream_0_full_n;
    sc_signal< sc_lv<30> > acc_stream_0_dout;
    sc_signal< sc_logic > acc_stream_0_empty_n;
    sc_signal< sc_logic > acc_stream_1_full_n;
    sc_signal< sc_lv<30> > acc_stream_1_dout;
    sc_signal< sc_logic > acc_stream_1_empty_n;
    sc_signal< sc_logic > acc_stream_2_full_n;
    sc_signal< sc_lv<30> > acc_stream_2_dout;
    sc_signal< sc_logic > acc_stream_2_empty_n;
    sc_signal< sc_logic > acc_stream_3_full_n;
    sc_signal< sc_lv<30> > acc_stream_3_dout;
    sc_signal< sc_logic > acc_stream_3_empty_n;
    sc_signal< sc_logic > acc_stream_4_full_n;
    sc_signal< sc_lv<30> > acc_stream_4_dout;
    sc_signal< sc_logic > acc_stream_4_empty_n;
    sc_signal< sc_logic > acc_stream_5_full_n;
    sc_signal< sc_lv<30> > acc_stream_5_dout;
    sc_signal< sc_logic > acc_stream_5_empty_n;
    sc_signal< sc_logic > acc_stream_6_full_n;
    sc_signal< sc_lv<30> > acc_stream_6_dout;
    sc_signal< sc_logic > acc_stream_6_empty_n;
    sc_signal< sc_logic > acc_stream_7_full_n;
    sc_signal< sc_lv<30> > acc_stream_7_dout;
    sc_signal< sc_logic > acc_stream_7_empty_n;
    sc_signal< sc_logic > acc_stream_8_full_n;
    sc_signal< sc_lv<30> > acc_stream_8_dout;
    sc_signal< sc_logic > acc_stream_8_empty_n;
    sc_signal< sc_logic > acc_stream_9_full_n;
    sc_signal< sc_lv<30> > acc_stream_9_dout;
    sc_signal< sc_logic > acc_stream_9_empty_n;
    sc_signal< sc_logic > acc_stream_10_full_n;
    sc_signal< sc_lv<30> > acc_stream_10_dout;
    sc_signal< sc_logic > acc_stream_10_empty_n;
    sc_signal< sc_logic > acc_stream_11_full_n;
    sc_signal< sc_lv<30> > acc_stream_11_dout;
    sc_signal< sc_logic > acc_stream_11_empty_n;
    sc_signal< sc_logic > acc_stream_12_full_n;
    sc_signal< sc_lv<30> > acc_stream_12_dout;
    sc_signal< sc_logic > acc_stream_12_empty_n;
    sc_signal< sc_logic > acc_stream_13_full_n;
    sc_signal< sc_lv<30> > acc_stream_13_dout;
    sc_signal< sc_logic > acc_stream_13_empty_n;
    sc_signal< sc_logic > acc_stream_14_full_n;
    sc_signal< sc_lv<30> > acc_stream_14_dout;
    sc_signal< sc_logic > acc_stream_14_empty_n;
    sc_signal< sc_logic > acc_stream_15_full_n;
    sc_signal< sc_lv<30> > acc_stream_15_dout;
    sc_signal< sc_logic > acc_stream_15_empty_n;
    sc_signal< sc_logic > acc_stream_16_full_n;
    sc_signal< sc_lv<30> > acc_stream_16_dout;
    sc_signal< sc_logic > acc_stream_16_empty_n;
    sc_signal< sc_logic > acc_stream_17_full_n;
    sc_signal< sc_lv<30> > acc_stream_17_dout;
    sc_signal< sc_logic > acc_stream_17_empty_n;
    sc_signal< sc_logic > acc_stream_18_full_n;
    sc_signal< sc_lv<30> > acc_stream_18_dout;
    sc_signal< sc_logic > acc_stream_18_empty_n;
    sc_signal< sc_logic > acc_stream_19_full_n;
    sc_signal< sc_lv<30> > acc_stream_19_dout;
    sc_signal< sc_logic > acc_stream_19_empty_n;
    sc_signal< sc_logic > acc_stream_20_full_n;
    sc_signal< sc_lv<30> > acc_stream_20_dout;
    sc_signal< sc_logic > acc_stream_20_empty_n;
    sc_signal< sc_logic > acc_stream_21_full_n;
    sc_signal< sc_lv<30> > acc_stream_21_dout;
    sc_signal< sc_logic > acc_stream_21_empty_n;
    sc_signal< sc_logic > acc_stream_22_full_n;
    sc_signal< sc_lv<30> > acc_stream_22_dout;
    sc_signal< sc_logic > acc_stream_22_empty_n;
    sc_signal< sc_logic > acc_stream_23_full_n;
    sc_signal< sc_lv<30> > acc_stream_23_dout;
    sc_signal< sc_logic > acc_stream_23_empty_n;
    sc_signal< sc_logic > acc_stream_24_full_n;
    sc_signal< sc_lv<30> > acc_stream_24_dout;
    sc_signal< sc_logic > acc_stream_24_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<1> > start_for_conv_mul_U0_din;
    sc_signal< sc_logic > start_for_conv_mul_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv_mul_U0_dout;
    sc_signal< sc_logic > start_for_conv_mul_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_conv_acc_U0_din;
    sc_signal< sc_logic > start_for_conv_acc_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv_acc_U0_dout;
    sc_signal< sc_logic > start_for_conv_acc_U0_empty_n;
    sc_signal< sc_logic > conv_acc_U0_start_full_n;
    sc_signal< sc_logic > conv_acc_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<30> ap_const_lv30_0;
    static const sc_logic ap_const_logic_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_conv_acc_U0_ap_continue();
    void thread_conv_acc_U0_ap_start();
    void thread_conv_acc_U0_start_full_n();
    void thread_conv_acc_U0_start_write();
    void thread_conv_intr_U0_ap_continue();
    void thread_conv_intr_U0_ap_start();
    void thread_conv_mul_U0_ap_continue();
    void thread_conv_mul_U0_ap_start();
    void thread_in_V_V15_read();
    void thread_in_V_V16_read();
    void thread_in_V_V17_read();
    void thread_in_V_V18_read();
    void thread_in_V_V19_read();
    void thread_in_V_V1_read();
    void thread_in_V_V210_read();
    void thread_in_V_V211_read();
    void thread_in_V_V212_read();
    void thread_in_V_V213_read();
    void thread_in_V_V214_read();
    void thread_in_V_V2_read();
    void thread_in_V_V315_read();
    void thread_in_V_V316_read();
    void thread_in_V_V317_read();
    void thread_in_V_V318_read();
    void thread_in_V_V319_read();
    void thread_in_V_V3_read();
    void thread_in_V_V420_read();
    void thread_in_V_V421_read();
    void thread_in_V_V422_read();
    void thread_in_V_V423_read();
    void thread_in_V_V424_read();
    void thread_in_V_V4_read();
    void thread_in_V_V_read();
    void thread_out_V_V_din();
    void thread_out_V_V_write();
    void thread_start_for_conv_acc_U0_din();
    void thread_start_for_conv_mul_U0_din();
    void thread_weights_0_0_V_address0();
    void thread_weights_0_0_V_address1();
    void thread_weights_0_0_V_ce0();
    void thread_weights_0_0_V_ce1();
    void thread_weights_0_0_V_d0();
    void thread_weights_0_0_V_d1();
    void thread_weights_0_0_V_we0();
    void thread_weights_0_0_V_we1();
    void thread_weights_0_1_V_address0();
    void thread_weights_0_1_V_address1();
    void thread_weights_0_1_V_ce0();
    void thread_weights_0_1_V_ce1();
    void thread_weights_0_1_V_d0();
    void thread_weights_0_1_V_d1();
    void thread_weights_0_1_V_we0();
    void thread_weights_0_1_V_we1();
    void thread_weights_0_2_V_address0();
    void thread_weights_0_2_V_address1();
    void thread_weights_0_2_V_ce0();
    void thread_weights_0_2_V_ce1();
    void thread_weights_0_2_V_d0();
    void thread_weights_0_2_V_d1();
    void thread_weights_0_2_V_we0();
    void thread_weights_0_2_V_we1();
    void thread_weights_0_3_V_address0();
    void thread_weights_0_3_V_address1();
    void thread_weights_0_3_V_ce0();
    void thread_weights_0_3_V_ce1();
    void thread_weights_0_3_V_d0();
    void thread_weights_0_3_V_d1();
    void thread_weights_0_3_V_we0();
    void thread_weights_0_3_V_we1();
    void thread_weights_0_4_V_address0();
    void thread_weights_0_4_V_address1();
    void thread_weights_0_4_V_ce0();
    void thread_weights_0_4_V_ce1();
    void thread_weights_0_4_V_d0();
    void thread_weights_0_4_V_d1();
    void thread_weights_0_4_V_we0();
    void thread_weights_0_4_V_we1();
    void thread_weights_1_0_V_address0();
    void thread_weights_1_0_V_address1();
    void thread_weights_1_0_V_ce0();
    void thread_weights_1_0_V_ce1();
    void thread_weights_1_0_V_d0();
    void thread_weights_1_0_V_d1();
    void thread_weights_1_0_V_we0();
    void thread_weights_1_0_V_we1();
    void thread_weights_1_1_V_address0();
    void thread_weights_1_1_V_address1();
    void thread_weights_1_1_V_ce0();
    void thread_weights_1_1_V_ce1();
    void thread_weights_1_1_V_d0();
    void thread_weights_1_1_V_d1();
    void thread_weights_1_1_V_we0();
    void thread_weights_1_1_V_we1();
    void thread_weights_1_2_V_address0();
    void thread_weights_1_2_V_address1();
    void thread_weights_1_2_V_ce0();
    void thread_weights_1_2_V_ce1();
    void thread_weights_1_2_V_d0();
    void thread_weights_1_2_V_d1();
    void thread_weights_1_2_V_we0();
    void thread_weights_1_2_V_we1();
    void thread_weights_1_3_V_address0();
    void thread_weights_1_3_V_address1();
    void thread_weights_1_3_V_ce0();
    void thread_weights_1_3_V_ce1();
    void thread_weights_1_3_V_d0();
    void thread_weights_1_3_V_d1();
    void thread_weights_1_3_V_we0();
    void thread_weights_1_3_V_we1();
    void thread_weights_1_4_V_address0();
    void thread_weights_1_4_V_address1();
    void thread_weights_1_4_V_ce0();
    void thread_weights_1_4_V_ce1();
    void thread_weights_1_4_V_d0();
    void thread_weights_1_4_V_d1();
    void thread_weights_1_4_V_we0();
    void thread_weights_1_4_V_we1();
    void thread_weights_2_0_V_address0();
    void thread_weights_2_0_V_address1();
    void thread_weights_2_0_V_ce0();
    void thread_weights_2_0_V_ce1();
    void thread_weights_2_0_V_d0();
    void thread_weights_2_0_V_d1();
    void thread_weights_2_0_V_we0();
    void thread_weights_2_0_V_we1();
    void thread_weights_2_1_V_address0();
    void thread_weights_2_1_V_address1();
    void thread_weights_2_1_V_ce0();
    void thread_weights_2_1_V_ce1();
    void thread_weights_2_1_V_d0();
    void thread_weights_2_1_V_d1();
    void thread_weights_2_1_V_we0();
    void thread_weights_2_1_V_we1();
    void thread_weights_2_2_V_address0();
    void thread_weights_2_2_V_address1();
    void thread_weights_2_2_V_ce0();
    void thread_weights_2_2_V_ce1();
    void thread_weights_2_2_V_d0();
    void thread_weights_2_2_V_d1();
    void thread_weights_2_2_V_we0();
    void thread_weights_2_2_V_we1();
    void thread_weights_2_3_V_address0();
    void thread_weights_2_3_V_address1();
    void thread_weights_2_3_V_ce0();
    void thread_weights_2_3_V_ce1();
    void thread_weights_2_3_V_d0();
    void thread_weights_2_3_V_d1();
    void thread_weights_2_3_V_we0();
    void thread_weights_2_3_V_we1();
    void thread_weights_2_4_V_address0();
    void thread_weights_2_4_V_address1();
    void thread_weights_2_4_V_ce0();
    void thread_weights_2_4_V_ce1();
    void thread_weights_2_4_V_d0();
    void thread_weights_2_4_V_d1();
    void thread_weights_2_4_V_we0();
    void thread_weights_2_4_V_we1();
    void thread_weights_3_0_V_address0();
    void thread_weights_3_0_V_address1();
    void thread_weights_3_0_V_ce0();
    void thread_weights_3_0_V_ce1();
    void thread_weights_3_0_V_d0();
    void thread_weights_3_0_V_d1();
    void thread_weights_3_0_V_we0();
    void thread_weights_3_0_V_we1();
    void thread_weights_3_1_V_address0();
    void thread_weights_3_1_V_address1();
    void thread_weights_3_1_V_ce0();
    void thread_weights_3_1_V_ce1();
    void thread_weights_3_1_V_d0();
    void thread_weights_3_1_V_d1();
    void thread_weights_3_1_V_we0();
    void thread_weights_3_1_V_we1();
    void thread_weights_3_2_V_address0();
    void thread_weights_3_2_V_address1();
    void thread_weights_3_2_V_ce0();
    void thread_weights_3_2_V_ce1();
    void thread_weights_3_2_V_d0();
    void thread_weights_3_2_V_d1();
    void thread_weights_3_2_V_we0();
    void thread_weights_3_2_V_we1();
    void thread_weights_3_3_V_address0();
    void thread_weights_3_3_V_address1();
    void thread_weights_3_3_V_ce0();
    void thread_weights_3_3_V_ce1();
    void thread_weights_3_3_V_d0();
    void thread_weights_3_3_V_d1();
    void thread_weights_3_3_V_we0();
    void thread_weights_3_3_V_we1();
    void thread_weights_3_4_V_address0();
    void thread_weights_3_4_V_address1();
    void thread_weights_3_4_V_ce0();
    void thread_weights_3_4_V_ce1();
    void thread_weights_3_4_V_d0();
    void thread_weights_3_4_V_d1();
    void thread_weights_3_4_V_we0();
    void thread_weights_3_4_V_we1();
    void thread_weights_4_0_V_address0();
    void thread_weights_4_0_V_address1();
    void thread_weights_4_0_V_ce0();
    void thread_weights_4_0_V_ce1();
    void thread_weights_4_0_V_d0();
    void thread_weights_4_0_V_d1();
    void thread_weights_4_0_V_we0();
    void thread_weights_4_0_V_we1();
    void thread_weights_4_1_V_address0();
    void thread_weights_4_1_V_address1();
    void thread_weights_4_1_V_ce0();
    void thread_weights_4_1_V_ce1();
    void thread_weights_4_1_V_d0();
    void thread_weights_4_1_V_d1();
    void thread_weights_4_1_V_we0();
    void thread_weights_4_1_V_we1();
    void thread_weights_4_2_V_address0();
    void thread_weights_4_2_V_address1();
    void thread_weights_4_2_V_ce0();
    void thread_weights_4_2_V_ce1();
    void thread_weights_4_2_V_d0();
    void thread_weights_4_2_V_d1();
    void thread_weights_4_2_V_we0();
    void thread_weights_4_2_V_we1();
    void thread_weights_4_3_V_address0();
    void thread_weights_4_3_V_address1();
    void thread_weights_4_3_V_ce0();
    void thread_weights_4_3_V_ce1();
    void thread_weights_4_3_V_d0();
    void thread_weights_4_3_V_d1();
    void thread_weights_4_3_V_we0();
    void thread_weights_4_3_V_we1();
    void thread_weights_4_4_V_address0();
    void thread_weights_4_4_V_address1();
    void thread_weights_4_4_V_ce0();
    void thread_weights_4_4_V_ce1();
    void thread_weights_4_4_V_d0();
    void thread_weights_4_4_V_d1();
    void thread_weights_4_4_V_we0();
    void thread_weights_4_4_V_we1();
};

}

using namespace ap_rtl;

#endif
