INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sim_1/new/tdc_delayline_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tdc_delayline_tb'
