[12/08 12:25:30      0s] 
[12/08 12:25:30      0s] Cadence Innovus(TM) Implementation System.
[12/08 12:25:30      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/08 12:25:30      0s] 
[12/08 12:25:30      0s] Version:	v19.11-s128_1, built Tue Aug 20 20:54:34 PDT 2019
[12/08 12:25:30      0s] Options:	
[12/08 12:25:30      0s] Date:		Thu Dec  8 12:25:30 2022
[12/08 12:25:30      0s] Host:		cn93.it.auth.gr (x86_64 w/Linux 3.10.0-1160.76.1.el7.x86_64) (1core*12cpus*AMD EPYC 7352 24-Core Processor 512KB)
[12/08 12:25:30      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[12/08 12:25:30      0s] 
[12/08 12:25:30      0s] License:
[12/08 12:25:30      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[12/08 12:25:30      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/08 12:26:09     18s] @(#)CDS: Innovus v19.11-s128_1 (64bit) 08/20/2019 20:54 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/08 12:26:09     18s] @(#)CDS: NanoRoute 19.11-s128_1 NR190815-2055/19_11-UB (database version 18.20, 469.7.1) {superthreading v1.51}
[12/08 12:26:09     18s] @(#)CDS: AAE 19.11-s034 (64bit) 08/20/2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/08 12:26:09     18s] @(#)CDS: CTE 19.11-s040_1 () Aug  1 2019 08:53:57 ( )
[12/08 12:26:09     18s] @(#)CDS: SYNTECH 19.11-e010_1 () Jul 15 2019 20:31:02 ( )
[12/08 12:26:09     18s] @(#)CDS: CPE v19.11-s006
[12/08 12:26:09     18s] @(#)CDS: IQuantus/TQuantus 19.1.2-s245 (64bit) Thu Aug 1 10:22:01 PDT 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/08 12:26:09     18s] @(#)CDS: OA 22.60-p020 Mon May 13 19:21:36 2019
[12/08 12:26:09     18s] @(#)CDS: SGN 18.10-d003 (18-Jul-2018) (64 bit executable, Qt5.9.1)
[12/08 12:26:09     18s] @(#)CDS: RCDB 11.14.18
[12/08 12:26:09     18s] @(#)CDS: STYLUS 19.10-s008_1 (06/27/2019 02:55 PDT)
[12/08 12:26:10     18s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi.

[12/08 12:26:10     18s] Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.
[12/08 12:26:12     19s] 
[12/08 12:26:12     19s] **INFO:  MMMC transition support version v31-84 
[12/08 12:26:12     19s] 
[12/08 12:26:12     19s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/08 12:26:12     19s] <CMD> suppressMessage ENCEXT-2799
[12/08 12:26:12     19s] <CMD> getVersion
[12/08 12:26:12     19s] <CMD> getVersion
[12/08 12:26:15     19s] <CMD> getVersion
[12/08 12:26:30     19s] [INFO] Loading PVS 19.10 fill procedures
[12/08 12:26:31     19s] <CMD> win
[12/08 12:28:02     28s] <CMD> set init_gnd_net VSS
[12/08 12:28:02     28s] <CMD> set init_lef_file {../../../../apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ../../../../apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef}
[12/08 12:28:02     28s] <CMD> set init_design_settop 0
[12/08 12:28:02     28s] <CMD> set init_verilog genus_invs_des/genus.v
[12/08 12:28:02     28s] <CMD> set init_mmmc_file ex5/Defaultv1.view
[12/08 12:28:02     28s] <CMD> set init_pwr_net VDD
[12/08 12:28:02     28s] <CMD> init_design
[12/08 12:28:02     28s] #% Begin Load MMMC data ... (date=12/08 12:28:02, mem=495.1M)
[12/08 12:28:02     28s] #% End Load MMMC data ... (date=12/08 12:28:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=495.2M, current mem=495.2M)
[12/08 12:28:02     28s] 
[12/08 12:28:02     28s] Loading LEF file ../../../../apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[12/08 12:28:02     28s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[12/08 12:28:02     28s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[12/08 12:28:02     28s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[12/08 12:28:02     28s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[12/08 12:28:02     28s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[12/08 12:28:02     28s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[12/08 12:28:02     28s] 
[12/08 12:28:02     28s] Loading LEF file ../../../../apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[12/08 12:28:02     28s] Set DBUPerIGU to M2 pitch 400.
[12/08 12:28:02     28s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/08 12:28:02     28s] Type 'man IMPLF-200' for more detail.
[12/08 12:28:02     28s] 
[12/08 12:28:02     28s] viaInitial starts at Thu Dec  8 12:28:02 2022
viaInitial ends at Thu Dec  8 12:28:02 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/08 12:28:02     28s] Loading view definition file from ex5/Defaultv1.view
[12/08 12:28:02     28s] Reading default_emulate_libset_max timing library '/mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[12/08 12:28:03     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[12/08 12:28:03     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[12/08 12:28:03     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[12/08 12:28:03     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[12/08 12:28:03     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[12/08 12:28:03     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[12/08 12:28:03     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[12/08 12:28:03     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[12/08 12:28:03     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[12/08 12:28:03     29s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[12/08 12:28:03     29s] Read 489 cells in library 'slow_vdd1v0' 
[12/08 12:28:03     29s] *** End library_loading (cpu=0.01min, real=0.02min, mem=14.5M, fe_cpu=0.50min, fe_real=2.55min, fe_mem=746.5M) ***
[12/08 12:28:03     29s] #% Begin Load netlist data ... (date=12/08 12:28:03, mem=513.2M)
[12/08 12:28:03     29s] *** Begin netlist parsing (mem=746.5M) ***
[12/08 12:28:03     29s] Created 489 new cells from 1 timing libraries.
[12/08 12:28:03     29s] Reading netlist ...
[12/08 12:28:03     29s] Backslashed names will retain backslash and a trailing blank character.
[12/08 12:28:03     29s] Reading verilog netlist 'genus_invs_des/genus.v'
[12/08 12:28:03     29s] 
[12/08 12:28:03     29s] *** Memory Usage v#1 (Current mem = 747.480M, initial mem = 256.805M) ***
[12/08 12:28:03     29s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=747.5M) ***
[12/08 12:28:03     30s] #% End Load netlist data ... (date=12/08 12:28:03, total cpu=0:00:00.2, real=0:00:00.0, peak res=524.5M, current mem=524.5M)
[12/08 12:28:03     30s] Top level cell is picorv32.
[12/08 12:28:04     30s] Hooked 489 DB cells to tlib cells.
[12/08 12:28:04     30s] Starting recursive module instantiation check.
[12/08 12:28:04     30s] No recursion found.
[12/08 12:28:04     30s] Building hierarchical netlist for Cell picorv32 ...
[12/08 12:28:04     30s] *** Netlist is unique.
[12/08 12:28:04     30s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[12/08 12:28:04     30s] ** info: there are 584 modules.
[12/08 12:28:04     30s] ** info: there are 11513 stdCell insts.
[12/08 12:28:04     30s] 
[12/08 12:28:04     30s] *** Memory Usage v#1 (Current mem = 803.406M, initial mem = 256.805M) ***
[12/08 12:28:04     30s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/08 12:28:04     30s] Type 'man IMPFP-3961' for more detail.
[12/08 12:28:04     30s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/08 12:28:04     30s] Type 'man IMPFP-3961' for more detail.
[12/08 12:28:04     30s] Set Default Net Delay as 1000 ps.
[12/08 12:28:04     30s] Set Default Net Load as 0.5 pF. 
[12/08 12:28:04     30s] Set Default Input Pin Transition as 0.1 ps.
[12/08 12:28:04     30s] Extraction setup Started 
[12/08 12:28:04     30s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/08 12:28:04     30s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[12/08 12:28:06     32s] Generating auto layer map file.
[12/08 12:28:07     32s] Restore PreRoute Pattern Extraction data failed.
[12/08 12:28:07     32s] Importing multi-corner technology file(s) for preRoute extraction...
[12/08 12:28:07     32s] ../../../../apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[12/08 12:28:09     33s] Generating auto layer map file.
[12/08 12:28:13     37s] Completed (cpu: 0:00:06.7 real: 0:00:09.0)
[12/08 12:28:13     37s] Set Shrink Factor to 1.00000
[12/08 12:28:13     37s] Summary of Active RC-Corners : 
[12/08 12:28:13     37s]  
[12/08 12:28:13     37s]  Analysis View: default_emulate_view
[12/08 12:28:13     37s]     RC-Corner Name        : default_emulate_rc_corner
[12/08 12:28:13     37s]     RC-Corner Index       : 0
[12/08 12:28:13     37s]     RC-Corner Temperature : 125 Celsius
[12/08 12:28:13     37s]     RC-Corner Cap Table   : ''
[12/08 12:28:13     37s]     RC-Corner PreRoute Res Factor         : 1
[12/08 12:28:13     37s]     RC-Corner PreRoute Cap Factor         : 1
[12/08 12:28:13     37s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/08 12:28:13     37s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/08 12:28:13     37s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/08 12:28:13     37s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/08 12:28:13     37s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/08 12:28:13     37s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[12/08 12:28:13     37s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[12/08 12:28:13     37s]     RC-Corner Technology file: '../../../../apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[12/08 12:28:13     37s] LayerId::1 widthSet size::1
[12/08 12:28:13     37s] LayerId::2 widthSet size::1
[12/08 12:28:13     37s] LayerId::3 widthSet size::1
[12/08 12:28:13     37s] LayerId::4 widthSet size::1
[12/08 12:28:13     37s] LayerId::5 widthSet size::1
[12/08 12:28:13     37s] LayerId::6 widthSet size::1
[12/08 12:28:13     37s] LayerId::7 widthSet size::1
[12/08 12:28:13     37s] LayerId::8 widthSet size::1
[12/08 12:28:13     37s] LayerId::9 widthSet size::1
[12/08 12:28:13     37s] LayerId::10 widthSet size::1
[12/08 12:28:13     37s] LayerId::11 widthSet size::1
[12/08 12:28:13     37s] Updating RC grid for preRoute extraction ...
[12/08 12:28:13     37s] Initializing multi-corner resistance tables ...
[12/08 12:28:13     37s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[12/08 12:28:13     37s] *Info: initialize multi-corner CTS.
[12/08 12:28:14     37s] Reading timing constraints file 'genus_invs_des/genus.default_emulate_constraint_mode.sdc' ...
[12/08 12:28:14     37s] Current (total cpu=0:00:37.6, real=0:02:44, peak res=759.8M, current mem=759.8M)
[12/08 12:28:14     37s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 9).
[12/08 12:28:14     37s] 
[12/08 12:28:14     37s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 10).
[12/08 12:28:14     37s] 
[12/08 12:28:14     37s] INFO (CTE): Reading of timing constraints file genus_invs_des/genus.default_emulate_constraint_mode.sdc completed, with 2 WARNING
[12/08 12:28:14     37s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=778.1M, current mem=778.1M)
[12/08 12:28:14     37s] Current (total cpu=0:00:37.7, real=0:02:44, peak res=778.1M, current mem=778.1M)
[12/08 12:28:14     37s] Creating Cell Server ...(0, 1, 1, 1)
[12/08 12:28:14     37s] Summary for sequential cells identification: 
[12/08 12:28:14     37s]   Identified SBFF number: 104
[12/08 12:28:14     37s]   Identified MBFF number: 0
[12/08 12:28:14     37s]   Identified SB Latch number: 0
[12/08 12:28:14     37s]   Identified MB Latch number: 0
[12/08 12:28:14     37s]   Not identified SBFF number: 16
[12/08 12:28:14     37s]   Not identified MBFF number: 0
[12/08 12:28:14     37s]   Not identified SB Latch number: 0
[12/08 12:28:14     37s]   Not identified MB Latch number: 0
[12/08 12:28:14     37s]   Number of sequential cells which are not FFs: 32
[12/08 12:28:14     37s] Total number of combinational cells: 327
[12/08 12:28:14     37s] Total number of sequential cells: 152
[12/08 12:28:14     37s] Total number of tristate cells: 10
[12/08 12:28:14     37s] Total number of level shifter cells: 0
[12/08 12:28:14     37s] Total number of power gating cells: 0
[12/08 12:28:14     37s] Total number of isolation cells: 0
[12/08 12:28:14     37s] Total number of power switch cells: 0
[12/08 12:28:14     37s] Total number of pulse generator cells: 0
[12/08 12:28:14     37s] Total number of always on buffers: 0
[12/08 12:28:14     37s] Total number of retention cells: 0
[12/08 12:28:14     37s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[12/08 12:28:14     37s] Total number of usable buffers: 16
[12/08 12:28:14     37s] List of unusable buffers:
[12/08 12:28:14     37s] Total number of unusable buffers: 0
[12/08 12:28:14     37s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[12/08 12:28:14     37s] Total number of usable inverters: 19
[12/08 12:28:14     37s] List of unusable inverters:
[12/08 12:28:14     37s] Total number of unusable inverters: 0
[12/08 12:28:14     37s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[12/08 12:28:14     37s] Total number of identified usable delay cells: 8
[12/08 12:28:14     37s] List of identified unusable delay cells:
[12/08 12:28:14     37s] Total number of identified unusable delay cells: 0
[12/08 12:28:14     37s] Creating Cell Server, finished. 
[12/08 12:28:14     37s] 
[12/08 12:28:14     37s] Deleting Cell Server ...
[12/08 12:28:14     37s] 
[12/08 12:28:14     37s] *** Summary of all messages that are not suppressed in this session:
[12/08 12:28:14     37s] Severity  ID               Count  Summary                                  
[12/08 12:28:14     37s] WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
[12/08 12:28:14     37s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/08 12:28:14     37s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/08 12:28:14     37s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[12/08 12:28:14     37s] WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
[12/08 12:28:14     37s] *** Message Summary: 21 warning(s), 0 error(s)
[12/08 12:28:14     37s] 
[12/08 12:28:17     38s] <CMD> getIoFlowFlag
[12/08 12:28:32     39s] <CMD> setIoFlowFlag 0
[12/08 12:28:32     39s] <CMD> floorPlan -site CoreSite -r 0.99638646732 0.75 15 15 15 15
[12/08 12:28:32     39s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/08 12:28:32     39s] Type 'man IMPFP-3961' for more detail.
[12/08 12:28:32     39s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/08 12:28:32     39s] Type 'man IMPFP-3961' for more detail.
[12/08 12:28:32     39s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/08 12:28:32     39s] <CMD> uiSetTool select
[12/08 12:28:32     39s] <CMD> getIoFlowFlag
[12/08 12:28:32     39s] <CMD> fit
[12/08 12:28:37     39s] <CMD> set sprCreateIeRingOffset 1.0
[12/08 12:28:37     39s] <CMD> set sprCreateIeRingThreshold 1.0
[12/08 12:28:37     39s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/08 12:28:37     39s] <CMD> set sprCreateIeRingLayers {}
[12/08 12:28:37     39s] <CMD> set sprCreateIeRingOffset 1.0
[12/08 12:28:37     39s] <CMD> set sprCreateIeRingThreshold 1.0
[12/08 12:28:37     39s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/08 12:28:37     39s] <CMD> set sprCreateIeRingLayers {}
[12/08 12:28:37     39s] <CMD> set sprCreateIeStripeWidth 10.0
[12/08 12:28:37     39s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/08 12:28:37     39s] <CMD> set sprCreateIeStripeWidth 10.0
[12/08 12:28:37     39s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/08 12:28:37     39s] <CMD> set sprCreateIeRingOffset 1.0
[12/08 12:28:37     39s] <CMD> set sprCreateIeRingThreshold 1.0
[12/08 12:28:37     39s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/08 12:28:37     39s] <CMD> set sprCreateIeRingLayers {}
[12/08 12:28:37     39s] <CMD> set sprCreateIeStripeWidth 10.0
[12/08 12:28:37     39s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/08 12:29:14     42s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/08 12:29:14     42s] The ring targets are set to core/block ring wires.
[12/08 12:29:14     42s] addRing command will consider rows while creating rings.
[12/08 12:29:14     42s] addRing command will disallow rings to go over rows.
[12/08 12:29:14     42s] addRing command will ignore shorts while creating rings.
[12/08 12:29:14     42s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 3 bottom 3 left 3 right 3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/08 12:29:14     42s] 
[12/08 12:29:14     42s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1101.5M)
[12/08 12:29:14     42s] Ring generation is complete.
[12/08 12:29:14     42s] vias are now being generated.
[12/08 12:29:14     42s] addRing created 8 wires.
[12/08 12:29:14     42s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/08 12:29:14     42s] +--------+----------------+----------------+
[12/08 12:29:14     42s] |  Layer |     Created    |     Deleted    |
[12/08 12:29:14     42s] +--------+----------------+----------------+
[12/08 12:29:14     42s] | Metal10|        4       |       NA       |
[12/08 12:29:14     42s] |  Via10 |        8       |        0       |
[12/08 12:29:14     42s] | Metal11|        4       |       NA       |
[12/08 12:29:14     42s] +--------+----------------+----------------+
[12/08 12:29:19     42s] <CMD> set sprCreateIeRingOffset 1.0
[12/08 12:29:19     42s] <CMD> set sprCreateIeRingThreshold 1.0
[12/08 12:29:19     42s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/08 12:29:19     42s] <CMD> set sprCreateIeRingLayers {}
[12/08 12:29:19     42s] <CMD> set sprCreateIeRingOffset 1.0
[12/08 12:29:19     42s] <CMD> set sprCreateIeRingThreshold 1.0
[12/08 12:29:19     42s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/08 12:29:19     42s] <CMD> set sprCreateIeRingLayers {}
[12/08 12:29:19     42s] <CMD> set sprCreateIeStripeWidth 10.0
[12/08 12:29:19     42s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/08 12:29:19     42s] <CMD> set sprCreateIeStripeWidth 10.0
[12/08 12:29:19     42s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/08 12:29:19     42s] <CMD> set sprCreateIeRingOffset 1.0
[12/08 12:29:19     42s] <CMD> set sprCreateIeRingThreshold 1.0
[12/08 12:29:19     42s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/08 12:29:19     42s] <CMD> set sprCreateIeRingLayers {}
[12/08 12:29:19     42s] <CMD> set sprCreateIeStripeWidth 10.0
[12/08 12:29:19     42s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/08 12:29:43     44s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/08 12:29:43     44s] addStripe will allow jog to connect padcore ring and block ring.
[12/08 12:29:43     44s] 
[12/08 12:29:43     44s] Stripes will stop at the boundary of the specified area.
[12/08 12:29:43     44s] When breaking rings, the power planner will consider the existence of blocks.
[12/08 12:29:43     44s] Stripes will not extend to closest target.
[12/08 12:29:43     44s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/08 12:29:43     44s] Stripes will not be created over regions without power planning wires.
[12/08 12:29:43     44s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/08 12:29:43     44s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/08 12:29:43     44s] Offset for stripe breaking is set to 0.
[12/08 12:29:43     44s] <CMD> addStripe -nets {VDD VSS} -layer Metal11 -direction horizontal -width 3 -spacing 3 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/08 12:29:43     44s] 
[12/08 12:29:43     44s] Initialize fgc environment(mem: 1104.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.2M)
[12/08 12:29:43     44s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.2M)
[12/08 12:29:43     44s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.2M)
[12/08 12:29:43     44s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1104.2M)
[12/08 12:29:43     44s] Starting stripe generation ...
[12/08 12:29:43     44s] Non-Default Mode Option Settings :
[12/08 12:29:43     44s]   NONE
[12/08 12:29:43     44s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/08 12:29:43     44s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/08 12:29:43     44s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/08 12:29:43     44s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/08 12:29:43     44s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/08 12:29:43     44s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/08 12:29:43     44s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/08 12:29:43     44s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/08 12:29:43     44s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/08 12:29:43     44s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/08 12:29:43     44s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/08 12:29:43     44s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
[12/08 12:29:43     44s] Stripe generation is complete.
[12/08 12:29:43     44s] vias are now being generated.
[12/08 12:29:43     44s] addStripe created 6 wires.
[12/08 12:29:43     44s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[12/08 12:29:43     44s] +--------+----------------+----------------+
[12/08 12:29:43     44s] |  Layer |     Created    |     Deleted    |
[12/08 12:29:43     44s] +--------+----------------+----------------+
[12/08 12:29:43     44s] |  Via10 |       12       |        0       |
[12/08 12:29:43     44s] | Metal11|        6       |       NA       |
[12/08 12:29:43     44s] +--------+----------------+----------------+
[12/08 12:30:02     45s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[12/08 12:30:13     46s] <CMD> globalNetConnect VDD -type tiehi -instanceBasename *
[12/08 12:30:21     46s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[12/08 12:30:31     47s] <CMD> globalNetConnect VSS -type tielo -instanceBasename *
[12/08 12:30:48     48s] <CMD> createPGPin VDD -net VDD -geom Metal10 20 0 22 12
[12/08 12:31:04     49s] <CMD> createPGPin VSS -net VSS -geom Metal11 26 0 28 6
[12/08 12:31:13     50s] <CMD> editPowerVia -top_layer Metal11 -area {20 9 22 12} -add_vias 1 -bottom_layer Metal10
[12/08 12:31:13     50s] #% Begin editPowerVia (date=12/08 12:31:13, mem=837.6M)
[12/08 12:31:13     50s] 
[12/08 12:31:13     50s] ViaGen created 1 via, deleted 0 via to avoid violation.
[12/08 12:31:13     50s] +--------+----------------+----------------+
[12/08 12:31:13     50s] |  Layer |     Created    |     Deleted    |
[12/08 12:31:13     50s] +--------+----------------+----------------+
[12/08 12:31:13     50s] |  Via10 |        1       |        0       |
[12/08 12:31:13     50s] +--------+----------------+----------------+
[12/08 12:31:13     50s] #% End editPowerVia (date=12/08 12:31:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=837.8M, current mem=837.8M)
[12/08 12:31:35     51s] <CMD> selectWire 9.0000 218.0500 236.0000 221.0500 11 VDD
[12/08 12:31:36     51s] <CMD> deselectAll
[12/08 12:31:36     51s] <CMD> selectWire 9.0000 218.0500 236.0000 221.0500 11 VDD
[12/08 12:31:41     52s] <CMD> deselectAll
[12/08 12:31:41     52s] <CMD> selectWire 9.0000 116.5300 236.0000 119.5300 11 VDD
[12/08 12:31:42     52s] <CMD> deselectAll
[12/08 12:31:45     52s] <CMD> selectWire 9.0000 116.5300 236.0000 119.5300 11 VDD
[12/08 12:31:46     52s] <CMD> deselectAll
[12/08 12:31:46     52s] <CMD> selectWire 3.0000 122.5300 242.0000 125.5300 11 VSS
[12/08 12:31:47     52s] <CMD> deselectAll
[12/08 12:31:47     52s] <CMD> selectWire 9.0000 116.5300 236.0000 119.5300 11 VDD
[12/08 12:31:48     52s] <CMD> deselectAll
[12/08 12:31:48     52s] <CMD> selectWire 3.0000 122.5300 242.0000 125.5300 11 VSS
[12/08 12:31:54     53s] <CMD> zoomBox -254.21950 14.52350 499.21900 280.78950
[12/08 12:31:54     53s] <CMD> zoomBox -254.21950 41.15000 499.21900 307.41600
[12/08 12:31:54     53s] <CMD> zoomBox -254.21950 67.77650 499.21900 334.04250
[12/08 12:31:55     53s] <CMD> panPage 0 -1
[12/08 12:31:55     53s] <CMD> panPage 0 -1
[12/08 12:31:56     53s] <CMD> panPage 0 1
[12/08 12:31:56     53s] <CMD> panPage 0 1
[12/08 12:31:57     53s] <CMD> panPage 0 -1
[12/08 12:32:23     55s] <CMD> deselectAll
[12/08 12:32:23     55s] <CMD> selectWire 9.0000 116.5300 236.0000 119.5300 11 VDD
[12/08 12:32:27     55s] <CMD> deselectAll
[12/08 12:32:30     56s] <CMD> gui_select -rect {86.27100 221.17400 93.34000 168.15600}
[12/08 12:32:36     56s] <CMD> selectWire 3.0000 122.5300 242.0000 125.5300 11 VSS
[12/08 12:32:37     56s] <CMD> deselectAll
[12/08 12:32:37     56s] <CMD> selectWire 9.0000 116.5300 236.0000 119.5300 11 VDD
[12/08 12:33:08     59s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/08 12:33:08     59s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[12/08 12:33:08     59s] *** Begin SPECIAL ROUTE on Thu Dec  8 12:33:08 2022 ***
[12/08 12:33:08     59s] SPECIAL ROUTE ran on directory: /mnt/scratch_b/users/k/karamitopp
[12/08 12:33:08     59s] SPECIAL ROUTE ran on machine: cn93.it.auth.gr (Linux 3.10.0-1160.76.1.el7.x86_64 x86_64 2.30Ghz)
[12/08 12:33:08     59s] 
[12/08 12:33:08     59s] Begin option processing ...
[12/08 12:33:08     59s] srouteConnectPowerBump set to false
[12/08 12:33:08     59s] routeSelectNet set to "VDD VSS"
[12/08 12:33:08     59s] routeSpecial set to true
[12/08 12:33:08     59s] srouteBlockPin set to "useLef"
[12/08 12:33:08     59s] srouteBottomLayerLimit set to 1
[12/08 12:33:08     59s] srouteBottomTargetLayerLimit set to 1
[12/08 12:33:08     59s] srouteConnectConverterPin set to false
[12/08 12:33:08     59s] srouteCrossoverViaBottomLayer set to 1
[12/08 12:33:08     59s] srouteCrossoverViaTopLayer set to 11
[12/08 12:33:08     59s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[12/08 12:33:08     59s] srouteFollowCorePinEnd set to 3
[12/08 12:33:08     59s] srouteJogControl set to "preferWithChanges differentLayer"
[12/08 12:33:08     59s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/08 12:33:08     59s] sroutePadPinAllPorts set to true
[12/08 12:33:08     59s] sroutePreserveExistingRoutes set to true
[12/08 12:33:08     59s] srouteRoutePowerBarPortOnBothDir set to true
[12/08 12:33:08     59s] srouteStopBlockPin set to "nearestTarget"
[12/08 12:33:08     59s] srouteTopLayerLimit set to 11
[12/08 12:33:08     59s] srouteTopTargetLayerLimit set to 11
[12/08 12:33:08     59s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2058.00 megs.
[12/08 12:33:08     59s] 
[12/08 12:33:08     59s] Reading DB technology information...
[12/08 12:33:08     59s] Finished reading DB technology information.
[12/08 12:33:08     59s] Reading floorplan and netlist information...
[12/08 12:33:08     59s] Finished reading floorplan and netlist information.
[12/08 12:33:08     59s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/08 12:33:08     59s] Read in 24 layers, 11 routing layers, 1 overlap layer
[12/08 12:33:08     59s] Read in 2 nondefault rules, 0 used
[12/08 12:33:08     59s] Read in 583 macros, 131 used
[12/08 12:33:08     59s] Read in 131 components
[12/08 12:33:08     59s]   131 core components: 131 unplaced, 0 placed, 0 fixed
[12/08 12:33:08     59s] Read in 2 physical pins
[12/08 12:33:08     59s]   2 physical pins: 0 unplaced, 0 placed, 2 fixed
[12/08 12:33:08     59s] Read in 409 logical pins
[12/08 12:33:08     59s] Read in 409 nets
[12/08 12:33:08     59s] Read in 2 special nets, 2 routed
[12/08 12:33:08     59s] Read in 264 terminals
[12/08 12:33:08     59s] 2 nets selected.
[12/08 12:33:08     59s] 
[12/08 12:33:08     59s] Begin power routing ...
[12/08 12:33:08     59s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[12/08 12:33:08     59s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/08 12:33:08     59s] Type 'man IMPSR-1256' for more detail.
[12/08 12:33:08     59s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/08 12:33:08     59s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[12/08 12:33:08     59s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/08 12:33:08     59s] Type 'man IMPSR-1256' for more detail.
[12/08 12:33:08     59s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/08 12:33:08     59s] CPU time for FollowPin 0 seconds
[12/08 12:33:08     59s] CPU time for FollowPin 0 seconds
[12/08 12:33:08     60s]   Number of IO ports routed: 0
[12/08 12:33:08     60s]   Number of Block ports routed: 0
[12/08 12:33:08     60s]   Number of Stripe ports routed: 0
[12/08 12:33:08     60s]   Number of Core ports routed: 250
[12/08 12:33:08     60s]   Number of Pad ports routed: 0
[12/08 12:33:08     60s]   Number of Power Bump ports routed: 0
[12/08 12:33:08     60s]   Number of Followpin connections: 125
[12/08 12:33:08     60s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2060.00 megs.
[12/08 12:33:08     60s] 
[12/08 12:33:08     60s] 
[12/08 12:33:08     60s] 
[12/08 12:33:08     60s]  Begin updating DB with routing results ...
[12/08 12:33:08     60s]  Updating DB with 2 io pins ...
[12/08 12:33:08     60s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/08 12:33:08     60s] Pin and blockage extraction finished
[12/08 12:33:08     60s] 
[12/08 12:33:08     60s] sroute created 375 wires.
[12/08 12:33:08     60s] ViaGen created 2250 vias, deleted 0 via to avoid violation.
[12/08 12:33:08     60s] +--------+----------------+----------------+
[12/08 12:33:08     60s] |  Layer |     Created    |     Deleted    |
[12/08 12:33:08     60s] +--------+----------------+----------------+
[12/08 12:33:08     60s] | Metal1 |       375      |       NA       |
[12/08 12:33:08     60s] |  Via1  |       250      |        0       |
[12/08 12:33:08     60s] |  Via2  |       250      |        0       |
[12/08 12:33:08     60s] |  Via3  |       250      |        0       |
[12/08 12:33:08     60s] |  Via4  |       250      |        0       |
[12/08 12:33:08     60s] |  Via5  |       250      |        0       |
[12/08 12:33:08     60s] |  Via6  |       250      |        0       |
[12/08 12:33:08     60s] |  Via7  |       250      |        0       |
[12/08 12:33:08     60s] |  Via8  |       250      |        0       |
[12/08 12:33:08     60s] |  Via9  |       250      |        0       |
[12/08 12:33:08     60s] +--------+----------------+----------------+
[12/08 12:33:15     60s] <CMD> deselectAll
[12/08 12:33:19     60s] <CMD> zoomBox -254.21950 14.52300 499.21900 280.78900
[12/08 12:33:19     60s] <CMD> zoomBox -254.21950 41.14950 499.21900 307.41550
[12/08 12:33:20     60s] <CMD> zoomBox -328.44500 50.83100 557.95450 364.08550
[12/08 12:33:20     61s] <CMD> panPage 0 -1
[12/08 12:33:20     61s] <CMD> panPage 0 -1
[12/08 12:33:21     61s] <CMD> panPage 0 1
[12/08 12:33:22     61s] <CMD> panPage 0 1
[12/08 12:33:22     61s] <CMD> panPage 0 -1
[12/08 12:33:51     63s] <CMD> gui_select -rect {259.25400 -7.80050 -55.38700 125.95650}
[12/08 12:33:52     63s] <CMD> deselectAll
[12/08 13:39:26    289s] **WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/08 13:39:26    289s] **WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/08 13:39:35    290s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/08 13:39:35    290s] <CMD> setEndCapMode -reset
[12/08 13:39:35    290s] <CMD> setEndCapMode -boundary_tap false
[12/08 13:39:35    290s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[12/08 13:39:35    290s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[12/08 13:39:35    290s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/08 13:39:35    290s] **WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/08 13:39:35    290s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[12/08 13:39:35    290s] <CMD> setPlaceMode -reset
[12/08 13:39:35    290s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[12/08 13:39:44    291s] **WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/08 13:39:44    291s] **WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/08 13:39:48    291s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/08 13:39:48    291s] <CMD> setEndCapMode -reset
[12/08 13:39:48    291s] <CMD> setEndCapMode -boundary_tap false
[12/08 13:39:48    291s] **WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/08 13:39:48    291s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL} -maxAllowedDelay 1
[12/08 13:40:07    292s] <CMD> setDesignMode -process 45
[12/08 13:40:07    292s] ##  Process: 45            (User Set)               
[12/08 13:40:07    292s] ##     Node: (not set)                           
[12/08 13:40:07    292s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/08 13:40:07    292s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[12/08 13:40:07    292s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/08 13:40:07    292s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[12/08 13:40:07    292s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[12/08 13:40:07    292s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[12/08 13:40:17    293s] <CMD> place_opt_design
[12/08 13:40:17    293s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/08 13:40:17    293s] *** Starting GigaPlace ***
[12/08 13:40:17    293s] **INFO: user set placement options
[12/08 13:40:17    293s] setPlaceMode -place_detail_check_route false -place_detail_preserve_routing true -place_detail_remove_affected_routing false -place_detail_swap_eeq_cells false -place_global_clock_gate_aware true -place_global_cong_effort auto -place_global_ignore_scan true -place_global_ignore_spare false -place_global_module_aware_spare false -place_global_place_io_pins true -place_global_reorder_scan true -powerDriven false -timingDriven true
[12/08 13:40:17    293s] **INFO: user set opt options
[12/08 13:40:17    293s] #optDebug: fT-E <X 2 3 1 0>
[12/08 13:40:17    293s] OPERPROF: Starting DPlace-Init at level 1, MEM:1105.5M
[12/08 13:40:18    293s] #spOpts: N=45 
[12/08 13:40:18    293s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1105.5M
[12/08 13:40:18    293s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1105.5M
[12/08 13:40:18    293s] Core basic site is CoreSite
[12/08 13:40:18    293s] Use non-trimmed site array because memory saving is not enough.
[12/08 13:40:18    293s] SiteArray: non-trimmed site array dimensions = 124 x 1075
[12/08 13:40:18    293s] SiteArray: use 634,880 bytes
[12/08 13:40:18    293s] SiteArray: current memory after site array memory allocation 1106.1M
[12/08 13:40:18    293s] SiteArray: FP blocked sites are writable
[12/08 13:40:18    293s] Estimated cell power/ground rail width = 0.160 um
[12/08 13:40:18    293s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/08 13:40:18    293s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1106.1M
[12/08 13:40:18    293s] Process 381 wires and vias for routing blockage and capacity analysis
[12/08 13:40:18    293s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1106.1M
[12/08 13:40:18    293s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.108, MEM:1106.1M
[12/08 13:40:18    293s] OPERPROF:     Starting CMU at level 3, MEM:1106.1M
[12/08 13:40:18    293s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:1106.1M
[12/08 13:40:18    293s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.119, MEM:1106.1M
[12/08 13:40:18    293s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1106.1MB).
[12/08 13:40:18    293s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.321, MEM:1106.1M
[12/08 13:40:18    293s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1106.1M
[12/08 13:40:18    293s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1105.5M
[12/08 13:40:18    293s] All LLGs are deleted
[12/08 13:40:18    293s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1105.5M
[12/08 13:40:18    293s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1105.5M
[12/08 13:40:18    293s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/08 13:40:18    293s] -place_design_floorplan_mode false         # bool, default=false
[12/08 13:40:18    293s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1960, percentage of missing scan cell = 0.00% (0 / 1960)
[12/08 13:40:18    293s] no activity file in design. spp won't run.
[12/08 13:40:18    294s] 
[12/08 13:40:18    294s] pdi colorize_geometry "" ""
[12/08 13:40:18    294s] 
[12/08 13:40:18    294s] ### Time Record (colorize_geometry) is installed.
[12/08 13:40:18    294s] #Start colorize_geometry on Thu Dec  8 13:40:18 2022
[12/08 13:40:18    294s] #
[12/08 13:40:18    294s] ### Time Record (Pre Callback) is installed.
[12/08 13:40:18    294s] ### Time Record (Pre Callback) is uninstalled.
[12/08 13:40:18    294s] ### Time Record (DB Import) is installed.
[12/08 13:40:19    294s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 13:40:19    294s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 13:40:19    294s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 13:40:19    294s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 13:40:19    294s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 13:40:19    294s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 13:40:19    294s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 13:40:19    294s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 13:40:19    294s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 13:40:19    294s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 13:40:19    294s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 13:40:19    294s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 13:40:19    294s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 13:40:19    294s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 13:40:19    294s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 13:40:19    294s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 13:40:19    295s] ### Time Record (DB Import) is uninstalled.
[12/08 13:40:19    295s] ### Time Record (Post Callback) is installed.
[12/08 13:40:19    295s] ### Time Record (Post Callback) is uninstalled.
[12/08 13:40:19    295s] #Cpu time = 00:00:01
[12/08 13:40:19    295s] #Elapsed time = 00:00:01
[12/08 13:40:19    295s] #Increased memory = 22.58 (MB)
[12/08 13:40:19    295s] #Total memory = 893.63 (MB)
[12/08 13:40:19    295s] #Peak memory = 894.12 (MB)
[12/08 13:40:19    295s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Thu Dec  8 13:40:19 2022
[12/08 13:40:19    295s] #
[12/08 13:40:19    295s] ### Time Record (colorize_geometry) is uninstalled.
[12/08 13:40:19    295s] ### 
[12/08 13:40:19    295s] ###   Scalability Statistics
[12/08 13:40:19    295s] ### 
[12/08 13:40:19    295s] ### ------------------------+----------------+----------------+----------------+
[12/08 13:40:20    295s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/08 13:40:20    295s] ### ------------------------+----------------+----------------+----------------+
[12/08 13:40:20    295s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/08 13:40:20    295s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/08 13:40:20    295s] ###   DB Import             |        00:00:01|        00:00:01|             1.0|
[12/08 13:40:20    295s] ###   Entire Command        |        00:00:01|        00:00:01|             1.2|
[12/08 13:40:20    295s] ### ------------------------+----------------+----------------+----------------+
[12/08 13:40:20    295s] ### 
[12/08 13:40:20    295s] ### Creating LA Mngr. totSessionCpu=0:04:56 mem=1129.5M
[12/08 13:40:20    295s] ### Creating LA Mngr, finished. totSessionCpu=0:04:56 mem=1129.5M
[12/08 13:40:20    295s] *** Start deleteBufferTree ***
[12/08 13:40:20    295s] Info: Detect buffers to remove automatically.
[12/08 13:40:20    295s] Analyzing netlist ...
[12/08 13:40:20    296s] Updating netlist
[12/08 13:40:21    296s] AAE DB initialization (MEM=1175.76 CPU=0:00:00.3 REAL=0:00:00.0) 
[12/08 13:40:21    297s] siFlow : Timing analysis mode is single, using late cdB files
[12/08 13:40:21    297s] Start AAE Lib Loading. (MEM=1175.76)
[12/08 13:40:21    297s] End AAE Lib Loading. (MEM=1194.84 CPU=0:00:00.0 Real=0:00:00.0)
[12/08 13:40:21    297s] 
[12/08 13:40:21    297s] *summary: 285 instances (buffers/inverters) removed
[12/08 13:40:21    297s] *** Finish deleteBufferTree (0:00:01.9) ***
[12/08 13:40:22    297s] Effort level <high> specified for tdgp_reg2reg_default path_group
[12/08 13:40:22    297s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1194.8M
[12/08 13:40:22    297s] Deleted 0 physical inst  (cell - / prefix -).
[12/08 13:40:22    297s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1194.8M
[12/08 13:40:22    297s] INFO: #ExclusiveGroups=0
[12/08 13:40:22    297s] INFO: There are no Exclusive Groups.
[12/08 13:40:22    297s] No user-set net weight.
[12/08 13:40:22    297s] Net fanout histogram:
[12/08 13:40:22    297s] 2		: 7658 (63.9%) nets
[12/08 13:40:22    297s] 3		: 1702 (14.2%) nets
[12/08 13:40:22    297s] 4     -	14	: 2301 (19.2%) nets
[12/08 13:40:22    297s] 15    -	39	: 310 (2.6%) nets
[12/08 13:40:22    297s] 40    -	79	: 12 (0.1%) nets
[12/08 13:40:22    297s] 80    -	159	: 4 (0.0%) nets
[12/08 13:40:22    297s] 160   -	319	: 0 (0.0%) nets
[12/08 13:40:22    297s] 320   -	639	: 0 (0.0%) nets
[12/08 13:40:22    297s] 640   -	1279	: 0 (0.0%) nets
[12/08 13:40:22    297s] 1280  -	2559	: 1 (0.0%) nets
[12/08 13:40:22    297s] 2560  -	5119	: 0 (0.0%) nets
[12/08 13:40:22    297s] 5120+		: 0 (0.0%) nets
[12/08 13:40:22    297s] no activity file in design. spp won't run.
[12/08 13:40:22    297s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/08 13:40:22    297s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[12/08 13:40:22    297s] Define the scan chains before using this option.
[12/08 13:40:22    297s] Type 'man IMPSP-9042' for more detail.
[12/08 13:40:22    297s] #spOpts: N=45 minPadR=1.1 
[12/08 13:40:22    297s] #std cell=11229 (0 fixed + 11229 movable) #buf cell=0 #inv cell=386 #block=0 (0 floating + 0 preplaced)
[12/08 13:40:22    297s] #ioInst=0 #net=11988 #term=43292 #term/net=3.61, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
[12/08 13:40:22    297s] stdCell: 11229 single + 0 double + 0 multi
[12/08 13:40:22    297s] Total standard cell length = 18.8140 (mm), area = 0.0322 (mm^2)
[12/08 13:40:22    297s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1194.8M
[12/08 13:40:22    297s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1194.8M
[12/08 13:40:22    297s] Core basic site is CoreSite
[12/08 13:40:22    297s] SiteArray: non-trimmed site array dimensions = 124 x 1075
[12/08 13:40:22    297s] SiteArray: use 634,880 bytes
[12/08 13:40:22    297s] SiteArray: current memory after site array memory allocation 1195.4M
[12/08 13:40:22    297s] SiteArray: FP blocked sites are writable
[12/08 13:40:22    297s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/08 13:40:22    297s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1195.4M
[12/08 13:40:22    297s] Process 381 wires and vias for routing blockage and capacity analysis
[12/08 13:40:22    297s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1195.4M
[12/08 13:40:22    297s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.107, MEM:1195.4M
[12/08 13:40:22    297s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.133, MEM:1195.4M
[12/08 13:40:22    297s] OPERPROF: Starting pre-place ADS at level 1, MEM:1195.4M
[12/08 13:40:22    297s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1195.4M
[12/08 13:40:22    297s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1195.4M
[12/08 13:40:22    297s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1195.4M
[12/08 13:40:22    297s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1195.4M
[12/08 13:40:22    297s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1195.4M
[12/08 13:40:22    297s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:1195.4M
[12/08 13:40:22    297s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1195.4M
[12/08 13:40:22    297s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1195.4M
[12/08 13:40:22    297s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.002, MEM:1195.4M
[12/08 13:40:22    297s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.003, MEM:1195.4M
[12/08 13:40:22    297s] ADSU 0.706 -> 0.706. GS 13.680
[12/08 13:40:22    297s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.020, REAL:0.027, MEM:1195.4M
[12/08 13:40:22    297s] Average module density = 0.706.
[12/08 13:40:22    297s] Density for the design = 0.706.
[12/08 13:40:22    297s]        = stdcell_area 94070 sites (32172 um^2) / alloc_area 133300 sites (45589 um^2).
[12/08 13:40:22    297s] Pin Density = 0.3248.
[12/08 13:40:22    297s]             = total # of pins 43292 / total area 133300.
[12/08 13:40:22    297s] OPERPROF: Starting spMPad at level 1, MEM:1195.4M
[12/08 13:40:22    297s] OPERPROF:   Starting spContextMPad at level 2, MEM:1195.4M
[12/08 13:40:22    297s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1195.4M
[12/08 13:40:22    297s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.002, MEM:1195.4M
[12/08 13:40:22    297s] Initial padding reaches pin density 0.583 for top
[12/08 13:40:22    297s] InitPadU 0.706 -> 0.828 for top
[12/08 13:40:22    297s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1195.4M
[12/08 13:40:22    297s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:1195.4M
[12/08 13:40:22    297s] === lastAutoLevel = 8 
[12/08 13:40:22    297s] OPERPROF: Starting spInitNetWt at level 1, MEM:1195.4M
[12/08 13:40:22    297s] 0 delay mode for cte enabled initNetWt.
[12/08 13:40:22    297s] no activity file in design. spp won't run.
[12/08 13:40:22    297s] [spp] 0
[12/08 13:40:22    297s] [adp] 0:1:1:3
[12/08 13:40:23    298s] 0 delay mode for cte disabled initNetWt.
[12/08 13:40:23    298s] OPERPROF: Finished spInitNetWt at level 1, CPU:1.030, REAL:1.041, MEM:1207.5M
[12/08 13:40:23    298s] Clock gating cells determined by native netlist tracing.
[12/08 13:40:23    298s] no activity file in design. spp won't run.
[12/08 13:40:23    298s] no activity file in design. spp won't run.
[12/08 13:40:23    298s] Init WL Bound For Global Placement... 
[12/08 13:40:23    298s] OPERPROF: Starting npMain at level 1, MEM:1207.5M
[12/08 13:40:24    298s] OPERPROF:   Starting npPlace at level 2, MEM:1215.5M
[12/08 13:40:24    298s] Iteration  1: Total net bbox = 4.589e-09 (7.29e-10 3.86e-09)
[12/08 13:40:24    298s]               Est.  stn bbox = 4.863e-09 (7.85e-10 4.08e-09)
[12/08 13:40:24    298s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1226.5M
[12/08 13:40:24    298s] Iteration  2: Total net bbox = 4.589e-09 (7.29e-10 3.86e-09)
[12/08 13:40:24    298s]               Est.  stn bbox = 4.863e-09 (7.85e-10 4.08e-09)
[12/08 13:40:24    298s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1226.5M
[12/08 13:40:24    298s] OPERPROF:     Starting InitSKP at level 3, MEM:1238.2M
[12/08 13:40:28    302s] *** Finished SKP initialization (cpu=0:00:03.5, real=0:00:04.0)***
[12/08 13:40:28    302s] OPERPROF:     Finished InitSKP at level 3, CPU:3.500, REAL:3.503, MEM:1310.7M
[12/08 13:40:28    302s] exp_mt_sequential is set from setPlaceMode option to 1
[12/08 13:40:28    302s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/08 13:40:28    302s] place_exp_mt_interval set to default 32
[12/08 13:40:28    302s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/08 13:40:30    304s] Iteration  3: Total net bbox = 2.886e+03 (1.46e+03 1.43e+03)
[12/08 13:40:30    304s]               Est.  stn bbox = 3.724e+03 (1.87e+03 1.85e+03)
[12/08 13:40:30    304s]               cpu = 0:00:05.7 real = 0:00:06.0 mem = 1315.7M
[12/08 13:40:38    312s] Iteration  4: Total net bbox = 9.320e+04 (5.17e+04 4.15e+04)
[12/08 13:40:38    312s]               Est.  stn bbox = 1.224e+05 (7.03e+04 5.21e+04)
[12/08 13:40:38    312s]               cpu = 0:00:08.4 real = 0:00:08.0 mem = 1342.4M
[12/08 13:40:38    312s] Iteration  5: Total net bbox = 9.320e+04 (5.17e+04 4.15e+04)
[12/08 13:40:38    312s]               Est.  stn bbox = 1.224e+05 (7.03e+04 5.21e+04)
[12/08 13:40:38    312s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1342.4M
[12/08 13:40:38    312s] OPERPROF:   Finished npPlace at level 2, CPU:14.100, REAL:14.100, MEM:1342.4M
[12/08 13:40:38    313s] OPERPROF: Finished npMain at level 1, CPU:14.280, REAL:15.286, MEM:1342.4M
[12/08 13:40:38    313s] OPERPROF: Starting npMain at level 1, MEM:1342.4M
[12/08 13:40:38    313s] OPERPROF:   Starting npPlace at level 2, MEM:1342.4M
[12/08 13:40:44    319s] Iteration  6: Total net bbox = 1.356e+05 (7.36e+04 6.20e+04)
[12/08 13:40:44    319s]               Est.  stn bbox = 1.844e+05 (1.03e+05 8.15e+04)
[12/08 13:40:44    319s]               cpu = 0:00:06.0 real = 0:00:06.0 mem = 1313.4M
[12/08 13:40:44    319s] OPERPROF:   Finished npPlace at level 2, CPU:6.030, REAL:6.035, MEM:1313.4M
[12/08 13:40:44    319s] OPERPROF: Finished npMain at level 1, CPU:6.190, REAL:6.203, MEM:1313.4M
[12/08 13:40:44    319s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1313.4M
[12/08 13:40:44    319s] Starting Early Global Route rough congestion estimation: mem = 1313.4M
[12/08 13:40:44    319s] (I)       Started Loading and Dumping File ( Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Reading DB...
[12/08 13:40:44    319s] (I)       Read data from FE... (mem=1313.4M)
[12/08 13:40:44    319s] (I)       Read nodes and places... (mem=1313.4M)
[12/08 13:40:44    319s] (I)       Done Read nodes and places (cpu=0.010s, mem=1313.4M)
[12/08 13:40:44    319s] (I)       Read nets... (mem=1313.4M)
[12/08 13:40:44    319s] (I)       Done Read nets (cpu=0.030s, mem=1313.4M)
[12/08 13:40:44    319s] (I)       Done Read data from FE (cpu=0.040s, mem=1313.4M)
[12/08 13:40:44    319s] (I)       before initializing RouteDB syMemory usage = 1313.4 MB
[12/08 13:40:44    319s] (I)       Print mode             : 2
[12/08 13:40:44    319s] (I)       Stop if highly congested: false
[12/08 13:40:44    319s] (I)       Honor MSV route constraint: false
[12/08 13:40:44    319s] (I)       Maximum routing layer  : 127
[12/08 13:40:44    319s] (I)       Minimum routing layer  : 2
[12/08 13:40:44    319s] (I)       Supply scale factor H  : 1.00
[12/08 13:40:44    319s] (I)       Supply scale factor V  : 1.00
[12/08 13:40:44    319s] (I)       Tracks used by clock wire: 0
[12/08 13:40:44    319s] (I)       Reverse direction      : 
[12/08 13:40:44    319s] (I)       Honor partition pin guides: true
[12/08 13:40:44    319s] (I)       Route selected nets only: false
[12/08 13:40:44    319s] (I)       Route secondary PG pins: false
[12/08 13:40:44    319s] (I)       Second PG max fanout   : 2147483647
[12/08 13:40:44    319s] (I)       Assign partition pins  : false
[12/08 13:40:44    319s] (I)       Support large GCell    : true
[12/08 13:40:44    319s] (I)       Number of rows per GCell: 8
[12/08 13:40:44    319s] (I)       Max num rows per GCell : 32
[12/08 13:40:44    319s] (I)       Apply function for special wires: true
[12/08 13:40:44    319s] (I)       Layer by layer blockage reading: true
[12/08 13:40:44    319s] (I)       Offset calculation fix : true
[12/08 13:40:44    319s] (I)       Route stripe layer range: 
[12/08 13:40:44    319s] (I)       Honor partition fences : 
[12/08 13:40:44    319s] (I)       Honor partition pin    : 
[12/08 13:40:44    319s] (I)       Honor partition fences with feedthrough: 
[12/08 13:40:44    319s] (I)       Counted 2660 PG shapes. We will not process PG shapes layer by layer.
[12/08 13:40:44    319s] (I)       build grid graph
[12/08 13:40:44    319s] (I)       build grid graph start
[12/08 13:40:44    319s] [NR-eGR] Track table information for default rule: 
[12/08 13:40:44    319s] [NR-eGR] Metal1 has no routable track
[12/08 13:40:44    319s] [NR-eGR] Metal2 has single uniform track structure
[12/08 13:40:44    319s] [NR-eGR] Metal3 has single uniform track structure
[12/08 13:40:44    319s] [NR-eGR] Metal4 has single uniform track structure
[12/08 13:40:44    319s] [NR-eGR] Metal5 has single uniform track structure
[12/08 13:40:44    319s] [NR-eGR] Metal6 has single uniform track structure
[12/08 13:40:44    319s] [NR-eGR] Metal7 has single uniform track structure
[12/08 13:40:44    319s] [NR-eGR] Metal8 has single uniform track structure
[12/08 13:40:44    319s] [NR-eGR] Metal9 has single uniform track structure
[12/08 13:40:44    319s] [NR-eGR] Metal10 has single uniform track structure
[12/08 13:40:44    319s] [NR-eGR] Metal11 has single uniform track structure
[12/08 13:40:44    319s] (I)       build grid graph end
[12/08 13:40:44    319s] (I)       ===========================================================================
[12/08 13:40:44    319s] (I)       == Report All Rule Vias ==
[12/08 13:40:44    319s] (I)       ===========================================================================
[12/08 13:40:44    319s] (I)        Via Rule : (Default)
[12/08 13:40:44    319s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:40:44    319s] (I)       ---------------------------------------------------------------------------
[12/08 13:40:44    319s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[12/08 13:40:44    319s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[12/08 13:40:44    319s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[12/08 13:40:44    319s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[12/08 13:40:44    319s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[12/08 13:40:44    319s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[12/08 13:40:44    319s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[12/08 13:40:44    319s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[12/08 13:40:44    319s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[12/08 13:40:44    319s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[12/08 13:40:44    319s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)       ===========================================================================
[12/08 13:40:44    319s] (I)        Via Rule : LEFSpecialRouteSpec
[12/08 13:40:44    319s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:40:44    319s] (I)       ---------------------------------------------------------------------------
[12/08 13:40:44    319s] (I)        1    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)        2    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)        3    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)        4    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)        5    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)        6    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)        7    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)        8    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)        9    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)       10    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)       ===========================================================================
[12/08 13:40:44    319s] (I)        Via Rule : VLMDefaultSetup
[12/08 13:40:44    319s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:40:44    319s] (I)       ---------------------------------------------------------------------------
[12/08 13:40:44    319s] (I)        1    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)        2    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)        3    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)        4    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)        5    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)        6    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)        7    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)        8    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)        9    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)       10    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:40:44    319s] (I)       ===========================================================================
[12/08 13:40:44    319s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Num PG vias on layer 1 : 0
[12/08 13:40:44    319s] (I)       Num PG vias on layer 2 : 0
[12/08 13:40:44    319s] (I)       Num PG vias on layer 3 : 0
[12/08 13:40:44    319s] (I)       Num PG vias on layer 4 : 0
[12/08 13:40:44    319s] (I)       Num PG vias on layer 5 : 0
[12/08 13:40:44    319s] (I)       Num PG vias on layer 6 : 0
[12/08 13:40:44    319s] (I)       Num PG vias on layer 7 : 0
[12/08 13:40:44    319s] (I)       Num PG vias on layer 8 : 0
[12/08 13:40:44    319s] (I)       Num PG vias on layer 9 : 0
[12/08 13:40:44    319s] (I)       Num PG vias on layer 10 : 0
[12/08 13:40:44    319s] (I)       Num PG vias on layer 11 : 0
[12/08 13:40:44    319s] [NR-eGR] Read 4306 PG shapes
[12/08 13:40:44    319s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] [NR-eGR] #Routing Blockages  : 0
[12/08 13:40:44    319s] [NR-eGR] #Instance Blockages : 0
[12/08 13:40:44    319s] [NR-eGR] #PG Blockages       : 4306
[12/08 13:40:44    319s] [NR-eGR] #Bump Blockages     : 0
[12/08 13:40:44    319s] [NR-eGR] #Boundary Blockages : 0
[12/08 13:40:44    319s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/08 13:40:44    319s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/08 13:40:44    319s] (I)       readDataFromPlaceDB
[12/08 13:40:44    319s] (I)       Read net information..
[12/08 13:40:44    319s] [NR-eGR] Read numTotalNets=11876  numIgnoredNets=0
[12/08 13:40:44    319s] (I)       Read testcase time = 0.000 seconds
[12/08 13:40:44    319s] 
[12/08 13:40:44    319s] (I)       early_global_route_priority property id does not exist.
[12/08 13:40:44    319s] (I)       Start initializing grid graph
[12/08 13:40:44    319s] (I)       End initializing grid graph
[12/08 13:40:44    319s] (I)       Model blockages into capacity
[12/08 13:40:44    319s] (I)       Read Num Blocks=4306  Num Prerouted Wires=0  Num CS=0
[12/08 13:40:44    319s] (I)       Started Modeling ( Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Started Modeling Layer 1 ( Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Started Modeling Layer 2 ( Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Layer 1 (V) : #blockages 500 : #preroutes 0
[12/08 13:40:44    319s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Started Modeling Layer 3 ( Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Layer 2 (H) : #blockages 500 : #preroutes 0
[12/08 13:40:44    319s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Started Modeling Layer 4 ( Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Layer 3 (V) : #blockages 500 : #preroutes 0
[12/08 13:40:44    319s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Started Modeling Layer 5 ( Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Layer 4 (H) : #blockages 500 : #preroutes 0
[12/08 13:40:44    319s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Started Modeling Layer 6 ( Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Layer 5 (V) : #blockages 500 : #preroutes 0
[12/08 13:40:44    319s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Started Modeling Layer 7 ( Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Layer 6 (H) : #blockages 500 : #preroutes 0
[12/08 13:40:44    319s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Started Modeling Layer 8 ( Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Layer 7 (V) : #blockages 500 : #preroutes 0
[12/08 13:40:44    319s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Started Modeling Layer 9 ( Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Layer 8 (H) : #blockages 500 : #preroutes 0
[12/08 13:40:44    319s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Started Modeling Layer 10 ( Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Layer 9 (V) : #blockages 275 : #preroutes 0
[12/08 13:40:44    319s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Started Modeling Layer 11 ( Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Layer 10 (H) : #blockages 31 : #preroutes 0
[12/08 13:40:44    319s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1313.37 MB )
[12/08 13:40:44    319s] (I)       Number of ignored nets = 0
[12/08 13:40:44    319s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/08 13:40:44    319s] (I)       Number of clock nets = 1.  Ignored: No
[12/08 13:40:44    319s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/08 13:40:44    319s] (I)       Number of special nets = 0.  Ignored: Yes
[12/08 13:40:44    319s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/08 13:40:44    319s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/08 13:40:44    319s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/08 13:40:44    319s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/08 13:40:44    319s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/08 13:40:44    319s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/08 13:40:44    319s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1313.4 MB
[12/08 13:40:44    319s] (I)       Ndr track 0 does not exist
[12/08 13:40:44    319s] (I)       Layer1  viaCost=200.00
[12/08 13:40:44    319s] (I)       Layer2  viaCost=200.00
[12/08 13:40:44    319s] (I)       Layer3  viaCost=200.00
[12/08 13:40:44    319s] (I)       Layer4  viaCost=200.00
[12/08 13:40:44    319s] (I)       Layer5  viaCost=200.00
[12/08 13:40:44    319s] (I)       Layer6  viaCost=200.00
[12/08 13:40:44    319s] (I)       Layer7  viaCost=200.00
[12/08 13:40:44    319s] (I)       Layer8  viaCost=200.00
[12/08 13:40:44    319s] (I)       Layer9  viaCost=200.00
[12/08 13:40:44    319s] (I)       Layer10  viaCost=200.00
[12/08 13:40:44    319s] (I)       ---------------------Grid Graph Info--------------------
[12/08 13:40:44    319s] (I)       Routing area        : (0, 0) - (490000, 484120)
[12/08 13:40:44    319s] (I)       Core area           : (30000, 30020) - (460000, 454100)
[12/08 13:40:44    319s] (I)       Site width          :   400  (dbu)
[12/08 13:40:44    319s] (I)       Row height          :  3420  (dbu)
[12/08 13:40:44    319s] (I)       GCell width         : 27360  (dbu)
[12/08 13:40:44    319s] (I)       GCell height        : 27360  (dbu)
[12/08 13:40:44    319s] (I)       Grid                :    18    18    11
[12/08 13:40:44    319s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/08 13:40:44    319s] (I)       Vertical capacity   :     0 27360     0 27360     0 27360     0 27360     0 27360     0
[12/08 13:40:44    319s] (I)       Horizontal capacity :     0     0 27360     0 27360     0 27360     0 27360     0 27360
[12/08 13:40:44    319s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/08 13:40:44    319s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/08 13:40:44    319s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/08 13:40:44    319s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/08 13:40:44    319s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200   760
[12/08 13:40:44    319s] (I)       Num tracks per GCell: 114.00 68.40 72.00 68.40 72.00 68.40 72.00 68.40 72.00 27.36 28.80
[12/08 13:40:44    319s] (I)       Total num of tracks :     0  1225  1274  1225  1274  1225  1274  1225  1274   489   509
[12/08 13:40:44    319s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/08 13:40:44    319s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/08 13:40:44    319s] (I)       --------------------------------------------------------
[12/08 13:40:44    319s] 
[12/08 13:40:44    319s] [NR-eGR] ============ Routing rule table ============
[12/08 13:40:44    319s] [NR-eGR] Rule id: 0  Nets: 11876 
[12/08 13:40:44    319s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/08 13:40:45    319s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[12/08 13:40:45    319s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[12/08 13:40:45    319s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[12/08 13:40:45    319s] [NR-eGR] ========================================
[12/08 13:40:45    319s] [NR-eGR] 
[12/08 13:40:45    319s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/08 13:40:45    319s] (I)       blocked tracks on layer2 : = 1122 / 22050 (5.09%)
[12/08 13:40:45    319s] (I)       blocked tracks on layer3 : = 626 / 22932 (2.73%)
[12/08 13:40:45    319s] (I)       blocked tracks on layer4 : = 1122 / 22050 (5.09%)
[12/08 13:40:45    319s] (I)       blocked tracks on layer5 : = 626 / 22932 (2.73%)
[12/08 13:40:45    319s] (I)       blocked tracks on layer6 : = 1122 / 22050 (5.09%)
[12/08 13:40:45    319s] (I)       blocked tracks on layer7 : = 626 / 22932 (2.73%)
[12/08 13:40:45    319s] (I)       blocked tracks on layer8 : = 1122 / 22050 (5.09%)
[12/08 13:40:45    319s] (I)       blocked tracks on layer9 : = 1252 / 22932 (5.46%)
[12/08 13:40:45    319s] (I)       blocked tracks on layer10 : = 566 / 8802 (6.43%)
[12/08 13:40:45    319s] (I)       blocked tracks on layer11 : = 1584 / 9162 (17.29%)
[12/08 13:40:45    319s] (I)       After initializing earlyGlobalRoute syMemory usage = 1313.4 MB
[12/08 13:40:45    319s] (I)       Finished Loading and Dumping File ( CPU: 0.08 sec, Real: 0.16 sec, Curr Mem: 1313.37 MB )
[12/08 13:40:45    319s] (I)       ============= Initialization =============
[12/08 13:40:45    319s] (I)       numLocalWires=42330  numGlobalNetBranches=10688  numLocalNetBranches=10510
[12/08 13:40:45    319s] (I)       totalPins=42876  totalGlobalPin=14399 (33.58%)
[12/08 13:40:45    319s] (I)       Started Build MST ( Curr Mem: 1313.37 MB )
[12/08 13:40:45    319s] (I)       Generate topology with single threads
[12/08 13:40:45    319s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1313.37 MB )
[12/08 13:40:45    319s] (I)       total 2D Cap : 194015 = (98274 H, 95741 V)
[12/08 13:40:45    319s] (I)       ============  Phase 1a Route ============
[12/08 13:40:45    319s] (I)       Started Phase 1a ( Curr Mem: 1313.37 MB )
[12/08 13:40:45    319s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.37 MB )
[12/08 13:40:45    319s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1313.37 MB )
[12/08 13:40:45    319s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/08 13:40:45    319s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.37 MB )
[12/08 13:40:45    319s] (I)       Usage: 12497 = (6802 H, 5695 V) = (6.92% H, 5.95% V) = (9.305e+04um H, 7.791e+04um V)
[12/08 13:40:45    319s] (I)       
[12/08 13:40:45    319s] (I)       ============  Phase 1b Route ============
[12/08 13:40:45    319s] (I)       Usage: 12497 = (6802 H, 5695 V) = (6.92% H, 5.95% V) = (9.305e+04um H, 7.791e+04um V)
[12/08 13:40:45    319s] (I)       
[12/08 13:40:45    319s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/08 13:40:45    319s] 
[12/08 13:40:45    319s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/08 13:40:45    319s] Finished Early Global Route rough congestion estimation: mem = 1313.4M
[12/08 13:40:45    319s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.100, REAL:0.190, MEM:1313.4M
[12/08 13:40:45    319s] earlyGlobalRoute rough estimation gcell size 8 row height
[12/08 13:40:45    319s] OPERPROF: Starting CDPad at level 1, MEM:1313.4M
[12/08 13:40:45    319s] CDPadU 0.828 -> 0.828. R=0.706, N=11229, GS=13.680
[12/08 13:40:45    319s] OPERPROF: Finished CDPad at level 1, CPU:0.060, REAL:0.064, MEM:1313.4M
[12/08 13:40:45    319s] OPERPROF: Starting npMain at level 1, MEM:1313.4M
[12/08 13:40:45    319s] OPERPROF:   Starting npPlace at level 2, MEM:1313.4M
[12/08 13:40:45    319s] AB param 95.9% (10765/11229).
[12/08 13:40:45    319s] OPERPROF:   Finished npPlace at level 2, CPU:0.080, REAL:0.086, MEM:1311.4M
[12/08 13:40:45    319s] OPERPROF: Finished npMain at level 1, CPU:0.320, REAL:0.327, MEM:1311.4M
[12/08 13:40:45    319s] Global placement CDP is working on the full area.
[12/08 13:40:45    319s] OPERPROF: Starting npMain at level 1, MEM:1311.4M
[12/08 13:40:45    319s] OPERPROF:   Starting npPlace at level 2, MEM:1311.4M
[12/08 13:40:50    324s] OPERPROF:   Finished npPlace at level 2, CPU:4.880, REAL:4.883, MEM:1309.4M
[12/08 13:40:50    324s] OPERPROF: Finished npMain at level 1, CPU:5.050, REAL:5.045, MEM:1309.4M
[12/08 13:40:50    324s] Iteration  7: Total net bbox = 1.749e+05 (9.68e+04 7.81e+04)
[12/08 13:40:50    324s]               Est.  stn bbox = 2.320e+05 (1.32e+05 1.00e+05)
[12/08 13:40:50    324s]               cpu = 0:00:05.6 real = 0:00:06.0 mem = 1309.4M
[12/08 13:40:50    324s] Iteration  8: Total net bbox = 1.749e+05 (9.68e+04 7.81e+04)
[12/08 13:40:50    324s]               Est.  stn bbox = 2.320e+05 (1.32e+05 1.00e+05)
[12/08 13:40:50    324s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1309.4M
[12/08 13:40:50    324s] OPERPROF: Starting npMain at level 1, MEM:1309.4M
[12/08 13:40:50    324s] OPERPROF:   Starting npPlace at level 2, MEM:1309.4M
[12/08 13:40:57    331s] OPERPROF:   Finished npPlace at level 2, CPU:6.970, REAL:6.973, MEM:1305.4M
[12/08 13:40:57    331s] OPERPROF: Finished npMain at level 1, CPU:7.130, REAL:7.140, MEM:1305.4M
[12/08 13:40:57    331s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1305.4M
[12/08 13:40:57    331s] Starting Early Global Route rough congestion estimation: mem = 1305.4M
[12/08 13:40:57    331s] (I)       Started Loading and Dumping File ( Curr Mem: 1305.37 MB )
[12/08 13:40:57    331s] (I)       Reading DB...
[12/08 13:40:57    331s] (I)       Read data from FE... (mem=1305.4M)
[12/08 13:40:57    331s] (I)       Read nodes and places... (mem=1305.4M)
[12/08 13:40:57    331s] (I)       Done Read nodes and places (cpu=0.010s, mem=1305.4M)
[12/08 13:40:57    331s] (I)       Read nets... (mem=1305.4M)
[12/08 13:40:57    331s] (I)       Done Read nets (cpu=0.020s, mem=1305.4M)
[12/08 13:40:57    331s] (I)       Done Read data from FE (cpu=0.030s, mem=1305.4M)
[12/08 13:40:57    331s] (I)       before initializing RouteDB syMemory usage = 1305.4 MB
[12/08 13:40:57    331s] (I)       Print mode             : 2
[12/08 13:40:57    331s] (I)       Stop if highly congested: false
[12/08 13:40:57    331s] (I)       Honor MSV route constraint: false
[12/08 13:40:57    331s] (I)       Maximum routing layer  : 127
[12/08 13:40:57    331s] (I)       Minimum routing layer  : 2
[12/08 13:40:57    331s] (I)       Supply scale factor H  : 1.00
[12/08 13:40:57    331s] (I)       Supply scale factor V  : 1.00
[12/08 13:40:57    331s] (I)       Tracks used by clock wire: 0
[12/08 13:40:57    331s] (I)       Reverse direction      : 
[12/08 13:40:57    331s] (I)       Honor partition pin guides: true
[12/08 13:40:57    331s] (I)       Route selected nets only: false
[12/08 13:40:57    331s] (I)       Route secondary PG pins: false
[12/08 13:40:57    331s] (I)       Second PG max fanout   : 2147483647
[12/08 13:40:57    331s] (I)       Assign partition pins  : false
[12/08 13:40:57    331s] (I)       Support large GCell    : true
[12/08 13:40:57    331s] (I)       Number of rows per GCell: 4
[12/08 13:40:57    331s] (I)       Max num rows per GCell : 32
[12/08 13:40:57    331s] (I)       Apply function for special wires: true
[12/08 13:40:57    331s] (I)       Layer by layer blockage reading: true
[12/08 13:40:57    331s] (I)       Offset calculation fix : true
[12/08 13:40:57    331s] (I)       Route stripe layer range: 
[12/08 13:40:57    331s] (I)       Honor partition fences : 
[12/08 13:40:57    331s] (I)       Honor partition pin    : 
[12/08 13:40:57    331s] (I)       Honor partition fences with feedthrough: 
[12/08 13:40:57    331s] (I)       Counted 2660 PG shapes. We will not process PG shapes layer by layer.
[12/08 13:40:57    331s] (I)       build grid graph
[12/08 13:40:57    331s] (I)       build grid graph start
[12/08 13:40:57    331s] [NR-eGR] Track table information for default rule: 
[12/08 13:40:57    331s] [NR-eGR] Metal1 has no routable track
[12/08 13:40:57    331s] [NR-eGR] Metal2 has single uniform track structure
[12/08 13:40:57    331s] [NR-eGR] Metal3 has single uniform track structure
[12/08 13:40:57    331s] [NR-eGR] Metal4 has single uniform track structure
[12/08 13:40:57    331s] [NR-eGR] Metal5 has single uniform track structure
[12/08 13:40:57    331s] [NR-eGR] Metal6 has single uniform track structure
[12/08 13:40:57    331s] [NR-eGR] Metal7 has single uniform track structure
[12/08 13:40:57    331s] [NR-eGR] Metal8 has single uniform track structure
[12/08 13:40:57    331s] [NR-eGR] Metal9 has single uniform track structure
[12/08 13:40:57    331s] [NR-eGR] Metal10 has single uniform track structure
[12/08 13:40:57    331s] [NR-eGR] Metal11 has single uniform track structure
[12/08 13:40:57    331s] (I)       build grid graph end
[12/08 13:40:57    331s] (I)       ===========================================================================
[12/08 13:40:57    331s] (I)       == Report All Rule Vias ==
[12/08 13:40:57    331s] (I)       ===========================================================================
[12/08 13:40:57    331s] (I)        Via Rule : (Default)
[12/08 13:40:57    331s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:40:57    331s] (I)       ---------------------------------------------------------------------------
[12/08 13:40:57    331s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[12/08 13:40:57    331s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[12/08 13:40:57    331s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[12/08 13:40:57    331s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[12/08 13:40:57    331s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[12/08 13:40:57    331s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[12/08 13:40:57    331s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[12/08 13:40:57    331s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[12/08 13:40:57    331s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[12/08 13:40:57    331s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[12/08 13:40:57    331s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)       ===========================================================================
[12/08 13:40:57    331s] (I)        Via Rule : LEFSpecialRouteSpec
[12/08 13:40:57    331s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:40:57    331s] (I)       ---------------------------------------------------------------------------
[12/08 13:40:57    331s] (I)        1    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)        2    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)        3    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)        4    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)        5    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)        6    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)        7    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)        8    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)        9    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)       10    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)       ===========================================================================
[12/08 13:40:57    331s] (I)        Via Rule : VLMDefaultSetup
[12/08 13:40:57    331s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:40:57    331s] (I)       ---------------------------------------------------------------------------
[12/08 13:40:57    331s] (I)        1    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)        2    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)        3    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)        4    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)        5    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)        6    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)        7    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)        8    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)        9    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)       10    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:40:57    331s] (I)       ===========================================================================
[12/08 13:40:57    331s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1305.37 MB )
[12/08 13:40:57    331s] (I)       Num PG vias on layer 1 : 0
[12/08 13:40:57    331s] (I)       Num PG vias on layer 2 : 0
[12/08 13:40:57    331s] (I)       Num PG vias on layer 3 : 0
[12/08 13:40:57    331s] (I)       Num PG vias on layer 4 : 0
[12/08 13:40:57    331s] (I)       Num PG vias on layer 5 : 0
[12/08 13:40:57    331s] (I)       Num PG vias on layer 6 : 0
[12/08 13:40:57    331s] (I)       Num PG vias on layer 7 : 0
[12/08 13:40:57    331s] (I)       Num PG vias on layer 8 : 0
[12/08 13:40:57    331s] (I)       Num PG vias on layer 9 : 0
[12/08 13:40:57    331s] (I)       Num PG vias on layer 10 : 0
[12/08 13:40:57    331s] (I)       Num PG vias on layer 11 : 0
[12/08 13:40:57    331s] [NR-eGR] Read 4306 PG shapes
[12/08 13:40:57    331s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1305.37 MB )
[12/08 13:40:57    331s] [NR-eGR] #Routing Blockages  : 0
[12/08 13:40:57    331s] [NR-eGR] #Instance Blockages : 0
[12/08 13:40:57    331s] [NR-eGR] #PG Blockages       : 4306
[12/08 13:40:57    331s] [NR-eGR] #Bump Blockages     : 0
[12/08 13:40:57    331s] [NR-eGR] #Boundary Blockages : 0
[12/08 13:40:57    331s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/08 13:40:57    331s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/08 13:40:57    331s] (I)       readDataFromPlaceDB
[12/08 13:40:57    331s] (I)       Read net information..
[12/08 13:40:57    331s] [NR-eGR] Read numTotalNets=11988  numIgnoredNets=0
[12/08 13:40:57    331s] (I)       Read testcase time = 0.010 seconds
[12/08 13:40:57    331s] 
[12/08 13:40:57    331s] (I)       early_global_route_priority property id does not exist.
[12/08 13:40:57    331s] (I)       Start initializing grid graph
[12/08 13:40:57    331s] (I)       End initializing grid graph
[12/08 13:40:57    331s] (I)       Model blockages into capacity
[12/08 13:40:57    331s] (I)       Read Num Blocks=4306  Num Prerouted Wires=0  Num CS=0
[12/08 13:40:57    331s] (I)       Started Modeling ( Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Started Modeling Layer 1 ( Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Started Modeling Layer 2 ( Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Layer 1 (V) : #blockages 500 : #preroutes 0
[12/08 13:40:57    331s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Started Modeling Layer 3 ( Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Layer 2 (H) : #blockages 500 : #preroutes 0
[12/08 13:40:57    331s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Started Modeling Layer 4 ( Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Layer 3 (V) : #blockages 500 : #preroutes 0
[12/08 13:40:57    331s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Started Modeling Layer 5 ( Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Layer 4 (H) : #blockages 500 : #preroutes 0
[12/08 13:40:57    331s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Started Modeling Layer 6 ( Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Layer 5 (V) : #blockages 500 : #preroutes 0
[12/08 13:40:57    331s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Started Modeling Layer 7 ( Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Layer 6 (H) : #blockages 500 : #preroutes 0
[12/08 13:40:57    331s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Started Modeling Layer 8 ( Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Layer 7 (V) : #blockages 500 : #preroutes 0
[12/08 13:40:57    331s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Started Modeling Layer 9 ( Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Layer 8 (H) : #blockages 500 : #preroutes 0
[12/08 13:40:57    331s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Started Modeling Layer 10 ( Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Layer 9 (V) : #blockages 275 : #preroutes 0
[12/08 13:40:57    331s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Started Modeling Layer 11 ( Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Layer 10 (H) : #blockages 31 : #preroutes 0
[12/08 13:40:57    331s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       Number of ignored nets = 0
[12/08 13:40:57    331s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/08 13:40:57    331s] (I)       Number of clock nets = 1.  Ignored: No
[12/08 13:40:57    331s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/08 13:40:57    331s] (I)       Number of special nets = 0.  Ignored: Yes
[12/08 13:40:57    331s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/08 13:40:57    331s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/08 13:40:57    331s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/08 13:40:57    331s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/08 13:40:57    331s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/08 13:40:57    331s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/08 13:40:57    331s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1307.4 MB
[12/08 13:40:57    331s] (I)       Ndr track 0 does not exist
[12/08 13:40:57    331s] (I)       Layer1  viaCost=200.00
[12/08 13:40:57    331s] (I)       Layer2  viaCost=200.00
[12/08 13:40:57    331s] (I)       Layer3  viaCost=200.00
[12/08 13:40:57    331s] (I)       Layer4  viaCost=200.00
[12/08 13:40:57    331s] (I)       Layer5  viaCost=200.00
[12/08 13:40:57    331s] (I)       Layer6  viaCost=200.00
[12/08 13:40:57    331s] (I)       Layer7  viaCost=200.00
[12/08 13:40:57    331s] (I)       Layer8  viaCost=200.00
[12/08 13:40:57    331s] (I)       Layer9  viaCost=200.00
[12/08 13:40:57    331s] (I)       Layer10  viaCost=200.00
[12/08 13:40:57    331s] (I)       ---------------------Grid Graph Info--------------------
[12/08 13:40:57    331s] (I)       Routing area        : (0, 0) - (490000, 484120)
[12/08 13:40:57    331s] (I)       Core area           : (30000, 30020) - (460000, 454100)
[12/08 13:40:57    331s] (I)       Site width          :   400  (dbu)
[12/08 13:40:57    331s] (I)       Row height          :  3420  (dbu)
[12/08 13:40:57    331s] (I)       GCell width         : 13680  (dbu)
[12/08 13:40:57    331s] (I)       GCell height        : 13680  (dbu)
[12/08 13:40:57    331s] (I)       Grid                :    36    36    11
[12/08 13:40:57    331s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/08 13:40:57    331s] (I)       Vertical capacity   :     0 13680     0 13680     0 13680     0 13680     0 13680     0
[12/08 13:40:57    331s] (I)       Horizontal capacity :     0     0 13680     0 13680     0 13680     0 13680     0 13680
[12/08 13:40:57    331s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/08 13:40:57    331s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/08 13:40:57    331s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/08 13:40:57    331s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/08 13:40:57    331s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200   760
[12/08 13:40:57    331s] (I)       Num tracks per GCell: 57.00 34.20 36.00 34.20 36.00 34.20 36.00 34.20 36.00 13.68 14.40
[12/08 13:40:57    331s] (I)       Total num of tracks :     0  1225  1274  1225  1274  1225  1274  1225  1274   489   509
[12/08 13:40:57    331s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/08 13:40:57    331s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/08 13:40:57    331s] (I)       --------------------------------------------------------
[12/08 13:40:57    331s] 
[12/08 13:40:57    331s] [NR-eGR] ============ Routing rule table ============
[12/08 13:40:57    331s] [NR-eGR] Rule id: 0  Nets: 11988 
[12/08 13:40:57    331s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/08 13:40:57    331s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[12/08 13:40:57    331s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[12/08 13:40:57    331s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[12/08 13:40:57    331s] [NR-eGR] ========================================
[12/08 13:40:57    331s] [NR-eGR] 
[12/08 13:40:57    331s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/08 13:40:57    331s] (I)       blocked tracks on layer2 : = 2176 / 44100 (4.93%)
[12/08 13:40:57    331s] (I)       blocked tracks on layer3 : = 750 / 45864 (1.64%)
[12/08 13:40:57    331s] (I)       blocked tracks on layer4 : = 2176 / 44100 (4.93%)
[12/08 13:40:57    331s] (I)       blocked tracks on layer5 : = 750 / 45864 (1.64%)
[12/08 13:40:57    331s] (I)       blocked tracks on layer6 : = 2176 / 44100 (4.93%)
[12/08 13:40:57    331s] (I)       blocked tracks on layer7 : = 750 / 45864 (1.64%)
[12/08 13:40:57    331s] (I)       blocked tracks on layer8 : = 2176 / 44100 (4.93%)
[12/08 13:40:57    331s] (I)       blocked tracks on layer9 : = 1500 / 45864 (3.27%)
[12/08 13:40:57    331s] (I)       blocked tracks on layer10 : = 1094 / 17604 (6.21%)
[12/08 13:40:57    331s] (I)       blocked tracks on layer11 : = 3080 / 18324 (16.81%)
[12/08 13:40:57    331s] (I)       After initializing earlyGlobalRoute syMemory usage = 1307.4 MB
[12/08 13:40:57    331s] (I)       Finished Loading and Dumping File ( CPU: 0.07 sec, Real: 0.16 sec, Curr Mem: 1307.38 MB )
[12/08 13:40:57    331s] (I)       ============= Initialization =============
[12/08 13:40:57    332s] (I)       numLocalWires=28735  numGlobalNetBranches=8628  numLocalNetBranches=5786
[12/08 13:40:57    332s] (I)       totalPins=43290  totalGlobalPin=24337 (56.22%)
[12/08 13:40:57    332s] (I)       Started Build MST ( Curr Mem: 1307.38 MB )
[12/08 13:40:57    332s] (I)       Generate topology with single threads
[12/08 13:40:57    332s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1307.38 MB )
[12/08 13:40:57    332s] (I)       total 2D Cap : 388014 = (196550 H, 191464 V)
[12/08 13:40:57    332s] (I)       ============  Phase 1a Route ============
[12/08 13:40:57    332s] (I)       Started Phase 1a ( Curr Mem: 1307.38 MB )
[12/08 13:40:57    332s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1307.38 MB )
[12/08 13:40:57    332s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1307.38 MB )
[12/08 13:40:57    332s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/08 13:40:57    332s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1307.38 MB )
[12/08 13:40:57    332s] (I)       Usage: 30489 = (16641 H, 13848 V) = (8.47% H, 7.23% V) = (1.138e+05um H, 9.472e+04um V)
[12/08 13:40:57    332s] (I)       
[12/08 13:40:57    332s] (I)       ============  Phase 1b Route ============
[12/08 13:40:57    332s] (I)       Usage: 30489 = (16641 H, 13848 V) = (8.47% H, 7.23% V) = (1.138e+05um H, 9.472e+04um V)
[12/08 13:40:57    332s] (I)       
[12/08 13:40:57    332s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/08 13:40:57    332s] 
[12/08 13:40:57    332s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/08 13:40:57    332s] Finished Early Global Route rough congestion estimation: mem = 1307.4M
[12/08 13:40:57    332s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.090, REAL:0.191, MEM:1307.4M
[12/08 13:40:57    332s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/08 13:40:57    332s] OPERPROF: Starting CDPad at level 1, MEM:1307.4M
[12/08 13:40:57    332s] CDPadU 0.828 -> 0.829. R=0.706, N=11229, GS=6.840
[12/08 13:40:57    332s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.044, MEM:1307.4M
[12/08 13:40:57    332s] OPERPROF: Starting npMain at level 1, MEM:1307.4M
[12/08 13:40:58    332s] OPERPROF:   Starting npPlace at level 2, MEM:1307.4M
[12/08 13:40:58    332s] OPERPROF:   Finished npPlace at level 2, CPU:0.100, REAL:0.091, MEM:1307.4M
[12/08 13:40:58    332s] OPERPROF: Finished npMain at level 1, CPU:0.250, REAL:0.250, MEM:1307.4M
[12/08 13:40:58    332s] Global placement CDP skipped at cutLevel 9.
[12/08 13:40:58    332s] Iteration  9: Total net bbox = 1.715e+05 (9.45e+04 7.71e+04)
[12/08 13:40:58    332s]               Est.  stn bbox = 2.280e+05 (1.29e+05 9.95e+04)
[12/08 13:40:58    332s]               cpu = 0:00:07.6 real = 0:00:08.0 mem = 1307.4M
[12/08 13:40:58    332s] Iteration 10: Total net bbox = 1.715e+05 (9.45e+04 7.71e+04)
[12/08 13:40:58    332s]               Est.  stn bbox = 2.280e+05 (1.29e+05 9.95e+04)
[12/08 13:40:58    332s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1307.4M
[12/08 13:40:58    332s] OPERPROF: Starting npMain at level 1, MEM:1307.4M
[12/08 13:40:58    332s] OPERPROF:   Starting npPlace at level 2, MEM:1307.4M
[12/08 13:41:15    349s] OPERPROF:   Finished npPlace at level 2, CPU:17.270, REAL:17.246, MEM:1309.4M
[12/08 13:41:15    349s] OPERPROF: Finished npMain at level 1, CPU:17.440, REAL:17.412, MEM:1309.4M
[12/08 13:41:15    349s] Iteration 11: Total net bbox = 1.675e+05 (9.10e+04 7.65e+04)
[12/08 13:41:15    349s]               Est.  stn bbox = 2.199e+05 (1.22e+05 9.76e+04)
[12/08 13:41:15    349s]               cpu = 0:00:17.5 real = 0:00:17.0 mem = 1309.4M
[12/08 13:41:15    349s] [adp] clock
[12/08 13:41:15    349s] [adp] weight, nr nets, wire length
[12/08 13:41:15    349s] [adp]      0        1  451.367000
[12/08 13:41:15    349s] [adp] data
[12/08 13:41:15    349s] [adp] weight, nr nets, wire length
[12/08 13:41:15    349s] [adp]      0    11987  167415.306000
[12/08 13:41:15    349s] [adp] 0.000000|0.000000|0.000000
[12/08 13:41:15    349s] Iteration 12: Total net bbox = 1.675e+05 (9.10e+04 7.65e+04)
[12/08 13:41:15    349s]               Est.  stn bbox = 2.199e+05 (1.22e+05 9.76e+04)
[12/08 13:41:15    349s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1309.4M
[12/08 13:41:15    349s] Clear WL Bound Manager after Global Placement... 
[12/08 13:41:15    349s] Clear Wl Manager.
[12/08 13:41:15    349s] Finished Global Placement (cpu=0:00:51.1, real=0:00:52.0, mem=1309.4M)
[12/08 13:41:15    349s] 0 delay mode for cte disabled.
[12/08 13:41:15    349s] SKP cleared!
[12/08 13:41:15    349s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[12/08 13:41:15    349s] net ignore based on current view = 0
[12/08 13:41:15    349s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1309.4M
[12/08 13:41:15    349s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1308.8M
[12/08 13:41:15    349s] Solver runtime cpu: 0:00:44.3 real: 0:00:44.2
[12/08 13:41:15    349s] Core Placement runtime cpu: 0:00:50.7 real: 0:00:51.0
[12/08 13:41:15    349s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/08 13:41:15    349s] Type 'man IMPSP-9025' for more detail.
[12/08 13:41:15    349s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1308.8M
[12/08 13:41:15    349s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1308.8M
[12/08 13:41:15    349s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[12/08 13:41:15    349s] All LLGs are deleted
[12/08 13:41:15    349s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1308.8M
[12/08 13:41:15    349s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1308.8M
[12/08 13:41:15    349s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1308.8M
[12/08 13:41:15    349s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1308.8M
[12/08 13:41:15    349s] Core basic site is CoreSite
[12/08 13:41:15    349s] SiteArray: non-trimmed site array dimensions = 124 x 1075
[12/08 13:41:15    349s] SiteArray: use 634,880 bytes
[12/08 13:41:15    349s] SiteArray: current memory after site array memory allocation 1309.4M
[12/08 13:41:15    349s] SiteArray: FP blocked sites are writable
[12/08 13:41:15    349s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/08 13:41:15    349s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1309.4M
[12/08 13:41:15    349s] Process 381 wires and vias for routing blockage and capacity analysis
[12/08 13:41:15    349s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.001, MEM:1309.4M
[12/08 13:41:15    349s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.060, REAL:0.062, MEM:1309.4M
[12/08 13:41:15    349s] OPERPROF:       Starting CMU at level 4, MEM:1309.4M
[12/08 13:41:15    349s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1309.4M
[12/08 13:41:15    349s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.069, MEM:1309.4M
[12/08 13:41:15    349s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1309.4MB).
[12/08 13:41:15    349s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.090, REAL:0.087, MEM:1309.4M
[12/08 13:41:15    349s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.090, REAL:0.088, MEM:1309.4M
[12/08 13:41:15    349s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94791.1
[12/08 13:41:15    349s] OPERPROF: Starting RefinePlace at level 1, MEM:1309.4M
[12/08 13:41:15    349s] *** Starting refinePlace (0:05:50 mem=1309.4M) ***
[12/08 13:41:15    349s] Total net bbox length = 1.677e+05 (9.111e+04 7.660e+04) (ext = 1.278e+04)
[12/08 13:41:15    349s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 13:41:15    349s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1309.4M
[12/08 13:41:15    349s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1309.4M
[12/08 13:41:15    349s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1309.4M
[12/08 13:41:15    349s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1309.4M
[12/08 13:41:15    349s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1309.4M
[12/08 13:41:15    349s] Starting refinePlace ...
[12/08 13:41:15    349s] ** Cut row section cpu time 0:00:00.0.
[12/08 13:41:15    349s]    Spread Effort: high, standalone mode, useDDP on.
[12/08 13:41:15    350s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1309.4MB) @(0:05:50 - 0:05:50).
[12/08 13:41:15    350s] Move report: preRPlace moves 11229 insts, mean move: 0.59 um, max move: 3.15 um
[12/08 13:41:15    350s] 	Max move on inst (g163240): (106.75, 55.36) --> (106.00, 57.76)
[12/08 13:41:15    350s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: MX2X1
[12/08 13:41:15    350s] wireLenOptFixPriorityInst 0 inst fixed
[12/08 13:41:15    350s] Placement tweakage begins.
[12/08 13:41:15    350s] wire length = 2.155e+05
[12/08 13:41:17    351s] wire length = 2.144e+05
[12/08 13:41:17    351s] Placement tweakage ends.
[12/08 13:41:17    351s] Move report: tweak moves 2323 insts, mean move: 2.05 um, max move: 16.48 um
[12/08 13:41:17    351s] 	Max move on inst (g168302): (34.60, 126.16) --> (31.80, 139.84)
[12/08 13:41:17    351s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.2, real=0:00:02.0, mem=1309.4MB) @(0:05:50 - 0:05:51).
[12/08 13:41:17    351s] 
[12/08 13:41:17    351s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/08 13:41:17    351s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 13:41:17    351s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1309.4MB) @(0:05:51 - 0:05:52).
[12/08 13:41:17    351s] Move report: Detail placement moves 11229 insts, mean move: 0.92 um, max move: 16.71 um
[12/08 13:41:17    351s] 	Max move on inst (g164191): (31.73, 140.60) --> (34.00, 126.16)
[12/08 13:41:17    351s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1309.4MB
[12/08 13:41:17    351s] Statistics of distance of Instance movement in refine placement:
[12/08 13:41:17    351s]   maximum (X+Y) =        16.71 um
[12/08 13:41:17    351s]   inst (g164191) with max move: (31.7315, 140.597) -> (34, 126.16)
[12/08 13:41:17    351s]   mean    (X+Y) =         0.92 um
[12/08 13:41:17    351s] Summary Report:
[12/08 13:41:17    351s] Instances move: 11229 (out of 11229 movable)
[12/08 13:41:17    351s] Instances flipped: 0
[12/08 13:41:17    351s] Mean displacement: 0.92 um
[12/08 13:41:17    351s] Max displacement: 16.71 um (Instance: g164191) (31.7315, 140.597) -> (34, 126.16)
[12/08 13:41:17    351s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: OAI21X1
[12/08 13:41:17    351s] Total instances moved : 11229
[12/08 13:41:17    351s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.570, REAL:1.588, MEM:1309.4M
[12/08 13:41:17    351s] Total net bbox length = 1.685e+05 (9.102e+04 7.746e+04) (ext = 1.276e+04)
[12/08 13:41:17    351s] Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1309.4MB
[12/08 13:41:17    351s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:02.0, mem=1309.4MB) @(0:05:50 - 0:05:52).
[12/08 13:41:17    351s] *** Finished refinePlace (0:05:52 mem=1309.4M) ***
[12/08 13:41:17    351s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94791.1
[12/08 13:41:17    351s] OPERPROF: Finished RefinePlace at level 1, CPU:1.600, REAL:1.627, MEM:1309.4M
[12/08 13:41:17    351s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1309.4M
[12/08 13:41:17    351s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.005, MEM:1308.8M
[12/08 13:41:17    351s] All LLGs are deleted
[12/08 13:41:17    351s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1308.8M
[12/08 13:41:17    351s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1308.8M
[12/08 13:41:17    351s] *** Finished Initial Placement (cpu=0:00:54.1, real=0:00:55.0, mem=1308.8M) ***
[12/08 13:41:17    351s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[12/08 13:41:17    351s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1308.8M
[12/08 13:41:17    351s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1308.8M
[12/08 13:41:17    351s] Core basic site is CoreSite
[12/08 13:41:17    351s] SiteArray: non-trimmed site array dimensions = 124 x 1075
[12/08 13:41:17    351s] SiteArray: use 634,880 bytes
[12/08 13:41:17    351s] SiteArray: current memory after site array memory allocation 1309.4M
[12/08 13:41:17    351s] SiteArray: FP blocked sites are writable
[12/08 13:41:17    351s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/08 13:41:17    351s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1309.4M
[12/08 13:41:17    351s] Process 381 wires and vias for routing blockage and capacity analysis
[12/08 13:41:17    351s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1309.4M
[12/08 13:41:17    351s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.106, MEM:1309.4M
[12/08 13:41:17    351s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.113, MEM:1309.4M
[12/08 13:41:17    351s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1309.4M
[12/08 13:41:17    351s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.020, REAL:0.012, MEM:1309.4M
[12/08 13:41:17    351s] default core: bins with density > 0.750 = 51.48 % ( 87 / 169 )
[12/08 13:41:17    351s] Density distribution unevenness ratio = 8.880%
[12/08 13:41:17    351s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1309.4M
[12/08 13:41:17    351s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1308.8M
[12/08 13:41:17    351s] All LLGs are deleted
[12/08 13:41:17    351s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1308.8M
[12/08 13:41:17    351s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1308.8M
[12/08 13:41:17    351s] Starting IO pin assignment...
[12/08 13:41:17    351s] The design is not routed. Using placement based method for pin assignment.
[12/08 13:41:17    351s] Completed IO pin assignment.
[12/08 13:41:17    351s] Effort level <high> specified for tdgp_reg2reg_default path_group
[12/08 13:41:17    351s] 
[12/08 13:41:17    351s] *** Start incrementalPlace ***
[12/08 13:41:17    351s] User Input Parameters:
[12/08 13:41:17    351s] - Congestion Driven    : On
[12/08 13:41:17    351s] - Timing Driven        : On
[12/08 13:41:17    351s] - Area-Violation Based : On
[12/08 13:41:17    351s] - Start Rollback Level : -5
[12/08 13:41:17    351s] - Legalized            : On
[12/08 13:41:17    351s] - Window Based         : Off
[12/08 13:41:17    351s] - eDen incr mode       : Off
[12/08 13:41:17    351s] 
[12/08 13:41:17    351s] Init WL Bound for IncrIp in placeDesign ... 
[12/08 13:41:17    351s] No Views given, use default active views for adaptive view pruning
[12/08 13:41:17    351s] SKP will enable view:
[12/08 13:41:17    351s]   default_emulate_view
[12/08 13:41:17    351s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1283.8M
[12/08 13:41:17    351s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.008, MEM:1283.8M
[12/08 13:41:17    351s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1283.8M
[12/08 13:41:17    351s] Starting Early Global Route congestion estimation: mem = 1283.8M
[12/08 13:41:17    351s] (I)       Started Loading and Dumping File ( Curr Mem: 1283.78 MB )
[12/08 13:41:17    351s] (I)       Reading DB...
[12/08 13:41:17    351s] (I)       Read data from FE... (mem=1283.8M)
[12/08 13:41:17    351s] (I)       Read nodes and places... (mem=1283.8M)
[12/08 13:41:17    351s] (I)       Done Read nodes and places (cpu=0.010s, mem=1285.9M)
[12/08 13:41:17    351s] (I)       Read nets... (mem=1285.9M)
[12/08 13:41:17    351s] (I)       Done Read nets (cpu=0.040s, mem=1287.9M)
[12/08 13:41:17    351s] (I)       Done Read data from FE (cpu=0.050s, mem=1287.9M)
[12/08 13:41:17    351s] (I)       before initializing RouteDB syMemory usage = 1287.9 MB
[12/08 13:41:17    351s] (I)       Honor MSV route constraint: false
[12/08 13:41:17    351s] (I)       Maximum routing layer  : 127
[12/08 13:41:17    351s] (I)       Minimum routing layer  : 2
[12/08 13:41:17    351s] (I)       Supply scale factor H  : 1.00
[12/08 13:41:17    351s] (I)       Supply scale factor V  : 1.00
[12/08 13:41:17    351s] (I)       Tracks used by clock wire: 0
[12/08 13:41:17    351s] (I)       Reverse direction      : 
[12/08 13:41:17    351s] (I)       Honor partition pin guides: true
[12/08 13:41:17    351s] (I)       Route selected nets only: false
[12/08 13:41:17    351s] (I)       Route secondary PG pins: false
[12/08 13:41:17    351s] (I)       Second PG max fanout   : 2147483647
[12/08 13:41:17    351s] (I)       Apply function for special wires: true
[12/08 13:41:17    351s] (I)       Layer by layer blockage reading: true
[12/08 13:41:17    351s] (I)       Offset calculation fix : true
[12/08 13:41:17    351s] (I)       Route stripe layer range: 
[12/08 13:41:17    351s] (I)       Honor partition fences : 
[12/08 13:41:17    351s] (I)       Honor partition pin    : 
[12/08 13:41:17    351s] (I)       Honor partition fences with feedthrough: 
[12/08 13:41:17    351s] (I)       Counted 2660 PG shapes. We will not process PG shapes layer by layer.
[12/08 13:41:17    351s] (I)       build grid graph
[12/08 13:41:17    351s] (I)       build grid graph start
[12/08 13:41:17    351s] [NR-eGR] Track table information for default rule: 
[12/08 13:41:17    351s] [NR-eGR] Metal1 has no routable track
[12/08 13:41:17    351s] [NR-eGR] Metal2 has single uniform track structure
[12/08 13:41:17    351s] [NR-eGR] Metal3 has single uniform track structure
[12/08 13:41:17    351s] [NR-eGR] Metal4 has single uniform track structure
[12/08 13:41:17    351s] [NR-eGR] Metal5 has single uniform track structure
[12/08 13:41:17    351s] [NR-eGR] Metal6 has single uniform track structure
[12/08 13:41:17    351s] [NR-eGR] Metal7 has single uniform track structure
[12/08 13:41:17    351s] [NR-eGR] Metal8 has single uniform track structure
[12/08 13:41:17    351s] [NR-eGR] Metal9 has single uniform track structure
[12/08 13:41:17    351s] [NR-eGR] Metal10 has single uniform track structure
[12/08 13:41:17    351s] [NR-eGR] Metal11 has single uniform track structure
[12/08 13:41:17    351s] (I)       build grid graph end
[12/08 13:41:17    351s] (I)       ===========================================================================
[12/08 13:41:17    351s] (I)       == Report All Rule Vias ==
[12/08 13:41:17    351s] (I)       ===========================================================================
[12/08 13:41:17    351s] (I)        Via Rule : (Default)
[12/08 13:41:17    351s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:41:17    351s] (I)       ---------------------------------------------------------------------------
[12/08 13:41:17    351s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[12/08 13:41:17    351s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[12/08 13:41:17    351s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[12/08 13:41:17    351s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[12/08 13:41:17    351s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[12/08 13:41:17    351s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[12/08 13:41:17    351s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[12/08 13:41:17    351s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[12/08 13:41:17    351s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[12/08 13:41:17    351s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[12/08 13:41:17    351s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)       ===========================================================================
[12/08 13:41:17    351s] (I)        Via Rule : LEFSpecialRouteSpec
[12/08 13:41:17    351s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:41:17    351s] (I)       ---------------------------------------------------------------------------
[12/08 13:41:17    351s] (I)        1    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)        2    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)        3    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)        4    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)        5    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)        6    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)        7    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)        8    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)        9    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)       10    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)       ===========================================================================
[12/08 13:41:17    351s] (I)        Via Rule : VLMDefaultSetup
[12/08 13:41:17    351s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:41:17    351s] (I)       ---------------------------------------------------------------------------
[12/08 13:41:17    351s] (I)        1    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)        2    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)        3    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)        4    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)        5    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)        6    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)        7    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)        8    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)        9    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)       10    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:41:17    351s] (I)       ===========================================================================
[12/08 13:41:17    351s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1287.90 MB )
[12/08 13:41:17    351s] (I)       Num PG vias on layer 1 : 0
[12/08 13:41:17    351s] (I)       Num PG vias on layer 2 : 0
[12/08 13:41:17    351s] (I)       Num PG vias on layer 3 : 0
[12/08 13:41:17    351s] (I)       Num PG vias on layer 4 : 0
[12/08 13:41:17    351s] (I)       Num PG vias on layer 5 : 0
[12/08 13:41:17    351s] (I)       Num PG vias on layer 6 : 0
[12/08 13:41:17    351s] (I)       Num PG vias on layer 7 : 0
[12/08 13:41:17    351s] (I)       Num PG vias on layer 8 : 0
[12/08 13:41:17    351s] (I)       Num PG vias on layer 9 : 0
[12/08 13:41:17    351s] (I)       Num PG vias on layer 10 : 0
[12/08 13:41:17    351s] (I)       Num PG vias on layer 11 : 0
[12/08 13:41:17    351s] [NR-eGR] Read 4306 PG shapes
[12/08 13:41:17    351s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1287.90 MB )
[12/08 13:41:17    351s] [NR-eGR] #Routing Blockages  : 0
[12/08 13:41:17    351s] [NR-eGR] #Instance Blockages : 0
[12/08 13:41:17    351s] [NR-eGR] #PG Blockages       : 4306
[12/08 13:41:17    351s] [NR-eGR] #Bump Blockages     : 0
[12/08 13:41:17    351s] [NR-eGR] #Boundary Blockages : 0
[12/08 13:41:17    351s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/08 13:41:17    351s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/08 13:41:17    351s] (I)       readDataFromPlaceDB
[12/08 13:41:17    351s] (I)       Read net information..
[12/08 13:41:17    351s] [NR-eGR] Read numTotalNets=11988  numIgnoredNets=0
[12/08 13:41:17    351s] (I)       Read testcase time = 0.010 seconds
[12/08 13:41:17    351s] 
[12/08 13:41:17    351s] (I)       early_global_route_priority property id does not exist.
[12/08 13:41:17    351s] (I)       Start initializing grid graph
[12/08 13:41:17    351s] (I)       End initializing grid graph
[12/08 13:41:17    351s] (I)       Model blockages into capacity
[12/08 13:41:17    351s] (I)       Read Num Blocks=4306  Num Prerouted Wires=0  Num CS=0
[12/08 13:41:17    351s] (I)       Started Modeling ( Curr Mem: 1289.92 MB )
[12/08 13:41:17    351s] (I)       Started Modeling Layer 1 ( Curr Mem: 1289.92 MB )
[12/08 13:41:17    351s] (I)       Started Modeling Layer 2 ( Curr Mem: 1289.92 MB )
[12/08 13:41:17    351s] (I)       Layer 1 (V) : #blockages 500 : #preroutes 0
[12/08 13:41:17    351s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1289.92 MB )
[12/08 13:41:17    351s] (I)       Started Modeling Layer 3 ( Curr Mem: 1289.92 MB )
[12/08 13:41:17    351s] (I)       Layer 2 (H) : #blockages 500 : #preroutes 0
[12/08 13:41:17    351s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1289.92 MB )
[12/08 13:41:17    351s] (I)       Started Modeling Layer 4 ( Curr Mem: 1289.92 MB )
[12/08 13:41:17    352s] (I)       Layer 3 (V) : #blockages 500 : #preroutes 0
[12/08 13:41:17    352s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1289.92 MB )
[12/08 13:41:17    352s] (I)       Started Modeling Layer 5 ( Curr Mem: 1289.92 MB )
[12/08 13:41:17    352s] (I)       Layer 4 (H) : #blockages 500 : #preroutes 0
[12/08 13:41:17    352s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1289.92 MB )
[12/08 13:41:17    352s] (I)       Started Modeling Layer 6 ( Curr Mem: 1289.92 MB )
[12/08 13:41:17    352s] (I)       Layer 5 (V) : #blockages 500 : #preroutes 0
[12/08 13:41:17    352s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1289.92 MB )
[12/08 13:41:17    352s] (I)       Started Modeling Layer 7 ( Curr Mem: 1289.92 MB )
[12/08 13:41:17    352s] (I)       Layer 6 (H) : #blockages 500 : #preroutes 0
[12/08 13:41:17    352s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1289.92 MB )
[12/08 13:41:17    352s] (I)       Started Modeling Layer 8 ( Curr Mem: 1289.92 MB )
[12/08 13:41:17    352s] (I)       Layer 7 (V) : #blockages 500 : #preroutes 0
[12/08 13:41:17    352s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1289.92 MB )
[12/08 13:41:17    352s] (I)       Started Modeling Layer 9 ( Curr Mem: 1289.92 MB )
[12/08 13:41:17    352s] (I)       Layer 8 (H) : #blockages 500 : #preroutes 0
[12/08 13:41:17    352s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1289.92 MB )
[12/08 13:41:17    352s] (I)       Started Modeling Layer 10 ( Curr Mem: 1289.92 MB )
[12/08 13:41:17    352s] (I)       Layer 9 (V) : #blockages 275 : #preroutes 0
[12/08 13:41:17    352s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1289.92 MB )
[12/08 13:41:17    352s] (I)       Started Modeling Layer 11 ( Curr Mem: 1289.92 MB )
[12/08 13:41:17    352s] (I)       Layer 10 (H) : #blockages 31 : #preroutes 0
[12/08 13:41:17    352s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1289.92 MB )
[12/08 13:41:17    352s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1289.92 MB )
[12/08 13:41:17    352s] (I)       Number of ignored nets = 0
[12/08 13:41:17    352s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/08 13:41:17    352s] (I)       Number of clock nets = 1.  Ignored: No
[12/08 13:41:17    352s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/08 13:41:17    352s] (I)       Number of special nets = 0.  Ignored: Yes
[12/08 13:41:17    352s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/08 13:41:17    352s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/08 13:41:17    352s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/08 13:41:17    352s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/08 13:41:17    352s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/08 13:41:17    352s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/08 13:41:17    352s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1289.9 MB
[12/08 13:41:17    352s] (I)       Ndr track 0 does not exist
[12/08 13:41:17    352s] (I)       Layer1  viaCost=200.00
[12/08 13:41:17    352s] (I)       Layer2  viaCost=200.00
[12/08 13:41:17    352s] (I)       Layer3  viaCost=200.00
[12/08 13:41:17    352s] (I)       Layer4  viaCost=200.00
[12/08 13:41:17    352s] (I)       Layer5  viaCost=200.00
[12/08 13:41:17    352s] (I)       Layer6  viaCost=200.00
[12/08 13:41:17    352s] (I)       Layer7  viaCost=200.00
[12/08 13:41:17    352s] (I)       Layer8  viaCost=200.00
[12/08 13:41:17    352s] (I)       Layer9  viaCost=200.00
[12/08 13:41:17    352s] (I)       Layer10  viaCost=200.00
[12/08 13:41:17    352s] (I)       ---------------------Grid Graph Info--------------------
[12/08 13:41:17    352s] (I)       Routing area        : (0, 0) - (490000, 484120)
[12/08 13:41:17    352s] (I)       Core area           : (30000, 30020) - (460000, 454100)
[12/08 13:41:17    352s] (I)       Site width          :   400  (dbu)
[12/08 13:41:17    352s] (I)       Row height          :  3420  (dbu)
[12/08 13:41:17    352s] (I)       GCell width         :  3420  (dbu)
[12/08 13:41:17    352s] (I)       GCell height        :  3420  (dbu)
[12/08 13:41:17    352s] (I)       Grid                :   143   141    11
[12/08 13:41:17    352s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/08 13:41:17    352s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[12/08 13:41:17    352s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[12/08 13:41:17    352s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/08 13:41:17    352s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/08 13:41:17    352s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/08 13:41:17    352s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/08 13:41:17    352s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200   760
[12/08 13:41:17    352s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[12/08 13:41:17    352s] (I)       Total num of tracks :     0  1225  1274  1225  1274  1225  1274  1225  1274   489   509
[12/08 13:41:17    352s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/08 13:41:17    352s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/08 13:41:17    352s] (I)       --------------------------------------------------------
[12/08 13:41:17    352s] 
[12/08 13:41:17    352s] [NR-eGR] ============ Routing rule table ============
[12/08 13:41:17    352s] [NR-eGR] Rule id: 0  Nets: 11988 
[12/08 13:41:17    352s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/08 13:41:17    352s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[12/08 13:41:17    352s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[12/08 13:41:17    352s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[12/08 13:41:18    352s] [NR-eGR] ========================================
[12/08 13:41:18    352s] [NR-eGR] 
[12/08 13:41:18    352s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/08 13:41:18    352s] (I)       blocked tracks on layer2 : = 8500 / 172725 (4.92%)
[12/08 13:41:18    352s] (I)       blocked tracks on layer3 : = 1500 / 182182 (0.82%)
[12/08 13:41:18    352s] (I)       blocked tracks on layer4 : = 8500 / 172725 (4.92%)
[12/08 13:41:18    352s] (I)       blocked tracks on layer5 : = 1500 / 182182 (0.82%)
[12/08 13:41:18    352s] (I)       blocked tracks on layer6 : = 8500 / 172725 (4.92%)
[12/08 13:41:18    352s] (I)       blocked tracks on layer7 : = 1500 / 182182 (0.82%)
[12/08 13:41:18    352s] (I)       blocked tracks on layer8 : = 8500 / 172725 (4.92%)
[12/08 13:41:18    352s] (I)       blocked tracks on layer9 : = 3000 / 182182 (1.65%)
[12/08 13:41:18    352s] (I)       blocked tracks on layer10 : = 4370 / 68949 (6.34%)
[12/08 13:41:18    352s] (I)       blocked tracks on layer11 : = 12100 / 72787 (16.62%)
[12/08 13:41:18    352s] (I)       After initializing earlyGlobalRoute syMemory usage = 1289.9 MB
[12/08 13:41:18    352s] (I)       Finished Loading and Dumping File ( CPU: 0.14 sec, Real: 0.25 sec, Curr Mem: 1289.92 MB )
[12/08 13:41:18    352s] (I)       Started Global Routing ( Curr Mem: 1289.92 MB )
[12/08 13:41:18    352s] (I)       ============= Initialization =============
[12/08 13:41:18    352s] (I)       totalPins=43292  totalGlobalPin=42004 (97.02%)
[12/08 13:41:18    352s] (I)       Started Build MST ( Curr Mem: 1289.92 MB )
[12/08 13:41:18    352s] (I)       Generate topology with single threads
[12/08 13:41:18    352s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1289.92 MB )
[12/08 13:41:18    352s] (I)       total 2D Cap : 1528696 = (783198 H, 745498 V)
[12/08 13:41:18    352s] [NR-eGR] Layer group 1: route 11988 net(s) in layer range [2, 11]
[12/08 13:41:18    352s] (I)       ============  Phase 1a Route ============
[12/08 13:41:18    352s] (I)       Started Phase 1a ( Curr Mem: 1289.92 MB )
[12/08 13:41:18    352s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1289.92 MB )
[12/08 13:41:18    352s] (I)       Usage: 120662 = (64770 H, 55892 V) = (8.27% H, 7.50% V) = (1.108e+05um H, 9.558e+04um V)
[12/08 13:41:18    352s] (I)       
[12/08 13:41:18    352s] (I)       ============  Phase 1b Route ============
[12/08 13:41:18    352s] (I)       Usage: 120662 = (64770 H, 55892 V) = (8.27% H, 7.50% V) = (1.108e+05um H, 9.558e+04um V)
[12/08 13:41:18    352s] (I)       
[12/08 13:41:18    352s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.063320e+05um
[12/08 13:41:18    352s] (I)       ============  Phase 1c Route ============
[12/08 13:41:18    352s] (I)       Usage: 120662 = (64770 H, 55892 V) = (8.27% H, 7.50% V) = (1.108e+05um H, 9.558e+04um V)
[12/08 13:41:18    352s] (I)       
[12/08 13:41:18    352s] (I)       ============  Phase 1d Route ============
[12/08 13:41:18    352s] (I)       Usage: 120662 = (64770 H, 55892 V) = (8.27% H, 7.50% V) = (1.108e+05um H, 9.558e+04um V)
[12/08 13:41:18    352s] (I)       
[12/08 13:41:18    352s] (I)       ============  Phase 1e Route ============
[12/08 13:41:18    352s] (I)       Started Phase 1e ( Curr Mem: 1289.92 MB )
[12/08 13:41:18    352s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1289.92 MB )
[12/08 13:41:18    352s] (I)       Usage: 120662 = (64770 H, 55892 V) = (8.27% H, 7.50% V) = (1.108e+05um H, 9.558e+04um V)
[12/08 13:41:18    352s] (I)       
[12/08 13:41:18    352s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.063320e+05um
[12/08 13:41:18    352s] [NR-eGR] 
[12/08 13:41:18    352s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1289.92 MB )
[12/08 13:41:18    352s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 13:41:18    352s] (I)       Finished Phase 1l ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1289.92 MB )
[12/08 13:41:18    352s] (I)       ============  Phase 1l Route ============
[12/08 13:41:18    352s] (I)       
[12/08 13:41:18    352s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/08 13:41:18    352s] [NR-eGR]                        OverCon            
[12/08 13:41:18    352s] [NR-eGR]                         #Gcell     %Gcell
[12/08 13:41:18    352s] [NR-eGR]       Layer                (1)    OverCon 
[12/08 13:41:18    352s] [NR-eGR] ----------------------------------------------
[12/08 13:41:18    352s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:18    352s] [NR-eGR]  Metal2  (2)         3( 0.01%)   ( 0.01%) 
[12/08 13:41:18    352s] [NR-eGR]  Metal3  (3)         2( 0.01%)   ( 0.01%) 
[12/08 13:41:18    352s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:18    352s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:18    352s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:18    352s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:18    352s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:18    352s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:18    352s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:18    352s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:18    352s] [NR-eGR] ----------------------------------------------
[12/08 13:41:18    352s] [NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[12/08 13:41:18    352s] [NR-eGR] 
[12/08 13:41:18    352s] (I)       Finished Global Routing ( CPU: 0.18 sec, Real: 0.22 sec, Curr Mem: 1289.92 MB )
[12/08 13:41:18    352s] (I)       total 2D Cap : 1529722 = (783461 H, 746261 V)
[12/08 13:41:18    352s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/08 13:41:18    352s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/08 13:41:18    352s] Early Global Route congestion estimation runtime: 0.33 seconds, mem = 1289.9M
[12/08 13:41:18    352s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.330, REAL:0.488, MEM:1289.9M
[12/08 13:41:18    352s] OPERPROF: Starting HotSpotCal at level 1, MEM:1289.9M
[12/08 13:41:18    352s] [hotspot] +------------+---------------+---------------+
[12/08 13:41:18    352s] [hotspot] |            |   max hotspot | total hotspot |
[12/08 13:41:18    352s] [hotspot] +------------+---------------+---------------+
[12/08 13:41:18    352s] [hotspot] | normalized |          0.00 |          0.00 |
[12/08 13:41:18    352s] [hotspot] +------------+---------------+---------------+
[12/08 13:41:18    352s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/08 13:41:18    352s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/08 13:41:18    352s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:1289.9M
[12/08 13:41:18    352s] Skipped repairing congestion.
[12/08 13:41:18    352s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1289.9M
[12/08 13:41:18    352s] Starting Early Global Route wiring: mem = 1289.9M
[12/08 13:41:18    352s] (I)       ============= track Assignment ============
[12/08 13:41:18    352s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1289.92 MB )
[12/08 13:41:18    352s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1289.92 MB )
[12/08 13:41:18    352s] (I)       Started Greedy Track Assignment ( Curr Mem: 1289.92 MB )
[12/08 13:41:18    352s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[12/08 13:41:18    352s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1289.92 MB )
[12/08 13:41:18    352s] (I)       Run Multi-thread track assignment
[12/08 13:41:18    352s] (I)       Finished Greedy Track Assignment ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1289.92 MB )
[12/08 13:41:18    352s] [NR-eGR] --------------------------------------------------------------------------
[12/08 13:41:18    352s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 42988
[12/08 13:41:18    352s] [NR-eGR] Metal2  (2V) length: 6.728747e+04um, number of vias: 61989
[12/08 13:41:18    352s] [NR-eGR] Metal3  (3H) length: 8.768458e+04um, number of vias: 6055
[12/08 13:41:18    352s] [NR-eGR] Metal4  (4V) length: 3.293787e+04um, number of vias: 2683
[12/08 13:41:18    352s] [NR-eGR] Metal5  (5H) length: 2.409931e+04um, number of vias: 300
[12/08 13:41:18    352s] [NR-eGR] Metal6  (6V) length: 3.241520e+03um, number of vias: 78
[12/08 13:41:18    352s] [NR-eGR] Metal7  (7H) length: 1.595580e+03um, number of vias: 22
[12/08 13:41:18    352s] [NR-eGR] Metal8  (8V) length: 1.067350e+02um, number of vias: 13
[12/08 13:41:18    352s] [NR-eGR] Metal9  (9H) length: 1.091000e+02um, number of vias: 5
[12/08 13:41:18    352s] [NR-eGR] Metal10 (10V) length: 4.750000e-01um, number of vias: 3
[12/08 13:41:18    352s] [NR-eGR] Metal11 (11H) length: 2.300000e+00um, number of vias: 0
[12/08 13:41:18    352s] [NR-eGR] Total length: 2.170649e+05um, number of vias: 114136
[12/08 13:41:18    352s] [NR-eGR] --------------------------------------------------------------------------
[12/08 13:41:18    352s] [NR-eGR] Total eGR-routed clock nets wire length: 6.691915e+03um 
[12/08 13:41:18    352s] [NR-eGR] --------------------------------------------------------------------------
[12/08 13:41:18    352s] Early Global Route wiring runtime: 0.41 seconds, mem = 1284.9M
[12/08 13:41:18    352s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.410, REAL:0.424, MEM:1284.9M
[12/08 13:41:18    352s] Tdgp not successfully inited but do clear!
[12/08 13:41:18    352s] 0 delay mode for cte disabled.
[12/08 13:41:18    352s] SKP cleared!
[12/08 13:41:18    352s] Clear WL bound data that no need be kept to net call of ip
[12/08 13:41:18    352s] Clear Wl Manager.
[12/08 13:41:18    352s] 
[12/08 13:41:18    352s] *** Finished incrementalPlace (cpu=0:00:00.8, real=0:00:01.0)***
[12/08 13:41:19    352s] **placeDesign ... cpu = 0: 0:59, real = 0: 1: 1, mem = 1282.9M **
[12/08 13:41:19    352s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/08 13:41:19    352s] VSMManager cleared!
[12/08 13:41:19    353s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 980.6M, totSessionCpu=0:05:53 **
[12/08 13:41:19    353s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/08 13:41:19    353s] GigaOpt running with 1 threads.
[12/08 13:41:19    353s] Info: 1 threads available for lower-level modules during optimization.
[12/08 13:41:19    353s] OPERPROF: Starting DPlace-Init at level 1, MEM:1282.9M
[12/08 13:41:19    353s] #spOpts: N=45 minPadR=1.1 
[12/08 13:41:19    353s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1282.9M
[12/08 13:41:19    353s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1282.9M
[12/08 13:41:19    353s] Core basic site is CoreSite
[12/08 13:41:19    353s] SiteArray: non-trimmed site array dimensions = 124 x 1075
[12/08 13:41:19    353s] SiteArray: use 634,880 bytes
[12/08 13:41:19    353s] SiteArray: current memory after site array memory allocation 1283.5M
[12/08 13:41:19    353s] SiteArray: FP blocked sites are writable
[12/08 13:41:19    353s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/08 13:41:19    353s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1283.5M
[12/08 13:41:19    353s] Process 381 wires and vias for routing blockage and capacity analysis
[12/08 13:41:19    353s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1283.5M
[12/08 13:41:19    353s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.107, MEM:1283.5M
[12/08 13:41:19    353s] OPERPROF:     Starting CMU at level 3, MEM:1283.5M
[12/08 13:41:19    353s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1283.5M
[12/08 13:41:19    353s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.116, MEM:1283.5M
[12/08 13:41:19    353s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1283.5MB).
[12/08 13:41:19    353s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.140, MEM:1283.5M
[12/08 13:41:19    353s] LayerId::1 widthSet size::1
[12/08 13:41:19    353s] LayerId::2 widthSet size::1
[12/08 13:41:19    353s] LayerId::3 widthSet size::1
[12/08 13:41:19    353s] LayerId::4 widthSet size::1
[12/08 13:41:19    353s] LayerId::5 widthSet size::1
[12/08 13:41:19    353s] LayerId::6 widthSet size::1
[12/08 13:41:19    353s] LayerId::7 widthSet size::1
[12/08 13:41:19    353s] LayerId::8 widthSet size::1
[12/08 13:41:19    353s] LayerId::9 widthSet size::1
[12/08 13:41:19    353s] LayerId::10 widthSet size::1
[12/08 13:41:19    353s] LayerId::11 widthSet size::1
[12/08 13:41:19    353s] Updating RC grid for preRoute extraction ...
[12/08 13:41:19    353s] Initializing multi-corner resistance tables ...
[12/08 13:41:19    353s] 
[12/08 13:41:19    353s] Creating Lib Analyzer ...
[12/08 13:41:19    353s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[12/08 13:41:19    353s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[12/08 13:41:19    353s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/08 13:41:19    353s] 
[12/08 13:41:20    354s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:54 mem=1307.6M
[12/08 13:41:20    354s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:54 mem=1307.6M
[12/08 13:41:20    354s] Creating Lib Analyzer, finished. 
[12/08 13:41:20    354s] #optDebug: fT-S <1 2 3 1 0>
[12/08 13:41:20    354s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/08 13:41:20    354s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/08 13:41:20    354s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 990.2M, totSessionCpu=0:05:54 **
[12/08 13:41:20    354s] *** optDesign -preCTS ***
[12/08 13:41:20    354s] DRC Margin: user margin 0.0; extra margin 0.2
[12/08 13:41:20    354s] Setup Target Slack: user slack 0; extra slack 0.0
[12/08 13:41:20    354s] Hold Target Slack: user slack 0
[12/08 13:41:20    354s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/08 13:41:20    354s] Type 'man IMPOPT-3195' for more detail.
[12/08 13:41:20    354s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1307.6M
[12/08 13:41:20    354s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.089, MEM:1307.6M
[12/08 13:41:20    354s] Multi-VT timing optimization disabled based on library information.
[12/08 13:41:20    354s] Deleting Cell Server ...
[12/08 13:41:20    354s] Deleting Lib Analyzer.
[12/08 13:41:20    354s] Creating Cell Server ...(0, 0, 0, 0)
[12/08 13:41:20    354s] Summary for sequential cells identification: 
[12/08 13:41:20    354s]   Identified SBFF number: 104
[12/08 13:41:20    354s]   Identified MBFF number: 0
[12/08 13:41:20    354s]   Identified SB Latch number: 0
[12/08 13:41:20    354s]   Identified MB Latch number: 0
[12/08 13:41:20    354s]   Not identified SBFF number: 16
[12/08 13:41:20    354s]   Not identified MBFF number: 0
[12/08 13:41:20    354s]   Not identified SB Latch number: 0
[12/08 13:41:20    354s]   Not identified MB Latch number: 0
[12/08 13:41:20    354s]   Number of sequential cells which are not FFs: 32
[12/08 13:41:20    354s]  Visiting view : default_emulate_view
[12/08 13:41:20    354s]    : PowerDomain = none : Weighted F : unweighted  = 37.50 (1.000) with rcCorner = 0
[12/08 13:41:20    354s]    : PowerDomain = none : Weighted F : unweighted  = 14.70 (1.000) with rcCorner = -1
[12/08 13:41:20    354s]  Visiting view : default_emulate_view
[12/08 13:41:20    354s]    : PowerDomain = none : Weighted F : unweighted  = 37.50 (1.000) with rcCorner = 0
[12/08 13:41:20    354s]    : PowerDomain = none : Weighted F : unweighted  = 14.70 (1.000) with rcCorner = -1
[12/08 13:41:20    354s]  Setting StdDelay to 37.50
[12/08 13:41:20    354s] Creating Cell Server, finished. 
[12/08 13:41:20    354s] 
[12/08 13:41:20    354s] Deleting Cell Server ...
[12/08 13:41:20    354s] 
[12/08 13:41:20    354s] Creating Lib Analyzer ...
[12/08 13:41:20    354s] Creating Cell Server ...(0, 0, 0, 0)
[12/08 13:41:20    354s] Summary for sequential cells identification: 
[12/08 13:41:20    354s]   Identified SBFF number: 104
[12/08 13:41:20    354s]   Identified MBFF number: 0
[12/08 13:41:20    354s]   Identified SB Latch number: 0
[12/08 13:41:20    354s]   Identified MB Latch number: 0
[12/08 13:41:20    354s]   Not identified SBFF number: 16
[12/08 13:41:20    354s]   Not identified MBFF number: 0
[12/08 13:41:20    354s]   Not identified SB Latch number: 0
[12/08 13:41:20    354s]   Not identified MB Latch number: 0
[12/08 13:41:20    354s]   Number of sequential cells which are not FFs: 32
[12/08 13:41:20    354s]  Visiting view : default_emulate_view
[12/08 13:41:20    354s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = 0
[12/08 13:41:20    354s]    : PowerDomain = none : Weighted F : unweighted  = 14.70 (1.000) with rcCorner = -1
[12/08 13:41:20    354s]  Visiting view : default_emulate_view
[12/08 13:41:20    354s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = 0
[12/08 13:41:20    354s]    : PowerDomain = none : Weighted F : unweighted  = 14.70 (1.000) with rcCorner = -1
[12/08 13:41:20    354s]  Setting StdDelay to 41.60
[12/08 13:41:20    354s] Creating Cell Server, finished. 
[12/08 13:41:20    354s] 
[12/08 13:41:20    354s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[12/08 13:41:20    354s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[12/08 13:41:20    354s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/08 13:41:20    354s] 
[12/08 13:41:21    355s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:55 mem=1307.6M
[12/08 13:41:21    355s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:55 mem=1307.6M
[12/08 13:41:21    355s] Creating Lib Analyzer, finished. 
[12/08 13:41:21    355s] All LLGs are deleted
[12/08 13:41:21    355s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1307.6M
[12/08 13:41:21    355s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1306.9M
[12/08 13:41:21    355s] ### Creating LA Mngr. totSessionCpu=0:05:55 mem=1306.9M
[12/08 13:41:21    355s] ### Creating LA Mngr, finished. totSessionCpu=0:05:55 mem=1306.9M
[12/08 13:41:21    355s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1306.95 MB )
[12/08 13:41:21    355s] (I)       Started Loading and Dumping File ( Curr Mem: 1306.95 MB )
[12/08 13:41:21    355s] (I)       Reading DB...
[12/08 13:41:21    355s] (I)       Read data from FE... (mem=1306.9M)
[12/08 13:41:21    355s] (I)       Read nodes and places... (mem=1306.9M)
[12/08 13:41:21    355s] (I)       Number of ignored instance 0
[12/08 13:41:21    355s] (I)       Number of inbound cells 0
[12/08 13:41:21    355s] (I)       numMoveCells=11229, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[12/08 13:41:21    355s] (I)       Done Read nodes and places (cpu=0.010s, mem=1309.1M)
[12/08 13:41:21    355s] (I)       Read nets... (mem=1309.1M)
[12/08 13:41:21    355s] (I)       numNets=11988  ignoredNets=3
[12/08 13:41:21    355s] (I)       Done Read nets (cpu=0.040s, mem=1311.1M)
[12/08 13:41:21    355s] (I)       Read rows... (mem=1311.1M)
[12/08 13:41:21    355s] (I)       Done Read rows (cpu=0.000s, mem=1311.1M)
[12/08 13:41:21    355s] (I)       Identified Clock instances: Flop 1960, Clock buffer/inverter 0, Gate 0, Logic 0
[12/08 13:41:21    355s] (I)       Read module constraints... (mem=1311.1M)
[12/08 13:41:21    355s] (I)       Done Read module constraints (cpu=0.000s, mem=1311.1M)
[12/08 13:41:21    355s] (I)       Done Read data from FE (cpu=0.050s, mem=1311.1M)
[12/08 13:41:21    355s] (I)       before initializing RouteDB syMemory usage = 1311.1 MB
[12/08 13:41:21    355s] (I)       Honor MSV route constraint: false
[12/08 13:41:21    355s] (I)       Maximum routing layer  : 127
[12/08 13:41:21    355s] (I)       Minimum routing layer  : 2
[12/08 13:41:21    355s] (I)       Supply scale factor H  : 1.00
[12/08 13:41:21    355s] (I)       Supply scale factor V  : 1.00
[12/08 13:41:21    355s] (I)       Tracks used by clock wire: 0
[12/08 13:41:21    355s] (I)       Reverse direction      : 
[12/08 13:41:21    355s] (I)       Honor partition pin guides: true
[12/08 13:41:21    355s] (I)       Route selected nets only: false
[12/08 13:41:21    355s] (I)       Route secondary PG pins: false
[12/08 13:41:21    355s] (I)       Second PG max fanout   : 2147483647
[12/08 13:41:21    355s] (I)       Buffering-aware routing: true
[12/08 13:41:21    355s] (I)       Spread congestion away from blockages: true
[12/08 13:41:21    355s] (I)       Overflow penalty cost  : 10
[12/08 13:41:21    355s] (I)       punchThroughDistance   : 854.74
[12/08 13:41:21    355s] (I)       source-to-sink ratio   : 0.30
[12/08 13:41:21    355s] (I)       Apply function for special wires: true
[12/08 13:41:21    355s] (I)       Layer by layer blockage reading: true
[12/08 13:41:21    355s] (I)       Offset calculation fix : true
[12/08 13:41:21    355s] (I)       Route stripe layer range: 
[12/08 13:41:21    355s] (I)       Honor partition fences : 
[12/08 13:41:21    355s] (I)       Honor partition pin    : 
[12/08 13:41:21    355s] (I)       Honor partition fences with feedthrough: 
[12/08 13:41:21    355s] (I)       Counted 2660 PG shapes. We will not process PG shapes layer by layer.
[12/08 13:41:21    355s] (I)       build grid graph
[12/08 13:41:21    355s] (I)       build grid graph start
[12/08 13:41:21    355s] [NR-eGR] Track table information for default rule: 
[12/08 13:41:21    355s] [NR-eGR] Metal1 has no routable track
[12/08 13:41:21    355s] [NR-eGR] Metal2 has single uniform track structure
[12/08 13:41:21    355s] [NR-eGR] Metal3 has single uniform track structure
[12/08 13:41:21    355s] [NR-eGR] Metal4 has single uniform track structure
[12/08 13:41:21    355s] [NR-eGR] Metal5 has single uniform track structure
[12/08 13:41:21    355s] [NR-eGR] Metal6 has single uniform track structure
[12/08 13:41:21    355s] [NR-eGR] Metal7 has single uniform track structure
[12/08 13:41:21    355s] [NR-eGR] Metal8 has single uniform track structure
[12/08 13:41:21    355s] [NR-eGR] Metal9 has single uniform track structure
[12/08 13:41:21    355s] [NR-eGR] Metal10 has single uniform track structure
[12/08 13:41:21    355s] [NR-eGR] Metal11 has single uniform track structure
[12/08 13:41:21    355s] (I)       build grid graph end
[12/08 13:41:21    355s] (I)       ===========================================================================
[12/08 13:41:21    355s] (I)       == Report All Rule Vias ==
[12/08 13:41:21    355s] (I)       ===========================================================================
[12/08 13:41:21    355s] (I)        Via Rule : (Default)
[12/08 13:41:21    355s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:41:21    355s] (I)       ---------------------------------------------------------------------------
[12/08 13:41:21    355s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[12/08 13:41:21    355s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[12/08 13:41:21    355s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[12/08 13:41:21    355s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[12/08 13:41:21    355s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[12/08 13:41:21    355s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[12/08 13:41:21    355s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[12/08 13:41:21    355s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[12/08 13:41:21    355s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[12/08 13:41:21    355s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[12/08 13:41:21    355s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)       ===========================================================================
[12/08 13:41:21    355s] (I)        Via Rule : LEFSpecialRouteSpec
[12/08 13:41:21    355s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:41:21    355s] (I)       ---------------------------------------------------------------------------
[12/08 13:41:21    355s] (I)        1    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)        2    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)        3    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)        4    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)        5    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)        6    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)        7    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)        8    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)        9    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)       10    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)       ===========================================================================
[12/08 13:41:21    355s] (I)        Via Rule : VLMDefaultSetup
[12/08 13:41:21    355s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:41:21    355s] (I)       ---------------------------------------------------------------------------
[12/08 13:41:21    355s] (I)        1    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)        2    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)        3    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)        4    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)        5    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)        6    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)        7    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)        8    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)        9    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)       10    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:41:21    355s] (I)       ===========================================================================
[12/08 13:41:21    355s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1311.07 MB )
[12/08 13:41:21    355s] (I)       Num PG vias on layer 1 : 0
[12/08 13:41:21    355s] (I)       Num PG vias on layer 2 : 0
[12/08 13:41:21    355s] (I)       Num PG vias on layer 3 : 0
[12/08 13:41:21    355s] (I)       Num PG vias on layer 4 : 0
[12/08 13:41:21    355s] (I)       Num PG vias on layer 5 : 0
[12/08 13:41:21    355s] (I)       Num PG vias on layer 6 : 0
[12/08 13:41:21    355s] (I)       Num PG vias on layer 7 : 0
[12/08 13:41:21    355s] (I)       Num PG vias on layer 8 : 0
[12/08 13:41:21    355s] (I)       Num PG vias on layer 9 : 0
[12/08 13:41:21    355s] (I)       Num PG vias on layer 10 : 0
[12/08 13:41:21    355s] (I)       Num PG vias on layer 11 : 0
[12/08 13:41:21    355s] [NR-eGR] Read 4306 PG shapes
[12/08 13:41:21    355s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1311.07 MB )
[12/08 13:41:21    355s] [NR-eGR] #Routing Blockages  : 0
[12/08 13:41:21    355s] [NR-eGR] #Instance Blockages : 0
[12/08 13:41:21    355s] [NR-eGR] #PG Blockages       : 4306
[12/08 13:41:21    355s] [NR-eGR] #Bump Blockages     : 0
[12/08 13:41:21    355s] [NR-eGR] #Boundary Blockages : 0
[12/08 13:41:21    355s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/08 13:41:21    355s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/08 13:41:21    355s] (I)       readDataFromPlaceDB
[12/08 13:41:21    355s] (I)       Read net information..
[12/08 13:41:21    355s] [NR-eGR] Read numTotalNets=11988  numIgnoredNets=0
[12/08 13:41:21    355s] (I)       Read testcase time = 0.010 seconds
[12/08 13:41:21    355s] 
[12/08 13:41:21    355s] (I)       early_global_route_priority property id does not exist.
[12/08 13:41:21    355s] (I)       Start initializing grid graph
[12/08 13:41:21    355s] (I)       End initializing grid graph
[12/08 13:41:21    355s] (I)       Model blockages into capacity
[12/08 13:41:21    355s] (I)       Read Num Blocks=4306  Num Prerouted Wires=0  Num CS=0
[12/08 13:41:21    355s] (I)       Started Modeling ( Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Started Modeling Layer 1 ( Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Started Modeling Layer 2 ( Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Layer 1 (V) : #blockages 500 : #preroutes 0
[12/08 13:41:21    355s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Started Modeling Layer 3 ( Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Layer 2 (H) : #blockages 500 : #preroutes 0
[12/08 13:41:21    355s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Started Modeling Layer 4 ( Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Layer 3 (V) : #blockages 500 : #preroutes 0
[12/08 13:41:21    355s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Started Modeling Layer 5 ( Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Layer 4 (H) : #blockages 500 : #preroutes 0
[12/08 13:41:21    355s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Started Modeling Layer 6 ( Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Layer 5 (V) : #blockages 500 : #preroutes 0
[12/08 13:41:21    355s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Started Modeling Layer 7 ( Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Layer 6 (H) : #blockages 500 : #preroutes 0
[12/08 13:41:21    355s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Started Modeling Layer 8 ( Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Layer 7 (V) : #blockages 500 : #preroutes 0
[12/08 13:41:21    355s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Started Modeling Layer 9 ( Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Layer 8 (H) : #blockages 500 : #preroutes 0
[12/08 13:41:21    355s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Started Modeling Layer 10 ( Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Layer 9 (V) : #blockages 275 : #preroutes 0
[12/08 13:41:21    355s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Started Modeling Layer 11 ( Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Layer 10 (H) : #blockages 31 : #preroutes 0
[12/08 13:41:21    355s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Number of ignored nets = 0
[12/08 13:41:21    355s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/08 13:41:21    355s] (I)       Number of clock nets = 1.  Ignored: No
[12/08 13:41:21    355s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/08 13:41:21    355s] (I)       Number of special nets = 0.  Ignored: Yes
[12/08 13:41:21    355s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/08 13:41:21    355s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/08 13:41:21    355s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/08 13:41:21    355s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/08 13:41:21    355s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/08 13:41:21    355s] (I)       Constructing bin map
[12/08 13:41:21    355s] (I)       Initialize bin information with width=6840 height=6840
[12/08 13:41:21    355s] (I)       Done constructing bin map
[12/08 13:41:21    355s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/08 13:41:21    355s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1313.1 MB
[12/08 13:41:21    355s] (I)       Ndr track 0 does not exist
[12/08 13:41:21    355s] (I)       Layer1  viaCost=200.00
[12/08 13:41:21    355s] (I)       Layer2  viaCost=200.00
[12/08 13:41:21    355s] (I)       Layer3  viaCost=200.00
[12/08 13:41:21    355s] (I)       Layer4  viaCost=200.00
[12/08 13:41:21    355s] (I)       Layer5  viaCost=200.00
[12/08 13:41:21    355s] (I)       Layer6  viaCost=200.00
[12/08 13:41:21    355s] (I)       Layer7  viaCost=200.00
[12/08 13:41:21    355s] (I)       Layer8  viaCost=200.00
[12/08 13:41:21    355s] (I)       Layer9  viaCost=200.00
[12/08 13:41:21    355s] (I)       Layer10  viaCost=200.00
[12/08 13:41:21    355s] (I)       ---------------------Grid Graph Info--------------------
[12/08 13:41:21    355s] (I)       Routing area        : (0, 0) - (490000, 484120)
[12/08 13:41:21    355s] (I)       Core area           : (30000, 30020) - (460000, 454100)
[12/08 13:41:21    355s] (I)       Site width          :   400  (dbu)
[12/08 13:41:21    355s] (I)       Row height          :  3420  (dbu)
[12/08 13:41:21    355s] (I)       GCell width         :  3420  (dbu)
[12/08 13:41:21    355s] (I)       GCell height        :  3420  (dbu)
[12/08 13:41:21    355s] (I)       Grid                :   143   141    11
[12/08 13:41:21    355s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/08 13:41:21    355s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[12/08 13:41:21    355s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[12/08 13:41:21    355s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/08 13:41:21    355s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/08 13:41:21    355s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/08 13:41:21    355s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/08 13:41:21    355s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200   760
[12/08 13:41:21    355s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[12/08 13:41:21    355s] (I)       Total num of tracks :     0  1225  1274  1225  1274  1225  1274  1225  1274   489   509
[12/08 13:41:21    355s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/08 13:41:21    355s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/08 13:41:21    355s] (I)       --------------------------------------------------------
[12/08 13:41:21    355s] 
[12/08 13:41:21    355s] [NR-eGR] ============ Routing rule table ============
[12/08 13:41:21    355s] [NR-eGR] Rule id: 0  Nets: 11988 
[12/08 13:41:21    355s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/08 13:41:21    355s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[12/08 13:41:21    355s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[12/08 13:41:21    355s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[12/08 13:41:21    355s] [NR-eGR] ========================================
[12/08 13:41:21    355s] [NR-eGR] 
[12/08 13:41:21    355s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/08 13:41:21    355s] (I)       blocked tracks on layer2 : = 8500 / 172725 (4.92%)
[12/08 13:41:21    355s] (I)       blocked tracks on layer3 : = 1500 / 182182 (0.82%)
[12/08 13:41:21    355s] (I)       blocked tracks on layer4 : = 8500 / 172725 (4.92%)
[12/08 13:41:21    355s] (I)       blocked tracks on layer5 : = 1500 / 182182 (0.82%)
[12/08 13:41:21    355s] (I)       blocked tracks on layer6 : = 8500 / 172725 (4.92%)
[12/08 13:41:21    355s] (I)       blocked tracks on layer7 : = 1500 / 182182 (0.82%)
[12/08 13:41:21    355s] (I)       blocked tracks on layer8 : = 8500 / 172725 (4.92%)
[12/08 13:41:21    355s] (I)       blocked tracks on layer9 : = 3000 / 182182 (1.65%)
[12/08 13:41:21    355s] (I)       blocked tracks on layer10 : = 4370 / 68949 (6.34%)
[12/08 13:41:21    355s] (I)       blocked tracks on layer11 : = 12100 / 72787 (16.62%)
[12/08 13:41:21    355s] (I)       After initializing earlyGlobalRoute syMemory usage = 1313.1 MB
[12/08 13:41:21    355s] (I)       Finished Loading and Dumping File ( CPU: 0.11 sec, Real: 0.22 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Started Global Routing ( Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       ============= Initialization =============
[12/08 13:41:21    355s] (I)       totalPins=43292  totalGlobalPin=42004 (97.02%)
[12/08 13:41:21    355s] (I)       Started Build MST ( Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Generate topology with single threads
[12/08 13:41:21    355s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       total 2D Cap : 1528696 = (783198 H, 745498 V)
[12/08 13:41:21    355s] (I)       #blocked areas for congestion spreading : 0
[12/08 13:41:21    355s] [NR-eGR] Layer group 1: route 11988 net(s) in layer range [2, 11]
[12/08 13:41:21    355s] (I)       ============  Phase 1a Route ============
[12/08 13:41:21    355s] (I)       Started Phase 1a ( Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Usage: 122353 = (66361 H, 55992 V) = (8.47% H, 7.51% V) = (1.135e+05um H, 9.575e+04um V)
[12/08 13:41:21    355s] (I)       
[12/08 13:41:21    355s] (I)       ============  Phase 1b Route ============
[12/08 13:41:21    355s] (I)       Usage: 122353 = (66361 H, 55992 V) = (8.47% H, 7.51% V) = (1.135e+05um H, 9.575e+04um V)
[12/08 13:41:21    355s] (I)       
[12/08 13:41:21    355s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.092236e+05um
[12/08 13:41:21    355s] (I)       ============  Phase 1c Route ============
[12/08 13:41:21    355s] (I)       Usage: 122353 = (66361 H, 55992 V) = (8.47% H, 7.51% V) = (1.135e+05um H, 9.575e+04um V)
[12/08 13:41:21    355s] (I)       
[12/08 13:41:21    355s] (I)       ============  Phase 1d Route ============
[12/08 13:41:21    355s] (I)       Usage: 122353 = (66361 H, 55992 V) = (8.47% H, 7.51% V) = (1.135e+05um H, 9.575e+04um V)
[12/08 13:41:21    355s] (I)       
[12/08 13:41:21    355s] (I)       ============  Phase 1e Route ============
[12/08 13:41:21    355s] (I)       Started Phase 1e ( Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Usage: 122353 = (66361 H, 55992 V) = (8.47% H, 7.51% V) = (1.135e+05um H, 9.575e+04um V)
[12/08 13:41:21    355s] (I)       
[12/08 13:41:21    355s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.092236e+05um
[12/08 13:41:21    355s] [NR-eGR] 
[12/08 13:41:21    355s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 13:41:21    355s] (I)       Finished Phase 1l ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       ============  Phase 1l Route ============
[12/08 13:41:21    355s] (I)       
[12/08 13:41:21    355s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/08 13:41:21    355s] [NR-eGR]                        OverCon            
[12/08 13:41:21    355s] [NR-eGR]                         #Gcell     %Gcell
[12/08 13:41:21    355s] [NR-eGR]       Layer                (1)    OverCon 
[12/08 13:41:21    355s] [NR-eGR] ----------------------------------------------
[12/08 13:41:21    355s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:21    355s] [NR-eGR]  Metal2  (2)         4( 0.02%)   ( 0.02%) 
[12/08 13:41:21    355s] [NR-eGR]  Metal3  (3)         2( 0.01%)   ( 0.01%) 
[12/08 13:41:21    355s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:21    355s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:21    355s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:21    355s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:21    355s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:21    355s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:21    355s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:21    355s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:21    355s] [NR-eGR] ----------------------------------------------
[12/08 13:41:21    355s] [NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[12/08 13:41:21    355s] [NR-eGR] 
[12/08 13:41:21    355s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.19 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       total 2D Cap : 1529722 = (783461 H, 746261 V)
[12/08 13:41:21    355s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/08 13:41:21    355s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/08 13:41:21    355s] (I)       ============= track Assignment ============
[12/08 13:41:21    355s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Started Greedy Track Assignment ( Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[12/08 13:41:21    355s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:21    355s] (I)       Run Multi-thread track assignment
[12/08 13:41:22    355s] (I)       Finished Greedy Track Assignment ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 1313.09 MB )
[12/08 13:41:22    355s] [NR-eGR] --------------------------------------------------------------------------
[12/08 13:41:22    355s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 42988
[12/08 13:41:22    355s] [NR-eGR] Metal2  (2V) length: 6.711739e+04um, number of vias: 62053
[12/08 13:41:22    355s] [NR-eGR] Metal3  (3H) length: 8.814347e+04um, number of vias: 6070
[12/08 13:41:22    355s] [NR-eGR] Metal4  (4V) length: 3.359442e+04um, number of vias: 2837
[12/08 13:41:22    355s] [NR-eGR] Metal5  (5H) length: 2.655880e+04um, number of vias: 300
[12/08 13:41:22    355s] [NR-eGR] Metal6  (6V) length: 3.118765e+03um, number of vias: 59
[12/08 13:41:22    355s] [NR-eGR] Metal7  (7H) length: 1.370600e+03um, number of vias: 24
[12/08 13:41:22    355s] [NR-eGR] Metal8  (8V) length: 1.171850e+02um, number of vias: 13
[12/08 13:41:22    355s] [NR-eGR] Metal9  (9H) length: 1.091000e+02um, number of vias: 5
[12/08 13:41:22    355s] [NR-eGR] Metal10 (10V) length: 4.750000e-01um, number of vias: 3
[12/08 13:41:22    355s] [NR-eGR] Metal11 (11H) length: 2.300000e+00um, number of vias: 0
[12/08 13:41:22    355s] [NR-eGR] Total length: 2.201325e+05um, number of vias: 114352
[12/08 13:41:22    355s] [NR-eGR] --------------------------------------------------------------------------
[12/08 13:41:22    355s] [NR-eGR] Total eGR-routed clock nets wire length: 7.127670e+03um 
[12/08 13:41:22    355s] [NR-eGR] --------------------------------------------------------------------------
[12/08 13:41:22    355s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.70 sec, Real: 0.88 sec, Curr Mem: 1309.09 MB )
[12/08 13:41:22    355s] Extraction called for design 'picorv32' of instances=11229 and nets=12233 using extraction engine 'preRoute' .
[12/08 13:41:22    355s] PreRoute RC Extraction called for design picorv32.
[12/08 13:41:22    355s] RC Extraction called in multi-corner(1) mode.
[12/08 13:41:22    355s] RCMode: PreRoute
[12/08 13:41:22    355s]       RC Corner Indexes            0   
[12/08 13:41:22    355s] Capacitance Scaling Factor   : 1.00000 
[12/08 13:41:22    355s] Resistance Scaling Factor    : 1.00000 
[12/08 13:41:22    355s] Clock Cap. Scaling Factor    : 1.00000 
[12/08 13:41:22    355s] Clock Res. Scaling Factor    : 1.00000 
[12/08 13:41:22    355s] Shrink Factor                : 1.00000
[12/08 13:41:22    355s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/08 13:41:22    355s] Using Quantus QRC technology file ...
[12/08 13:41:22    355s] LayerId::1 widthSet size::1
[12/08 13:41:22    355s] LayerId::2 widthSet size::1
[12/08 13:41:22    355s] LayerId::3 widthSet size::1
[12/08 13:41:22    355s] LayerId::4 widthSet size::1
[12/08 13:41:22    355s] LayerId::5 widthSet size::1
[12/08 13:41:22    355s] LayerId::6 widthSet size::1
[12/08 13:41:22    355s] LayerId::7 widthSet size::1
[12/08 13:41:22    355s] LayerId::8 widthSet size::1
[12/08 13:41:22    355s] LayerId::9 widthSet size::1
[12/08 13:41:22    355s] LayerId::10 widthSet size::1
[12/08 13:41:22    355s] LayerId::11 widthSet size::1
[12/08 13:41:22    355s] Updating RC grid for preRoute extraction ...
[12/08 13:41:22    355s] Initializing multi-corner resistance tables ...
[12/08 13:41:22    356s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1307.086M)
[12/08 13:41:22    356s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1307.1M
[12/08 13:41:22    356s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1307.1M
[12/08 13:41:22    356s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1307.7M
[12/08 13:41:22    356s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1307.7M
[12/08 13:41:22    356s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.104, MEM:1307.7M
[12/08 13:41:22    356s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.110, MEM:1307.7M
[12/08 13:41:22    356s] Starting delay calculation for Setup views
[12/08 13:41:22    356s] #################################################################################
[12/08 13:41:22    356s] # Design Stage: PreRoute
[12/08 13:41:22    356s] # Design Name: picorv32
[12/08 13:41:22    356s] # Design Mode: 45nm
[12/08 13:41:22    356s] # Analysis Mode: MMMC Non-OCV 
[12/08 13:41:22    356s] # Parasitics Mode: No SPEF/RCDB
[12/08 13:41:22    356s] # Signoff Settings: SI Off 
[12/08 13:41:22    356s] #################################################################################
[12/08 13:41:23    356s] Calculate delays in Single mode...
[12/08 13:41:23    356s] Topological Sorting (REAL = 0:00:00.0, MEM = 1311.7M, InitMEM = 1311.7M)
[12/08 13:41:23    356s] Start delay calculation (fullDC) (1 T). (MEM=1311.71)
[12/08 13:41:23    357s] End AAE Lib Interpolated Model. (MEM=1328.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 13:41:23    357s] First Iteration Infinite Tw... 
[12/08 13:41:26    360s] Total number of fetched objects 11991
[12/08 13:41:26    360s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 13:41:26    360s] End delay calculation. (MEM=1410.81 CPU=0:00:02.0 REAL=0:00:02.0)
[12/08 13:41:26    360s] End delay calculation (fullDC). (MEM=1393.27 CPU=0:00:03.3 REAL=0:00:03.0)
[12/08 13:41:26    360s] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1393.3M) ***
[12/08 13:41:27    360s] *** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:05.0 totSessionCpu=0:06:01 mem=1393.3M)
[12/08 13:41:27    361s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -34.465 |
|           TNS (ns):| -6488.8 |
|    Violating Paths:|   541   |
|          All Paths:|  2408   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    226 (226)     |   -0.777   |    227 (227)     |
|   max_tran     |    725 (3024)    |  -25.380   |    725 (3049)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.570%
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1032.6M, totSessionCpu=0:06:01 **
[12/08 13:41:27    361s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/08 13:41:27    361s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/08 13:41:27    361s] ### Creating PhyDesignMc. totSessionCpu=0:06:01 mem=1346.3M
[12/08 13:41:27    361s] OPERPROF: Starting DPlace-Init at level 1, MEM:1346.3M
[12/08 13:41:27    361s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[12/08 13:41:27    361s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1346.3M
[12/08 13:41:27    361s] OPERPROF:     Starting CMU at level 3, MEM:1346.3M
[12/08 13:41:27    361s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1346.3M
[12/08 13:41:27    361s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.106, MEM:1346.3M
[12/08 13:41:27    361s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1346.3MB).
[12/08 13:41:27    361s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.128, MEM:1346.3M
[12/08 13:41:27    361s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:01 mem=1346.3M
[12/08 13:41:27    361s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/08 13:41:27    361s] ### Creating PhyDesignMc. totSessionCpu=0:06:01 mem=1346.3M
[12/08 13:41:27    361s] OPERPROF: Starting DPlace-Init at level 1, MEM:1346.3M
[12/08 13:41:27    361s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[12/08 13:41:27    361s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1346.3M
[12/08 13:41:28    361s] OPERPROF:     Starting CMU at level 3, MEM:1346.3M
[12/08 13:41:28    361s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1346.3M
[12/08 13:41:28    361s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.108, MEM:1346.3M
[12/08 13:41:28    361s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1346.3MB).
[12/08 13:41:28    361s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.129, MEM:1346.3M
[12/08 13:41:28    361s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:02 mem=1346.3M
[12/08 13:41:28    361s] *** Starting optimizing excluded clock nets MEM= 1346.3M) ***
[12/08 13:41:28    361s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1346.3M) ***
[12/08 13:41:28    361s] The useful skew maximum allowed delay set by user is: 1
[12/08 13:41:28    362s] Deleting Lib Analyzer.
[12/08 13:41:28    362s] Info: 1 clock net  excluded from IPO operation.
[12/08 13:41:28    362s] ### Creating LA Mngr. totSessionCpu=0:06:02 mem=1347.3M
[12/08 13:41:28    362s] ### Creating LA Mngr, finished. totSessionCpu=0:06:02 mem=1347.3M
[12/08 13:41:28    362s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/08 13:41:28    362s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:02.3/1:15:55.0 (0.1), mem = 1347.3M
[12/08 13:41:28    362s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94791.1
[12/08 13:41:28    362s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/08 13:41:28    362s] ### Creating PhyDesignMc. totSessionCpu=0:06:02 mem=1355.3M
[12/08 13:41:28    362s] OPERPROF: Starting DPlace-Init at level 1, MEM:1355.3M
[12/08 13:41:28    362s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[12/08 13:41:28    362s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1355.3M
[12/08 13:41:29    362s] OPERPROF:     Starting CMU at level 3, MEM:1355.3M
[12/08 13:41:29    362s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1355.3M
[12/08 13:41:29    362s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.103, MEM:1355.3M
[12/08 13:41:29    362s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1355.3MB).
[12/08 13:41:29    362s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.125, MEM:1355.3M
[12/08 13:41:29    362s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:03 mem=1355.3M
[12/08 13:41:29    362s] 
[12/08 13:41:29    362s] Footprint cell information for calculating maxBufDist
[12/08 13:41:29    362s] *info: There are 10 candidate Buffer cells
[12/08 13:41:29    362s] *info: There are 12 candidate Inverter cells
[12/08 13:41:29    362s] 
[12/08 13:41:29    363s] 
[12/08 13:41:29    363s] Creating Lib Analyzer ...
[12/08 13:41:29    363s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[12/08 13:41:29    363s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[12/08 13:41:29    363s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/08 13:41:29    363s] 
[12/08 13:41:30    363s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:04 mem=1522.5M
[12/08 13:41:30    363s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:04 mem=1522.5M
[12/08 13:41:30    363s] Creating Lib Analyzer, finished. 
[12/08 13:41:30    363s] 
[12/08 13:41:30    363s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[12/08 13:41:31    364s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1541.5M
[12/08 13:41:31    364s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1541.5M
[12/08 13:41:31    364s] 
[12/08 13:41:31    364s] Netlist preparation processing... 
[12/08 13:41:31    364s] Removed 0 instance
[12/08 13:41:31    364s] *info: Marking 0 isolation instances dont touch
[12/08 13:41:31    364s] *info: Marking 0 level shifter instances dont touch
[12/08 13:41:31    364s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94791.1
[12/08 13:41:31    364s] *** AreaOpt [finish] : cpu/real = 0:00:02.2/0:00:02.3 (1.0), totSession cpu/real = 0:06:04.6/1:15:57.2 (0.1), mem = 1522.5M
[12/08 13:41:31    365s] Deleting Lib Analyzer.
[12/08 13:41:31    365s] Begin: GigaOpt high fanout net optimization
[12/08 13:41:31    365s] GigaOpt HFN: use maxLocalDensity 1.2
[12/08 13:41:31    365s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/08 13:41:31    365s] Info: 1 clock net  excluded from IPO operation.
[12/08 13:41:31    365s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:05.1/1:15:57.8 (0.1), mem = 1435.5M
[12/08 13:41:31    365s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94791.2
[12/08 13:41:31    365s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/08 13:41:31    365s] ### Creating PhyDesignMc. totSessionCpu=0:06:05 mem=1435.5M
[12/08 13:41:31    365s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/08 13:41:31    365s] OPERPROF: Starting DPlace-Init at level 1, MEM:1435.5M
[12/08 13:41:31    365s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[12/08 13:41:31    365s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1435.5M
[12/08 13:41:31    365s] OPERPROF:     Starting CMU at level 3, MEM:1435.5M
[12/08 13:41:31    365s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1435.5M
[12/08 13:41:31    365s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.112, MEM:1435.5M
[12/08 13:41:31    365s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1435.5MB).
[12/08 13:41:31    365s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.135, MEM:1435.5M
[12/08 13:41:31    365s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:05 mem=1435.5M
[12/08 13:41:32    365s] 
[12/08 13:41:32    365s] Creating Lib Analyzer ...
[12/08 13:41:32    365s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[12/08 13:41:32    365s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[12/08 13:41:32    365s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/08 13:41:32    365s] 
[12/08 13:41:32    366s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:06 mem=1435.5M
[12/08 13:41:32    366s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:06 mem=1435.5M
[12/08 13:41:32    366s] Creating Lib Analyzer, finished. 
[12/08 13:41:32    366s] 
[12/08 13:41:32    366s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[12/08 13:41:34    367s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/08 13:41:34    367s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94791.2
[12/08 13:41:34    367s] *** DrvOpt [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:06:07.8/1:16:00.5 (0.1), mem = 1435.5M
[12/08 13:41:34    367s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/08 13:41:34    367s] End: GigaOpt high fanout net optimization
[12/08 13:41:34    367s] Begin: GigaOpt DRV Optimization
[12/08 13:41:34    367s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/08 13:41:34    367s] Info: 1 clock net  excluded from IPO operation.
[12/08 13:41:34    367s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:07.8/1:16:00.5 (0.1), mem = 1435.5M
[12/08 13:41:34    367s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94791.3
[12/08 13:41:34    367s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/08 13:41:34    367s] ### Creating PhyDesignMc. totSessionCpu=0:06:08 mem=1435.5M
[12/08 13:41:34    367s] OPERPROF: Starting DPlace-Init at level 1, MEM:1435.5M
[12/08 13:41:34    367s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[12/08 13:41:34    367s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1435.5M
[12/08 13:41:34    367s] OPERPROF:     Starting CMU at level 3, MEM:1435.5M
[12/08 13:41:34    367s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1435.5M
[12/08 13:41:34    367s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.070, MEM:1435.5M
[12/08 13:41:34    367s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1435.5MB).
[12/08 13:41:34    367s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.082, MEM:1435.5M
[12/08 13:41:34    367s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:08 mem=1435.5M
[12/08 13:41:34    368s] 
[12/08 13:41:34    368s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[12/08 13:41:35    369s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1454.5M
[12/08 13:41:35    369s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1454.5M
[12/08 13:41:35    369s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 13:41:35    369s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/08 13:41:35    369s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 13:41:35    369s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/08 13:41:35    369s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 13:41:35    369s] Info: violation cost 84828.000000 (cap = 333.875763, tran = 84494.140625, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/08 13:41:36    369s] |   968|  5524|   -25.44|   226|   226|    -0.83|     0|     0|     0|     0|   -34.47| -6488.78|       0|       0|       0|  70.57|          |         |
[12/08 13:41:39    372s] Info: violation cost 3077.875977 (cap = 96.836372, tran = 2981.040283, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/08 13:41:39    372s] |   239|   280|    -3.16|   229|   229|    -0.64|     0|     0|     0|     0|     2.25|     0.00|     197|     635|     241|  73.92| 0:00:03.0|  1515.7M|
[12/08 13:41:39    373s] Info: violation cost 3077.401855 (cap = 96.836372, tran = 2980.565918, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/08 13:41:39    373s] |   234|   267|    -3.16|   229|   229|    -0.64|     0|     0|     0|     0|     2.25|     0.00|       0|       6|       3|  73.94| 0:00:00.0|  1515.7M|
[12/08 13:41:39    373s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 13:41:39    373s] 
[12/08 13:41:39    373s] ###############################################################################
[12/08 13:41:39    373s] #
[12/08 13:41:39    373s] #  Large fanout net report:  
[12/08 13:41:39    373s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/08 13:41:39    373s] #     - current density: 73.94
[12/08 13:41:39    373s] #
[12/08 13:41:39    373s] #  List of high fanout nets:
[12/08 13:41:39    373s] #
[12/08 13:41:39    373s] ###############################################################################
[12/08 13:41:39    373s] **** Begin NDR-Layer Usage Statistics ****
[12/08 13:41:39    373s] 0 Ndr or Layer constraints added by optimization 
[12/08 13:41:39    373s] **** End NDR-Layer Usage Statistics ****
[12/08 13:41:40    373s] 
[12/08 13:41:40    373s] 
[12/08 13:41:40    373s] =======================================================================
[12/08 13:41:40    373s]                 Reasons for remaining drv violations
[12/08 13:41:40    373s] =======================================================================
[12/08 13:41:40    373s] *info: Total 234 net(s) have violations which can't be fixed by DRV optimization.
[12/08 13:41:40    373s] 
[12/08 13:41:40    373s] 
[12/08 13:41:40    373s] *** Finish DRV Fixing (cpu=0:00:04.2 real=0:00:05.0 mem=1515.7M) ***
[12/08 13:41:40    373s] 
[12/08 13:41:40    373s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94791.3
[12/08 13:41:40    373s] *** DrvOpt [finish] : cpu/real = 0:00:05.6/0:00:05.6 (1.0), totSession cpu/real = 0:06:13.4/1:16:06.1 (0.1), mem = 1496.6M
[12/08 13:41:40    373s] End: GigaOpt DRV Optimization
[12/08 13:41:40    373s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/08 13:41:40    373s] **optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1142.0M, totSessionCpu=0:06:13 **
[12/08 13:41:40    373s] 
[12/08 13:41:40    373s] Active setup views:
[12/08 13:41:40    373s]  default_emulate_view
[12/08 13:41:40    373s]   Dominating endpoints: 0
[12/08 13:41:40    373s]   Dominating TNS: -0.000
[12/08 13:41:40    373s] 
[12/08 13:41:40    373s] Deleting Lib Analyzer.
[12/08 13:41:40    373s] Begin: GigaOpt Global Optimization
[12/08 13:41:40    373s] *info: use new DP (enabled)
[12/08 13:41:40    373s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/08 13:41:40    373s] Info: 1 clock net  excluded from IPO operation.
[12/08 13:41:40    373s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:13.5/1:16:06.3 (0.1), mem = 1458.6M
[12/08 13:41:40    373s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94791.4
[12/08 13:41:40    373s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/08 13:41:40    373s] ### Creating PhyDesignMc. totSessionCpu=0:06:14 mem=1458.6M
[12/08 13:41:40    373s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/08 13:41:40    373s] OPERPROF: Starting DPlace-Init at level 1, MEM:1458.6M
[12/08 13:41:40    373s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[12/08 13:41:40    373s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1458.6M
[12/08 13:41:40    373s] OPERPROF:     Starting CMU at level 3, MEM:1458.6M
[12/08 13:41:40    373s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1458.6M
[12/08 13:41:40    373s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.112, MEM:1458.6M
[12/08 13:41:40    373s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1458.6MB).
[12/08 13:41:40    373s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.135, MEM:1458.6M
[12/08 13:41:40    373s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:14 mem=1458.6M
[12/08 13:41:40    373s] 
[12/08 13:41:40    373s] Creating Lib Analyzer ...
[12/08 13:41:40    373s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[12/08 13:41:40    373s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[12/08 13:41:40    373s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/08 13:41:40    373s] 
[12/08 13:41:41    374s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:15 mem=1458.6M
[12/08 13:41:41    374s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:15 mem=1458.6M
[12/08 13:41:41    374s] Creating Lib Analyzer, finished. 
[12/08 13:41:41    374s] 
[12/08 13:41:41    374s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[12/08 13:41:43    376s] *info: 1 clock net excluded
[12/08 13:41:43    376s] *info: 2 special nets excluded.
[12/08 13:41:43    376s] *info: 207 no-driver nets excluded.
[12/08 13:41:44    377s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1477.7M
[12/08 13:41:44    377s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1477.7M
[12/08 13:41:44    377s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/08 13:41:44    377s] +--------+--------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[12/08 13:41:44    377s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[12/08 13:41:44    377s] +--------+--------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[12/08 13:41:44    377s] |   0.000|   0.000|    73.94%|   0:00:00.0| 1493.7M|default_emulate_view|       NA| NA                                          |
[12/08 13:41:44    377s] +--------+--------+----------+------------+--------+--------------------+---------+---------------------------------------------+
[12/08 13:41:44    377s] 
[12/08 13:41:44    377s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1493.7M) ***
[12/08 13:41:44    377s] 
[12/08 13:41:44    377s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1493.7M) ***
[12/08 13:41:44    377s] **** Begin NDR-Layer Usage Statistics ****
[12/08 13:41:44    377s] 0 Ndr or Layer constraints added by optimization 
[12/08 13:41:44    377s] **** End NDR-Layer Usage Statistics ****
[12/08 13:41:44    377s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/08 13:41:44    377s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94791.4
[12/08 13:41:44    377s] *** SetupOpt [finish] : cpu/real = 0:00:04.3/0:00:04.4 (1.0), totSession cpu/real = 0:06:17.8/1:16:10.7 (0.1), mem = 1458.6M
[12/08 13:41:44    377s] End: GigaOpt Global Optimization
[12/08 13:41:44    377s] *** Timing Is met
[12/08 13:41:44    377s] *** Check timing (0:00:00.0)
[12/08 13:41:44    377s] Deleting Lib Analyzer.
[12/08 13:41:44    377s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/08 13:41:44    377s] Info: 1 clock net  excluded from IPO operation.
[12/08 13:41:44    377s] ### Creating LA Mngr. totSessionCpu=0:06:18 mem=1456.6M
[12/08 13:41:44    377s] ### Creating LA Mngr, finished. totSessionCpu=0:06:18 mem=1456.6M
[12/08 13:41:44    377s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/08 13:41:44    377s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1456.6M
[12/08 13:41:44    377s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.103, MEM:1456.6M
[12/08 13:41:44    377s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/08 13:41:44    377s] ### Creating PhyDesignMc. totSessionCpu=0:06:18 mem=1475.7M
[12/08 13:41:44    377s] OPERPROF: Starting DPlace-Init at level 1, MEM:1475.7M
[12/08 13:41:44    377s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[12/08 13:41:44    378s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1475.7M
[12/08 13:41:44    378s] OPERPROF:     Starting CMU at level 3, MEM:1475.7M
[12/08 13:41:44    378s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1475.7M
[12/08 13:41:44    378s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.121, MEM:1475.7M
[12/08 13:41:44    378s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1475.7MB).
[12/08 13:41:44    378s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.145, MEM:1475.7M
[12/08 13:41:45    378s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:18 mem=1475.7M
[12/08 13:41:45    378s] Begin: Area Reclaim Optimization
[12/08 13:41:45    378s] 
[12/08 13:41:45    378s] Creating Lib Analyzer ...
[12/08 13:41:45    378s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[12/08 13:41:45    378s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[12/08 13:41:45    378s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/08 13:41:45    378s] 
[12/08 13:41:45    379s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:19 mem=1493.7M
[12/08 13:41:45    379s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:19 mem=1493.7M
[12/08 13:41:45    379s] Creating Lib Analyzer, finished. 
[12/08 13:41:45    379s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:19.1/1:16:12.0 (0.1), mem = 1493.7M
[12/08 13:41:45    379s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94791.5
[12/08 13:41:46    379s] 
[12/08 13:41:46    379s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[12/08 13:41:46    379s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1493.7M
[12/08 13:41:46    379s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1493.7M
[12/08 13:41:46    379s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 73.94
[12/08 13:41:46    379s] +----------+---------+--------+--------+------------+--------+
[12/08 13:41:46    379s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/08 13:41:46    379s] +----------+---------+--------+--------+------------+--------+
[12/08 13:41:46    379s] |    73.94%|        -|   0.000|   0.000|   0:00:00.0| 1493.7M|
[12/08 13:41:46    379s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[12/08 13:41:46    379s] |    73.94%|        0|   0.000|   0.000|   0:00:00.0| 1493.7M|
[12/08 13:41:47    380s] |    73.85%|       49|   0.000|   0.000|   0:00:01.0| 1531.9M|
[12/08 13:41:51    384s] |    71.71%|      913|   0.000|   0.000|   0:00:04.0| 1531.9M|
[12/08 13:41:52    385s] |    71.62%|       50|   0.000|   0.000|   0:00:01.0| 1531.9M|
[12/08 13:41:52    385s] |    71.61%|        5|   0.000|   0.000|   0:00:00.0| 1531.9M|
[12/08 13:41:52    385s] |    71.61%|        4|   0.000|   0.000|   0:00:00.0| 1531.9M|
[12/08 13:41:52    385s] |    71.61%|        4|   0.000|   0.000|   0:00:00.0| 1531.9M|
[12/08 13:41:52    385s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[12/08 13:41:52    385s] |    71.61%|        0|   0.000|   0.000|   0:00:00.0| 1531.9M|
[12/08 13:41:52    385s] +----------+---------+--------+--------+------------+--------+
[12/08 13:41:52    385s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.61
[12/08 13:41:52    385s] 
[12/08 13:41:52    385s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 47 Resize = 958 **
[12/08 13:41:52    385s] --------------------------------------------------------------
[12/08 13:41:52    385s] |                                   | Total     | Sequential |
[12/08 13:41:52    385s] --------------------------------------------------------------
[12/08 13:41:52    385s] | Num insts resized                 |     945  |      34    |
[12/08 13:41:52    385s] | Num insts undone                  |      18  |       0    |
[12/08 13:41:52    385s] | Num insts Downsized               |     945  |      34    |
[12/08 13:41:52    385s] | Num insts Samesized               |       0  |       0    |
[12/08 13:41:52    385s] | Num insts Upsized                 |       0  |       0    |
[12/08 13:41:52    385s] | Num multiple commits+uncommits    |      13  |       -    |
[12/08 13:41:52    385s] --------------------------------------------------------------
[12/08 13:41:52    385s] **** Begin NDR-Layer Usage Statistics ****
[12/08 13:41:52    385s] 0 Ndr or Layer constraints added by optimization 
[12/08 13:41:52    385s] **** End NDR-Layer Usage Statistics ****
[12/08 13:41:52    385s] End: Core Area Reclaim Optimization (cpu = 0:00:07.8) (real = 0:00:07.0) **
[12/08 13:41:52    385s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94791.5
[12/08 13:41:52    385s] *** AreaOpt [finish] : cpu/real = 0:00:06.9/0:00:07.0 (1.0), totSession cpu/real = 0:06:26.0/1:16:19.0 (0.1), mem = 1531.9M
[12/08 13:41:52    385s] Executing incremental physical updates
[12/08 13:41:52    385s] Executing incremental physical updates
[12/08 13:41:52    386s] End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:07, mem=1458.79M, totSessionCpu=0:06:26).
[12/08 13:41:53    386s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1458.8M
[12/08 13:41:53    386s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.065, MEM:1458.8M
[12/08 13:41:53    386s] **INFO: Flow update: Design is easy to close.
[12/08 13:41:53    386s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[12/08 13:41:53    386s] 
[12/08 13:41:53    386s] *** Start incrementalPlace ***
[12/08 13:41:53    386s] User Input Parameters:
[12/08 13:41:53    386s] - Congestion Driven    : On
[12/08 13:41:53    386s] - Timing Driven        : On
[12/08 13:41:53    386s] - Area-Violation Based : On
[12/08 13:41:53    386s] - Start Rollback Level : -5
[12/08 13:41:53    386s] - Legalized            : On
[12/08 13:41:53    386s] - Window Based         : Off
[12/08 13:41:53    386s] - eDen incr mode       : Off
[12/08 13:41:53    386s] 
[12/08 13:41:53    386s] no activity file in design. spp won't run.
[12/08 13:41:53    386s] Effort level <high> specified for reg2reg path_group
[12/08 13:41:53    386s] Collecting buffer chain nets ...
[12/08 13:41:53    386s] No Views given, use default active views for adaptive view pruning
[12/08 13:41:53    386s] SKP will enable view:
[12/08 13:41:53    386s]   default_emulate_view
[12/08 13:41:53    386s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1460.8M
[12/08 13:41:53    386s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.005, MEM:1460.8M
[12/08 13:41:53    386s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1460.8M
[12/08 13:41:53    386s] Starting Early Global Route congestion estimation: mem = 1460.8M
[12/08 13:41:53    386s] (I)       Started Loading and Dumping File ( Curr Mem: 1460.79 MB )
[12/08 13:41:53    386s] (I)       Reading DB...
[12/08 13:41:53    386s] (I)       Read data from FE... (mem=1460.8M)
[12/08 13:41:53    386s] (I)       Read nodes and places... (mem=1460.8M)
[12/08 13:41:53    386s] (I)       Done Read nodes and places (cpu=0.010s, mem=1462.9M)
[12/08 13:41:53    386s] (I)       Read nets... (mem=1462.9M)
[12/08 13:41:53    386s] (I)       Done Read nets (cpu=0.020s, mem=1466.2M)
[12/08 13:41:53    386s] (I)       Done Read data from FE (cpu=0.030s, mem=1466.2M)
[12/08 13:41:53    386s] (I)       before initializing RouteDB syMemory usage = 1466.2 MB
[12/08 13:41:53    386s] (I)       Honor MSV route constraint: false
[12/08 13:41:53    386s] (I)       Maximum routing layer  : 127
[12/08 13:41:53    386s] (I)       Minimum routing layer  : 2
[12/08 13:41:53    386s] (I)       Supply scale factor H  : 1.00
[12/08 13:41:53    386s] (I)       Supply scale factor V  : 1.00
[12/08 13:41:53    386s] (I)       Tracks used by clock wire: 0
[12/08 13:41:53    386s] (I)       Reverse direction      : 
[12/08 13:41:53    386s] (I)       Honor partition pin guides: true
[12/08 13:41:53    386s] (I)       Route selected nets only: false
[12/08 13:41:53    386s] (I)       Route secondary PG pins: false
[12/08 13:41:53    386s] (I)       Second PG max fanout   : 2147483647
[12/08 13:41:53    386s] (I)       Apply function for special wires: true
[12/08 13:41:53    386s] (I)       Layer by layer blockage reading: true
[12/08 13:41:53    386s] (I)       Offset calculation fix : true
[12/08 13:41:53    386s] (I)       Route stripe layer range: 
[12/08 13:41:53    386s] (I)       Honor partition fences : 
[12/08 13:41:53    386s] (I)       Honor partition pin    : 
[12/08 13:41:53    386s] (I)       Honor partition fences with feedthrough: 
[12/08 13:41:53    386s] (I)       Counted 2660 PG shapes. We will not process PG shapes layer by layer.
[12/08 13:41:53    386s] (I)       build grid graph
[12/08 13:41:53    386s] (I)       build grid graph start
[12/08 13:41:53    386s] [NR-eGR] Track table information for default rule: 
[12/08 13:41:53    386s] [NR-eGR] Metal1 has no routable track
[12/08 13:41:53    386s] [NR-eGR] Metal2 has single uniform track structure
[12/08 13:41:53    386s] [NR-eGR] Metal3 has single uniform track structure
[12/08 13:41:53    386s] [NR-eGR] Metal4 has single uniform track structure
[12/08 13:41:53    386s] [NR-eGR] Metal5 has single uniform track structure
[12/08 13:41:53    386s] [NR-eGR] Metal6 has single uniform track structure
[12/08 13:41:53    386s] [NR-eGR] Metal7 has single uniform track structure
[12/08 13:41:53    386s] [NR-eGR] Metal8 has single uniform track structure
[12/08 13:41:53    386s] [NR-eGR] Metal9 has single uniform track structure
[12/08 13:41:53    386s] [NR-eGR] Metal10 has single uniform track structure
[12/08 13:41:53    386s] [NR-eGR] Metal11 has single uniform track structure
[12/08 13:41:53    386s] (I)       build grid graph end
[12/08 13:41:53    386s] (I)       ===========================================================================
[12/08 13:41:53    386s] (I)       == Report All Rule Vias ==
[12/08 13:41:53    386s] (I)       ===========================================================================
[12/08 13:41:53    386s] (I)        Via Rule : (Default)
[12/08 13:41:53    386s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:41:53    386s] (I)       ---------------------------------------------------------------------------
[12/08 13:41:53    386s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[12/08 13:41:53    386s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[12/08 13:41:53    386s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[12/08 13:41:53    386s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[12/08 13:41:53    386s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[12/08 13:41:53    386s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[12/08 13:41:53    386s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[12/08 13:41:53    386s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[12/08 13:41:53    386s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[12/08 13:41:53    386s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[12/08 13:41:53    386s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)       ===========================================================================
[12/08 13:41:53    386s] (I)        Via Rule : LEFSpecialRouteSpec
[12/08 13:41:53    386s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:41:53    386s] (I)       ---------------------------------------------------------------------------
[12/08 13:41:53    386s] (I)        1    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)        2    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)        3    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)        4    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)        5    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)        6    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)        7    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)        8    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)        9    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)       10    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)       ===========================================================================
[12/08 13:41:53    386s] (I)        Via Rule : VLMDefaultSetup
[12/08 13:41:53    386s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:41:53    386s] (I)       ---------------------------------------------------------------------------
[12/08 13:41:53    386s] (I)        1    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)        2    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)        3    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)        4    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)        5    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)        6    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)        7    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)        8    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)        9    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)       10    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:41:53    386s] (I)       ===========================================================================
[12/08 13:41:53    386s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1466.16 MB )
[12/08 13:41:53    386s] (I)       Num PG vias on layer 1 : 0
[12/08 13:41:53    386s] (I)       Num PG vias on layer 2 : 0
[12/08 13:41:53    386s] (I)       Num PG vias on layer 3 : 0
[12/08 13:41:53    386s] (I)       Num PG vias on layer 4 : 0
[12/08 13:41:53    386s] (I)       Num PG vias on layer 5 : 0
[12/08 13:41:53    386s] (I)       Num PG vias on layer 6 : 0
[12/08 13:41:53    386s] (I)       Num PG vias on layer 7 : 0
[12/08 13:41:53    386s] (I)       Num PG vias on layer 8 : 0
[12/08 13:41:53    386s] (I)       Num PG vias on layer 9 : 0
[12/08 13:41:53    386s] (I)       Num PG vias on layer 10 : 0
[12/08 13:41:53    386s] (I)       Num PG vias on layer 11 : 0
[12/08 13:41:53    386s] [NR-eGR] Read 4306 PG shapes
[12/08 13:41:53    386s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1466.16 MB )
[12/08 13:41:53    386s] [NR-eGR] #Routing Blockages  : 0
[12/08 13:41:53    386s] [NR-eGR] #Instance Blockages : 0
[12/08 13:41:53    386s] [NR-eGR] #PG Blockages       : 4306
[12/08 13:41:53    386s] [NR-eGR] #Bump Blockages     : 0
[12/08 13:41:53    386s] [NR-eGR] #Boundary Blockages : 0
[12/08 13:41:53    386s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/08 13:41:53    386s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/08 13:41:53    386s] (I)       readDataFromPlaceDB
[12/08 13:41:53    386s] (I)       Read net information..
[12/08 13:41:53    386s] [NR-eGR] Read numTotalNets=12777  numIgnoredNets=0
[12/08 13:41:53    386s] (I)       Read testcase time = 0.000 seconds
[12/08 13:41:53    386s] 
[12/08 13:41:53    386s] (I)       early_global_route_priority property id does not exist.
[12/08 13:41:53    386s] (I)       Start initializing grid graph
[12/08 13:41:53    386s] (I)       End initializing grid graph
[12/08 13:41:53    386s] (I)       Model blockages into capacity
[12/08 13:41:53    386s] (I)       Read Num Blocks=4306  Num Prerouted Wires=0  Num CS=0
[12/08 13:41:53    386s] (I)       Started Modeling ( Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Started Modeling Layer 1 ( Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Started Modeling Layer 2 ( Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Layer 1 (V) : #blockages 500 : #preroutes 0
[12/08 13:41:53    386s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Started Modeling Layer 3 ( Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Layer 2 (H) : #blockages 500 : #preroutes 0
[12/08 13:41:53    386s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Started Modeling Layer 4 ( Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Layer 3 (V) : #blockages 500 : #preroutes 0
[12/08 13:41:53    386s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Started Modeling Layer 5 ( Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Layer 4 (H) : #blockages 500 : #preroutes 0
[12/08 13:41:53    386s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Started Modeling Layer 6 ( Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Layer 5 (V) : #blockages 500 : #preroutes 0
[12/08 13:41:53    386s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Started Modeling Layer 7 ( Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Layer 6 (H) : #blockages 500 : #preroutes 0
[12/08 13:41:53    386s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Started Modeling Layer 8 ( Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Layer 7 (V) : #blockages 500 : #preroutes 0
[12/08 13:41:53    386s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Started Modeling Layer 9 ( Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Layer 8 (H) : #blockages 500 : #preroutes 0
[12/08 13:41:53    386s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Started Modeling Layer 10 ( Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Layer 9 (V) : #blockages 275 : #preroutes 0
[12/08 13:41:53    386s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Started Modeling Layer 11 ( Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Layer 10 (H) : #blockages 31 : #preroutes 0
[12/08 13:41:53    386s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Number of ignored nets = 0
[12/08 13:41:53    386s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/08 13:41:53    386s] (I)       Number of clock nets = 1.  Ignored: No
[12/08 13:41:53    386s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/08 13:41:53    386s] (I)       Number of special nets = 0.  Ignored: Yes
[12/08 13:41:53    386s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/08 13:41:53    386s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/08 13:41:53    386s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/08 13:41:53    386s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/08 13:41:53    386s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/08 13:41:53    386s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/08 13:41:53    386s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1468.3 MB
[12/08 13:41:53    386s] (I)       Ndr track 0 does not exist
[12/08 13:41:53    386s] (I)       Layer1  viaCost=200.00
[12/08 13:41:53    386s] (I)       Layer2  viaCost=200.00
[12/08 13:41:53    386s] (I)       Layer3  viaCost=200.00
[12/08 13:41:53    386s] (I)       Layer4  viaCost=200.00
[12/08 13:41:53    386s] (I)       Layer5  viaCost=200.00
[12/08 13:41:53    386s] (I)       Layer6  viaCost=200.00
[12/08 13:41:53    386s] (I)       Layer7  viaCost=200.00
[12/08 13:41:53    386s] (I)       Layer8  viaCost=200.00
[12/08 13:41:53    386s] (I)       Layer9  viaCost=200.00
[12/08 13:41:53    386s] (I)       Layer10  viaCost=200.00
[12/08 13:41:53    386s] (I)       ---------------------Grid Graph Info--------------------
[12/08 13:41:53    386s] (I)       Routing area        : (0, 0) - (490000, 484120)
[12/08 13:41:53    386s] (I)       Core area           : (30000, 30020) - (460000, 454100)
[12/08 13:41:53    386s] (I)       Site width          :   400  (dbu)
[12/08 13:41:53    386s] (I)       Row height          :  3420  (dbu)
[12/08 13:41:53    386s] (I)       GCell width         :  3420  (dbu)
[12/08 13:41:53    386s] (I)       GCell height        :  3420  (dbu)
[12/08 13:41:53    386s] (I)       Grid                :   143   141    11
[12/08 13:41:53    386s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/08 13:41:53    386s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[12/08 13:41:53    386s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[12/08 13:41:53    386s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/08 13:41:53    386s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/08 13:41:53    386s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/08 13:41:53    386s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/08 13:41:53    386s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200   760
[12/08 13:41:53    386s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[12/08 13:41:53    386s] (I)       Total num of tracks :     0  1225  1274  1225  1274  1225  1274  1225  1274   489   509
[12/08 13:41:53    386s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/08 13:41:53    386s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/08 13:41:53    386s] (I)       --------------------------------------------------------
[12/08 13:41:53    386s] 
[12/08 13:41:53    386s] [NR-eGR] ============ Routing rule table ============
[12/08 13:41:53    386s] [NR-eGR] Rule id: 0  Nets: 12777 
[12/08 13:41:53    386s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/08 13:41:53    386s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[12/08 13:41:53    386s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[12/08 13:41:53    386s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[12/08 13:41:53    386s] [NR-eGR] ========================================
[12/08 13:41:53    386s] [NR-eGR] 
[12/08 13:41:53    386s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/08 13:41:53    386s] (I)       blocked tracks on layer2 : = 8500 / 172725 (4.92%)
[12/08 13:41:53    386s] (I)       blocked tracks on layer3 : = 1500 / 182182 (0.82%)
[12/08 13:41:53    386s] (I)       blocked tracks on layer4 : = 8500 / 172725 (4.92%)
[12/08 13:41:53    386s] (I)       blocked tracks on layer5 : = 1500 / 182182 (0.82%)
[12/08 13:41:53    386s] (I)       blocked tracks on layer6 : = 8500 / 172725 (4.92%)
[12/08 13:41:53    386s] (I)       blocked tracks on layer7 : = 1500 / 182182 (0.82%)
[12/08 13:41:53    386s] (I)       blocked tracks on layer8 : = 8500 / 172725 (4.92%)
[12/08 13:41:53    386s] (I)       blocked tracks on layer9 : = 3000 / 182182 (1.65%)
[12/08 13:41:53    386s] (I)       blocked tracks on layer10 : = 4370 / 68949 (6.34%)
[12/08 13:41:53    386s] (I)       blocked tracks on layer11 : = 12100 / 72787 (16.62%)
[12/08 13:41:53    386s] (I)       After initializing earlyGlobalRoute syMemory usage = 1468.3 MB
[12/08 13:41:53    386s] (I)       Finished Loading and Dumping File ( CPU: 0.10 sec, Real: 0.19 sec, Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Started Global Routing ( Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       ============= Initialization =============
[12/08 13:41:53    386s] (I)       totalPins=44870  totalGlobalPin=43118 (96.10%)
[12/08 13:41:53    386s] (I)       Started Build MST ( Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Generate topology with single threads
[12/08 13:41:53    386s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       total 2D Cap : 1528696 = (783198 H, 745498 V)
[12/08 13:41:53    386s] [NR-eGR] Layer group 1: route 12777 net(s) in layer range [2, 11]
[12/08 13:41:53    386s] (I)       ============  Phase 1a Route ============
[12/08 13:41:53    386s] (I)       Started Phase 1a ( Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1468.31 MB )
[12/08 13:41:53    386s] (I)       Usage: 121416 = (65163 H, 56253 V) = (8.32% H, 7.55% V) = (1.114e+05um H, 9.619e+04um V)
[12/08 13:41:53    386s] (I)       
[12/08 13:41:53    386s] (I)       ============  Phase 1b Route ============
[12/08 13:41:53    386s] (I)       Usage: 121416 = (65163 H, 56253 V) = (8.32% H, 7.55% V) = (1.114e+05um H, 9.619e+04um V)
[12/08 13:41:53    386s] (I)       
[12/08 13:41:53    386s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.076214e+05um
[12/08 13:41:53    386s] (I)       ============  Phase 1c Route ============
[12/08 13:41:53    386s] (I)       Usage: 121416 = (65163 H, 56253 V) = (8.32% H, 7.55% V) = (1.114e+05um H, 9.619e+04um V)
[12/08 13:41:53    386s] (I)       
[12/08 13:41:53    386s] (I)       ============  Phase 1d Route ============
[12/08 13:41:54    386s] (I)       Usage: 121416 = (65163 H, 56253 V) = (8.32% H, 7.55% V) = (1.114e+05um H, 9.619e+04um V)
[12/08 13:41:54    386s] (I)       
[12/08 13:41:54    386s] (I)       ============  Phase 1e Route ============
[12/08 13:41:54    386s] (I)       Started Phase 1e ( Curr Mem: 1468.31 MB )
[12/08 13:41:54    386s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1468.31 MB )
[12/08 13:41:54    386s] (I)       Usage: 121416 = (65163 H, 56253 V) = (8.32% H, 7.55% V) = (1.114e+05um H, 9.619e+04um V)
[12/08 13:41:54    386s] (I)       
[12/08 13:41:54    386s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.076214e+05um
[12/08 13:41:54    386s] [NR-eGR] 
[12/08 13:41:54    386s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1468.31 MB )
[12/08 13:41:54    386s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 13:41:54    386s] (I)       Finished Phase 1l ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1468.31 MB )
[12/08 13:41:54    386s] (I)       ============  Phase 1l Route ============
[12/08 13:41:54    386s] (I)       
[12/08 13:41:54    386s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/08 13:41:54    386s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/08 13:41:54    386s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/08 13:41:54    386s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[12/08 13:41:54    386s] [NR-eGR] --------------------------------------------------------------------------------
[12/08 13:41:54    386s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:54    386s] [NR-eGR]  Metal2  (2)        21( 0.10%)         3( 0.01%)         1( 0.00%)   ( 0.12%) 
[12/08 13:41:54    386s] [NR-eGR]  Metal3  (3)         5( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[12/08 13:41:54    386s] [NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:54    386s] [NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:54    386s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:54    386s] [NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:54    386s] [NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:54    386s] [NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:54    386s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:54    386s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/08 13:41:54    386s] [NR-eGR] --------------------------------------------------------------------------------
[12/08 13:41:54    386s] [NR-eGR] Total               26( 0.01%)         3( 0.00%)         1( 0.00%)   ( 0.02%) 
[12/08 13:41:54    386s] [NR-eGR] 
[12/08 13:41:54    386s] (I)       Finished Global Routing ( CPU: 0.14 sec, Real: 0.19 sec, Curr Mem: 1468.31 MB )
[12/08 13:41:54    386s] (I)       total 2D Cap : 1529722 = (783461 H, 746261 V)
[12/08 13:41:54    386s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/08 13:41:54    386s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/08 13:41:54    386s] Early Global Route congestion estimation runtime: 0.24 seconds, mem = 1468.3M
[12/08 13:41:54    386s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.240, REAL:0.396, MEM:1468.3M
[12/08 13:41:54    386s] OPERPROF: Starting HotSpotCal at level 1, MEM:1468.3M
[12/08 13:41:54    386s] [hotspot] +------------+---------------+---------------+
[12/08 13:41:54    386s] [hotspot] |            |   max hotspot | total hotspot |
[12/08 13:41:54    386s] [hotspot] +------------+---------------+---------------+
[12/08 13:41:54    386s] [hotspot] | normalized |          0.00 |          0.00 |
[12/08 13:41:54    386s] [hotspot] +------------+---------------+---------------+
[12/08 13:41:54    386s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/08 13:41:54    386s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/08 13:41:54    386s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:1468.3M
[12/08 13:41:54    386s] 
[12/08 13:41:54    386s] === incrementalPlace Internal Loop 1 ===
[12/08 13:41:54    386s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/08 13:41:54    386s] OPERPROF: Starting IPInitSPData at level 1, MEM:1468.3M
[12/08 13:41:54    386s] #spOpts: N=45 minPadR=1.1 
[12/08 13:41:54    386s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1468.3M
[12/08 13:41:54    386s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.085, MEM:1468.3M
[12/08 13:41:54    386s] OPERPROF:   Starting post-place ADS at level 2, MEM:1468.3M
[12/08 13:41:54    386s] ADSU 0.716 -> 0.716. GS 13.680
[12/08 13:41:54    386s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.020, REAL:0.022, MEM:1468.3M
[12/08 13:41:54    386s] OPERPROF:   Starting spMPad at level 2, MEM:1468.3M
[12/08 13:41:54    386s] OPERPROF:     Starting spContextMPad at level 3, MEM:1468.3M
[12/08 13:41:54    386s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1468.3M
[12/08 13:41:54    386s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.003, MEM:1468.3M
[12/08 13:41:54    386s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1468.3M
[12/08 13:41:54    386s] no activity file in design. spp won't run.
[12/08 13:41:54    386s] [spp] 0
[12/08 13:41:54    386s] [adp] 0:1:1:3
[12/08 13:41:54    386s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.003, MEM:1468.3M
[12/08 13:41:54    386s] SP #FI/SF FL/PI 0/0 12018/0
[12/08 13:41:54    386s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.130, REAL:0.141, MEM:1468.3M
[12/08 13:41:54    386s] PP off. flexM 0
[12/08 13:41:54    386s] OPERPROF: Starting CDPad at level 1, MEM:1468.3M
[12/08 13:41:54    386s] 3DP is on.
[12/08 13:41:54    386s] 3DP OF M2 0.004, M4 0.000. Diff 0
[12/08 13:41:54    386s] design sh 0.116.
[12/08 13:41:54    386s] design sh 0.116.
[12/08 13:41:54    386s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[12/08 13:41:54    386s] design sh 0.116.
[12/08 13:41:54    387s] CDPadU 0.903 -> 0.799. R=0.716, N=12018, GS=1.710
[12/08 13:41:54    387s] OPERPROF: Finished CDPad at level 1, CPU:0.290, REAL:0.290, MEM:1468.3M
[12/08 13:41:54    387s] OPERPROF: Starting InitSKP at level 1, MEM:1468.3M
[12/08 13:41:54    387s] no activity file in design. spp won't run.
[12/08 13:41:55    387s] no activity file in design. spp won't run.
[12/08 13:41:55    388s] *** Finished SKP initialization (cpu=0:00:01.1, real=0:00:01.0)***
[12/08 13:41:55    388s] OPERPROF: Finished InitSKP at level 1, CPU:1.120, REAL:1.130, MEM:1489.9M
[12/08 13:41:55    388s] NP #FI/FS/SF FL/PI: 0/0/0 12018/0
[12/08 13:41:55    388s] no activity file in design. spp won't run.
[12/08 13:41:55    388s] 
[12/08 13:41:55    388s] AB Est...
[12/08 13:41:55    388s] OPERPROF: Starting npPlace at level 1, MEM:1493.0M
[12/08 13:41:55    388s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.051, MEM:1529.0M
[12/08 13:41:56    388s] Iteration  4: Skipped, with CDP Off
[12/08 13:41:56    388s] 
[12/08 13:41:56    388s] AB Est...
[12/08 13:41:56    388s] OPERPROF: Starting npPlace at level 1, MEM:1529.0M
[12/08 13:41:56    388s] OPERPROF: Finished npPlace at level 1, CPU:0.040, REAL:0.041, MEM:1529.0M
[12/08 13:41:56    388s] Iteration  5: Skipped, with CDP Off
[12/08 13:41:56    388s] OPERPROF: Starting npPlace at level 1, MEM:1529.0M
[12/08 13:41:56    388s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[12/08 13:41:56    388s] No instances found in the vector
[12/08 13:41:56    388s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1529.0M, DRC: 0)
[12/08 13:41:56    388s] 0 (out of 0) MH cells were successfully legalized.
[12/08 13:41:59    392s] Iteration  6: Total net bbox = 1.600e+05 (8.72e+04 7.28e+04)
[12/08 13:41:59    392s]               Est.  stn bbox = 2.128e+05 (1.19e+05 9.34e+04)
[12/08 13:41:59    392s]               cpu = 0:00:03.3 real = 0:00:03.0 mem = 1531.4M
[12/08 13:41:59    392s] OPERPROF: Finished npPlace at level 1, CPU:3.290, REAL:3.297, MEM:1531.4M
[12/08 13:41:59    392s] no activity file in design. spp won't run.
[12/08 13:41:59    392s] NP #FI/FS/SF FL/PI: 0/0/0 12018/0
[12/08 13:41:59    392s] no activity file in design. spp won't run.
[12/08 13:41:59    392s] OPERPROF: Starting npPlace at level 1, MEM:1531.4M
[12/08 13:41:59    392s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/08 13:41:59    392s] No instances found in the vector
[12/08 13:41:59    392s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1531.4M, DRC: 0)
[12/08 13:41:59    392s] 0 (out of 0) MH cells were successfully legalized.
[12/08 13:42:02    394s] Iteration  7: Total net bbox = 1.641e+05 (8.89e+04 7.52e+04)
[12/08 13:42:02    394s]               Est.  stn bbox = 2.172e+05 (1.21e+05 9.61e+04)
[12/08 13:42:02    394s]               cpu = 0:00:02.4 real = 0:00:03.0 mem = 1519.4M
[12/08 13:42:02    394s] OPERPROF: Finished npPlace at level 1, CPU:2.430, REAL:2.439, MEM:1519.4M
[12/08 13:42:02    394s] no activity file in design. spp won't run.
[12/08 13:42:02    394s] NP #FI/FS/SF FL/PI: 0/0/0 12018/0
[12/08 13:42:02    394s] no activity file in design. spp won't run.
[12/08 13:42:02    395s] OPERPROF: Starting npPlace at level 1, MEM:1519.4M
[12/08 13:42:02    395s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/08 13:42:02    395s] No instances found in the vector
[12/08 13:42:02    395s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1519.4M, DRC: 0)
[12/08 13:42:02    395s] 0 (out of 0) MH cells were successfully legalized.
[12/08 13:42:06    398s] Iteration  8: Total net bbox = 1.628e+05 (8.85e+04 7.43e+04)
[12/08 13:42:06    398s]               Est.  stn bbox = 2.150e+05 (1.20e+05 9.50e+04)
[12/08 13:42:06    398s]               cpu = 0:00:03.8 real = 0:00:04.0 mem = 1514.4M
[12/08 13:42:06    398s] OPERPROF: Finished npPlace at level 1, CPU:3.780, REAL:3.755, MEM:1514.4M
[12/08 13:42:06    398s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1514.4M
[12/08 13:42:06    398s] Starting Early Global Route rough congestion estimation: mem = 1514.4M
[12/08 13:42:06    398s] (I)       Started Loading and Dumping File ( Curr Mem: 1514.40 MB )
[12/08 13:42:06    398s] (I)       Reading DB...
[12/08 13:42:06    398s] (I)       Read data from FE... (mem=1514.4M)
[12/08 13:42:06    398s] (I)       Read nodes and places... (mem=1514.4M)
[12/08 13:42:06    398s] (I)       Done Read nodes and places (cpu=0.000s, mem=1514.4M)
[12/08 13:42:06    398s] (I)       Read nets... (mem=1514.4M)
[12/08 13:42:06    398s] (I)       Done Read nets (cpu=0.030s, mem=1514.4M)
[12/08 13:42:06    398s] (I)       Done Read data from FE (cpu=0.030s, mem=1514.4M)
[12/08 13:42:06    398s] (I)       before initializing RouteDB syMemory usage = 1514.4 MB
[12/08 13:42:06    398s] (I)       Print mode             : 2
[12/08 13:42:06    398s] (I)       Stop if highly congested: false
[12/08 13:42:06    398s] (I)       Honor MSV route constraint: false
[12/08 13:42:06    398s] (I)       Maximum routing layer  : 127
[12/08 13:42:06    398s] (I)       Minimum routing layer  : 2
[12/08 13:42:06    398s] (I)       Supply scale factor H  : 1.00
[12/08 13:42:06    398s] (I)       Supply scale factor V  : 1.00
[12/08 13:42:06    398s] (I)       Tracks used by clock wire: 0
[12/08 13:42:06    398s] (I)       Reverse direction      : 
[12/08 13:42:06    398s] (I)       Honor partition pin guides: true
[12/08 13:42:06    398s] (I)       Route selected nets only: false
[12/08 13:42:06    398s] (I)       Route secondary PG pins: false
[12/08 13:42:06    398s] (I)       Second PG max fanout   : 2147483647
[12/08 13:42:06    398s] (I)       Assign partition pins  : false
[12/08 13:42:06    398s] (I)       Support large GCell    : true
[12/08 13:42:06    398s] (I)       Number of rows per GCell: 2
[12/08 13:42:06    398s] (I)       Max num rows per GCell : 32
[12/08 13:42:06    398s] (I)       Apply function for special wires: true
[12/08 13:42:06    398s] (I)       Layer by layer blockage reading: true
[12/08 13:42:06    398s] (I)       Offset calculation fix : true
[12/08 13:42:06    398s] (I)       Route stripe layer range: 
[12/08 13:42:06    398s] (I)       Honor partition fences : 
[12/08 13:42:06    398s] (I)       Honor partition pin    : 
[12/08 13:42:06    398s] (I)       Honor partition fences with feedthrough: 
[12/08 13:42:06    398s] (I)       Counted 2660 PG shapes. We will not process PG shapes layer by layer.
[12/08 13:42:06    398s] (I)       build grid graph
[12/08 13:42:06    398s] (I)       build grid graph start
[12/08 13:42:06    398s] [NR-eGR] Track table information for default rule: 
[12/08 13:42:06    398s] [NR-eGR] Metal1 has no routable track
[12/08 13:42:06    398s] [NR-eGR] Metal2 has single uniform track structure
[12/08 13:42:06    398s] [NR-eGR] Metal3 has single uniform track structure
[12/08 13:42:06    398s] [NR-eGR] Metal4 has single uniform track structure
[12/08 13:42:06    398s] [NR-eGR] Metal5 has single uniform track structure
[12/08 13:42:06    398s] [NR-eGR] Metal6 has single uniform track structure
[12/08 13:42:06    398s] [NR-eGR] Metal7 has single uniform track structure
[12/08 13:42:06    398s] [NR-eGR] Metal8 has single uniform track structure
[12/08 13:42:06    398s] [NR-eGR] Metal9 has single uniform track structure
[12/08 13:42:06    398s] [NR-eGR] Metal10 has single uniform track structure
[12/08 13:42:06    398s] [NR-eGR] Metal11 has single uniform track structure
[12/08 13:42:06    398s] (I)       build grid graph end
[12/08 13:42:06    398s] (I)       ===========================================================================
[12/08 13:42:06    398s] (I)       == Report All Rule Vias ==
[12/08 13:42:06    398s] (I)       ===========================================================================
[12/08 13:42:06    398s] (I)        Via Rule : (Default)
[12/08 13:42:06    398s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:42:06    398s] (I)       ---------------------------------------------------------------------------
[12/08 13:42:06    398s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[12/08 13:42:06    398s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[12/08 13:42:06    398s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[12/08 13:42:06    398s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[12/08 13:42:06    398s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[12/08 13:42:06    398s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[12/08 13:42:06    398s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[12/08 13:42:06    398s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[12/08 13:42:06    398s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[12/08 13:42:06    398s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[12/08 13:42:06    398s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)       ===========================================================================
[12/08 13:42:06    398s] (I)        Via Rule : LEFSpecialRouteSpec
[12/08 13:42:06    398s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:42:06    398s] (I)       ---------------------------------------------------------------------------
[12/08 13:42:06    398s] (I)        1    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)        2    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)        3    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)        4    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)        5    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)        6    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)        7    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)        8    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)        9    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)       10    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)       ===========================================================================
[12/08 13:42:06    398s] (I)        Via Rule : VLMDefaultSetup
[12/08 13:42:06    398s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:42:06    398s] (I)       ---------------------------------------------------------------------------
[12/08 13:42:06    398s] (I)        1    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)        2    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)        3    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)        4    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)        5    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)        6    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)        7    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)        8    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)        9    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)       10    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:42:06    398s] (I)       ===========================================================================
[12/08 13:42:06    398s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1514.40 MB )
[12/08 13:42:06    398s] (I)       Num PG vias on layer 1 : 0
[12/08 13:42:06    398s] (I)       Num PG vias on layer 2 : 0
[12/08 13:42:06    398s] (I)       Num PG vias on layer 3 : 0
[12/08 13:42:06    398s] (I)       Num PG vias on layer 4 : 0
[12/08 13:42:06    398s] (I)       Num PG vias on layer 5 : 0
[12/08 13:42:06    398s] (I)       Num PG vias on layer 6 : 0
[12/08 13:42:06    398s] (I)       Num PG vias on layer 7 : 0
[12/08 13:42:06    398s] (I)       Num PG vias on layer 8 : 0
[12/08 13:42:06    398s] (I)       Num PG vias on layer 9 : 0
[12/08 13:42:06    398s] (I)       Num PG vias on layer 10 : 0
[12/08 13:42:06    398s] (I)       Num PG vias on layer 11 : 0
[12/08 13:42:06    398s] [NR-eGR] Read 4306 PG shapes
[12/08 13:42:06    398s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1514.40 MB )
[12/08 13:42:06    398s] [NR-eGR] #Routing Blockages  : 0
[12/08 13:42:06    398s] [NR-eGR] #Instance Blockages : 0
[12/08 13:42:06    398s] [NR-eGR] #PG Blockages       : 4306
[12/08 13:42:06    398s] [NR-eGR] #Bump Blockages     : 0
[12/08 13:42:06    398s] [NR-eGR] #Boundary Blockages : 0
[12/08 13:42:06    398s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/08 13:42:06    398s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/08 13:42:06    398s] (I)       readDataFromPlaceDB
[12/08 13:42:06    398s] (I)       Read net information..
[12/08 13:42:06    398s] [NR-eGR] Read numTotalNets=12777  numIgnoredNets=0
[12/08 13:42:06    398s] (I)       Read testcase time = 0.000 seconds
[12/08 13:42:06    398s] 
[12/08 13:42:06    398s] (I)       early_global_route_priority property id does not exist.
[12/08 13:42:06    398s] (I)       Start initializing grid graph
[12/08 13:42:06    398s] (I)       End initializing grid graph
[12/08 13:42:06    398s] (I)       Model blockages into capacity
[12/08 13:42:06    398s] (I)       Read Num Blocks=4306  Num Prerouted Wires=0  Num CS=0
[12/08 13:42:06    398s] (I)       Started Modeling ( Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Started Modeling Layer 1 ( Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Started Modeling Layer 2 ( Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Layer 1 (V) : #blockages 500 : #preroutes 0
[12/08 13:42:06    398s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Started Modeling Layer 3 ( Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Layer 2 (H) : #blockages 500 : #preroutes 0
[12/08 13:42:06    398s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Started Modeling Layer 4 ( Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Layer 3 (V) : #blockages 500 : #preroutes 0
[12/08 13:42:06    398s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Started Modeling Layer 5 ( Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Layer 4 (H) : #blockages 500 : #preroutes 0
[12/08 13:42:06    398s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Started Modeling Layer 6 ( Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Layer 5 (V) : #blockages 500 : #preroutes 0
[12/08 13:42:06    398s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Started Modeling Layer 7 ( Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Layer 6 (H) : #blockages 500 : #preroutes 0
[12/08 13:42:06    398s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Started Modeling Layer 8 ( Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Layer 7 (V) : #blockages 500 : #preroutes 0
[12/08 13:42:06    398s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Started Modeling Layer 9 ( Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Layer 8 (H) : #blockages 500 : #preroutes 0
[12/08 13:42:06    398s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Started Modeling Layer 10 ( Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Layer 9 (V) : #blockages 275 : #preroutes 0
[12/08 13:42:06    398s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Started Modeling Layer 11 ( Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Layer 10 (H) : #blockages 31 : #preroutes 0
[12/08 13:42:06    398s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Number of ignored nets = 0
[12/08 13:42:06    398s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/08 13:42:06    398s] (I)       Number of clock nets = 1.  Ignored: No
[12/08 13:42:06    398s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/08 13:42:06    398s] (I)       Number of special nets = 0.  Ignored: Yes
[12/08 13:42:06    398s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/08 13:42:06    398s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/08 13:42:06    398s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/08 13:42:06    398s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/08 13:42:06    398s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/08 13:42:06    398s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/08 13:42:06    398s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1516.5 MB
[12/08 13:42:06    398s] (I)       Ndr track 0 does not exist
[12/08 13:42:06    398s] (I)       Layer1  viaCost=200.00
[12/08 13:42:06    398s] (I)       Layer2  viaCost=200.00
[12/08 13:42:06    398s] (I)       Layer3  viaCost=200.00
[12/08 13:42:06    398s] (I)       Layer4  viaCost=200.00
[12/08 13:42:06    398s] (I)       Layer5  viaCost=200.00
[12/08 13:42:06    398s] (I)       Layer6  viaCost=200.00
[12/08 13:42:06    398s] (I)       Layer7  viaCost=200.00
[12/08 13:42:06    398s] (I)       Layer8  viaCost=200.00
[12/08 13:42:06    398s] (I)       Layer9  viaCost=200.00
[12/08 13:42:06    398s] (I)       Layer10  viaCost=200.00
[12/08 13:42:06    398s] (I)       ---------------------Grid Graph Info--------------------
[12/08 13:42:06    398s] (I)       Routing area        : (0, 0) - (490000, 484120)
[12/08 13:42:06    398s] (I)       Core area           : (30000, 30020) - (460000, 454100)
[12/08 13:42:06    398s] (I)       Site width          :   400  (dbu)
[12/08 13:42:06    398s] (I)       Row height          :  3420  (dbu)
[12/08 13:42:06    398s] (I)       GCell width         :  6840  (dbu)
[12/08 13:42:06    398s] (I)       GCell height        :  6840  (dbu)
[12/08 13:42:06    398s] (I)       Grid                :    72    71    11
[12/08 13:42:06    398s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/08 13:42:06    398s] (I)       Vertical capacity   :     0  6840     0  6840     0  6840     0  6840     0  6840     0
[12/08 13:42:06    398s] (I)       Horizontal capacity :     0     0  6840     0  6840     0  6840     0  6840     0  6840
[12/08 13:42:06    398s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/08 13:42:06    398s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/08 13:42:06    398s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/08 13:42:06    398s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/08 13:42:06    398s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200   760
[12/08 13:42:06    398s] (I)       Num tracks per GCell: 28.50 17.10 18.00 17.10 18.00 17.10 18.00 17.10 18.00  6.84  7.20
[12/08 13:42:06    398s] (I)       Total num of tracks :     0  1225  1274  1225  1274  1225  1274  1225  1274   489   509
[12/08 13:42:06    398s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/08 13:42:06    398s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/08 13:42:06    398s] (I)       --------------------------------------------------------
[12/08 13:42:06    398s] 
[12/08 13:42:06    398s] [NR-eGR] ============ Routing rule table ============
[12/08 13:42:06    398s] [NR-eGR] Rule id: 0  Nets: 12777 
[12/08 13:42:06    398s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/08 13:42:06    398s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[12/08 13:42:06    398s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[12/08 13:42:06    398s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[12/08 13:42:06    398s] [NR-eGR] ========================================
[12/08 13:42:06    398s] [NR-eGR] 
[12/08 13:42:06    398s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/08 13:42:06    398s] (I)       blocked tracks on layer2 : = 4284 / 86975 (4.93%)
[12/08 13:42:06    398s] (I)       blocked tracks on layer3 : = 1000 / 91728 (1.09%)
[12/08 13:42:06    398s] (I)       blocked tracks on layer4 : = 4284 / 86975 (4.93%)
[12/08 13:42:06    398s] (I)       blocked tracks on layer5 : = 1000 / 91728 (1.09%)
[12/08 13:42:06    398s] (I)       blocked tracks on layer6 : = 4284 / 86975 (4.93%)
[12/08 13:42:06    398s] (I)       blocked tracks on layer7 : = 1000 / 91728 (1.09%)
[12/08 13:42:06    398s] (I)       blocked tracks on layer8 : = 4284 / 86975 (4.93%)
[12/08 13:42:06    398s] (I)       blocked tracks on layer9 : = 2000 / 91728 (2.18%)
[12/08 13:42:06    398s] (I)       blocked tracks on layer10 : = 2188 / 34719 (6.30%)
[12/08 13:42:06    398s] (I)       blocked tracks on layer11 : = 6072 / 36648 (16.57%)
[12/08 13:42:06    398s] (I)       After initializing earlyGlobalRoute syMemory usage = 1516.5 MB
[12/08 13:42:06    398s] (I)       Finished Loading and Dumping File ( CPU: 0.09 sec, Real: 0.17 sec, Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       ============= Initialization =============
[12/08 13:42:06    398s] (I)       numLocalWires=18939  numGlobalNetBranches=5700  numLocalNetBranches=3813
[12/08 13:42:06    398s] (I)       totalPins=44870  totalGlobalPin=32002 (71.32%)
[12/08 13:42:06    398s] (I)       Started Build MST ( Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Generate topology with single threads
[12/08 13:42:06    398s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       total 2D Cap : 770914 = (393433 H, 377481 V)
[12/08 13:42:06    398s] (I)       ============  Phase 1a Route ============
[12/08 13:42:06    398s] (I)       Started Phase 1a ( Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/08 13:42:06    398s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1516.55 MB )
[12/08 13:42:06    398s] (I)       Usage: 59664 = (32829 H, 26835 V) = (8.34% H, 7.11% V) = (1.123e+05um H, 9.178e+04um V)
[12/08 13:42:06    398s] (I)       
[12/08 13:42:06    398s] (I)       ============  Phase 1b Route ============
[12/08 13:42:06    398s] (I)       Usage: 59664 = (32829 H, 26835 V) = (8.34% H, 7.11% V) = (1.123e+05um H, 9.178e+04um V)
[12/08 13:42:06    398s] (I)       
[12/08 13:42:06    398s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/08 13:42:06    398s] 
[12/08 13:42:06    398s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/08 13:42:06    398s] Finished Early Global Route rough congestion estimation: mem = 1516.5M
[12/08 13:42:06    398s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.130, REAL:0.209, MEM:1516.5M
[12/08 13:42:06    398s] earlyGlobalRoute rough estimation gcell size 2 row height
[12/08 13:42:06    398s] OPERPROF: Starting CDPad at level 1, MEM:1516.5M
[12/08 13:42:06    399s] CDPadU 0.798 -> 0.799. R=0.716, N=12018, GS=3.420
[12/08 13:42:06    399s] OPERPROF: Finished CDPad at level 1, CPU:0.060, REAL:0.065, MEM:1516.5M
[12/08 13:42:06    399s] no activity file in design. spp won't run.
[12/08 13:42:06    399s] NP #FI/FS/SF FL/PI: 0/0/0 12018/0
[12/08 13:42:06    399s] no activity file in design. spp won't run.
[12/08 13:42:06    399s] OPERPROF: Starting npPlace at level 1, MEM:1516.5M
[12/08 13:42:06    399s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/08 13:42:06    399s] No instances found in the vector
[12/08 13:42:06    399s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1516.5M, DRC: 0)
[12/08 13:42:06    399s] 0 (out of 0) MH cells were successfully legalized.
[12/08 13:42:07    399s] OPERPROF: Finished npPlace at level 1, CPU:0.340, REAL:0.349, MEM:1514.5M
[12/08 13:42:07    399s] no activity file in design. spp won't run.
[12/08 13:42:07    399s] NP #FI/FS/SF FL/PI: 0/0/0 12018/0
[12/08 13:42:07    399s] no activity file in design. spp won't run.
[12/08 13:42:07    399s] OPERPROF: Starting npPlace at level 1, MEM:1514.5M
[12/08 13:42:07    399s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/08 13:42:07    399s] No instances found in the vector
[12/08 13:42:07    399s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1514.5M, DRC: 0)
[12/08 13:42:07    399s] 0 (out of 0) MH cells were successfully legalized.
[12/08 13:42:13    405s] Iteration  9: Total net bbox = 1.646e+05 (8.90e+04 7.56e+04)
[12/08 13:42:13    405s]               Est.  stn bbox = 2.154e+05 (1.19e+05 9.60e+04)
[12/08 13:42:13    405s]               cpu = 0:00:05.9 real = 0:00:06.0 mem = 1514.5M
[12/08 13:42:13    405s] OPERPROF: Finished npPlace at level 1, CPU:5.870, REAL:5.872, MEM:1514.5M
[12/08 13:42:13    405s] no activity file in design. spp won't run.
[12/08 13:42:13    405s] NP #FI/FS/SF FL/PI: 0/0/0 12018/0
[12/08 13:42:13    405s] no activity file in design. spp won't run.
[12/08 13:42:13    405s] OPERPROF: Starting npPlace at level 1, MEM:1514.5M
[12/08 13:42:13    405s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/08 13:42:13    405s] No instances found in the vector
[12/08 13:42:13    405s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1514.5M, DRC: 0)
[12/08 13:42:13    405s] 0 (out of 0) MH cells were successfully legalized.
[12/08 13:42:14    407s] Iteration 10: Total net bbox = 1.682e+05 (9.04e+04 7.78e+04)
[12/08 13:42:14    407s]               Est.  stn bbox = 2.185e+05 (1.21e+05 9.78e+04)
[12/08 13:42:14    407s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1514.5M
[12/08 13:42:14    407s] OPERPROF: Finished npPlace at level 1, CPU:1.360, REAL:1.367, MEM:1514.5M
[12/08 13:42:14    407s] Move report: Timing Driven Placement moves 12018 insts, mean move: 7.06 um, max move: 88.01 um
[12/08 13:42:14    407s] 	Max move on inst (FE_OFC193_mem_la_wdata_6): (123.00, 115.90) --> (123.01, 203.90)
[12/08 13:42:14    407s] no activity file in design. spp won't run.
[12/08 13:42:14    407s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1514.5M
[12/08 13:42:14    407s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1514.5M
[12/08 13:42:14    407s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.002, MEM:1514.5M
[12/08 13:42:14    407s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1514.5M
[12/08 13:42:14    407s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1513.9M
[12/08 13:42:14    407s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.012, MEM:1513.9M
[12/08 13:42:14    407s] 
[12/08 13:42:14    407s] Finished Incremental Placement (cpu=0:00:20.4, real=0:00:20.0, mem=1513.9M)
[12/08 13:42:14    407s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/08 13:42:14    407s] Type 'man IMPSP-9025' for more detail.
[12/08 13:42:14    407s] CongRepair sets shifter mode to gplace
[12/08 13:42:14    407s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1513.9M
[12/08 13:42:14    407s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1513.9M
[12/08 13:42:14    407s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1513.9M
[12/08 13:42:14    407s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[12/08 13:42:14    407s] All LLGs are deleted
[12/08 13:42:14    407s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1513.9M
[12/08 13:42:14    407s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:1513.9M
[12/08 13:42:14    407s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1513.9M
[12/08 13:42:14    407s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1513.9M
[12/08 13:42:14    407s] Core basic site is CoreSite
[12/08 13:42:14    407s] SiteArray: non-trimmed site array dimensions = 124 x 1075
[12/08 13:42:14    407s] SiteArray: use 634,880 bytes
[12/08 13:42:14    407s] SiteArray: current memory after site array memory allocation 1514.5M
[12/08 13:42:14    407s] SiteArray: FP blocked sites are writable
[12/08 13:42:14    407s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/08 13:42:14    407s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1514.5M
[12/08 13:42:14    407s] Process 381 wires and vias for routing blockage and capacity analysis
[12/08 13:42:14    407s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.000, MEM:1514.5M
[12/08 13:42:14    407s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.060, REAL:0.062, MEM:1514.5M
[12/08 13:42:14    407s] OPERPROF:         Starting CMU at level 5, MEM:1514.5M
[12/08 13:42:14    407s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:1514.5M
[12/08 13:42:14    407s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.060, REAL:0.069, MEM:1514.5M
[12/08 13:42:14    407s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1514.5MB).
[12/08 13:42:14    407s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.080, REAL:0.083, MEM:1514.5M
[12/08 13:42:14    407s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.080, REAL:0.083, MEM:1514.5M
[12/08 13:42:14    407s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94791.2
[12/08 13:42:14    407s] OPERPROF:   Starting RefinePlace at level 2, MEM:1514.5M
[12/08 13:42:14    407s] *** Starting refinePlace (0:06:47 mem=1514.5M) ***
[12/08 13:42:14    407s] Total net bbox length = 1.707e+05 (9.268e+04 7.802e+04) (ext = 8.052e+03)
[12/08 13:42:14    407s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 13:42:14    407s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1514.5M
[12/08 13:42:14    407s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:1514.5M
[12/08 13:42:14    407s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1514.5M
[12/08 13:42:14    407s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:1514.5M
[12/08 13:42:14    407s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1514.5M
[12/08 13:42:14    407s] Starting refinePlace ...
[12/08 13:42:14    407s] ** Cut row section cpu time 0:00:00.0.
[12/08 13:42:14    407s]    Spread Effort: high, pre-route mode, useDDP on.
[12/08 13:42:14    407s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1514.5MB) @(0:06:47 - 0:06:47).
[12/08 13:42:14    407s] Move report: preRPlace moves 11874 insts, mean move: 0.53 um, max move: 2.81 um
[12/08 13:42:14    407s] 	Max move on inst (genblk1.pcpi_mul_mul_2366_47_g49593): (206.03, 156.30) --> (208.20, 156.94)
[12/08 13:42:14    407s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: MX2X1
[12/08 13:42:14    407s] wireLenOptFixPriorityInst 0 inst fixed
[12/08 13:42:14    407s] Placement tweakage begins.
[12/08 13:42:14    407s] wire length = 2.166e+05
[12/08 13:42:15    408s] wire length = 2.154e+05
[12/08 13:42:15    408s] Placement tweakage ends.
[12/08 13:42:15    408s] Move report: tweak moves 2300 insts, mean move: 1.67 um, max move: 15.80 um
[12/08 13:42:15    408s] 	Max move on inst (FE_OFC360_pcpi_rs1_7): (76.60, 139.84) --> (60.80, 139.84)
[12/08 13:42:15    408s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:01.0, mem=1514.5MB) @(0:06:47 - 0:06:48).
[12/08 13:42:15    408s] 
[12/08 13:42:15    408s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/08 13:42:15    408s] Move report: legalization moves 206 insts, mean move: 1.87 um, max move: 9.20 um
[12/08 13:42:15    408s] 	Max move on inst (FE_OFC654_n_16128): (82.51, 73.73) --> (75.60, 71.44)
[12/08 13:42:15    408s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1514.5MB) @(0:06:48 - 0:06:48).
[12/08 13:42:15    408s] Move report: Detail placement moves 12018 insts, mean move: 0.83 um, max move: 15.98 um
[12/08 13:42:15    408s] 	Max move on inst (FE_OFC360_pcpi_rs1_7): (76.28, 140.34) --> (60.80, 139.84)
[12/08 13:42:15    408s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1514.5MB
[12/08 13:42:15    408s] Statistics of distance of Instance movement in refine placement:
[12/08 13:42:15    408s]   maximum (X+Y) =        15.98 um
[12/08 13:42:15    408s]   inst (FE_OFC360_pcpi_rs1_7) with max move: (76.278, 140.34) -> (60.8, 139.84)
[12/08 13:42:15    408s]   mean    (X+Y) =         0.83 um
[12/08 13:42:15    408s] Summary Report:
[12/08 13:42:15    408s] Instances move: 12018 (out of 12018 movable)
[12/08 13:42:15    408s] Instances flipped: 0
[12/08 13:42:15    408s] Mean displacement: 0.83 um
[12/08 13:42:15    408s] Max displacement: 15.98 um (Instance: FE_OFC360_pcpi_rs1_7) (76.278, 140.34) -> (60.8, 139.84)
[12/08 13:42:15    408s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[12/08 13:42:15    408s] Total instances moved : 12018
[12/08 13:42:15    408s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.200, REAL:1.210, MEM:1514.5M
[12/08 13:42:15    408s] Total net bbox length = 1.714e+05 (9.242e+04 7.895e+04) (ext = 8.047e+03)
[12/08 13:42:15    408s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1514.5MB
[12/08 13:42:15    408s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=1514.5MB) @(0:06:47 - 0:06:48).
[12/08 13:42:15    408s] *** Finished refinePlace (0:06:48 mem=1514.5M) ***
[12/08 13:42:15    408s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94791.2
[12/08 13:42:15    408s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.220, REAL:1.242, MEM:1514.5M
[12/08 13:42:16    408s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.340, REAL:1.363, MEM:1514.5M
[12/08 13:42:16    408s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1514.5M
[12/08 13:42:16    408s] Starting Early Global Route congestion estimation: mem = 1514.5M
[12/08 13:42:16    408s] (I)       Started Loading and Dumping File ( Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Reading DB...
[12/08 13:42:16    408s] (I)       Read data from FE... (mem=1514.5M)
[12/08 13:42:16    408s] (I)       Read nodes and places... (mem=1514.5M)
[12/08 13:42:16    408s] (I)       Done Read nodes and places (cpu=0.010s, mem=1514.5M)
[12/08 13:42:16    408s] (I)       Read nets... (mem=1514.5M)
[12/08 13:42:16    408s] (I)       Done Read nets (cpu=0.030s, mem=1514.5M)
[12/08 13:42:16    408s] (I)       Done Read data from FE (cpu=0.040s, mem=1514.5M)
[12/08 13:42:16    408s] (I)       before initializing RouteDB syMemory usage = 1514.5 MB
[12/08 13:42:16    408s] (I)       Honor MSV route constraint: false
[12/08 13:42:16    408s] (I)       Maximum routing layer  : 127
[12/08 13:42:16    408s] (I)       Minimum routing layer  : 2
[12/08 13:42:16    408s] (I)       Supply scale factor H  : 1.00
[12/08 13:42:16    408s] (I)       Supply scale factor V  : 1.00
[12/08 13:42:16    408s] (I)       Tracks used by clock wire: 0
[12/08 13:42:16    408s] (I)       Reverse direction      : 
[12/08 13:42:16    408s] (I)       Honor partition pin guides: true
[12/08 13:42:16    408s] (I)       Route selected nets only: false
[12/08 13:42:16    408s] (I)       Route secondary PG pins: false
[12/08 13:42:16    408s] (I)       Second PG max fanout   : 2147483647
[12/08 13:42:16    408s] (I)       Apply function for special wires: true
[12/08 13:42:16    408s] (I)       Layer by layer blockage reading: true
[12/08 13:42:16    408s] (I)       Offset calculation fix : true
[12/08 13:42:16    408s] (I)       Route stripe layer range: 
[12/08 13:42:16    408s] (I)       Honor partition fences : 
[12/08 13:42:16    408s] (I)       Honor partition pin    : 
[12/08 13:42:16    408s] (I)       Honor partition fences with feedthrough: 
[12/08 13:42:16    408s] (I)       Counted 2660 PG shapes. We will not process PG shapes layer by layer.
[12/08 13:42:16    408s] (I)       build grid graph
[12/08 13:42:16    408s] (I)       build grid graph start
[12/08 13:42:16    408s] [NR-eGR] Track table information for default rule: 
[12/08 13:42:16    408s] [NR-eGR] Metal1 has no routable track
[12/08 13:42:16    408s] [NR-eGR] Metal2 has single uniform track structure
[12/08 13:42:16    408s] [NR-eGR] Metal3 has single uniform track structure
[12/08 13:42:16    408s] [NR-eGR] Metal4 has single uniform track structure
[12/08 13:42:16    408s] [NR-eGR] Metal5 has single uniform track structure
[12/08 13:42:16    408s] [NR-eGR] Metal6 has single uniform track structure
[12/08 13:42:16    408s] [NR-eGR] Metal7 has single uniform track structure
[12/08 13:42:16    408s] [NR-eGR] Metal8 has single uniform track structure
[12/08 13:42:16    408s] [NR-eGR] Metal9 has single uniform track structure
[12/08 13:42:16    408s] [NR-eGR] Metal10 has single uniform track structure
[12/08 13:42:16    408s] [NR-eGR] Metal11 has single uniform track structure
[12/08 13:42:16    408s] (I)       build grid graph end
[12/08 13:42:16    408s] (I)       ===========================================================================
[12/08 13:42:16    408s] (I)       == Report All Rule Vias ==
[12/08 13:42:16    408s] (I)       ===========================================================================
[12/08 13:42:16    408s] (I)        Via Rule : (Default)
[12/08 13:42:16    408s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:42:16    408s] (I)       ---------------------------------------------------------------------------
[12/08 13:42:16    408s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[12/08 13:42:16    408s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[12/08 13:42:16    408s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[12/08 13:42:16    408s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[12/08 13:42:16    408s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[12/08 13:42:16    408s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[12/08 13:42:16    408s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[12/08 13:42:16    408s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[12/08 13:42:16    408s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[12/08 13:42:16    408s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[12/08 13:42:16    408s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)       ===========================================================================
[12/08 13:42:16    408s] (I)        Via Rule : LEFSpecialRouteSpec
[12/08 13:42:16    408s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:42:16    408s] (I)       ---------------------------------------------------------------------------
[12/08 13:42:16    408s] (I)        1    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)        2    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)        3    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)        4    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)        5    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)        6    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)        7    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)        8    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)        9    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)       10    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)       ===========================================================================
[12/08 13:42:16    408s] (I)        Via Rule : VLMDefaultSetup
[12/08 13:42:16    408s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:42:16    408s] (I)       ---------------------------------------------------------------------------
[12/08 13:42:16    408s] (I)        1    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)        2    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)        3    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)        4    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)        5    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)        6    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)        7    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)        8    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)        9    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)       10    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:42:16    408s] (I)       ===========================================================================
[12/08 13:42:16    408s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Num PG vias on layer 1 : 0
[12/08 13:42:16    408s] (I)       Num PG vias on layer 2 : 0
[12/08 13:42:16    408s] (I)       Num PG vias on layer 3 : 0
[12/08 13:42:16    408s] (I)       Num PG vias on layer 4 : 0
[12/08 13:42:16    408s] (I)       Num PG vias on layer 5 : 0
[12/08 13:42:16    408s] (I)       Num PG vias on layer 6 : 0
[12/08 13:42:16    408s] (I)       Num PG vias on layer 7 : 0
[12/08 13:42:16    408s] (I)       Num PG vias on layer 8 : 0
[12/08 13:42:16    408s] (I)       Num PG vias on layer 9 : 0
[12/08 13:42:16    408s] (I)       Num PG vias on layer 10 : 0
[12/08 13:42:16    408s] (I)       Num PG vias on layer 11 : 0
[12/08 13:42:16    408s] [NR-eGR] Read 4306 PG shapes
[12/08 13:42:16    408s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] [NR-eGR] #Routing Blockages  : 0
[12/08 13:42:16    408s] [NR-eGR] #Instance Blockages : 0
[12/08 13:42:16    408s] [NR-eGR] #PG Blockages       : 4306
[12/08 13:42:16    408s] [NR-eGR] #Bump Blockages     : 0
[12/08 13:42:16    408s] [NR-eGR] #Boundary Blockages : 0
[12/08 13:42:16    408s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/08 13:42:16    408s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/08 13:42:16    408s] (I)       readDataFromPlaceDB
[12/08 13:42:16    408s] (I)       Read net information..
[12/08 13:42:16    408s] [NR-eGR] Read numTotalNets=12777  numIgnoredNets=0
[12/08 13:42:16    408s] (I)       Read testcase time = 0.010 seconds
[12/08 13:42:16    408s] 
[12/08 13:42:16    408s] (I)       early_global_route_priority property id does not exist.
[12/08 13:42:16    408s] (I)       Start initializing grid graph
[12/08 13:42:16    408s] (I)       End initializing grid graph
[12/08 13:42:16    408s] (I)       Model blockages into capacity
[12/08 13:42:16    408s] (I)       Read Num Blocks=4306  Num Prerouted Wires=0  Num CS=0
[12/08 13:42:16    408s] (I)       Started Modeling ( Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Started Modeling Layer 1 ( Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Started Modeling Layer 2 ( Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Layer 1 (V) : #blockages 500 : #preroutes 0
[12/08 13:42:16    408s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Started Modeling Layer 3 ( Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Layer 2 (H) : #blockages 500 : #preroutes 0
[12/08 13:42:16    408s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Started Modeling Layer 4 ( Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Layer 3 (V) : #blockages 500 : #preroutes 0
[12/08 13:42:16    408s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Started Modeling Layer 5 ( Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Layer 4 (H) : #blockages 500 : #preroutes 0
[12/08 13:42:16    408s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Started Modeling Layer 6 ( Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Layer 5 (V) : #blockages 500 : #preroutes 0
[12/08 13:42:16    408s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Started Modeling Layer 7 ( Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Layer 6 (H) : #blockages 500 : #preroutes 0
[12/08 13:42:16    408s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Started Modeling Layer 8 ( Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Layer 7 (V) : #blockages 500 : #preroutes 0
[12/08 13:42:16    408s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Started Modeling Layer 9 ( Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Layer 8 (H) : #blockages 500 : #preroutes 0
[12/08 13:42:16    408s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Started Modeling Layer 10 ( Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Layer 9 (V) : #blockages 275 : #preroutes 0
[12/08 13:42:16    408s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Started Modeling Layer 11 ( Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Layer 10 (H) : #blockages 31 : #preroutes 0
[12/08 13:42:16    408s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Number of ignored nets = 0
[12/08 13:42:16    408s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/08 13:42:16    408s] (I)       Number of clock nets = 1.  Ignored: No
[12/08 13:42:16    408s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/08 13:42:16    408s] (I)       Number of special nets = 0.  Ignored: Yes
[12/08 13:42:16    408s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/08 13:42:16    408s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/08 13:42:16    408s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/08 13:42:16    408s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/08 13:42:16    408s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/08 13:42:16    408s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/08 13:42:16    408s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1514.5 MB
[12/08 13:42:16    408s] (I)       Ndr track 0 does not exist
[12/08 13:42:16    408s] (I)       Layer1  viaCost=200.00
[12/08 13:42:16    408s] (I)       Layer2  viaCost=200.00
[12/08 13:42:16    408s] (I)       Layer3  viaCost=200.00
[12/08 13:42:16    408s] (I)       Layer4  viaCost=200.00
[12/08 13:42:16    408s] (I)       Layer5  viaCost=200.00
[12/08 13:42:16    408s] (I)       Layer6  viaCost=200.00
[12/08 13:42:16    408s] (I)       Layer7  viaCost=200.00
[12/08 13:42:16    408s] (I)       Layer8  viaCost=200.00
[12/08 13:42:16    408s] (I)       Layer9  viaCost=200.00
[12/08 13:42:16    408s] (I)       Layer10  viaCost=200.00
[12/08 13:42:16    408s] (I)       ---------------------Grid Graph Info--------------------
[12/08 13:42:16    408s] (I)       Routing area        : (0, 0) - (490000, 484120)
[12/08 13:42:16    408s] (I)       Core area           : (30000, 30020) - (460000, 454100)
[12/08 13:42:16    408s] (I)       Site width          :   400  (dbu)
[12/08 13:42:16    408s] (I)       Row height          :  3420  (dbu)
[12/08 13:42:16    408s] (I)       GCell width         :  3420  (dbu)
[12/08 13:42:16    408s] (I)       GCell height        :  3420  (dbu)
[12/08 13:42:16    408s] (I)       Grid                :   143   141    11
[12/08 13:42:16    408s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/08 13:42:16    408s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[12/08 13:42:16    408s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[12/08 13:42:16    408s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/08 13:42:16    408s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/08 13:42:16    408s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/08 13:42:16    408s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/08 13:42:16    408s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200   760
[12/08 13:42:16    408s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[12/08 13:42:16    408s] (I)       Total num of tracks :     0  1225  1274  1225  1274  1225  1274  1225  1274   489   509
[12/08 13:42:16    408s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/08 13:42:16    408s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/08 13:42:16    408s] (I)       --------------------------------------------------------
[12/08 13:42:16    408s] 
[12/08 13:42:16    408s] [NR-eGR] ============ Routing rule table ============
[12/08 13:42:16    408s] [NR-eGR] Rule id: 0  Nets: 12777 
[12/08 13:42:16    408s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/08 13:42:16    408s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[12/08 13:42:16    408s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[12/08 13:42:16    408s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[12/08 13:42:16    408s] [NR-eGR] ========================================
[12/08 13:42:16    408s] [NR-eGR] 
[12/08 13:42:16    408s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/08 13:42:16    408s] (I)       blocked tracks on layer2 : = 8500 / 172725 (4.92%)
[12/08 13:42:16    408s] (I)       blocked tracks on layer3 : = 1500 / 182182 (0.82%)
[12/08 13:42:16    408s] (I)       blocked tracks on layer4 : = 8500 / 172725 (4.92%)
[12/08 13:42:16    408s] (I)       blocked tracks on layer5 : = 1500 / 182182 (0.82%)
[12/08 13:42:16    408s] (I)       blocked tracks on layer6 : = 8500 / 172725 (4.92%)
[12/08 13:42:16    408s] (I)       blocked tracks on layer7 : = 1500 / 182182 (0.82%)
[12/08 13:42:16    408s] (I)       blocked tracks on layer8 : = 8500 / 172725 (4.92%)
[12/08 13:42:16    408s] (I)       blocked tracks on layer9 : = 3000 / 182182 (1.65%)
[12/08 13:42:16    408s] (I)       blocked tracks on layer10 : = 4370 / 68949 (6.34%)
[12/08 13:42:16    408s] (I)       blocked tracks on layer11 : = 12100 / 72787 (16.62%)
[12/08 13:42:16    408s] (I)       After initializing earlyGlobalRoute syMemory usage = 1514.5 MB
[12/08 13:42:16    408s] (I)       Finished Loading and Dumping File ( CPU: 0.11 sec, Real: 0.21 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Started Global Routing ( Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       ============= Initialization =============
[12/08 13:42:16    408s] (I)       totalPins=44870  totalGlobalPin=43438 (96.81%)
[12/08 13:42:16    408s] (I)       Started Build MST ( Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Generate topology with single threads
[12/08 13:42:16    408s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       total 2D Cap : 1528696 = (783198 H, 745498 V)
[12/08 13:42:16    408s] [NR-eGR] Layer group 1: route 12777 net(s) in layer range [2, 11]
[12/08 13:42:16    408s] (I)       ============  Phase 1a Route ============
[12/08 13:42:16    408s] (I)       Started Phase 1a ( Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Usage: 121805 = (65691 H, 56114 V) = (8.39% H, 7.53% V) = (1.123e+05um H, 9.595e+04um V)
[12/08 13:42:16    408s] (I)       
[12/08 13:42:16    408s] (I)       ============  Phase 1b Route ============
[12/08 13:42:16    408s] (I)       Usage: 121805 = (65691 H, 56114 V) = (8.39% H, 7.53% V) = (1.123e+05um H, 9.595e+04um V)
[12/08 13:42:16    408s] (I)       
[12/08 13:42:16    408s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.082865e+05um
[12/08 13:42:16    408s] (I)       ============  Phase 1c Route ============
[12/08 13:42:16    408s] (I)       Usage: 121805 = (65691 H, 56114 V) = (8.39% H, 7.53% V) = (1.123e+05um H, 9.595e+04um V)
[12/08 13:42:16    408s] (I)       
[12/08 13:42:16    408s] (I)       ============  Phase 1d Route ============
[12/08 13:42:16    408s] (I)       Usage: 121805 = (65691 H, 56114 V) = (8.39% H, 7.53% V) = (1.123e+05um H, 9.595e+04um V)
[12/08 13:42:16    408s] (I)       
[12/08 13:42:16    408s] (I)       ============  Phase 1e Route ============
[12/08 13:42:16    408s] (I)       Started Phase 1e ( Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Usage: 121805 = (65691 H, 56114 V) = (8.39% H, 7.53% V) = (1.123e+05um H, 9.595e+04um V)
[12/08 13:42:16    408s] (I)       
[12/08 13:42:16    408s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.082865e+05um
[12/08 13:42:16    408s] [NR-eGR] 
[12/08 13:42:16    408s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 13:42:16    408s] (I)       Finished Phase 1l ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       ============  Phase 1l Route ============
[12/08 13:42:16    408s] (I)       
[12/08 13:42:16    408s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/08 13:42:16    408s] [NR-eGR]                        OverCon            
[12/08 13:42:16    408s] [NR-eGR]                         #Gcell     %Gcell
[12/08 13:42:16    408s] [NR-eGR]       Layer                (1)    OverCon 
[12/08 13:42:16    408s] [NR-eGR] ----------------------------------------------
[12/08 13:42:16    408s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/08 13:42:16    408s] [NR-eGR]  Metal2  (2)         6( 0.03%)   ( 0.03%) 
[12/08 13:42:16    408s] [NR-eGR]  Metal3  (3)         1( 0.00%)   ( 0.00%) 
[12/08 13:42:16    408s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/08 13:42:16    408s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/08 13:42:16    408s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/08 13:42:16    408s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[12/08 13:42:16    408s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[12/08 13:42:16    408s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[12/08 13:42:16    408s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/08 13:42:16    408s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[12/08 13:42:16    408s] [NR-eGR] ----------------------------------------------
[12/08 13:42:16    408s] [NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[12/08 13:42:16    408s] [NR-eGR] 
[12/08 13:42:16    408s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.19 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       total 2D Cap : 1529722 = (783461 H, 746261 V)
[12/08 13:42:16    408s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/08 13:42:16    408s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/08 13:42:16    408s] Early Global Route congestion estimation runtime: 0.27 seconds, mem = 1514.5M
[12/08 13:42:16    408s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.270, REAL:0.408, MEM:1514.5M
[12/08 13:42:16    408s] OPERPROF: Starting HotSpotCal at level 1, MEM:1514.5M
[12/08 13:42:16    408s] [hotspot] +------------+---------------+---------------+
[12/08 13:42:16    408s] [hotspot] |            |   max hotspot | total hotspot |
[12/08 13:42:16    408s] [hotspot] +------------+---------------+---------------+
[12/08 13:42:16    408s] [hotspot] | normalized |          0.00 |          0.00 |
[12/08 13:42:16    408s] [hotspot] +------------+---------------+---------------+
[12/08 13:42:16    408s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/08 13:42:16    408s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/08 13:42:16    408s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1514.5M
[12/08 13:42:16    408s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1514.5M
[12/08 13:42:16    408s] Starting Early Global Route wiring: mem = 1514.5M
[12/08 13:42:16    408s] (I)       ============= track Assignment ============
[12/08 13:42:16    408s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Started Greedy Track Assignment ( Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[12/08 13:42:16    408s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    408s] (I)       Run Multi-thread track assignment
[12/08 13:42:16    409s] (I)       Finished Greedy Track Assignment ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1514.55 MB )
[12/08 13:42:16    409s] [NR-eGR] --------------------------------------------------------------------------
[12/08 13:42:16    409s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 44566
[12/08 13:42:16    409s] [NR-eGR] Metal2  (2V) length: 6.934052e+04um, number of vias: 64016
[12/08 13:42:16    409s] [NR-eGR] Metal3  (3H) length: 9.048654e+04um, number of vias: 6230
[12/08 13:42:16    409s] [NR-eGR] Metal4  (4V) length: 3.177074e+04um, number of vias: 2671
[12/08 13:42:16    409s] [NR-eGR] Metal5  (5H) length: 2.340383e+04um, number of vias: 301
[12/08 13:42:16    409s] [NR-eGR] Metal6  (6V) length: 3.058925e+03um, number of vias: 70
[12/08 13:42:16    409s] [NR-eGR] Metal7  (7H) length: 9.060000e+02um, number of vias: 36
[12/08 13:42:16    409s] [NR-eGR] Metal8  (8V) length: 6.055000e+01um, number of vias: 13
[12/08 13:42:16    409s] [NR-eGR] Metal9  (9H) length: 1.854000e+02um, number of vias: 5
[12/08 13:42:16    409s] [NR-eGR] Metal10 (10V) length: 6.650000e-01um, number of vias: 3
[12/08 13:42:16    409s] [NR-eGR] Metal11 (11H) length: 1.200000e+00um, number of vias: 0
[12/08 13:42:16    409s] [NR-eGR] Total length: 2.192144e+05um, number of vias: 117911
[12/08 13:42:16    409s] [NR-eGR] --------------------------------------------------------------------------
[12/08 13:42:16    409s] [NR-eGR] Total eGR-routed clock nets wire length: 6.891610e+03um 
[12/08 13:42:16    409s] [NR-eGR] --------------------------------------------------------------------------
[12/08 13:42:16    409s] Early Global Route wiring runtime: 0.43 seconds, mem = 1510.5M
[12/08 13:42:16    409s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.430, REAL:0.447, MEM:1510.5M
[12/08 13:42:16    409s] 0 delay mode for cte disabled.
[12/08 13:42:16    409s] SKP cleared!
[12/08 13:42:16    409s] Clear WL bound data that no need be kept to net call of ip
[12/08 13:42:16    409s] Clear Wl Manager.
[12/08 13:42:16    409s] 
[12/08 13:42:16    409s] *** Finished incrementalPlace (cpu=0:00:23.0, real=0:00:23.0)***
[12/08 13:42:17    409s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[12/08 13:42:17    409s] All LLGs are deleted
[12/08 13:42:17    409s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1510.5M
[12/08 13:42:17    409s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.005, MEM:1509.9M
[12/08 13:42:17    409s] Start to check current routing status for nets...
[12/08 13:42:17    409s] All nets are already routed correctly.
[12/08 13:42:17    409s] End to check current routing status for nets (mem=1509.9M)
[12/08 13:42:17    409s] Extraction called for design 'picorv32' of instances=12018 and nets=13019 using extraction engine 'preRoute' .
[12/08 13:42:17    409s] PreRoute RC Extraction called for design picorv32.
[12/08 13:42:17    409s] RC Extraction called in multi-corner(1) mode.
[12/08 13:42:17    409s] RCMode: PreRoute
[12/08 13:42:17    409s]       RC Corner Indexes            0   
[12/08 13:42:17    409s] Capacitance Scaling Factor   : 1.00000 
[12/08 13:42:17    409s] Resistance Scaling Factor    : 1.00000 
[12/08 13:42:17    409s] Clock Cap. Scaling Factor    : 1.00000 
[12/08 13:42:17    409s] Clock Res. Scaling Factor    : 1.00000 
[12/08 13:42:17    409s] Shrink Factor                : 1.00000
[12/08 13:42:17    409s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/08 13:42:17    409s] Using Quantus QRC technology file ...
[12/08 13:42:17    409s] LayerId::1 widthSet size::1
[12/08 13:42:17    409s] LayerId::2 widthSet size::1
[12/08 13:42:17    409s] LayerId::3 widthSet size::1
[12/08 13:42:17    409s] LayerId::4 widthSet size::1
[12/08 13:42:17    409s] LayerId::5 widthSet size::1
[12/08 13:42:17    409s] LayerId::6 widthSet size::1
[12/08 13:42:17    409s] LayerId::7 widthSet size::1
[12/08 13:42:17    409s] LayerId::8 widthSet size::1
[12/08 13:42:17    409s] LayerId::9 widthSet size::1
[12/08 13:42:17    409s] LayerId::10 widthSet size::1
[12/08 13:42:17    409s] LayerId::11 widthSet size::1
[12/08 13:42:17    409s] Updating RC grid for preRoute extraction ...
[12/08 13:42:17    409s] Initializing multi-corner resistance tables ...
[12/08 13:42:17    409s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1509.941M)
[12/08 13:42:17    410s] Compute RC Scale Done ...
[12/08 13:42:17    410s] **optDesign ... cpu = 0:00:57, real = 0:00:58, mem = 1124.6M, totSessionCpu=0:06:50 **
[12/08 13:42:17    410s] #################################################################################
[12/08 13:42:17    410s] # Design Stage: PreRoute
[12/08 13:42:17    410s] # Design Name: picorv32
[12/08 13:42:17    410s] # Design Mode: 45nm
[12/08 13:42:17    410s] # Analysis Mode: MMMC Non-OCV 
[12/08 13:42:17    410s] # Parasitics Mode: No SPEF/RCDB
[12/08 13:42:17    410s] # Signoff Settings: SI Off 
[12/08 13:42:17    410s] #################################################################################
[12/08 13:42:18    410s] Calculate delays in Single mode...
[12/08 13:42:18    410s] Topological Sorting (REAL = 0:00:00.0, MEM = 1478.0M, InitMEM = 1478.0M)
[12/08 13:42:18    410s] Start delay calculation (fullDC) (1 T). (MEM=1477.96)
[12/08 13:42:18    411s] End AAE Lib Interpolated Model. (MEM=1494.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 13:42:22    414s] Total number of fetched objects 12780
[12/08 13:42:22    414s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 13:42:22    414s] End delay calculation. (MEM=1541.99 CPU=0:00:02.7 REAL=0:00:03.0)
[12/08 13:42:22    414s] End delay calculation (fullDC). (MEM=1541.99 CPU=0:00:04.0 REAL=0:00:04.0)
[12/08 13:42:22    414s] *** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 1542.0M) ***
[12/08 13:42:23    415s] Deleting Lib Analyzer.
[12/08 13:42:23    415s] Begin: GigaOpt DRV Optimization
[12/08 13:42:23    415s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[12/08 13:42:23    415s] Info: 1 clock net  excluded from IPO operation.
[12/08 13:42:23    415s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:55.7/1:16:49.4 (0.1), mem = 1542.0M
[12/08 13:42:23    415s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94791.6
[12/08 13:42:23    415s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/08 13:42:23    415s] ### Creating PhyDesignMc. totSessionCpu=0:06:56 mem=1542.0M
[12/08 13:42:23    415s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/08 13:42:23    415s] OPERPROF: Starting DPlace-Init at level 1, MEM:1542.0M
[12/08 13:42:23    415s] #spOpts: N=45 minPadR=1.1 
[12/08 13:42:23    415s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1542.0M
[12/08 13:42:23    415s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1542.0M
[12/08 13:42:23    415s] Core basic site is CoreSite
[12/08 13:42:23    415s] SiteArray: non-trimmed site array dimensions = 124 x 1075
[12/08 13:42:23    415s] SiteArray: use 634,880 bytes
[12/08 13:42:23    415s] SiteArray: current memory after site array memory allocation 1542.6M
[12/08 13:42:23    415s] SiteArray: FP blocked sites are writable
[12/08 13:42:23    415s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/08 13:42:23    415s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1542.6M
[12/08 13:42:23    415s] Process 381 wires and vias for routing blockage and capacity analysis
[12/08 13:42:23    415s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1542.6M
[12/08 13:42:23    415s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.091, MEM:1542.6M
[12/08 13:42:23    415s] OPERPROF:     Starting CMU at level 3, MEM:1542.6M
[12/08 13:42:23    415s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1542.6M
[12/08 13:42:23    415s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.100, MEM:1542.6M
[12/08 13:42:23    415s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1542.6MB).
[12/08 13:42:23    415s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.118, MEM:1542.6M
[12/08 13:42:23    415s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:56 mem=1542.6M
[12/08 13:42:23    415s] 
[12/08 13:42:23    415s] Creating Lib Analyzer ...
[12/08 13:42:23    416s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[12/08 13:42:23    416s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[12/08 13:42:23    416s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/08 13:42:23    416s] 
[12/08 13:42:24    416s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:57 mem=1542.6M
[12/08 13:42:24    416s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:57 mem=1542.6M
[12/08 13:42:24    416s] Creating Lib Analyzer, finished. 
[12/08 13:42:24    416s] 
[12/08 13:42:24    416s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[12/08 13:42:24    416s] ### Creating LA Mngr. totSessionCpu=0:06:57 mem=1542.6M
[12/08 13:42:24    416s] ### Creating LA Mngr, finished. totSessionCpu=0:06:57 mem=1542.6M
[12/08 13:42:26    418s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1561.7M
[12/08 13:42:26    418s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1561.7M
[12/08 13:42:26    418s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 13:42:26    418s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/08 13:42:26    418s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 13:42:26    418s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/08 13:42:26    418s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 13:42:26    418s] Info: violation cost 3106.490234 (cap = 97.008698, tran = 3009.480469, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/08 13:42:26    418s] |   335|   527|    -3.17|   229|   229|    -0.64|     0|     0|     0|     0|     1.71|     0.00|       0|       0|       0|  71.61|          |         |
[12/08 13:42:28    420s] Info: violation cost 1376.616943 (cap = 250.874527, tran = 1125.742432, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/08 13:42:28    420s] |   336|   486|    -1.50|   229|   229|    -0.76|     0|     0|     0|     0|     1.61|     0.00|      56|      42|     310|  73.69| 0:00:02.0|  1569.7M|
[12/08 13:42:30    422s] Info: violation cost 1189.490601 (cap = 259.871155, tran = 929.619568, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/08 13:42:30    422s] |   232|   244|    -1.22|   229|   229|    -0.76|     0|     0|     0|     0|     1.61|     0.00|      10|       0|     117|  73.89| 0:00:02.0|  1569.7M|
[12/08 13:42:31    424s] Info: violation cost 1184.636353 (cap = 259.862122, tran = 924.774414, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/08 13:42:31    424s] |   229|   235|    -1.22|   229|   229|    -0.76|     0|     0|     0|     0|     1.61|     0.00|       1|       0|       3|  73.91| 0:00:01.0|  1569.7M|
[12/08 13:42:31    424s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 13:42:32    424s] 
[12/08 13:42:32    424s] ###############################################################################
[12/08 13:42:32    424s] #
[12/08 13:42:32    424s] #  Large fanout net report:  
[12/08 13:42:32    424s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/08 13:42:32    424s] #     - current density: 73.91
[12/08 13:42:32    424s] #
[12/08 13:42:32    424s] #  List of high fanout nets:
[12/08 13:42:32    424s] #
[12/08 13:42:32    424s] ###############################################################################
[12/08 13:42:32    424s] **** Begin NDR-Layer Usage Statistics ****
[12/08 13:42:32    424s] 0 Ndr or Layer constraints added by optimization 
[12/08 13:42:32    424s] **** End NDR-Layer Usage Statistics ****
[12/08 13:42:32    424s] 
[12/08 13:42:32    424s] 
[12/08 13:42:32    424s] =======================================================================
[12/08 13:42:32    424s]                 Reasons for remaining drv violations
[12/08 13:42:32    424s] =======================================================================
[12/08 13:42:32    424s] *info: Total 228 net(s) have violations which can't be fixed by DRV optimization.
[12/08 13:42:32    424s] 
[12/08 13:42:32    424s] MultiBuffering failure reasons
[12/08 13:42:32    424s] ------------------------------------------------
[12/08 13:42:32    424s] *info:   228 net(s): Could not be fixed because the gain is not enough.
[12/08 13:42:32    424s] 
[12/08 13:42:32    424s] *info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[12/08 13:42:32    424s] 
[12/08 13:42:32    424s] 
[12/08 13:42:32    424s] *** Finish DRV Fixing (cpu=0:00:05.9 real=0:00:06.0 mem=1569.7M) ***
[12/08 13:42:32    424s] 
[12/08 13:42:32    424s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1585.7M
[12/08 13:42:32    424s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1585.7M
[12/08 13:42:32    424s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1585.7M
[12/08 13:42:32    424s] OPERPROF:       Starting CMU at level 4, MEM:1585.7M
[12/08 13:42:32    424s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1585.7M
[12/08 13:42:32    424s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.068, MEM:1585.7M
[12/08 13:42:32    424s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1585.7M
[12/08 13:42:32    424s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1585.7M
[12/08 13:42:32    424s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.081, MEM:1585.7M
[12/08 13:42:32    424s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.082, MEM:1585.7M
[12/08 13:42:32    424s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94791.3
[12/08 13:42:32    424s] OPERPROF: Starting RefinePlace at level 1, MEM:1585.7M
[12/08 13:42:32    424s] *** Starting refinePlace (0:07:05 mem=1585.7M) ***
[12/08 13:42:32    424s] Total net bbox length = 1.718e+05 (9.282e+04 7.897e+04) (ext = 8.110e+03)
[12/08 13:42:32    424s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 13:42:32    424s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1585.7M
[12/08 13:42:32    424s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.001, MEM:1585.7M
[12/08 13:42:32    424s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1585.7M
[12/08 13:42:32    424s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1585.7M
[12/08 13:42:32    424s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1585.7M
[12/08 13:42:32    424s] Starting refinePlace ...
[12/08 13:42:32    424s] ** Cut row section cpu time 0:00:00.0.
[12/08 13:42:32    424s]    Spread Effort: high, pre-route mode, useDDP on.
[12/08 13:42:32    424s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1585.7MB) @(0:07:05 - 0:07:05).
[12/08 13:42:32    424s] Move report: preRPlace moves 1175 insts, mean move: 1.76 um, max move: 10.02 um
[12/08 13:42:32    424s] 	Max move on inst (FE_OFC142_mem_la_addr_24): (213.80, 122.74) --> (207.20, 126.16)
[12/08 13:42:32    424s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX20
[12/08 13:42:32    424s] wireLenOptFixPriorityInst 0 inst fixed
[12/08 13:42:32    424s] 
[12/08 13:42:32    424s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/08 13:42:32    424s] Move report: legalization moves 47 insts, mean move: 4.42 um, max move: 9.11 um
[12/08 13:42:32    424s] 	Max move on inst (FE_OFC63_mem_addr_5): (28.20, 138.13) --> (35.60, 139.84)
[12/08 13:42:32    424s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1585.7MB) @(0:07:05 - 0:07:05).
[12/08 13:42:32    424s] Move report: Detail placement moves 1194 insts, mean move: 1.88 um, max move: 13.62 um
[12/08 13:42:32    424s] 	Max move on inst (FE_OFC63_mem_addr_5): (25.40, 136.42) --> (35.60, 139.84)
[12/08 13:42:32    424s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1585.7MB
[12/08 13:42:32    424s] Statistics of distance of Instance movement in refine placement:
[12/08 13:42:32    424s]   maximum (X+Y) =        13.62 um
[12/08 13:42:32    424s]   inst (FE_OFC63_mem_addr_5) with max move: (25.4, 136.42) -> (35.6, 139.84)
[12/08 13:42:32    424s]   mean    (X+Y) =         1.88 um
[12/08 13:42:32    424s] Summary Report:
[12/08 13:42:32    424s] Instances move: 1194 (out of 12127 movable)
[12/08 13:42:32    424s] Instances flipped: 0
[12/08 13:42:32    424s] Mean displacement: 1.88 um
[12/08 13:42:32    424s] Max displacement: 13.62 um (Instance: FE_OFC63_mem_addr_5) (25.4, 136.42) -> (35.6, 139.84)
[12/08 13:42:32    424s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[12/08 13:42:32    424s] Total instances moved : 1194
[12/08 13:42:32    424s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.340, REAL:0.349, MEM:1585.7M
[12/08 13:42:32    424s] Total net bbox length = 1.731e+05 (9.331e+04 7.980e+04) (ext = 8.740e+03)
[12/08 13:42:32    424s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1585.7MB
[12/08 13:42:32    424s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1585.7MB) @(0:07:05 - 0:07:05).
[12/08 13:42:32    424s] *** Finished refinePlace (0:07:05 mem=1585.7M) ***
[12/08 13:42:32    424s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94791.3
[12/08 13:42:32    424s] OPERPROF: Finished RefinePlace at level 1, CPU:0.380, REAL:0.386, MEM:1585.7M
[12/08 13:42:32    424s] *** maximum move = 13.62 um ***
[12/08 13:42:32    424s] *** Finished re-routing un-routed nets (1585.7M) ***
[12/08 13:42:32    425s] OPERPROF: Starting DPlace-Init at level 1, MEM:1585.7M
[12/08 13:42:32    425s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1585.7M
[12/08 13:42:32    425s] OPERPROF:     Starting CMU at level 3, MEM:1585.7M
[12/08 13:42:32    425s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1585.7M
[12/08 13:42:32    425s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.069, MEM:1585.7M
[12/08 13:42:32    425s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1585.7M
[12/08 13:42:32    425s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1585.7M
[12/08 13:42:32    425s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.083, MEM:1585.7M
[12/08 13:42:32    425s] 
[12/08 13:42:32    425s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=1585.7M) ***
[12/08 13:42:32    425s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94791.6
[12/08 13:42:32    425s] *** DrvOpt [finish] : cpu/real = 0:00:09.5/0:00:09.5 (1.0), totSession cpu/real = 0:07:05.2/1:16:59.0 (0.1), mem = 1550.6M
[12/08 13:42:32    425s] End: GigaOpt DRV Optimization
[12/08 13:42:32    425s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/08 13:42:32    425s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1501.6M
[12/08 13:42:33    425s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.062, MEM:1501.6M
[12/08 13:42:33    425s] 
------------------------------------------------------------
     Summary (cpu=0.16min real=0.15min mem=1501.6M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.611  |  1.611  |  2.791  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2408   |  2174   |  2003   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    229 (229)     |   -0.702   |    230 (230)     |
|   max_tran     |    229 (235)     |   -1.168   |    229 (235)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.032%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:13, real = 0:01:14, mem = 1160.3M, totSessionCpu=0:07:06 **
[12/08 13:42:33    426s] *** Timing Is met
[12/08 13:42:33    426s] *** Check timing (0:00:00.0)
[12/08 13:42:33    426s] *** Timing Is met
[12/08 13:42:33    426s] *** Check timing (0:00:00.0)
[12/08 13:42:34    426s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/08 13:42:34    426s] Info: 1 clock net  excluded from IPO operation.
[12/08 13:42:34    426s] ### Creating LA Mngr. totSessionCpu=0:07:06 mem=1501.6M
[12/08 13:42:34    426s] ### Creating LA Mngr, finished. totSessionCpu=0:07:06 mem=1501.6M
[12/08 13:42:34    426s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/08 13:42:34    426s] ### Creating PhyDesignMc. totSessionCpu=0:07:06 mem=1520.7M
[12/08 13:42:34    426s] OPERPROF: Starting DPlace-Init at level 1, MEM:1520.7M
[12/08 13:42:34    426s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[12/08 13:42:34    426s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1520.7M
[12/08 13:42:34    426s] OPERPROF:     Starting CMU at level 3, MEM:1520.7M
[12/08 13:42:34    426s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1520.7M
[12/08 13:42:34    426s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.106, MEM:1520.7M
[12/08 13:42:34    426s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1520.7MB).
[12/08 13:42:34    426s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.129, MEM:1520.7M
[12/08 13:42:34    426s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:06 mem=1520.7M
[12/08 13:42:34    426s] Begin: Area Reclaim Optimization
[12/08 13:42:34    426s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:06.5/1:17:00.4 (0.1), mem = 1520.7M
[12/08 13:42:34    426s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94791.7
[12/08 13:42:34    426s] 
[12/08 13:42:34    426s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[12/08 13:42:34    426s] ### Creating LA Mngr. totSessionCpu=0:07:07 mem=1520.7M
[12/08 13:42:34    426s] ### Creating LA Mngr, finished. totSessionCpu=0:07:07 mem=1520.7M
[12/08 13:42:34    427s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1520.7M
[12/08 13:42:34    427s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1520.7M
[12/08 13:42:35    427s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 74.03
[12/08 13:42:35    427s] +----------+---------+--------+--------+------------+--------+
[12/08 13:42:35    427s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/08 13:42:35    427s] +----------+---------+--------+--------+------------+--------+
[12/08 13:42:35    427s] |    74.03%|        -|   0.000|   0.000|   0:00:00.0| 1520.7M|
[12/08 13:42:35    427s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[12/08 13:42:35    427s] |    74.03%|        0|   0.000|   0.000|   0:00:00.0| 1520.7M|
[12/08 13:42:36    428s] |    73.82%|       50|   0.000|   0.000|   0:00:01.0| 1558.8M|
[12/08 13:42:37    429s] |    73.44%|      147|   0.000|   0.000|   0:00:01.0| 1558.8M|
[12/08 13:42:37    429s] |    73.43%|       12|   0.000|   0.000|   0:00:00.0| 1558.8M|
[12/08 13:42:37    429s] |    73.43%|        1|   0.000|   0.000|   0:00:00.0| 1558.8M|
[12/08 13:42:37    429s] |    73.43%|        1|   0.000|   0.000|   0:00:00.0| 1558.8M|
[12/08 13:42:37    429s] |    73.43%|        1|   0.000|   0.000|   0:00:00.0| 1558.8M|
[12/08 13:42:37    429s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[12/08 13:42:37    429s] |    73.43%|        0|   0.000|   0.000|   0:00:00.0| 1558.8M|
[12/08 13:42:37    429s] +----------+---------+--------+--------+------------+--------+
[12/08 13:42:37    429s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 73.43
[12/08 13:42:37    429s] 
[12/08 13:42:37    429s] ** Summary: Restruct = 0 Buffer Deletion = 45 Declone = 5 Resize = 157 **
[12/08 13:42:37    429s] --------------------------------------------------------------
[12/08 13:42:37    429s] |                                   | Total     | Sequential |
[12/08 13:42:37    429s] --------------------------------------------------------------
[12/08 13:42:37    429s] | Num insts resized                 |     154  |       2    |
[12/08 13:42:37    429s] | Num insts undone                  |       5  |       5    |
[12/08 13:42:37    429s] | Num insts Downsized               |     154  |       2    |
[12/08 13:42:37    429s] | Num insts Samesized               |       0  |       0    |
[12/08 13:42:37    429s] | Num insts Upsized                 |       0  |       0    |
[12/08 13:42:37    429s] | Num multiple commits+uncommits    |       3  |       -    |
[12/08 13:42:37    429s] --------------------------------------------------------------
[12/08 13:42:37    429s] **** Begin NDR-Layer Usage Statistics ****
[12/08 13:42:37    429s] 0 Ndr or Layer constraints added by optimization 
[12/08 13:42:37    429s] **** End NDR-Layer Usage Statistics ****
[12/08 13:42:37    429s] End: Core Area Reclaim Optimization (cpu = 0:00:03.4) (real = 0:00:03.0) **
[12/08 13:42:38    430s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1574.8M
[12/08 13:42:38    430s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1574.8M
[12/08 13:42:38    430s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1574.8M
[12/08 13:42:38    430s] OPERPROF:       Starting CMU at level 4, MEM:1574.8M
[12/08 13:42:38    430s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1574.8M
[12/08 13:42:38    430s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.067, MEM:1574.8M
[12/08 13:42:38    430s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1574.8M
[12/08 13:42:38    430s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1574.8M
[12/08 13:42:38    430s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.080, MEM:1574.8M
[12/08 13:42:38    430s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.081, MEM:1574.8M
[12/08 13:42:38    430s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94791.4
[12/08 13:42:38    430s] OPERPROF: Starting RefinePlace at level 1, MEM:1574.8M
[12/08 13:42:38    430s] *** Starting refinePlace (0:07:10 mem=1574.8M) ***
[12/08 13:42:38    430s] Total net bbox length = 1.731e+05 (9.327e+04 7.981e+04) (ext = 8.741e+03)
[12/08 13:42:38    430s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 13:42:38    430s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1574.8M
[12/08 13:42:38    430s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1574.8M
[12/08 13:42:38    430s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1574.8M
[12/08 13:42:38    430s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1574.8M
[12/08 13:42:38    430s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1574.8M
[12/08 13:42:38    430s] Starting refinePlace ...
[12/08 13:42:38    430s] 
[12/08 13:42:38    430s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/08 13:42:38    430s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 13:42:38    430s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1574.8MB) @(0:07:10 - 0:07:10).
[12/08 13:42:38    430s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 13:42:38    430s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1574.8MB
[12/08 13:42:38    430s] Statistics of distance of Instance movement in refine placement:
[12/08 13:42:38    430s]   maximum (X+Y) =         0.00 um
[12/08 13:42:38    430s]   mean    (X+Y) =         0.00 um
[12/08 13:42:38    430s] Summary Report:
[12/08 13:42:38    430s] Instances move: 0 (out of 12077 movable)
[12/08 13:42:38    430s] Instances flipped: 0
[12/08 13:42:38    430s] Mean displacement: 0.00 um
[12/08 13:42:38    430s] Max displacement: 0.00 um 
[12/08 13:42:38    430s] Total instances moved : 0
[12/08 13:42:38    430s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.180, REAL:0.182, MEM:1574.8M
[12/08 13:42:38    430s] Total net bbox length = 1.731e+05 (9.327e+04 7.981e+04) (ext = 8.741e+03)
[12/08 13:42:38    430s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1574.8MB
[12/08 13:42:38    430s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1574.8MB) @(0:07:10 - 0:07:10).
[12/08 13:42:38    430s] *** Finished refinePlace (0:07:10 mem=1574.8M) ***
[12/08 13:42:38    430s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94791.4
[12/08 13:42:38    430s] OPERPROF: Finished RefinePlace at level 1, CPU:0.210, REAL:0.212, MEM:1574.8M
[12/08 13:42:38    430s] *** maximum move = 0.00 um ***
[12/08 13:42:38    430s] *** Finished re-routing un-routed nets (1574.8M) ***
[12/08 13:42:38    430s] OPERPROF: Starting DPlace-Init at level 1, MEM:1574.8M
[12/08 13:42:38    430s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1574.8M
[12/08 13:42:38    430s] OPERPROF:     Starting CMU at level 3, MEM:1574.8M
[12/08 13:42:38    430s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1574.8M
[12/08 13:42:38    430s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.068, MEM:1574.8M
[12/08 13:42:38    430s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1574.8M
[12/08 13:42:38    430s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1574.8M
[12/08 13:42:38    430s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.081, MEM:1574.8M
[12/08 13:42:38    430s] 
[12/08 13:42:38    430s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1574.8M) ***
[12/08 13:42:38    430s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94791.7
[12/08 13:42:38    430s] *** AreaOpt [finish] : cpu/real = 0:00:04.1/0:00:04.2 (1.0), totSession cpu/real = 0:07:10.6/1:17:04.6 (0.1), mem = 1574.8M
[12/08 13:42:38    430s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1501.76M, totSessionCpu=0:07:11).
[12/08 13:42:38    430s] **INFO: Flow update: Design timing is met.
[12/08 13:42:38    430s] 
[12/08 13:42:38    430s] Active setup views:
[12/08 13:42:38    430s]  default_emulate_view
[12/08 13:42:38    430s]   Dominating endpoints: 0
[12/08 13:42:38    430s]   Dominating TNS: -0.000
[12/08 13:42:38    430s] 
[12/08 13:42:38    430s] Extraction called for design 'picorv32' of instances=12077 and nets=13078 using extraction engine 'preRoute' .
[12/08 13:42:38    430s] PreRoute RC Extraction called for design picorv32.
[12/08 13:42:38    430s] RC Extraction called in multi-corner(1) mode.
[12/08 13:42:38    430s] RCMode: PreRoute
[12/08 13:42:38    430s]       RC Corner Indexes            0   
[12/08 13:42:38    430s] Capacitance Scaling Factor   : 1.00000 
[12/08 13:42:38    430s] Resistance Scaling Factor    : 1.00000 
[12/08 13:42:38    430s] Clock Cap. Scaling Factor    : 1.00000 
[12/08 13:42:38    430s] Clock Res. Scaling Factor    : 1.00000 
[12/08 13:42:38    430s] Shrink Factor                : 1.00000
[12/08 13:42:38    430s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/08 13:42:38    430s] Using Quantus QRC technology file ...
[12/08 13:42:38    430s] RC Grid backup saved.
[12/08 13:42:38    430s] LayerId::1 widthSet size::1
[12/08 13:42:38    430s] LayerId::2 widthSet size::1
[12/08 13:42:38    430s] LayerId::3 widthSet size::1
[12/08 13:42:38    430s] LayerId::4 widthSet size::1
[12/08 13:42:38    430s] LayerId::5 widthSet size::1
[12/08 13:42:38    430s] LayerId::6 widthSet size::1
[12/08 13:42:38    430s] LayerId::7 widthSet size::1
[12/08 13:42:38    430s] LayerId::8 widthSet size::1
[12/08 13:42:38    430s] LayerId::9 widthSet size::1
[12/08 13:42:38    430s] LayerId::10 widthSet size::1
[12/08 13:42:38    430s] LayerId::11 widthSet size::1
[12/08 13:42:38    430s] Skipped RC grid update for preRoute extraction.
[12/08 13:42:38    430s] Initializing multi-corner resistance tables ...
[12/08 13:42:39    431s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1480.422M)
[12/08 13:42:39    431s] Skewing Data Summary (End_of_FINAL)
[12/08 13:42:39    431s] --------------------------------------------------
[12/08 13:42:39    431s]  Total skewed count:0
[12/08 13:42:39    431s] --------------------------------------------------
[12/08 13:42:39    431s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1484.44 MB )
[12/08 13:42:39    431s] (I)       Started Loading and Dumping File ( Curr Mem: 1484.44 MB )
[12/08 13:42:39    431s] (I)       Reading DB...
[12/08 13:42:39    431s] (I)       Read data from FE... (mem=1484.4M)
[12/08 13:42:39    431s] (I)       Read nodes and places... (mem=1484.4M)
[12/08 13:42:39    431s] (I)       Done Read nodes and places (cpu=0.010s, mem=1486.6M)
[12/08 13:42:39    431s] (I)       Read nets... (mem=1486.6M)
[12/08 13:42:39    431s] (I)       Done Read nets (cpu=0.030s, mem=1488.6M)
[12/08 13:42:39    431s] (I)       Done Read data from FE (cpu=0.040s, mem=1488.6M)
[12/08 13:42:39    431s] (I)       before initializing RouteDB syMemory usage = 1488.6 MB
[12/08 13:42:39    431s] (I)       Build term to term wires: false
[12/08 13:42:39    431s] (I)       Honor MSV route constraint: false
[12/08 13:42:39    431s] (I)       Maximum routing layer  : 127
[12/08 13:42:39    431s] (I)       Minimum routing layer  : 2
[12/08 13:42:39    431s] (I)       Supply scale factor H  : 1.00
[12/08 13:42:39    431s] (I)       Supply scale factor V  : 1.00
[12/08 13:42:39    431s] (I)       Tracks used by clock wire: 0
[12/08 13:42:39    431s] (I)       Reverse direction      : 
[12/08 13:42:39    431s] (I)       Honor partition pin guides: true
[12/08 13:42:39    431s] (I)       Route selected nets only: false
[12/08 13:42:39    431s] (I)       Route secondary PG pins: false
[12/08 13:42:39    431s] (I)       Second PG max fanout   : 2147483647
[12/08 13:42:39    431s] (I)       Apply function for special wires: true
[12/08 13:42:39    431s] (I)       Layer by layer blockage reading: true
[12/08 13:42:39    431s] (I)       Offset calculation fix : true
[12/08 13:42:39    431s] (I)       Route stripe layer range: 
[12/08 13:42:39    431s] (I)       Honor partition fences : 
[12/08 13:42:39    431s] (I)       Honor partition pin    : 
[12/08 13:42:39    431s] (I)       Honor partition fences with feedthrough: 
[12/08 13:42:39    431s] (I)       Counted 2660 PG shapes. We will not process PG shapes layer by layer.
[12/08 13:42:39    431s] (I)       build grid graph
[12/08 13:42:39    431s] (I)       build grid graph start
[12/08 13:42:39    431s] [NR-eGR] Track table information for default rule: 
[12/08 13:42:39    431s] [NR-eGR] Metal1 has no routable track
[12/08 13:42:39    431s] [NR-eGR] Metal2 has single uniform track structure
[12/08 13:42:39    431s] [NR-eGR] Metal3 has single uniform track structure
[12/08 13:42:39    431s] [NR-eGR] Metal4 has single uniform track structure
[12/08 13:42:39    431s] [NR-eGR] Metal5 has single uniform track structure
[12/08 13:42:39    431s] [NR-eGR] Metal6 has single uniform track structure
[12/08 13:42:39    431s] [NR-eGR] Metal7 has single uniform track structure
[12/08 13:42:39    431s] [NR-eGR] Metal8 has single uniform track structure
[12/08 13:42:39    431s] [NR-eGR] Metal9 has single uniform track structure
[12/08 13:42:39    431s] [NR-eGR] Metal10 has single uniform track structure
[12/08 13:42:39    431s] [NR-eGR] Metal11 has single uniform track structure
[12/08 13:42:39    431s] (I)       build grid graph end
[12/08 13:42:39    431s] (I)       ===========================================================================
[12/08 13:42:39    431s] (I)       == Report All Rule Vias ==
[12/08 13:42:39    431s] (I)       ===========================================================================
[12/08 13:42:39    431s] (I)        Via Rule : (Default)
[12/08 13:42:39    431s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:42:39    431s] (I)       ---------------------------------------------------------------------------
[12/08 13:42:39    431s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[12/08 13:42:39    431s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[12/08 13:42:39    431s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[12/08 13:42:39    431s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[12/08 13:42:39    431s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[12/08 13:42:39    431s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[12/08 13:42:39    431s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[12/08 13:42:39    431s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[12/08 13:42:39    431s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[12/08 13:42:39    431s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[12/08 13:42:39    431s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)       ===========================================================================
[12/08 13:42:39    431s] (I)        Via Rule : LEFSpecialRouteSpec
[12/08 13:42:39    431s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:42:39    431s] (I)       ---------------------------------------------------------------------------
[12/08 13:42:39    431s] (I)        1    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)        2    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)        3    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)        4    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)        5    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)        6    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)        7    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)        8    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)        9    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)       10    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)       ===========================================================================
[12/08 13:42:39    431s] (I)        Via Rule : VLMDefaultSetup
[12/08 13:42:39    431s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 13:42:39    431s] (I)       ---------------------------------------------------------------------------
[12/08 13:42:39    431s] (I)        1    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)        2    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)        3    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)        4    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)        5    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)        6    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)        7    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)        8    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)        9    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)       10    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)       11    0 : ---                         0 : ---                      
[12/08 13:42:39    431s] (I)       ===========================================================================
[12/08 13:42:39    431s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1488.56 MB )
[12/08 13:42:39    431s] (I)       Num PG vias on layer 1 : 0
[12/08 13:42:39    431s] (I)       Num PG vias on layer 2 : 0
[12/08 13:42:39    431s] (I)       Num PG vias on layer 3 : 0
[12/08 13:42:39    431s] (I)       Num PG vias on layer 4 : 0
[12/08 13:42:39    431s] (I)       Num PG vias on layer 5 : 0
[12/08 13:42:39    431s] (I)       Num PG vias on layer 6 : 0
[12/08 13:42:39    431s] (I)       Num PG vias on layer 7 : 0
[12/08 13:42:39    431s] (I)       Num PG vias on layer 8 : 0
[12/08 13:42:39    431s] (I)       Num PG vias on layer 9 : 0
[12/08 13:42:39    431s] (I)       Num PG vias on layer 10 : 0
[12/08 13:42:39    431s] (I)       Num PG vias on layer 11 : 0
[12/08 13:42:39    431s] [NR-eGR] Read 4306 PG shapes
[12/08 13:42:39    431s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1488.56 MB )
[12/08 13:42:39    431s] [NR-eGR] #Routing Blockages  : 0
[12/08 13:42:39    431s] [NR-eGR] #Instance Blockages : 0
[12/08 13:42:39    431s] [NR-eGR] #PG Blockages       : 4306
[12/08 13:42:39    431s] [NR-eGR] #Bump Blockages     : 0
[12/08 13:42:39    431s] [NR-eGR] #Boundary Blockages : 0
[12/08 13:42:39    431s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/08 13:42:39    431s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/08 13:42:39    431s] (I)       readDataFromPlaceDB
[12/08 13:42:39    431s] (I)       Read net information..
[12/08 13:42:39    431s] [NR-eGR] Read numTotalNets=12836  numIgnoredNets=0
[12/08 13:42:39    431s] (I)       Read testcase time = 0.010 seconds
[12/08 13:42:39    431s] 
[12/08 13:42:39    431s] (I)       early_global_route_priority property id does not exist.
[12/08 13:42:39    431s] (I)       Start initializing grid graph
[12/08 13:42:39    431s] (I)       End initializing grid graph
[12/08 13:42:39    431s] (I)       Model blockages into capacity
[12/08 13:42:39    431s] (I)       Read Num Blocks=4306  Num Prerouted Wires=0  Num CS=0
[12/08 13:42:39    431s] (I)       Started Modeling ( Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Started Modeling Layer 1 ( Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Started Modeling Layer 2 ( Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Layer 1 (V) : #blockages 500 : #preroutes 0
[12/08 13:42:39    431s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Started Modeling Layer 3 ( Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Layer 2 (H) : #blockages 500 : #preroutes 0
[12/08 13:42:39    431s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Started Modeling Layer 4 ( Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Layer 3 (V) : #blockages 500 : #preroutes 0
[12/08 13:42:39    431s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Started Modeling Layer 5 ( Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Layer 4 (H) : #blockages 500 : #preroutes 0
[12/08 13:42:39    431s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Started Modeling Layer 6 ( Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Layer 5 (V) : #blockages 500 : #preroutes 0
[12/08 13:42:39    431s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Started Modeling Layer 7 ( Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Layer 6 (H) : #blockages 500 : #preroutes 0
[12/08 13:42:39    431s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Started Modeling Layer 8 ( Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Layer 7 (V) : #blockages 500 : #preroutes 0
[12/08 13:42:39    431s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Started Modeling Layer 9 ( Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Layer 8 (H) : #blockages 500 : #preroutes 0
[12/08 13:42:39    431s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Started Modeling Layer 10 ( Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Layer 9 (V) : #blockages 275 : #preroutes 0
[12/08 13:42:39    431s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Started Modeling Layer 11 ( Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Layer 10 (H) : #blockages 31 : #preroutes 0
[12/08 13:42:39    431s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Number of ignored nets = 0
[12/08 13:42:39    431s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/08 13:42:39    431s] (I)       Number of clock nets = 1.  Ignored: No
[12/08 13:42:39    431s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/08 13:42:39    431s] (I)       Number of special nets = 0.  Ignored: Yes
[12/08 13:42:39    431s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/08 13:42:39    431s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/08 13:42:39    431s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/08 13:42:39    431s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/08 13:42:39    431s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/08 13:42:39    431s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/08 13:42:39    431s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1490.7 MB
[12/08 13:42:39    431s] (I)       Ndr track 0 does not exist
[12/08 13:42:39    431s] (I)       Layer1  viaCost=200.00
[12/08 13:42:39    431s] (I)       Layer2  viaCost=200.00
[12/08 13:42:39    431s] (I)       Layer3  viaCost=200.00
[12/08 13:42:39    431s] (I)       Layer4  viaCost=200.00
[12/08 13:42:39    431s] (I)       Layer5  viaCost=200.00
[12/08 13:42:39    431s] (I)       Layer6  viaCost=200.00
[12/08 13:42:39    431s] (I)       Layer7  viaCost=200.00
[12/08 13:42:39    431s] (I)       Layer8  viaCost=200.00
[12/08 13:42:39    431s] (I)       Layer9  viaCost=200.00
[12/08 13:42:39    431s] (I)       Layer10  viaCost=200.00
[12/08 13:42:39    431s] (I)       ---------------------Grid Graph Info--------------------
[12/08 13:42:39    431s] (I)       Routing area        : (0, 0) - (490000, 484120)
[12/08 13:42:39    431s] (I)       Core area           : (30000, 30020) - (460000, 454100)
[12/08 13:42:39    431s] (I)       Site width          :   400  (dbu)
[12/08 13:42:39    431s] (I)       Row height          :  3420  (dbu)
[12/08 13:42:39    431s] (I)       GCell width         :  3420  (dbu)
[12/08 13:42:39    431s] (I)       GCell height        :  3420  (dbu)
[12/08 13:42:39    431s] (I)       Grid                :   143   141    11
[12/08 13:42:39    431s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/08 13:42:39    431s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[12/08 13:42:39    431s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[12/08 13:42:39    431s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/08 13:42:39    431s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/08 13:42:39    431s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/08 13:42:39    431s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/08 13:42:39    431s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200   760
[12/08 13:42:39    431s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[12/08 13:42:39    431s] (I)       Total num of tracks :     0  1225  1274  1225  1274  1225  1274  1225  1274   489   509
[12/08 13:42:39    431s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/08 13:42:39    431s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/08 13:42:39    431s] (I)       --------------------------------------------------------
[12/08 13:42:39    431s] 
[12/08 13:42:39    431s] [NR-eGR] ============ Routing rule table ============
[12/08 13:42:39    431s] [NR-eGR] Rule id: 0  Nets: 12836 
[12/08 13:42:39    431s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/08 13:42:39    431s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[12/08 13:42:39    431s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[12/08 13:42:39    431s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[12/08 13:42:39    431s] [NR-eGR] ========================================
[12/08 13:42:39    431s] [NR-eGR] 
[12/08 13:42:39    431s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/08 13:42:39    431s] (I)       blocked tracks on layer2 : = 8500 / 172725 (4.92%)
[12/08 13:42:39    431s] (I)       blocked tracks on layer3 : = 1500 / 182182 (0.82%)
[12/08 13:42:39    431s] (I)       blocked tracks on layer4 : = 8500 / 172725 (4.92%)
[12/08 13:42:39    431s] (I)       blocked tracks on layer5 : = 1500 / 182182 (0.82%)
[12/08 13:42:39    431s] (I)       blocked tracks on layer6 : = 8500 / 172725 (4.92%)
[12/08 13:42:39    431s] (I)       blocked tracks on layer7 : = 1500 / 182182 (0.82%)
[12/08 13:42:39    431s] (I)       blocked tracks on layer8 : = 8500 / 172725 (4.92%)
[12/08 13:42:39    431s] (I)       blocked tracks on layer9 : = 3000 / 182182 (1.65%)
[12/08 13:42:39    431s] (I)       blocked tracks on layer10 : = 4370 / 68949 (6.34%)
[12/08 13:42:39    431s] (I)       blocked tracks on layer11 : = 12100 / 72787 (16.62%)
[12/08 13:42:39    431s] (I)       After initializing earlyGlobalRoute syMemory usage = 1490.7 MB
[12/08 13:42:39    431s] (I)       Finished Loading and Dumping File ( CPU: 0.11 sec, Real: 0.21 sec, Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Started Global Routing ( Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       ============= Initialization =============
[12/08 13:42:39    431s] (I)       totalPins=44988  totalGlobalPin=43547 (96.80%)
[12/08 13:42:39    431s] (I)       Started Build MST ( Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Generate topology with single threads
[12/08 13:42:39    431s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       total 2D Cap : 1528696 = (783198 H, 745498 V)
[12/08 13:42:39    431s] [NR-eGR] Layer group 1: route 12836 net(s) in layer range [2, 11]
[12/08 13:42:39    431s] (I)       ============  Phase 1a Route ============
[12/08 13:42:39    431s] (I)       Started Phase 1a ( Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Usage: 122872 = (66190 H, 56682 V) = (8.45% H, 7.60% V) = (1.132e+05um H, 9.693e+04um V)
[12/08 13:42:39    431s] (I)       
[12/08 13:42:39    431s] (I)       ============  Phase 1b Route ============
[12/08 13:42:39    431s] (I)       Usage: 122872 = (66190 H, 56682 V) = (8.45% H, 7.60% V) = (1.132e+05um H, 9.693e+04um V)
[12/08 13:42:39    431s] (I)       
[12/08 13:42:39    431s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.101111e+05um
[12/08 13:42:39    431s] (I)       ============  Phase 1c Route ============
[12/08 13:42:39    431s] (I)       Usage: 122872 = (66190 H, 56682 V) = (8.45% H, 7.60% V) = (1.132e+05um H, 9.693e+04um V)
[12/08 13:42:39    431s] (I)       
[12/08 13:42:39    431s] (I)       ============  Phase 1d Route ============
[12/08 13:42:39    431s] (I)       Usage: 122872 = (66190 H, 56682 V) = (8.45% H, 7.60% V) = (1.132e+05um H, 9.693e+04um V)
[12/08 13:42:39    431s] (I)       
[12/08 13:42:39    431s] (I)       ============  Phase 1e Route ============
[12/08 13:42:39    431s] (I)       Started Phase 1e ( Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Usage: 122872 = (66190 H, 56682 V) = (8.45% H, 7.60% V) = (1.132e+05um H, 9.693e+04um V)
[12/08 13:42:39    431s] (I)       
[12/08 13:42:39    431s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.101111e+05um
[12/08 13:42:39    431s] [NR-eGR] 
[12/08 13:42:39    431s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 13:42:39    431s] (I)       Finished Phase 1l ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       ============  Phase 1l Route ============
[12/08 13:42:39    431s] (I)       
[12/08 13:42:39    431s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/08 13:42:39    431s] [NR-eGR]                        OverCon            
[12/08 13:42:39    431s] [NR-eGR]                         #Gcell     %Gcell
[12/08 13:42:39    431s] [NR-eGR]       Layer                (1)    OverCon 
[12/08 13:42:39    431s] [NR-eGR] ----------------------------------------------
[12/08 13:42:39    431s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/08 13:42:39    431s] [NR-eGR]  Metal2  (2)         7( 0.03%)   ( 0.03%) 
[12/08 13:42:39    431s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[12/08 13:42:39    431s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/08 13:42:39    431s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/08 13:42:39    431s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/08 13:42:39    431s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[12/08 13:42:39    431s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[12/08 13:42:39    431s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[12/08 13:42:39    431s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/08 13:42:39    431s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[12/08 13:42:39    431s] [NR-eGR] ----------------------------------------------
[12/08 13:42:39    431s] [NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[12/08 13:42:39    431s] [NR-eGR] 
[12/08 13:42:39    431s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.19 sec, Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] (I)       total 2D Cap : 1529722 = (783461 H, 746261 V)
[12/08 13:42:39    431s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/08 13:42:39    431s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/08 13:42:39    431s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.41 sec, Curr Mem: 1490.72 MB )
[12/08 13:42:39    431s] OPERPROF: Starting HotSpotCal at level 1, MEM:1490.7M
[12/08 13:42:39    431s] [hotspot] +------------+---------------+---------------+
[12/08 13:42:39    431s] [hotspot] |            |   max hotspot | total hotspot |
[12/08 13:42:39    431s] [hotspot] +------------+---------------+---------------+
[12/08 13:42:39    431s] [hotspot] | normalized |          0.00 |          0.00 |
[12/08 13:42:39    431s] [hotspot] +------------+---------------+---------------+
[12/08 13:42:39    431s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/08 13:42:39    431s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/08 13:42:39    431s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:1490.7M
[12/08 13:42:39    431s] Starting delay calculation for Setup views
[12/08 13:42:39    431s] #################################################################################
[12/08 13:42:39    431s] # Design Stage: PreRoute
[12/08 13:42:39    431s] # Design Name: picorv32
[12/08 13:42:39    431s] # Design Mode: 45nm
[12/08 13:42:39    431s] # Analysis Mode: MMMC Non-OCV 
[12/08 13:42:39    431s] # Parasitics Mode: No SPEF/RCDB
[12/08 13:42:39    431s] # Signoff Settings: SI Off 
[12/08 13:42:39    431s] #################################################################################
[12/08 13:42:39    431s] Calculate delays in Single mode...
[12/08 13:42:40    431s] Topological Sorting (REAL = 0:00:01.0, MEM = 1480.7M, InitMEM = 1480.7M)
[12/08 13:42:40    431s] Start delay calculation (fullDC) (1 T). (MEM=1480.72)
[12/08 13:42:40    432s] End AAE Lib Interpolated Model. (MEM=1497.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 13:42:43    435s] Total number of fetched objects 12839
[12/08 13:42:43    435s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/08 13:42:43    435s] End delay calculation. (MEM=1544.75 CPU=0:00:02.6 REAL=0:00:02.0)
[12/08 13:42:43    435s] End delay calculation (fullDC). (MEM=1544.75 CPU=0:00:03.7 REAL=0:00:03.0)
[12/08 13:42:43    435s] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1544.8M) ***
[12/08 13:42:44    435s] *** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:05.0 totSessionCpu=0:07:16 mem=1544.8M)
[12/08 13:42:44    436s] Reported timing to dir ./timingReports
[12/08 13:42:44    436s] **optDesign ... cpu = 0:01:23, real = 0:01:25, mem = 1162.0M, totSessionCpu=0:07:16 **
[12/08 13:42:44    436s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1491.8M
[12/08 13:42:44    436s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.107, MEM:1491.8M
[12/08 13:43:16    437s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.537  |  1.537  |  2.793  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2408   |  2174   |  2003   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    229 (229)     |   -0.702   |    230 (230)     |
|   max_tran     |    229 (235)     |   -1.168   |    229 (235)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.430%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:25, real = 0:01:57, mem = 1163.4M, totSessionCpu=0:07:18 **
[12/08 13:43:16    437s] Deleting Cell Server ...
[12/08 13:43:16    437s] Deleting Lib Analyzer.
[12/08 13:43:16    437s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/08 13:43:16    437s] Type 'man IMPOPT-3195' for more detail.
[12/08 13:43:16    437s] *** Finished optDesign ***
[12/08 13:43:16    437s] 
[12/08 13:43:16    437s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:33 real=  0:02:05)
[12/08 13:43:16    437s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.3 real=0:00:02.4)
[12/08 13:43:16    437s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.3 real=0:00:04.5)
[12/08 13:43:16    437s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:12.6 real=0:00:12.9)
[12/08 13:43:16    437s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:23.8 real=0:00:24.4)
[12/08 13:43:16    437s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/08 13:43:16    437s] Info: pop threads available for lower-level modules during optimization.
[12/08 13:43:16    437s] clean pInstBBox. size 0
[12/08 13:43:16    438s] All LLGs are deleted
[12/08 13:43:16    438s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1491.8M
[12/08 13:43:16    438s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1491.2M
[12/08 13:43:16    438s] #optDebug: fT-D <X 1 0 0 0>
[12/08 13:43:16    438s] VSMManager cleared!
[12/08 13:43:16    438s] **place_opt_design ... cpu = 0:02:25, real = 0:02:59, mem = 1404.2M **
[12/08 13:43:16    438s] *** Finished GigaPlace ***
[12/08 13:43:16    438s] 
[12/08 13:43:16    438s] *** Summary of all messages that are not suppressed in this session:
[12/08 13:43:16    438s] Severity  ID               Count  Summary                                  
[12/08 13:43:16    438s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/08 13:43:16    438s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/08 13:43:16    438s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[12/08 13:43:16    438s] *** Message Summary: 5 warning(s), 0 error(s)
[12/08 13:43:16    438s] 
[12/08 13:45:40    446s] <CMD> report_power > ex5.5_step_12_innovus_power.txt
[12/08 13:45:40    446s] 
[12/08 13:45:40    446s] Power Net Detected:
[12/08 13:45:40    446s]     Voltage	    Name
[12/08 13:45:40    446s]     0.00V	    VSS
[12/08 13:45:40    446s]     0.90V	    VDD
[12/08 13:45:41    447s] 
[12/08 13:45:41    447s] Begin Power Analysis
[12/08 13:45:41    447s] 
[12/08 13:45:41    447s]     0.00V	    VSS
[12/08 13:45:41    447s]     0.90V	    VDD
[12/08 13:45:41    447s] Begin Processing Timing Library for Power Calculation
[12/08 13:45:41    447s] 
[12/08 13:45:41    447s] Begin Processing Timing Library for Power Calculation
[12/08 13:45:41    447s] 
[12/08 13:45:41    447s] 
[12/08 13:45:41    447s] 
[12/08 13:45:41    447s] Begin Processing Power Net/Grid for Power Calculation
[12/08 13:45:41    447s] 
[12/08 13:45:41    447s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1078.14MB/2384.20MB/1191.97MB)
[12/08 13:45:41    447s] 
[12/08 13:45:41    447s] Begin Processing Timing Window Data for Power Calculation
[12/08 13:45:41    447s] 
[12/08 13:45:41    447s] clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1079.02MB/2384.20MB/1191.97MB)
[12/08 13:45:41    447s] 
[12/08 13:45:41    447s] Begin Processing User Attributes
[12/08 13:45:41    447s] 
[12/08 13:45:41    447s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1079.07MB/2384.20MB/1191.97MB)
[12/08 13:45:41    447s] 
[12/08 13:45:41    447s] Begin Processing Signal Activity
[12/08 13:45:41    447s] 
[12/08 13:45:42    448s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1079.48MB/2384.20MB/1191.97MB)
[12/08 13:45:42    448s] 
[12/08 13:45:42    448s] Begin Power Computation
[12/08 13:45:42    448s] 
[12/08 13:45:42    448s]       ----------------------------------------------------------
[12/08 13:45:42    448s]       # of cell(s) missing both power/leakage table: 0
[12/08 13:45:42    448s]       # of cell(s) missing power table: 0
[12/08 13:45:42    448s]       # of cell(s) missing leakage table: 0
[12/08 13:45:42    448s]       # of MSMV cell(s) missing power_level: 0
[12/08 13:45:42    448s]       ----------------------------------------------------------
[12/08 13:45:42    448s] 
[12/08 13:45:42    448s] 
[12/08 13:45:44    450s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1079.95MB/2384.20MB/1191.97MB)
[12/08 13:45:44    450s] 
[12/08 13:45:44    450s] Begin Processing User Attributes
[12/08 13:45:44    450s] 
[12/08 13:45:44    450s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1079.95MB/2384.20MB/1191.97MB)
[12/08 13:45:44    450s] 
[12/08 13:45:44    450s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1080.02MB/2384.20MB/1191.97MB)
[12/08 13:45:44    450s] 
[12/08 13:45:44    450s] *
[12/08 13:45:44    450s] 
[12/08 13:45:44    450s] 
[12/08 13:45:44    450s] 
[12/08 13:45:44    450s] Total Power
[12/08 13:45:44    450s] -----------------------------------------------------------------------------------------
[12/08 13:45:44    450s] Total Internal Power:        0.72103377 	   34.4769%%
[12/08 13:45:44    450s] Total Switching Power:       1.36946350 	   65.4821%%
[12/08 13:45:44    450s] Total Leakage Power:         0.00085694 	    0.0410%%
[12/08 13:45:44    450s] Total Power:                 2.09135420
[12/08 13:45:44    450s] -----------------------------------------------------------------------------------------
[12/08 13:46:00    451s] <CMD> report_timing > ex5.5_step_12_innovus_timing.txt
[12/08 13:46:28    453s] <CMD> report_area > ex5.5_step_12_innovus_area.txt
[12/08 13:53:13    477s] <CMD> checkPlace picorv32.checkPlace
[12/08 13:53:14    477s] OPERPROF: Starting checkPlace at level 1, MEM:1414.6M
[12/08 13:53:14    477s] #spOpts: N=45 
[12/08 13:53:14    477s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1414.6M
[12/08 13:53:14    477s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1414.6M
[12/08 13:53:14    477s] Core basic site is CoreSite
[12/08 13:53:14    477s] SiteArray: non-trimmed site array dimensions = 124 x 1075
[12/08 13:53:14    477s] SiteArray: use 634,880 bytes
[12/08 13:53:14    477s] SiteArray: current memory after site array memory allocation 1415.2M
[12/08 13:53:14    477s] SiteArray: FP blocked sites are writable
[12/08 13:53:14    477s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/08 13:53:14    477s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1415.2M
[12/08 13:53:14    477s] Process 381 wires and vias for routing blockage and capacity analysis
[12/08 13:53:14    477s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1415.2M
[12/08 13:53:14    477s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.108, MEM:1415.2M
[12/08 13:53:14    477s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.112, MEM:1415.2M
[12/08 13:53:14    477s] Begin checking placement ... (start mem=1414.6M, init mem=1415.2M)
[12/08 13:53:14    477s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1415.2M
[12/08 13:53:14    477s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.002, MEM:1415.2M
[12/08 13:53:14    477s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1415.2M
[12/08 13:53:14    477s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:1415.2M
[12/08 13:53:14    477s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1415.2M
[12/08 13:53:14    477s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.070, REAL:0.073, MEM:1415.2M
[12/08 13:53:14    477s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1415.2M
[12/08 13:53:14    477s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.011, MEM:1415.2M
[12/08 13:53:14    478s] *info: Placed = 12077         
[12/08 13:53:14    478s] *info: Unplaced = 0           
[12/08 13:53:14    478s] Placement Density:73.43%(33476/45589)
[12/08 13:53:14    478s] Placement Density (including fixed std cells):73.43%(33476/45589)
[12/08 13:53:14    478s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1415.2M
[12/08 13:53:14    478s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:1414.6M
[12/08 13:53:14    478s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1414.6M)
[12/08 13:53:14    478s] OPERPROF: Finished checkPlace at level 1, CPU:0.280, REAL:0.342, MEM:1414.6M
[12/08 13:53:14    478s] <CMD> setDrawView place
[12/08 13:53:14    478s] <CMD> fit
[12/08 13:57:31    493s] <CMD> set_power_analysis_mode -reset
[12/08 13:57:31    493s] <CMD> set_power_analysis_mode -method static -analysis_view default_emulate_view -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
[12/08 13:57:51    495s] <CMD> set_power_output_dir -reset
[12/08 13:57:51    495s] <CMD> set_power_output_dir ./run5.5
[12/08 13:57:51    495s] <CMD> set_default_switching_activity -reset
[12/08 13:57:51    495s] <CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
[12/08 13:57:51    495s] <CMD> read_activity_file -reset
[12/08 13:57:51    495s] <CMD> set_power -reset
[12/08 13:57:51    495s] <CMD> set_powerup_analysis -reset
[12/08 13:57:51    495s] <CMD> set_dynamic_power_simulation -reset
[12/08 13:57:51    495s] <CMD> report_power -rail_analysis_format VS -outfile ./run5.5/picorv32.rpt
[12/08 13:57:51    495s] 
[12/08 13:57:51    495s] Begin Power Analysis
[12/08 13:57:51    495s] 
[12/08 13:57:51    495s]     0.00V	    VSS
[12/08 13:57:51    495s]     0.90V	    VDD
[12/08 13:57:51    495s] Begin Processing Timing Library for Power Calculation
[12/08 13:57:51    495s] 
[12/08 13:57:51    495s] Begin Processing Timing Library for Power Calculation
[12/08 13:57:51    495s] 
[12/08 13:57:51    495s] 
[12/08 13:57:51    495s] 
[12/08 13:57:51    495s] Begin Processing Power Net/Grid for Power Calculation
[12/08 13:57:51    495s] 
[12/08 13:57:51    495s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1086.76MB/2387.51MB/1191.97MB)
[12/08 13:57:51    495s] 
[12/08 13:57:51    495s] Begin Processing Timing Window Data for Power Calculation
[12/08 13:57:51    495s] 
[12/08 13:57:51    495s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1086.76MB/2387.51MB/1191.97MB)
[12/08 13:57:51    495s] 
[12/08 13:57:51    495s] Begin Processing User Attributes
[12/08 13:57:51    495s] 
[12/08 13:57:51    495s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1086.76MB/2387.51MB/1191.97MB)
[12/08 13:57:51    495s] 
[12/08 13:57:51    495s] Begin Processing Signal Activity
[12/08 13:57:51    495s] 
[12/08 13:57:52    495s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1087.26MB/2387.51MB/1191.97MB)
[12/08 13:57:52    495s] 
[12/08 13:57:52    495s] Begin Power Computation
[12/08 13:57:52    495s] 
[12/08 13:57:52    495s]       ----------------------------------------------------------
[12/08 13:57:52    495s]       # of cell(s) missing both power/leakage table: 0
[12/08 13:57:52    495s]       # of cell(s) missing power table: 0
[12/08 13:57:52    495s]       # of cell(s) missing leakage table: 0
[12/08 13:57:52    495s]       # of MSMV cell(s) missing power_level: 0
[12/08 13:57:52    495s]       ----------------------------------------------------------
[12/08 13:57:52    495s] 
[12/08 13:57:52    495s] 
[12/08 13:57:54    498s] Ended Power Computation: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=1087.27MB/2387.51MB/1191.97MB)
[12/08 13:57:54    498s] 
[12/08 13:57:54    498s] Begin Processing User Attributes
[12/08 13:57:54    498s] 
[12/08 13:57:54    498s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1087.27MB/2387.51MB/1191.97MB)
[12/08 13:57:54    498s] 
[12/08 13:57:54    498s] Ended Power Analysis: (cpu=0:00:02, real=0:00:03, mem(process/total/peak)=1087.27MB/2387.51MB/1191.97MB)
[12/08 13:57:54    498s] 
[12/08 13:57:54    498s] *
[12/08 13:57:54    498s] 
[12/08 13:57:54    498s] 
[12/08 13:57:54    498s] 
[12/08 13:57:54    498s] Total Power
[12/08 13:57:54    498s] -----------------------------------------------------------------------------------------
[12/08 13:57:54    498s] Total Internal Power:        0.65854818 	   29.0173%%
[12/08 13:57:54    498s] Total Switching Power:       1.61009838 	   70.9449%%
[12/08 13:57:54    498s] Total Leakage Power:         0.00085932 	    0.0379%%
[12/08 13:57:54    498s] Total Power:                 2.26950588
[12/08 13:57:54    498s] -----------------------------------------------------------------------------------------
[12/08 13:59:29    507s] <CMD> set_rail_analysis_mode -method era_static -power_switch_eco false -generate_movies false -save_voltage_waveforms false -generate_decap_eco true -accuracy xd -analysis_view default_emulate_view -process_techgen_em_rules false -enable_rlrp_analysis false -extraction_tech_file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch -vsrc_search_distance 50 -ignore_shorts false -enable_manufacturing_effects false -report_via_current_direction false
[12/08 13:59:29    507s] **WARN: (VOLTUS-1179):	Settings of all PG nets have been reset to default due to change in the analysis view using set_rail_analysis_mode. Re-run set_pg_nets to set threshold values based on design requirements.
[12/08 14:22:03    586s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 1 -earlyGlobalMaxRouteLayer 11 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/08 14:22:03    586s] <CMD> earlyGlobalRoute
[12/08 14:22:03    586s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1414.60 MB )
[12/08 14:22:03    586s] (I)       Started Loading and Dumping File ( Curr Mem: 1414.60 MB )
[12/08 14:22:03    586s] (I)       Reading DB...
[12/08 14:22:03    586s] (I)       Read data from FE... (mem=1414.6M)
[12/08 14:22:03    586s] (I)       Read nodes and places... (mem=1414.6M)
[12/08 14:22:03    586s] (I)       Done Read nodes and places (cpu=0.010s, mem=1414.6M)
[12/08 14:22:03    586s] (I)       Read nets... (mem=1414.6M)
[12/08 14:22:03    586s] (I)       Done Read nets (cpu=0.040s, mem=1414.6M)
[12/08 14:22:03    586s] (I)       Done Read data from FE (cpu=0.050s, mem=1414.6M)
[12/08 14:22:03    586s] (I)       before initializing RouteDB syMemory usage = 1414.6 MB
[12/08 14:22:03    586s] (I)       Honor MSV route constraint: false
[12/08 14:22:03    586s] (I)       Maximum routing layer  : 11
[12/08 14:22:03    586s] (I)       Minimum routing layer  : 1
[12/08 14:22:03    586s] (I)       Supply scale factor H  : 1.00
[12/08 14:22:03    586s] (I)       Supply scale factor V  : 1.00
[12/08 14:22:03    586s] (I)       Tracks used by clock wire: 0
[12/08 14:22:03    586s] (I)       Reverse direction      : 
[12/08 14:22:03    586s] (I)       Honor partition pin guides: true
[12/08 14:22:03    586s] (I)       Route selected nets only: false
[12/08 14:22:03    586s] (I)       Route secondary PG pins: false
[12/08 14:22:03    586s] (I)       Second PG max fanout   : 2147483647
[12/08 14:22:03    586s] (I)       Apply function for special wires: true
[12/08 14:22:03    586s] (I)       Layer by layer blockage reading: true
[12/08 14:22:03    586s] (I)       Offset calculation fix : true
[12/08 14:22:03    586s] (I)       Route stripe layer range: 
[12/08 14:22:03    586s] (I)       Honor partition fences : 
[12/08 14:22:03    586s] (I)       Honor partition pin    : 
[12/08 14:22:03    586s] (I)       Honor partition fences with feedthrough: 
[12/08 14:22:03    586s] (I)       Counted 2660 PG shapes. We will not process PG shapes layer by layer.
[12/08 14:22:03    586s] (I)       build grid graph
[12/08 14:22:03    586s] (I)       build grid graph start
[12/08 14:22:03    586s] [NR-eGR] Track table information for default rule: 
[12/08 14:22:03    586s] [NR-eGR] Metal1 has single uniform track structure
[12/08 14:22:03    586s] [NR-eGR] Metal2 has single uniform track structure
[12/08 14:22:03    586s] [NR-eGR] Metal3 has single uniform track structure
[12/08 14:22:03    586s] [NR-eGR] Metal4 has single uniform track structure
[12/08 14:22:03    586s] [NR-eGR] Metal5 has single uniform track structure
[12/08 14:22:03    586s] [NR-eGR] Metal6 has single uniform track structure
[12/08 14:22:03    586s] [NR-eGR] Metal7 has single uniform track structure
[12/08 14:22:03    586s] [NR-eGR] Metal8 has single uniform track structure
[12/08 14:22:03    586s] [NR-eGR] Metal9 has single uniform track structure
[12/08 14:22:03    586s] [NR-eGR] Metal10 has single uniform track structure
[12/08 14:22:03    586s] [NR-eGR] Metal11 has single uniform track structure
[12/08 14:22:03    586s] (I)       build grid graph end
[12/08 14:22:03    586s] (I)       ===========================================================================
[12/08 14:22:03    586s] (I)       == Report All Rule Vias ==
[12/08 14:22:03    586s] (I)       ===========================================================================
[12/08 14:22:03    586s] (I)        Via Rule : (Default)
[12/08 14:22:03    586s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:22:03    586s] (I)       ---------------------------------------------------------------------------
[12/08 14:22:03    586s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[12/08 14:22:03    586s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[12/08 14:22:03    586s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[12/08 14:22:03    586s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[12/08 14:22:03    586s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[12/08 14:22:03    586s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[12/08 14:22:03    586s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[12/08 14:22:03    586s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[12/08 14:22:03    586s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[12/08 14:22:03    586s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[12/08 14:22:03    586s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)       ===========================================================================
[12/08 14:22:03    586s] (I)        Via Rule : LEFSpecialRouteSpec
[12/08 14:22:03    586s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:22:03    586s] (I)       ---------------------------------------------------------------------------
[12/08 14:22:03    586s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)       ===========================================================================
[12/08 14:22:03    586s] (I)        Via Rule : VLMDefaultSetup
[12/08 14:22:03    586s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:22:03    586s] (I)       ---------------------------------------------------------------------------
[12/08 14:22:03    586s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:22:03    586s] (I)       ===========================================================================
[12/08 14:22:04    586s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Num PG vias on layer 1 : 0
[12/08 14:22:04    586s] (I)       Num PG vias on layer 2 : 0
[12/08 14:22:04    586s] (I)       Num PG vias on layer 3 : 0
[12/08 14:22:04    586s] (I)       Num PG vias on layer 4 : 0
[12/08 14:22:04    586s] (I)       Num PG vias on layer 5 : 0
[12/08 14:22:04    586s] (I)       Num PG vias on layer 6 : 0
[12/08 14:22:04    586s] (I)       Num PG vias on layer 7 : 0
[12/08 14:22:04    586s] (I)       Num PG vias on layer 8 : 0
[12/08 14:22:04    586s] (I)       Num PG vias on layer 9 : 0
[12/08 14:22:04    586s] (I)       Num PG vias on layer 10 : 0
[12/08 14:22:04    586s] (I)       Num PG vias on layer 11 : 0
[12/08 14:22:04    586s] [NR-eGR] Read 4931 PG shapes
[12/08 14:22:04    586s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] [NR-eGR] #Routing Blockages  : 0
[12/08 14:22:04    586s] [NR-eGR] #Instance Blockages : 78560
[12/08 14:22:04    586s] [NR-eGR] #PG Blockages       : 4931
[12/08 14:22:04    586s] [NR-eGR] #Bump Blockages     : 0
[12/08 14:22:04    586s] [NR-eGR] #Boundary Blockages : 0
[12/08 14:22:04    586s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/08 14:22:04    586s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/08 14:22:04    586s] (I)       readDataFromPlaceDB
[12/08 14:22:04    586s] (I)       Read net information..
[12/08 14:22:04    586s] [NR-eGR] Read numTotalNets=12836  numIgnoredNets=0
[12/08 14:22:04    586s] (I)       Read testcase time = 0.000 seconds
[12/08 14:22:04    586s] 
[12/08 14:22:04    586s] (I)       early_global_route_priority property id does not exist.
[12/08 14:22:04    586s] (I)       Start initializing grid graph
[12/08 14:22:04    586s] (I)       End initializing grid graph
[12/08 14:22:04    586s] (I)       Model blockages into capacity
[12/08 14:22:04    586s] (I)       Read Num Blocks=430691  Num Prerouted Wires=0  Num CS=0
[12/08 14:22:04    586s] (I)       Started Modeling ( Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Started Modeling Layer 1 ( Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Layer 0 (H) : #blockages 426385 : #preroutes 0
[12/08 14:22:04    586s] (I)       Finished Modeling Layer 1 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Started Modeling Layer 2 ( Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Layer 1 (V) : #blockages 500 : #preroutes 0
[12/08 14:22:04    586s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Started Modeling Layer 3 ( Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Layer 2 (H) : #blockages 500 : #preroutes 0
[12/08 14:22:04    586s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Started Modeling Layer 4 ( Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Layer 3 (V) : #blockages 500 : #preroutes 0
[12/08 14:22:04    586s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Started Modeling Layer 5 ( Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Layer 4 (H) : #blockages 500 : #preroutes 0
[12/08 14:22:04    586s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Started Modeling Layer 6 ( Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Layer 5 (V) : #blockages 500 : #preroutes 0
[12/08 14:22:04    586s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Started Modeling Layer 7 ( Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Layer 6 (H) : #blockages 500 : #preroutes 0
[12/08 14:22:04    586s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Started Modeling Layer 8 ( Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Layer 7 (V) : #blockages 500 : #preroutes 0
[12/08 14:22:04    586s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Started Modeling Layer 9 ( Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Layer 8 (H) : #blockages 500 : #preroutes 0
[12/08 14:22:04    586s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Started Modeling Layer 10 ( Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Layer 9 (V) : #blockages 275 : #preroutes 0
[12/08 14:22:04    586s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Started Modeling Layer 11 ( Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Layer 10 (H) : #blockages 31 : #preroutes 0
[12/08 14:22:04    586s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Number of ignored nets = 0
[12/08 14:22:04    586s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/08 14:22:04    586s] (I)       Number of clock nets = 1.  Ignored: No
[12/08 14:22:04    586s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/08 14:22:04    586s] (I)       Number of special nets = 0.  Ignored: Yes
[12/08 14:22:04    586s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/08 14:22:04    586s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/08 14:22:04    586s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/08 14:22:04    586s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/08 14:22:04    586s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/08 14:22:04    586s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/08 14:22:04    586s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1432.1 MB
[12/08 14:22:04    586s] (I)       Ndr track 0 does not exist
[12/08 14:22:04    586s] (I)       Layer1  viaCost=100.00
[12/08 14:22:04    586s] (I)       Layer2  viaCost=200.00
[12/08 14:22:04    586s] (I)       Layer3  viaCost=200.00
[12/08 14:22:04    586s] (I)       Layer4  viaCost=200.00
[12/08 14:22:04    586s] (I)       Layer5  viaCost=200.00
[12/08 14:22:04    586s] (I)       Layer6  viaCost=200.00
[12/08 14:22:04    586s] (I)       Layer7  viaCost=200.00
[12/08 14:22:04    586s] (I)       Layer8  viaCost=200.00
[12/08 14:22:04    586s] (I)       Layer9  viaCost=200.00
[12/08 14:22:04    586s] (I)       Layer10  viaCost=200.00
[12/08 14:22:04    586s] (I)       ---------------------Grid Graph Info--------------------
[12/08 14:22:04    586s] (I)       Routing area        : (0, 0) - (490000, 484120)
[12/08 14:22:04    586s] (I)       Core area           : (30000, 30020) - (460000, 454100)
[12/08 14:22:04    586s] (I)       Site width          :   400  (dbu)
[12/08 14:22:04    586s] (I)       Row height          :  3420  (dbu)
[12/08 14:22:04    586s] (I)       GCell width         :  3420  (dbu)
[12/08 14:22:04    586s] (I)       GCell height        :  3420  (dbu)
[12/08 14:22:04    586s] (I)       Grid                :   143   141    11
[12/08 14:22:04    586s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/08 14:22:04    586s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[12/08 14:22:04    586s] (I)       Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[12/08 14:22:04    586s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/08 14:22:04    586s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/08 14:22:04    586s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/08 14:22:04    586s] (I)       Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[12/08 14:22:04    586s] (I)       First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[12/08 14:22:04    586s] (I)       Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[12/08 14:22:04    586s] (I)       Total num of tracks :  1274  1225  1274  1225  1274  1225  1274  1225  1274   489   509
[12/08 14:22:04    586s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/08 14:22:04    586s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/08 14:22:04    586s] (I)       --------------------------------------------------------
[12/08 14:22:04    586s] 
[12/08 14:22:04    586s] [NR-eGR] ============ Routing rule table ============
[12/08 14:22:04    586s] [NR-eGR] Rule id: 0  Nets: 12836 
[12/08 14:22:04    586s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/08 14:22:04    586s] (I)       Pitch:  L1=380  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[12/08 14:22:04    586s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[12/08 14:22:04    586s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[12/08 14:22:04    586s] [NR-eGR] ========================================
[12/08 14:22:04    586s] [NR-eGR] 
[12/08 14:22:04    586s] (I)       blocked tracks on layer1 : = 138757 / 182182 (76.16%)
[12/08 14:22:04    586s] (I)       blocked tracks on layer2 : = 8500 / 172725 (4.92%)
[12/08 14:22:04    586s] (I)       blocked tracks on layer3 : = 1500 / 182182 (0.82%)
[12/08 14:22:04    586s] (I)       blocked tracks on layer4 : = 8500 / 172725 (4.92%)
[12/08 14:22:04    586s] (I)       blocked tracks on layer5 : = 1500 / 182182 (0.82%)
[12/08 14:22:04    586s] (I)       blocked tracks on layer6 : = 8500 / 172725 (4.92%)
[12/08 14:22:04    586s] (I)       blocked tracks on layer7 : = 1500 / 182182 (0.82%)
[12/08 14:22:04    586s] (I)       blocked tracks on layer8 : = 8500 / 172725 (4.92%)
[12/08 14:22:04    586s] (I)       blocked tracks on layer9 : = 3000 / 182182 (1.65%)
[12/08 14:22:04    586s] (I)       blocked tracks on layer10 : = 4370 / 68949 (6.34%)
[12/08 14:22:04    586s] (I)       blocked tracks on layer11 : = 12100 / 72787 (16.62%)
[12/08 14:22:04    586s] (I)       After initializing earlyGlobalRoute syMemory usage = 1432.1 MB
[12/08 14:22:04    586s] (I)       Finished Loading and Dumping File ( CPU: 0.43 sec, Real: 0.54 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Started Global Routing ( Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       ============= Initialization =============
[12/08 14:22:04    586s] (I)       totalPins=44988  totalGlobalPin=43547 (96.80%)
[12/08 14:22:04    586s] (I)       Started Build MST ( Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Generate topology with single threads
[12/08 14:22:04    586s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       total 2D Cap : 1572963 = (827465 H, 745498 V)
[12/08 14:22:04    586s] [NR-eGR] Layer group 1: route 12836 net(s) in layer range [1, 11]
[12/08 14:22:04    586s] (I)       ============  Phase 1a Route ============
[12/08 14:22:04    586s] (I)       Started Phase 1a ( Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Usage: 122872 = (66187 H, 56685 V) = (8.00% H, 7.60% V) = (1.132e+05um H, 9.693e+04um V)
[12/08 14:22:04    586s] (I)       
[12/08 14:22:04    586s] (I)       ============  Phase 1b Route ============
[12/08 14:22:04    586s] (I)       Usage: 122872 = (66187 H, 56685 V) = (8.00% H, 7.60% V) = (1.132e+05um H, 9.693e+04um V)
[12/08 14:22:04    586s] (I)       
[12/08 14:22:04    586s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.101111e+05um
[12/08 14:22:04    586s] (I)       ============  Phase 1c Route ============
[12/08 14:22:04    586s] (I)       Usage: 122872 = (66187 H, 56685 V) = (8.00% H, 7.60% V) = (1.132e+05um H, 9.693e+04um V)
[12/08 14:22:04    586s] (I)       
[12/08 14:22:04    586s] (I)       ============  Phase 1d Route ============
[12/08 14:22:04    586s] (I)       Usage: 122872 = (66187 H, 56685 V) = (8.00% H, 7.60% V) = (1.132e+05um H, 9.693e+04um V)
[12/08 14:22:04    586s] (I)       
[12/08 14:22:04    586s] (I)       ============  Phase 1e Route ============
[12/08 14:22:04    586s] (I)       Started Phase 1e ( Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Usage: 122872 = (66187 H, 56685 V) = (8.00% H, 7.60% V) = (1.132e+05um H, 9.693e+04um V)
[12/08 14:22:04    586s] (I)       
[12/08 14:22:04    586s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.101111e+05um
[12/08 14:22:04    586s] [NR-eGR] 
[12/08 14:22:04    586s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 14:22:04    586s] (I)       Finished Phase 1l ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       ============  Phase 1l Route ============
[12/08 14:22:04    586s] (I)       
[12/08 14:22:04    586s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/08 14:22:04    586s] [NR-eGR]                        OverCon           OverCon            
[12/08 14:22:04    586s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/08 14:22:04    586s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/08 14:22:04    586s] [NR-eGR] ---------------------------------------------------------------
[12/08 14:22:04    586s] [NR-eGR]  Metal1  (1)        36( 0.65%)         0( 0.00%)   ( 0.65%) 
[12/08 14:22:04    586s] [NR-eGR]  Metal2  (2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/08 14:22:04    586s] [NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/08 14:22:04    586s] [NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/08 14:22:04    586s] [NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/08 14:22:04    586s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/08 14:22:04    586s] [NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/08 14:22:04    586s] [NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/08 14:22:04    586s] [NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/08 14:22:04    586s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/08 14:22:04    586s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/08 14:22:04    586s] [NR-eGR] ---------------------------------------------------------------
[12/08 14:22:04    586s] [NR-eGR] Total               37( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/08 14:22:04    586s] [NR-eGR] 
[12/08 14:22:04    586s] (I)       Finished Global Routing ( CPU: 0.21 sec, Real: 0.24 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       total 2D Cap : 1574284 = (828023 H, 746261 V)
[12/08 14:22:04    586s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/08 14:22:04    586s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/08 14:22:04    586s] (I)       ============= track Assignment ============
[12/08 14:22:04    586s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Started Greedy Track Assignment ( Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[12/08 14:22:04    586s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:04    586s] (I)       Run Multi-thread track assignment
[12/08 14:22:04    587s] (I)       Finished Greedy Track Assignment ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 1432.10 MB )
[12/08 14:22:05    587s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:22:05    587s] [NR-eGR] Metal1  (1H) length: 1.786259e+04um, number of vias: 46580
[12/08 14:22:05    587s] [NR-eGR] Metal2  (2V) length: 7.067610e+04um, number of vias: 29435
[12/08 14:22:05    587s] [NR-eGR] Metal3  (3H) length: 8.265571e+04um, number of vias: 4767
[12/08 14:22:05    587s] [NR-eGR] Metal4  (4V) length: 2.791062e+04um, number of vias: 1888
[12/08 14:22:05    587s] [NR-eGR] Metal5  (5H) length: 1.808285e+04um, number of vias: 199
[12/08 14:22:05    587s] [NR-eGR] Metal6  (6V) length: 1.774695e+03um, number of vias: 47
[12/08 14:22:05    587s] [NR-eGR] Metal7  (7H) length: 6.258100e+02um, number of vias: 28
[12/08 14:22:05    587s] [NR-eGR] Metal8  (8V) length: 3.724000e+01um, number of vias: 11
[12/08 14:22:05    587s] [NR-eGR] Metal9  (9H) length: 7.520000e+01um, number of vias: 3
[12/08 14:22:05    587s] [NR-eGR] Metal10 (10V) length: 2.850000e-01um, number of vias: 3
[12/08 14:22:05    587s] [NR-eGR] Metal11 (11H) length: 1.200000e+00um, number of vias: 0
[12/08 14:22:05    587s] [NR-eGR] Total length: 2.197023e+05um, number of vias: 82961
[12/08 14:22:05    587s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:22:05    587s] [NR-eGR] Total eGR-routed clock nets wire length: 6.851565e+03um 
[12/08 14:22:05    587s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:22:05    587s] Saved RC grid cleaned up.
[12/08 14:22:05    587s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.23 sec, Real: 1.39 sec, Curr Mem: 1394.76 MB )
[12/08 14:23:37    593s] <CMD> reportCongestion -hotSpot
[12/08 14:23:37    593s] OPERPROF: Starting HotSpotCal at level 1, MEM:1399.2M
[12/08 14:23:37    593s] [hotspot] +------------+---------------+---------------+
[12/08 14:23:37    593s] [hotspot] |            |   max hotspot | total hotspot |
[12/08 14:23:37    593s] [hotspot] +------------+---------------+---------------+
[12/08 14:23:37    593s] [hotspot] | normalized |          0.00 |          0.00 |
[12/08 14:23:37    593s] [hotspot] +------------+---------------+---------------+
[12/08 14:23:37    593s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/08 14:23:37    593s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/08 14:23:37    593s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.012, MEM:1399.2M
[12/08 14:25:21    600s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 2 -earlyGlobalMaxRouteLayer 10 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/08 14:25:21    600s] <CMD> earlyGlobalRoute
[12/08 14:25:21    600s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Started Loading and Dumping File ( Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Reading DB...
[12/08 14:25:21    600s] (I)       Read data from FE... (mem=1399.2M)
[12/08 14:25:21    600s] (I)       Read nodes and places... (mem=1399.2M)
[12/08 14:25:21    600s] (I)       Done Read nodes and places (cpu=0.020s, mem=1399.2M)
[12/08 14:25:21    600s] (I)       Read nets... (mem=1399.2M)
[12/08 14:25:21    600s] (I)       Done Read nets (cpu=0.040s, mem=1399.2M)
[12/08 14:25:21    600s] (I)       Done Read data from FE (cpu=0.060s, mem=1399.2M)
[12/08 14:25:21    600s] (I)       before initializing RouteDB syMemory usage = 1399.2 MB
[12/08 14:25:21    600s] (I)       Honor MSV route constraint: false
[12/08 14:25:21    600s] (I)       Maximum routing layer  : 10
[12/08 14:25:21    600s] (I)       Minimum routing layer  : 2
[12/08 14:25:21    600s] (I)       Supply scale factor H  : 1.00
[12/08 14:25:21    600s] (I)       Supply scale factor V  : 1.00
[12/08 14:25:21    600s] (I)       Tracks used by clock wire: 0
[12/08 14:25:21    600s] (I)       Reverse direction      : 
[12/08 14:25:21    600s] (I)       Honor partition pin guides: true
[12/08 14:25:21    600s] (I)       Route selected nets only: false
[12/08 14:25:21    600s] (I)       Route secondary PG pins: false
[12/08 14:25:21    600s] (I)       Second PG max fanout   : 2147483647
[12/08 14:25:21    600s] (I)       Apply function for special wires: true
[12/08 14:25:21    600s] (I)       Layer by layer blockage reading: true
[12/08 14:25:21    600s] (I)       Offset calculation fix : true
[12/08 14:25:21    600s] (I)       Route stripe layer range: 
[12/08 14:25:21    600s] (I)       Honor partition fences : 
[12/08 14:25:21    600s] (I)       Honor partition pin    : 
[12/08 14:25:21    600s] (I)       Honor partition fences with feedthrough: 
[12/08 14:25:21    600s] (I)       Counted 2660 PG shapes. We will not process PG shapes layer by layer.
[12/08 14:25:21    600s] (I)       build grid graph
[12/08 14:25:21    600s] (I)       build grid graph start
[12/08 14:25:21    600s] [NR-eGR] Track table information for default rule: 
[12/08 14:25:21    600s] [NR-eGR] Metal1 has no routable track
[12/08 14:25:21    600s] [NR-eGR] Metal2 has single uniform track structure
[12/08 14:25:21    600s] [NR-eGR] Metal3 has single uniform track structure
[12/08 14:25:21    600s] [NR-eGR] Metal4 has single uniform track structure
[12/08 14:25:21    600s] [NR-eGR] Metal5 has single uniform track structure
[12/08 14:25:21    600s] [NR-eGR] Metal6 has single uniform track structure
[12/08 14:25:21    600s] [NR-eGR] Metal7 has single uniform track structure
[12/08 14:25:21    600s] [NR-eGR] Metal8 has single uniform track structure
[12/08 14:25:21    600s] [NR-eGR] Metal9 has single uniform track structure
[12/08 14:25:21    600s] [NR-eGR] Metal10 has single uniform track structure
[12/08 14:25:21    600s] (I)       build grid graph end
[12/08 14:25:21    600s] (I)       ===========================================================================
[12/08 14:25:21    600s] (I)       == Report All Rule Vias ==
[12/08 14:25:21    600s] (I)       ===========================================================================
[12/08 14:25:21    600s] (I)        Via Rule : (Default)
[12/08 14:25:21    600s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:25:21    600s] (I)       ---------------------------------------------------------------------------
[12/08 14:25:21    600s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[12/08 14:25:21    600s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[12/08 14:25:21    600s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[12/08 14:25:21    600s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[12/08 14:25:21    600s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[12/08 14:25:21    600s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[12/08 14:25:21    600s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[12/08 14:25:21    600s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[12/08 14:25:21    600s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[12/08 14:25:21    600s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[12/08 14:25:21    600s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)       ===========================================================================
[12/08 14:25:21    600s] (I)        Via Rule : LEFSpecialRouteSpec
[12/08 14:25:21    600s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:25:21    600s] (I)       ---------------------------------------------------------------------------
[12/08 14:25:21    600s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)       ===========================================================================
[12/08 14:25:21    600s] (I)        Via Rule : VLMDefaultSetup
[12/08 14:25:21    600s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:25:21    600s] (I)       ---------------------------------------------------------------------------
[12/08 14:25:21    600s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:25:21    600s] (I)       ===========================================================================
[12/08 14:25:21    600s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Num PG vias on layer 1 : 0
[12/08 14:25:21    600s] (I)       Num PG vias on layer 2 : 0
[12/08 14:25:21    600s] (I)       Num PG vias on layer 3 : 0
[12/08 14:25:21    600s] (I)       Num PG vias on layer 4 : 0
[12/08 14:25:21    600s] (I)       Num PG vias on layer 5 : 0
[12/08 14:25:21    600s] (I)       Num PG vias on layer 6 : 0
[12/08 14:25:21    600s] (I)       Num PG vias on layer 7 : 0
[12/08 14:25:21    600s] (I)       Num PG vias on layer 8 : 0
[12/08 14:25:21    600s] (I)       Num PG vias on layer 9 : 0
[12/08 14:25:21    600s] (I)       Num PG vias on layer 10 : 0
[12/08 14:25:21    600s] [NR-eGR] Read 4275 PG shapes
[12/08 14:25:21    600s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] [NR-eGR] #Routing Blockages  : 0
[12/08 14:25:21    600s] [NR-eGR] #Instance Blockages : 0
[12/08 14:25:21    600s] [NR-eGR] #PG Blockages       : 4275
[12/08 14:25:21    600s] [NR-eGR] #Bump Blockages     : 0
[12/08 14:25:21    600s] [NR-eGR] #Boundary Blockages : 0
[12/08 14:25:21    600s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/08 14:25:21    600s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/08 14:25:21    600s] (I)       readDataFromPlaceDB
[12/08 14:25:21    600s] (I)       Read net information..
[12/08 14:25:21    600s] [NR-eGR] Read numTotalNets=12836  numIgnoredNets=0
[12/08 14:25:21    600s] (I)       Read testcase time = 0.010 seconds
[12/08 14:25:21    600s] 
[12/08 14:25:21    600s] (I)       early_global_route_priority property id does not exist.
[12/08 14:25:21    600s] (I)       Start initializing grid graph
[12/08 14:25:21    600s] (I)       End initializing grid graph
[12/08 14:25:21    600s] (I)       Model blockages into capacity
[12/08 14:25:21    600s] (I)       Read Num Blocks=4275  Num Prerouted Wires=0  Num CS=0
[12/08 14:25:21    600s] (I)       Started Modeling ( Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Started Modeling Layer 1 ( Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Started Modeling Layer 2 ( Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Layer 1 (V) : #blockages 500 : #preroutes 0
[12/08 14:25:21    600s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Started Modeling Layer 3 ( Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Layer 2 (H) : #blockages 500 : #preroutes 0
[12/08 14:25:21    600s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Started Modeling Layer 4 ( Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Layer 3 (V) : #blockages 500 : #preroutes 0
[12/08 14:25:21    600s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Started Modeling Layer 5 ( Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Layer 4 (H) : #blockages 500 : #preroutes 0
[12/08 14:25:21    600s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Started Modeling Layer 6 ( Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Layer 5 (V) : #blockages 500 : #preroutes 0
[12/08 14:25:21    600s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Started Modeling Layer 7 ( Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Layer 6 (H) : #blockages 500 : #preroutes 0
[12/08 14:25:21    600s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Started Modeling Layer 8 ( Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Layer 7 (V) : #blockages 500 : #preroutes 0
[12/08 14:25:21    600s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Started Modeling Layer 9 ( Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Layer 8 (H) : #blockages 500 : #preroutes 0
[12/08 14:25:21    600s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Started Modeling Layer 10 ( Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Layer 9 (V) : #blockages 275 : #preroutes 0
[12/08 14:25:21    600s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Number of ignored nets = 0
[12/08 14:25:21    600s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/08 14:25:21    600s] (I)       Number of clock nets = 1.  Ignored: No
[12/08 14:25:21    600s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/08 14:25:21    600s] (I)       Number of special nets = 0.  Ignored: Yes
[12/08 14:25:21    600s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/08 14:25:21    600s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/08 14:25:21    600s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/08 14:25:21    600s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/08 14:25:21    600s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/08 14:25:21    600s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/08 14:25:21    600s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1399.2 MB
[12/08 14:25:21    600s] (I)       Ndr track 0 does not exist
[12/08 14:25:21    600s] (I)       Layer1  viaCost=200.00
[12/08 14:25:21    600s] (I)       Layer2  viaCost=200.00
[12/08 14:25:21    600s] (I)       Layer3  viaCost=200.00
[12/08 14:25:21    600s] (I)       Layer4  viaCost=200.00
[12/08 14:25:21    600s] (I)       Layer5  viaCost=200.00
[12/08 14:25:21    600s] (I)       Layer6  viaCost=200.00
[12/08 14:25:21    600s] (I)       Layer7  viaCost=200.00
[12/08 14:25:21    600s] (I)       Layer8  viaCost=200.00
[12/08 14:25:21    600s] (I)       Layer9  viaCost=200.00
[12/08 14:25:21    600s] (I)       ---------------------Grid Graph Info--------------------
[12/08 14:25:21    600s] (I)       Routing area        : (0, 0) - (490000, 484120)
[12/08 14:25:21    600s] (I)       Core area           : (30000, 30020) - (460000, 454100)
[12/08 14:25:21    600s] (I)       Site width          :   400  (dbu)
[12/08 14:25:21    600s] (I)       Row height          :  3420  (dbu)
[12/08 14:25:21    600s] (I)       GCell width         :  3420  (dbu)
[12/08 14:25:21    600s] (I)       GCell height        :  3420  (dbu)
[12/08 14:25:21    600s] (I)       Grid                :   143   141    10
[12/08 14:25:21    600s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/08 14:25:21    600s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420
[12/08 14:25:21    600s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0
[12/08 14:25:21    600s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440
[12/08 14:25:21    600s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400
[12/08 14:25:21    600s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840
[12/08 14:25:21    600s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000
[12/08 14:25:21    600s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200
[12/08 14:25:21    600s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42
[12/08 14:25:21    600s] (I)       Total num of tracks :     0  1225  1274  1225  1274  1225  1274  1225  1274   489
[12/08 14:25:21    600s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/08 14:25:21    600s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/08 14:25:21    600s] (I)       --------------------------------------------------------
[12/08 14:25:21    600s] 
[12/08 14:25:21    600s] [NR-eGR] ============ Routing rule table ============
[12/08 14:25:21    600s] [NR-eGR] Rule id: 0  Nets: 12836 
[12/08 14:25:21    600s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/08 14:25:21    600s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000
[12/08 14:25:21    600s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:25:21    600s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:25:21    600s] [NR-eGR] ========================================
[12/08 14:25:21    600s] [NR-eGR] 
[12/08 14:25:21    600s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/08 14:25:21    600s] (I)       blocked tracks on layer2 : = 8500 / 172725 (4.92%)
[12/08 14:25:21    600s] (I)       blocked tracks on layer3 : = 1500 / 182182 (0.82%)
[12/08 14:25:21    600s] (I)       blocked tracks on layer4 : = 8500 / 172725 (4.92%)
[12/08 14:25:21    600s] (I)       blocked tracks on layer5 : = 1500 / 182182 (0.82%)
[12/08 14:25:21    600s] (I)       blocked tracks on layer6 : = 8500 / 172725 (4.92%)
[12/08 14:25:21    600s] (I)       blocked tracks on layer7 : = 1500 / 182182 (0.82%)
[12/08 14:25:21    600s] (I)       blocked tracks on layer8 : = 8500 / 172725 (4.92%)
[12/08 14:25:21    600s] (I)       blocked tracks on layer9 : = 3000 / 182182 (1.65%)
[12/08 14:25:21    600s] (I)       blocked tracks on layer10 : = 4370 / 68949 (6.34%)
[12/08 14:25:21    600s] (I)       After initializing earlyGlobalRoute syMemory usage = 1399.2 MB
[12/08 14:25:21    600s] (I)       Finished Loading and Dumping File ( CPU: 0.15 sec, Real: 0.27 sec, Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Started Global Routing ( Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       ============= Initialization =============
[12/08 14:25:21    600s] (I)       totalPins=44988  totalGlobalPin=43547 (96.80%)
[12/08 14:25:21    600s] (I)       Started Build MST ( Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Generate topology with single threads
[12/08 14:25:21    600s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       total 2D Cap : 1467974 = (722476 H, 745498 V)
[12/08 14:25:21    600s] [NR-eGR] Layer group 1: route 12836 net(s) in layer range [2, 10]
[12/08 14:25:21    600s] (I)       ============  Phase 1a Route ============
[12/08 14:25:21    600s] (I)       Started Phase 1a ( Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Usage: 122872 = (66185 H, 56687 V) = (9.16% H, 7.60% V) = (1.132e+05um H, 9.693e+04um V)
[12/08 14:25:21    600s] (I)       
[12/08 14:25:21    600s] (I)       ============  Phase 1b Route ============
[12/08 14:25:21    600s] (I)       Usage: 122872 = (66185 H, 56687 V) = (9.16% H, 7.60% V) = (1.132e+05um H, 9.693e+04um V)
[12/08 14:25:21    600s] (I)       
[12/08 14:25:21    600s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.101111e+05um
[12/08 14:25:21    600s] (I)       ============  Phase 1c Route ============
[12/08 14:25:21    600s] (I)       Usage: 122872 = (66185 H, 56687 V) = (9.16% H, 7.60% V) = (1.132e+05um H, 9.693e+04um V)
[12/08 14:25:21    600s] (I)       
[12/08 14:25:21    600s] (I)       ============  Phase 1d Route ============
[12/08 14:25:21    600s] (I)       Usage: 122872 = (66185 H, 56687 V) = (9.16% H, 7.60% V) = (1.132e+05um H, 9.693e+04um V)
[12/08 14:25:21    600s] (I)       
[12/08 14:25:21    600s] (I)       ============  Phase 1e Route ============
[12/08 14:25:21    600s] (I)       Started Phase 1e ( Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Usage: 122872 = (66185 H, 56687 V) = (9.16% H, 7.60% V) = (1.132e+05um H, 9.693e+04um V)
[12/08 14:25:21    600s] (I)       
[12/08 14:25:21    600s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.101111e+05um
[12/08 14:25:21    600s] [NR-eGR] 
[12/08 14:25:21    600s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 14:25:21    600s] (I)       Finished Phase 1l ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       ============  Phase 1l Route ============
[12/08 14:25:21    600s] (I)       
[12/08 14:25:21    600s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/08 14:25:21    600s] [NR-eGR]                        OverCon            
[12/08 14:25:21    600s] [NR-eGR]                         #Gcell     %Gcell
[12/08 14:25:21    600s] [NR-eGR]       Layer                (1)    OverCon 
[12/08 14:25:21    600s] [NR-eGR] ----------------------------------------------
[12/08 14:25:21    600s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/08 14:25:21    600s] [NR-eGR]  Metal2  (2)         7( 0.03%)   ( 0.03%) 
[12/08 14:25:21    600s] [NR-eGR]  Metal3  (3)         1( 0.00%)   ( 0.00%) 
[12/08 14:25:21    600s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/08 14:25:21    600s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/08 14:25:21    600s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/08 14:25:21    600s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[12/08 14:25:21    600s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[12/08 14:25:21    600s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[12/08 14:25:21    600s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/08 14:25:21    600s] [NR-eGR] ----------------------------------------------
[12/08 14:25:21    600s] [NR-eGR] Total                8( 0.00%)   ( 0.00%) 
[12/08 14:25:21    600s] [NR-eGR] 
[12/08 14:25:21    600s] (I)       Finished Global Routing ( CPU: 0.18 sec, Real: 0.22 sec, Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       total 2D Cap : 1468985 = (722724 H, 746261 V)
[12/08 14:25:21    600s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/08 14:25:21    600s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/08 14:25:21    600s] (I)       ============= track Assignment ============
[12/08 14:25:21    600s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Started Greedy Track Assignment ( Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[12/08 14:25:21    600s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1399.18 MB )
[12/08 14:25:21    600s] (I)       Run Multi-thread track assignment
[12/08 14:25:22    600s] (I)       Finished Greedy Track Assignment ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1399.18 MB )
[12/08 14:25:22    601s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:25:22    601s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 44684
[12/08 14:25:22    601s] [NR-eGR] Metal2  (2V) length: 6.947870e+04um, number of vias: 64194
[12/08 14:25:22    601s] [NR-eGR] Metal3  (3H) length: 9.099027e+04um, number of vias: 6293
[12/08 14:25:22    601s] [NR-eGR] Metal4  (4V) length: 3.252230e+04um, number of vias: 2719
[12/08 14:25:22    601s] [NR-eGR] Metal5  (5H) length: 2.359465e+04um, number of vias: 303
[12/08 14:25:22    601s] [NR-eGR] Metal6  (6V) length: 3.136490e+03um, number of vias: 65
[12/08 14:25:22    601s] [NR-eGR] Metal7  (7H) length: 9.883000e+02um, number of vias: 26
[12/08 14:25:22    601s] [NR-eGR] Metal8  (8V) length: 6.007000e+01um, number of vias: 11
[12/08 14:25:22    601s] [NR-eGR] Metal9  (9H) length: 1.450000e+02um, number of vias: 3
[12/08 14:25:22    601s] [NR-eGR] Metal10 (10V) length: 2.275000e+00um, number of vias: 3
[12/08 14:25:22    601s] [NR-eGR] Total length: 2.209180e+05um, number of vias: 118301
[12/08 14:25:22    601s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:25:22    601s] [NR-eGR] Total eGR-routed clock nets wire length: 6.864965e+03um 
[12/08 14:25:22    601s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:25:22    601s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.85 sec, Real: 1.02 sec, Curr Mem: 1395.18 MB )
[12/08 14:25:26    601s] <CMD> reportCongestion -hotSpot
[12/08 14:25:26    601s] OPERPROF: Starting HotSpotCal at level 1, MEM:1399.6M
[12/08 14:25:26    601s] [hotspot] +------------+---------------+---------------+
[12/08 14:25:26    601s] [hotspot] |            |   max hotspot | total hotspot |
[12/08 14:25:26    601s] [hotspot] +------------+---------------+---------------+
[12/08 14:25:26    601s] [hotspot] | normalized |          0.00 |          0.00 |
[12/08 14:25:26    601s] [hotspot] +------------+---------------+---------------+
[12/08 14:25:26    601s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/08 14:25:26    601s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/08 14:25:26    601s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.011, MEM:1399.6M
[12/08 14:27:03    607s] <CMD> add_ndr -width {Metal1 0.12 Metal2 0.16 Metal3 0.16 Metal4 0.16 Metal5 0.16 Metal6 0.16 Metal7 0.16 Metal8 0.16 Metal9 0.16 Metal10 0.44 Metal11 0.44 } -spacing {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14 Metal7 0.14 Metal8 0.14 Metal9 0.14 Metal10 0.4 Metal11 0.4 } -name NDRSTEP13
[12/08 14:27:19    608s] <CMD> create_route_type -top_preferred_layer Metal8 -bottom_preferred_layer Metal6 -non_default_rule NDRSTEP13 -name STEP13
[12/08 14:27:32    609s] <CMD> set_ccopt_property target_skew 0.1
[12/08 14:27:42    610s] <CMD> set_ccopt_property target_max_trans 0.15
[12/08 14:27:53    610s] <CMD> create_ccopt_clock_tree_spec -file step14sel46pdf
[12/08 14:27:53    610s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[12/08 14:27:53    610s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/08 14:27:53    610s] Creating Cell Server ...(0, 0, 0, 0)
[12/08 14:27:53    610s] Summary for sequential cells identification: 
[12/08 14:27:53    610s]   Identified SBFF number: 104
[12/08 14:27:53    610s]   Identified MBFF number: 0
[12/08 14:27:53    610s]   Identified SB Latch number: 0
[12/08 14:27:53    610s]   Identified MB Latch number: 0
[12/08 14:27:53    610s]   Not identified SBFF number: 16
[12/08 14:27:53    610s]   Not identified MBFF number: 0
[12/08 14:27:53    610s]   Not identified SB Latch number: 0
[12/08 14:27:53    610s]   Not identified MB Latch number: 0
[12/08 14:27:53    610s]   Number of sequential cells which are not FFs: 32
[12/08 14:27:53    610s]  Visiting view : default_emulate_view
[12/08 14:27:53    610s]    : PowerDomain = none : Weighted F : unweighted  = 37.50 (1.000) with rcCorner = 0
[12/08 14:27:53    610s]    : PowerDomain = none : Weighted F : unweighted  = 14.70 (1.000) with rcCorner = -1
[12/08 14:27:53    610s]  Visiting view : default_emulate_view
[12/08 14:27:53    610s]    : PowerDomain = none : Weighted F : unweighted  = 37.50 (1.000) with rcCorner = 0
[12/08 14:27:53    610s]    : PowerDomain = none : Weighted F : unweighted  = 14.70 (1.000) with rcCorner = -1
[12/08 14:27:53    610s]  Setting StdDelay to 37.50
[12/08 14:27:53    610s] Creating Cell Server, finished. 
[12/08 14:27:53    610s] 
[12/08 14:27:53    610s] Reset timing graph...
[12/08 14:27:53    610s] Ignoring AAE DB Resetting ...
[12/08 14:27:53    610s] Reset timing graph done.
[12/08 14:27:53    610s] Ignoring AAE DB Resetting ...
[12/08 14:27:54    611s] Analyzing clock structure...
[12/08 14:27:54    611s] Analyzing clock structure done.
[12/08 14:27:54    611s] Reset timing graph...
[12/08 14:27:54    611s] Ignoring AAE DB Resetting ...
[12/08 14:27:54    611s] Reset timing graph done.
[12/08 14:27:54    611s] Wrote: step14sel46pdf
[12/08 14:28:03    612s] <CMD> ccopt_design
[12/08 14:28:03    612s] #% Begin ccopt_design (date=12/08 14:28:03, mem=1067.4M)
[12/08 14:28:03    612s] Setting ::DelayCal::PrerouteDcFastMode 0
[12/08 14:28:03    612s] Runtime...
[12/08 14:28:03    612s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/08 14:28:03    612s] (ccopt_design): create_ccopt_clock_tree_spec
[12/08 14:28:03    612s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[12/08 14:28:03    612s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/08 14:28:03    612s] Reset timing graph...
[12/08 14:28:03    612s] Ignoring AAE DB Resetting ...
[12/08 14:28:03    612s] Reset timing graph done.
[12/08 14:28:03    612s] Ignoring AAE DB Resetting ...
[12/08 14:28:03    612s] Analyzing clock structure...
[12/08 14:28:04    612s] Analyzing clock structure done.
[12/08 14:28:04    612s] Reset timing graph...
[12/08 14:28:04    613s] Ignoring AAE DB Resetting ...
[12/08 14:28:04    613s] Reset timing graph done.
[12/08 14:28:04    613s] Extracting original clock gating for clk...
[12/08 14:28:04    613s]   clock_tree clk contains 1960 sinks and 0 clock gates.
[12/08 14:28:04    613s]   Extraction for clk complete.
[12/08 14:28:04    613s] Extracting original clock gating for clk done.
[12/08 14:28:04    613s] The skew group clk/default_emulate_constraint_mode was created. It contains 1960 sinks and 1 sources.
[12/08 14:28:04    613s] Checking clock tree convergence...
[12/08 14:28:04    613s] Checking clock tree convergence done.
[12/08 14:28:04    613s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/08 14:28:04    613s] Set place::cacheFPlanSiteMark to 1
[12/08 14:28:04    613s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/08 14:28:04    613s] Using CCOpt effort standard.
[12/08 14:28:04    613s] CCOpt::Phase::Initialization...
[12/08 14:28:04    613s] Check Prerequisites...
[12/08 14:28:04    613s] Leaving CCOpt scope - CheckPlace...
[12/08 14:28:04    613s] OPERPROF: Starting checkPlace at level 1, MEM:1397.6M
[12/08 14:28:04    613s] #spOpts: N=45 
[12/08 14:28:04    613s] All LLGs are deleted
[12/08 14:28:04    613s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1397.6M
[12/08 14:28:04    613s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1397.6M
[12/08 14:28:04    613s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1397.6M
[12/08 14:28:04    613s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1397.6M
[12/08 14:28:04    613s] Core basic site is CoreSite
[12/08 14:28:04    613s] SiteArray: non-trimmed site array dimensions = 124 x 1075
[12/08 14:28:04    613s] SiteArray: use 634,880 bytes
[12/08 14:28:04    613s] SiteArray: current memory after site array memory allocation 1398.2M
[12/08 14:28:04    613s] SiteArray: FP blocked sites are writable
[12/08 14:28:04    613s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:1398.2M
[12/08 14:28:04    613s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1398.2M
[12/08 14:28:04    613s] Begin checking placement ... (start mem=1397.6M, init mem=1398.2M)
[12/08 14:28:04    613s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1398.2M
[12/08 14:28:04    613s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1398.2M
[12/08 14:28:04    613s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1398.2M
[12/08 14:28:04    613s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:1398.2M
[12/08 14:28:04    613s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1398.2M
[12/08 14:28:04    613s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.060, REAL:0.058, MEM:1398.2M
[12/08 14:28:04    613s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1398.2M
[12/08 14:28:04    613s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.011, MEM:1398.2M
[12/08 14:28:04    613s] *info: Placed = 12077         
[12/08 14:28:04    613s] *info: Unplaced = 0           
[12/08 14:28:04    613s] Placement Density:73.43%(33476/45589)
[12/08 14:28:04    613s] Placement Density (including fixed std cells):73.43%(33476/45589)
[12/08 14:28:04    613s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1398.2M
[12/08 14:28:04    613s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1397.6M
[12/08 14:28:04    613s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1397.6M)
[12/08 14:28:04    613s] OPERPROF: Finished checkPlace at level 1, CPU:0.120, REAL:0.129, MEM:1397.6M
[12/08 14:28:04    613s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:04    613s] Validating CTS configuration...
[12/08 14:28:04    613s] Checking module port directions...
[12/08 14:28:04    613s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:04    613s] Non-default CCOpt properties:
[12/08 14:28:04    613s] route_type is set for at least one key
[12/08 14:28:04    613s] source_driver is set for at least one key
[12/08 14:28:04    613s] target_max_trans is set for at least one key
[12/08 14:28:04    613s] target_max_trans_sdc is set for at least one key
[12/08 14:28:04    613s] target_skew is set for at least one key
[12/08 14:28:04    613s] Using cell based legalization.
[12/08 14:28:04    613s] OPERPROF: Starting DPlace-Init at level 1, MEM:1397.6M
[12/08 14:28:04    613s] #spOpts: N=45 
[12/08 14:28:04    613s] All LLGs are deleted
[12/08 14:28:04    613s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1397.6M
[12/08 14:28:04    613s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1397.6M
[12/08 14:28:04    613s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1397.6M
[12/08 14:28:04    613s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1397.6M
[12/08 14:28:04    613s] Core basic site is CoreSite
[12/08 14:28:04    613s] SiteArray: non-trimmed site array dimensions = 124 x 1075
[12/08 14:28:04    613s] SiteArray: use 634,880 bytes
[12/08 14:28:04    613s] SiteArray: current memory after site array memory allocation 1398.2M
[12/08 14:28:04    613s] SiteArray: FP blocked sites are writable
[12/08 14:28:04    613s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/08 14:28:04    613s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1398.2M
[12/08 14:28:04    613s] Process 381 wires and vias for routing blockage and capacity analysis
[12/08 14:28:04    613s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1398.2M
[12/08 14:28:04    613s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.106, MEM:1398.2M
[12/08 14:28:04    613s] OPERPROF:     Starting CMU at level 3, MEM:1398.2M
[12/08 14:28:04    613s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1398.2M
[12/08 14:28:04    613s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.116, MEM:1398.2M
[12/08 14:28:04    613s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1398.2MB).
[12/08 14:28:04    613s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.140, MEM:1398.2M
[12/08 14:28:04    613s] (I)       Load db... (mem=1398.2M)
[12/08 14:28:04    613s] (I)       Read data from FE... (mem=1398.2M)
[12/08 14:28:04    613s] (I)       Read nodes and places... (mem=1398.2M)
[12/08 14:28:04    613s] (I)       Number of ignored instance 0
[12/08 14:28:04    613s] (I)       Number of inbound cells 0
[12/08 14:28:04    613s] (I)       numMoveCells=12077, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[12/08 14:28:04    613s] (I)       Done Read nodes and places (cpu=0.020s, mem=1400.4M)
[12/08 14:28:04    613s] (I)       Read rows... (mem=1400.4M)
[12/08 14:28:04    613s] (I)       Reading non-standard rows with height 6840
[12/08 14:28:04    613s] (I)       Done Read rows (cpu=0.000s, mem=1400.4M)
[12/08 14:28:04    613s] (I)       Done Read data from FE (cpu=0.020s, mem=1400.4M)
[12/08 14:28:04    613s] (I)       Done Load db (cpu=0.020s, mem=1400.4M)
[12/08 14:28:04    613s] (I)       Constructing placeable region... (mem=1400.4M)
[12/08 14:28:04    613s] (I)       Constructing bin map
[12/08 14:28:04    613s] (I)       Initialize bin information with width=34200 height=34200
[12/08 14:28:04    613s] (I)       Done constructing bin map
[12/08 14:28:04    613s] (I)       Removing 0 blocked bin with high fixed inst density
[12/08 14:28:04    613s] (I)       Compute region effective width... (mem=1400.4M)
[12/08 14:28:04    613s] (I)       Done Compute region effective width (cpu=0.000s, mem=1400.4M)
[12/08 14:28:04    613s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1400.4M)
[12/08 14:28:04    613s] Route type trimming info:
[12/08 14:28:04    613s]   No route type modifications were made.
[12/08 14:28:04    613s] Accumulated time to calculate placeable region: 0
[12/08 14:28:04    613s] Accumulated time to calculate placeable region: 0.01
[12/08 14:28:04    613s] (I)       Initializing Steiner engine. 
[12/08 14:28:04    613s] LayerId::1 widthSet size::2
[12/08 14:28:04    613s] LayerId::2 widthSet size::2
[12/08 14:28:04    613s] LayerId::3 widthSet size::2
[12/08 14:28:04    613s] LayerId::4 widthSet size::2
[12/08 14:28:04    613s] LayerId::5 widthSet size::2
[12/08 14:28:04    613s] LayerId::6 widthSet size::2
[12/08 14:28:04    613s] LayerId::7 widthSet size::2
[12/08 14:28:04    613s] LayerId::8 widthSet size::2
[12/08 14:28:04    613s] LayerId::9 widthSet size::2
[12/08 14:28:04    613s] LayerId::10 widthSet size::2
[12/08 14:28:04    613s] LayerId::11 widthSet size::2
[12/08 14:28:04    613s] Updating RC grid for preRoute extraction ...
[12/08 14:28:04    613s] Initializing multi-corner resistance tables ...
[12/08 14:28:05    614s] End AAE Lib Interpolated Model. (MEM=1405.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 14:28:05    614s] Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:setup.late removed 2 of 6 cells
[12/08 14:28:05    614s] Original list had 6 cells:
[12/08 14:28:05    614s] CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 BUFX2 
[12/08 14:28:05    614s] New trimmed list has 4 cells:
[12/08 14:28:05    614s] CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2 
[12/08 14:28:05    614s] Accumulated time to calculate placeable region: 0.01
[12/08 14:28:05    614s] Library trimming inverters in power domain auto-default and half-corner default_emulate_delay_corner:setup.late removed 3 of 7 cells
[12/08 14:28:05    614s] Original list had 7 cells:
[12/08 14:28:05    614s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[12/08 14:28:05    614s] New trimmed list has 4 cells:
[12/08 14:28:05    614s] INVX3 INVX2 INVX1 INVXL 
[12/08 14:28:05    614s] Accumulated time to calculate placeable region: 0.01
[12/08 14:28:05    614s] Accumulated time to calculate placeable region: 0.01
[12/08 14:28:05    614s] Accumulated time to calculate placeable region: 0.01
[12/08 14:28:06    615s] Clock tree balancer configuration for clock_tree clk:
[12/08 14:28:06    615s] Non-default CCOpt properties:
[12/08 14:28:06    615s]   route_type (leaf): default_route_type_leaf (default: default)
[12/08 14:28:06    615s]   route_type (trunk): default_route_type_nonleaf (default: default)
[12/08 14:28:06    615s]   route_type (top): default_route_type_nonleaf (default: default)
[12/08 14:28:06    615s]   source_driver: BUFX2/A BUFX2/Y (default: )
[12/08 14:28:06    615s] For power domain auto-default:
[12/08 14:28:06    615s]   Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
[12/08 14:28:06    615s]   Inverters:   {INVX3 INVX2 INVX1 INVXL}
[12/08 14:28:06    615s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[12/08 14:28:06    615s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[12/08 14:28:06    615s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 45588.600um^2
[12/08 14:28:06    615s] Top Routing info:
[12/08 14:28:06    615s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[12/08 14:28:06    615s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/08 14:28:06    615s] Trunk Routing info:
[12/08 14:28:06    615s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[12/08 14:28:06    615s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/08 14:28:06    615s] Leaf Routing info:
[12/08 14:28:06    615s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[12/08 14:28:06    615s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/08 14:28:06    615s] For timing_corner default_emulate_delay_corner:setup, late and power domain auto-default:
[12/08 14:28:06    615s]   Slew time target (leaf):    0.150ns
[12/08 14:28:06    615s]   Slew time target (trunk):   0.150ns
[12/08 14:28:06    615s]   Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
[12/08 14:28:06    615s]   Buffer unit delay: 0.122ns
[12/08 14:28:06    615s]   Buffer max distance: 179.014um
[12/08 14:28:06    615s] Fastest wire driving cells and distances:
[12/08 14:28:06    615s]   Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=179.014um, saturatedSlew=0.126ns, speed=981.975um per ns, cellArea=13.373um^2 per 1000um}
[12/08 14:28:06    615s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=116.667um, saturatedSlew=0.123ns, speed=1012.295um per ns, cellArea=11.726um^2 per 1000um}
[12/08 14:28:06    615s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=730.526um, saturatedSlew=0.127ns, speed=1874.585um per ns, cellArea=20.599um^2 per 1000um}
[12/08 14:28:06    615s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=731.579um, saturatedSlew=0.127ns, speed=1877.287um per ns, cellArea=18.699um^2 per 1000um}
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] Logic Sizing Table:
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] ----------------------------------------------------------
[12/08 14:28:06    615s] Cell    Instance count    Source    Eligible library cells
[12/08 14:28:06    615s] ----------------------------------------------------------
[12/08 14:28:06    615s]   (empty table)
[12/08 14:28:06    615s] ----------------------------------------------------------
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:06    615s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:06    615s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:06    615s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:06    615s] Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
[12/08 14:28:06    615s]   Sources:                     pin clk
[12/08 14:28:06    615s]   Total number of sinks:       1960
[12/08 14:28:06    615s]   Delay constrained sinks:     1960
[12/08 14:28:06    615s]   Non-leaf sinks:              0
[12/08 14:28:06    615s]   Ignore pins:                 0
[12/08 14:28:06    615s]  Timing corner default_emulate_delay_corner:setup.late:
[12/08 14:28:06    615s]   Skew target:                 0.122ns
[12/08 14:28:06    615s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[12/08 14:28:06    615s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[12/08 14:28:06    615s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[12/08 14:28:06    615s] Primary reporting skew groups are:
[12/08 14:28:06    615s] skew_group clk/default_emulate_constraint_mode with 1960 clock sinks
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] Via Selection for Estimated Routes (rule default):
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] ------------------------------------------------------------------------
[12/08 14:28:06    615s] Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[12/08 14:28:06    615s] Range                            (Ohm)    (fF)     (fs)     Only
[12/08 14:28:06    615s] ------------------------------------------------------------------------
[12/08 14:28:06    615s] Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
[12/08 14:28:06    615s] Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
[12/08 14:28:06    615s] Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
[12/08 14:28:06    615s] Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
[12/08 14:28:06    615s] Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
[12/08 14:28:06    615s] Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
[12/08 14:28:06    615s] Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
[12/08 14:28:06    615s] Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
[12/08 14:28:06    615s] Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
[12/08 14:28:06    615s] Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
[12/08 14:28:06    615s] ------------------------------------------------------------------------
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] No ideal or dont_touch nets found in the clock tree
[12/08 14:28:06    615s] No dont_touch hnets found in the clock tree
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] Filtering reasons for cell type: buffer
[12/08 14:28:06    615s] =======================================
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] ---------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:06    615s] Clock trees    Power domain    Reason                         Library cells
[12/08 14:28:06    615s] ---------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:06    615s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[12/08 14:28:06    615s]                                                                 CLKBUFX8 }
[12/08 14:28:06    615s] all            auto-default    Library trimming               { BUFX3 BUFX4 }
[12/08 14:28:06    615s] ---------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] Filtering reasons for cell type: inverter
[12/08 14:28:06    615s] =========================================
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] --------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:06    615s] Clock trees    Power domain    Reason                         Library cells
[12/08 14:28:06    615s] --------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:06    615s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[12/08 14:28:06    615s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[12/08 14:28:06    615s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[12/08 14:28:06    615s] --------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:02.1)
[12/08 14:28:06    615s] CCOpt configuration status: all checks passed.
[12/08 14:28:06    615s] External - Set all clocks to propagated mode...
[12/08 14:28:06    615s] Innovus will update I/O latencies
[12/08 14:28:06    615s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:06    615s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] Check Prerequisites done. (took cpu=0:00:02.1 real=0:00:02.2)
[12/08 14:28:06    615s] CCOpt::Phase::Initialization done. (took cpu=0:00:02.1 real=0:00:02.2)
[12/08 14:28:06    615s] Executing ccopt post-processing.
[12/08 14:28:06    615s] Synthesizing clock trees with CCOpt...
[12/08 14:28:06    615s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/08 14:28:06    615s] CCOpt::Phase::PreparingToBalance...
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] Positive (advancing) pin insertion delays
[12/08 14:28:06    615s] =========================================
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] Found 0 pin insertion delay advances (0 of 1960 clock tree sinks)
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] Negative (delaying) pin insertion delays
[12/08 14:28:06    615s] ========================================
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] Found 0 pin insertion delay delays (0 of 1960 clock tree sinks)
[12/08 14:28:06    615s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/08 14:28:06    615s] All LLGs are deleted
[12/08 14:28:06    615s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1443.7M
[12/08 14:28:06    615s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1443.1M
[12/08 14:28:06    615s] ### Creating LA Mngr. totSessionCpu=0:10:16 mem=1443.1M
[12/08 14:28:06    615s] ### Creating LA Mngr, finished. totSessionCpu=0:10:16 mem=1443.1M
[12/08 14:28:06    615s] (I)       Started Loading and Dumping File ( Curr Mem: 1443.09 MB )
[12/08 14:28:06    615s] (I)       Reading DB...
[12/08 14:28:06    615s] (I)       Read data from FE... (mem=1443.1M)
[12/08 14:28:06    615s] (I)       Read nodes and places... (mem=1443.1M)
[12/08 14:28:06    615s] (I)       Done Read nodes and places (cpu=0.020s, mem=1443.1M)
[12/08 14:28:06    615s] (I)       Read nets... (mem=1443.1M)
[12/08 14:28:06    615s] (I)       Done Read nets (cpu=0.060s, mem=1443.1M)
[12/08 14:28:06    615s] (I)       Done Read data from FE (cpu=0.080s, mem=1443.1M)
[12/08 14:28:06    615s] (I)       before initializing RouteDB syMemory usage = 1443.1 MB
[12/08 14:28:06    615s] (I)       Honor MSV route constraint: false
[12/08 14:28:06    615s] (I)       Maximum routing layer  : 10
[12/08 14:28:06    615s] (I)       Minimum routing layer  : 2
[12/08 14:28:06    615s] (I)       Supply scale factor H  : 1.00
[12/08 14:28:06    615s] (I)       Supply scale factor V  : 1.00
[12/08 14:28:06    615s] (I)       Tracks used by clock wire: 0
[12/08 14:28:06    615s] (I)       Reverse direction      : 
[12/08 14:28:06    615s] (I)       Honor partition pin guides: true
[12/08 14:28:06    615s] (I)       Route selected nets only: false
[12/08 14:28:06    615s] (I)       Route secondary PG pins: false
[12/08 14:28:06    615s] (I)       Second PG max fanout   : 2147483647
[12/08 14:28:06    615s] (I)       Apply function for special wires: true
[12/08 14:28:06    615s] (I)       Layer by layer blockage reading: true
[12/08 14:28:06    615s] (I)       Offset calculation fix : true
[12/08 14:28:06    615s] (I)       Route stripe layer range: 
[12/08 14:28:06    615s] (I)       Honor partition fences : 
[12/08 14:28:06    615s] (I)       Honor partition pin    : 
[12/08 14:28:06    615s] (I)       Honor partition fences with feedthrough: 
[12/08 14:28:06    615s] (I)       Counted 2660 PG shapes. We will not process PG shapes layer by layer.
[12/08 14:28:06    615s] (I)       build grid graph
[12/08 14:28:06    615s] (I)       build grid graph start
[12/08 14:28:06    615s] [NR-eGR] Track table information for default rule: 
[12/08 14:28:06    615s] [NR-eGR] Metal1 has no routable track
[12/08 14:28:06    615s] [NR-eGR] Metal2 has single uniform track structure
[12/08 14:28:06    615s] [NR-eGR] Metal3 has single uniform track structure
[12/08 14:28:06    615s] [NR-eGR] Metal4 has single uniform track structure
[12/08 14:28:06    615s] [NR-eGR] Metal5 has single uniform track structure
[12/08 14:28:06    615s] [NR-eGR] Metal6 has single uniform track structure
[12/08 14:28:06    615s] [NR-eGR] Metal7 has single uniform track structure
[12/08 14:28:06    615s] [NR-eGR] Metal8 has single uniform track structure
[12/08 14:28:06    615s] [NR-eGR] Metal9 has single uniform track structure
[12/08 14:28:06    615s] [NR-eGR] Metal10 has single uniform track structure
[12/08 14:28:06    615s] (I)       build grid graph end
[12/08 14:28:06    615s] (I)       ===========================================================================
[12/08 14:28:06    615s] (I)       == Report All Rule Vias ==
[12/08 14:28:06    615s] (I)       ===========================================================================
[12/08 14:28:06    615s] (I)        Via Rule : (Default)
[12/08 14:28:06    615s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:06    615s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:06    615s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[12/08 14:28:06    615s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[12/08 14:28:06    615s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[12/08 14:28:06    615s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[12/08 14:28:06    615s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[12/08 14:28:06    615s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[12/08 14:28:06    615s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[12/08 14:28:06    615s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[12/08 14:28:06    615s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[12/08 14:28:06    615s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[12/08 14:28:06    615s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)       ===========================================================================
[12/08 14:28:06    615s] (I)        Via Rule : LEFSpecialRouteSpec
[12/08 14:28:06    615s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:06    615s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:06    615s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)       ===========================================================================
[12/08 14:28:06    615s] (I)        Via Rule : VLMDefaultSetup
[12/08 14:28:06    615s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:06    615s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:06    615s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)       ===========================================================================
[12/08 14:28:06    615s] (I)        Via Rule : NDRSTEP13
[12/08 14:28:06    615s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:06    615s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:06    615s] (I)        1    1 : M2_M1_HV                    5 : M2_M1_2x1_HV_E           
[12/08 14:28:06    615s] (I)        2    9 : M3_M2_VH                   15 : M3_M2_2x1_VH_E           
[12/08 14:28:06    615s] (I)        3   19 : M4_M3_HV                   25 : M4_M3_2x1_HV_E           
[12/08 14:28:06    615s] (I)        4   29 : M5_M4_VH                   35 : M5_M4_2x1_VH_E           
[12/08 14:28:06    615s] (I)        5   39 : M6_M5_HV                   45 : M6_M5_2x1_HV_E           
[12/08 14:28:06    615s] (I)        6   49 : M7_M6_VH                   55 : M7_M6_2x1_VH_E           
[12/08 14:28:06    615s] (I)        7   59 : M8_M7_HV                   65 : M8_M7_2x1_HV_E           
[12/08 14:28:06    615s] (I)        8   69 : M9_M8_VH                   75 : M9_M8_2x1_VH_E           
[12/08 14:28:06    615s] (I)        9   79 : M10_M9_HV                  83 : M10_M9_2x1_HV_E          
[12/08 14:28:06    615s] (I)       10   87 : M11_M10_VH                 93 : M11_M10_2x1_VH_E         
[12/08 14:28:06    615s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:06    615s] (I)       ===========================================================================
[12/08 14:28:06    615s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1443.09 MB )
[12/08 14:28:06    615s] (I)       Num PG vias on layer 1 : 0
[12/08 14:28:06    615s] (I)       Num PG vias on layer 2 : 0
[12/08 14:28:06    615s] (I)       Num PG vias on layer 3 : 0
[12/08 14:28:06    615s] (I)       Num PG vias on layer 4 : 0
[12/08 14:28:06    615s] (I)       Num PG vias on layer 5 : 0
[12/08 14:28:06    615s] (I)       Num PG vias on layer 6 : 0
[12/08 14:28:06    615s] (I)       Num PG vias on layer 7 : 0
[12/08 14:28:06    615s] (I)       Num PG vias on layer 8 : 0
[12/08 14:28:06    615s] (I)       Num PG vias on layer 9 : 0
[12/08 14:28:06    615s] (I)       Num PG vias on layer 10 : 0
[12/08 14:28:06    615s] [NR-eGR] Read 4275 PG shapes
[12/08 14:28:06    615s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1443.09 MB )
[12/08 14:28:06    615s] [NR-eGR] #Routing Blockages  : 0
[12/08 14:28:06    615s] [NR-eGR] #Instance Blockages : 0
[12/08 14:28:06    615s] [NR-eGR] #PG Blockages       : 4275
[12/08 14:28:06    615s] [NR-eGR] #Bump Blockages     : 0
[12/08 14:28:06    615s] [NR-eGR] #Boundary Blockages : 0
[12/08 14:28:06    615s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/08 14:28:06    615s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/08 14:28:06    615s] (I)       readDataFromPlaceDB
[12/08 14:28:06    615s] (I)       Read net information..
[12/08 14:28:06    615s] [NR-eGR] Read numTotalNets=12836  numIgnoredNets=0
[12/08 14:28:06    615s] (I)       Read testcase time = 0.010 seconds
[12/08 14:28:06    615s] 
[12/08 14:28:06    615s] (I)       early_global_route_priority property id does not exist.
[12/08 14:28:06    615s] (I)       Start initializing grid graph
[12/08 14:28:06    615s] (I)       End initializing grid graph
[12/08 14:28:06    615s] (I)       Model blockages into capacity
[12/08 14:28:06    615s] (I)       Read Num Blocks=4275  Num Prerouted Wires=0  Num CS=0
[12/08 14:28:06    615s] (I)       Started Modeling ( Curr Mem: 1443.09 MB )
[12/08 14:28:06    615s] (I)       Started Modeling Layer 1 ( Curr Mem: 1443.09 MB )
[12/08 14:28:06    615s] (I)       Started Modeling Layer 2 ( Curr Mem: 1443.09 MB )
[12/08 14:28:06    615s] (I)       Layer 1 (V) : #blockages 500 : #preroutes 0
[12/08 14:28:06    615s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1443.09 MB )
[12/08 14:28:06    615s] (I)       Started Modeling Layer 3 ( Curr Mem: 1443.09 MB )
[12/08 14:28:06    615s] (I)       Layer 2 (H) : #blockages 500 : #preroutes 0
[12/08 14:28:07    615s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Started Modeling Layer 4 ( Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Layer 3 (V) : #blockages 500 : #preroutes 0
[12/08 14:28:07    615s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Started Modeling Layer 5 ( Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Layer 4 (H) : #blockages 500 : #preroutes 0
[12/08 14:28:07    615s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Started Modeling Layer 6 ( Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Layer 5 (V) : #blockages 500 : #preroutes 0
[12/08 14:28:07    615s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Started Modeling Layer 7 ( Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Layer 6 (H) : #blockages 500 : #preroutes 0
[12/08 14:28:07    615s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Started Modeling Layer 8 ( Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Layer 7 (V) : #blockages 500 : #preroutes 0
[12/08 14:28:07    615s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Started Modeling Layer 9 ( Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Layer 8 (H) : #blockages 500 : #preroutes 0
[12/08 14:28:07    615s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Started Modeling Layer 10 ( Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Layer 9 (V) : #blockages 275 : #preroutes 0
[12/08 14:28:07    615s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Number of ignored nets = 0
[12/08 14:28:07    615s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/08 14:28:07    615s] (I)       Number of clock nets = 1.  Ignored: No
[12/08 14:28:07    615s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/08 14:28:07    615s] (I)       Number of special nets = 0.  Ignored: Yes
[12/08 14:28:07    615s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/08 14:28:07    615s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/08 14:28:07    615s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/08 14:28:07    615s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/08 14:28:07    615s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/08 14:28:07    615s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/08 14:28:07    615s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1443.1 MB
[12/08 14:28:07    615s] (I)       Ndr track 0 does not exist
[12/08 14:28:07    615s] (I)       Layer1  viaCost=200.00
[12/08 14:28:07    615s] (I)       Layer2  viaCost=200.00
[12/08 14:28:07    615s] (I)       Layer3  viaCost=200.00
[12/08 14:28:07    615s] (I)       Layer4  viaCost=200.00
[12/08 14:28:07    615s] (I)       Layer5  viaCost=200.00
[12/08 14:28:07    615s] (I)       Layer6  viaCost=200.00
[12/08 14:28:07    615s] (I)       Layer7  viaCost=200.00
[12/08 14:28:07    615s] (I)       Layer8  viaCost=200.00
[12/08 14:28:07    615s] (I)       Layer9  viaCost=200.00
[12/08 14:28:07    615s] (I)       ---------------------Grid Graph Info--------------------
[12/08 14:28:07    615s] (I)       Routing area        : (0, 0) - (490000, 484120)
[12/08 14:28:07    615s] (I)       Core area           : (30000, 30020) - (460000, 454100)
[12/08 14:28:07    615s] (I)       Site width          :   400  (dbu)
[12/08 14:28:07    615s] (I)       Row height          :  3420  (dbu)
[12/08 14:28:07    615s] (I)       GCell width         :  3420  (dbu)
[12/08 14:28:07    615s] (I)       GCell height        :  3420  (dbu)
[12/08 14:28:07    615s] (I)       Grid                :   143   141    10
[12/08 14:28:07    615s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/08 14:28:07    615s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420
[12/08 14:28:07    615s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0
[12/08 14:28:07    615s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440
[12/08 14:28:07    615s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400
[12/08 14:28:07    615s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840
[12/08 14:28:07    615s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000
[12/08 14:28:07    615s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200
[12/08 14:28:07    615s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42
[12/08 14:28:07    615s] (I)       Total num of tracks :     0  1225  1274  1225  1274  1225  1274  1225  1274   489
[12/08 14:28:07    615s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/08 14:28:07    615s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/08 14:28:07    615s] (I)       --------------------------------------------------------
[12/08 14:28:07    615s] 
[12/08 14:28:07    615s] [NR-eGR] ============ Routing rule table ============
[12/08 14:28:07    615s] [NR-eGR] Rule id: 0  Nets: 12836 
[12/08 14:28:07    615s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/08 14:28:07    615s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000
[12/08 14:28:07    615s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:28:07    615s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:28:07    615s] [NR-eGR] ========================================
[12/08 14:28:07    615s] [NR-eGR] 
[12/08 14:28:07    615s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/08 14:28:07    615s] (I)       blocked tracks on layer2 : = 8500 / 172725 (4.92%)
[12/08 14:28:07    615s] (I)       blocked tracks on layer3 : = 1500 / 182182 (0.82%)
[12/08 14:28:07    615s] (I)       blocked tracks on layer4 : = 8500 / 172725 (4.92%)
[12/08 14:28:07    615s] (I)       blocked tracks on layer5 : = 1500 / 182182 (0.82%)
[12/08 14:28:07    615s] (I)       blocked tracks on layer6 : = 8500 / 172725 (4.92%)
[12/08 14:28:07    615s] (I)       blocked tracks on layer7 : = 1500 / 182182 (0.82%)
[12/08 14:28:07    615s] (I)       blocked tracks on layer8 : = 8500 / 172725 (4.92%)
[12/08 14:28:07    615s] (I)       blocked tracks on layer9 : = 3000 / 182182 (1.65%)
[12/08 14:28:07    615s] (I)       blocked tracks on layer10 : = 4370 / 68949 (6.34%)
[12/08 14:28:07    615s] (I)       After initializing earlyGlobalRoute syMemory usage = 1443.1 MB
[12/08 14:28:07    615s] (I)       Finished Loading and Dumping File ( CPU: 0.17 sec, Real: 0.27 sec, Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Started Global Routing ( Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       ============= Initialization =============
[12/08 14:28:07    615s] (I)       totalPins=44988  totalGlobalPin=43547 (96.80%)
[12/08 14:28:07    615s] (I)       Started Build MST ( Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Generate topology with single threads
[12/08 14:28:07    615s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       total 2D Cap : 1467974 = (722476 H, 745498 V)
[12/08 14:28:07    615s] [NR-eGR] Layer group 1: route 12836 net(s) in layer range [2, 10]
[12/08 14:28:07    615s] (I)       ============  Phase 1a Route ============
[12/08 14:28:07    615s] (I)       Started Phase 1a ( Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Usage: 122872 = (66185 H, 56687 V) = (9.16% H, 7.60% V) = (1.132e+05um H, 9.693e+04um V)
[12/08 14:28:07    615s] (I)       
[12/08 14:28:07    615s] (I)       ============  Phase 1b Route ============
[12/08 14:28:07    615s] (I)       Usage: 122872 = (66185 H, 56687 V) = (9.16% H, 7.60% V) = (1.132e+05um H, 9.693e+04um V)
[12/08 14:28:07    615s] (I)       
[12/08 14:28:07    615s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.101111e+05um
[12/08 14:28:07    615s] (I)       ============  Phase 1c Route ============
[12/08 14:28:07    615s] (I)       Usage: 122872 = (66185 H, 56687 V) = (9.16% H, 7.60% V) = (1.132e+05um H, 9.693e+04um V)
[12/08 14:28:07    615s] (I)       
[12/08 14:28:07    615s] (I)       ============  Phase 1d Route ============
[12/08 14:28:07    615s] (I)       Usage: 122872 = (66185 H, 56687 V) = (9.16% H, 7.60% V) = (1.132e+05um H, 9.693e+04um V)
[12/08 14:28:07    615s] (I)       
[12/08 14:28:07    615s] (I)       ============  Phase 1e Route ============
[12/08 14:28:07    615s] (I)       Started Phase 1e ( Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Usage: 122872 = (66185 H, 56687 V) = (9.16% H, 7.60% V) = (1.132e+05um H, 9.693e+04um V)
[12/08 14:28:07    615s] (I)       
[12/08 14:28:07    615s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.101111e+05um
[12/08 14:28:07    615s] [NR-eGR] 
[12/08 14:28:07    615s] (I)       Current Phase 1l[Initialization] ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 14:28:07    615s] (I)       Finished Phase 1l ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       ============  Phase 1l Route ============
[12/08 14:28:07    615s] (I)       
[12/08 14:28:07    615s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/08 14:28:07    615s] [NR-eGR]                        OverCon            
[12/08 14:28:07    615s] [NR-eGR]                         #Gcell     %Gcell
[12/08 14:28:07    615s] [NR-eGR]       Layer                (1)    OverCon 
[12/08 14:28:07    615s] [NR-eGR] ----------------------------------------------
[12/08 14:28:07    615s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:07    615s] [NR-eGR]  Metal2  (2)         7( 0.03%)   ( 0.03%) 
[12/08 14:28:07    615s] [NR-eGR]  Metal3  (3)         1( 0.00%)   ( 0.00%) 
[12/08 14:28:07    615s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:07    615s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:07    615s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:07    615s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:07    615s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:07    615s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:07    615s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:07    615s] [NR-eGR] ----------------------------------------------
[12/08 14:28:07    615s] [NR-eGR] Total                8( 0.00%)   ( 0.00%) 
[12/08 14:28:07    615s] [NR-eGR] 
[12/08 14:28:07    615s] (I)       Finished Global Routing ( CPU: 0.22 sec, Real: 0.23 sec, Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       total 2D Cap : 1468985 = (722724 H, 746261 V)
[12/08 14:28:07    615s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/08 14:28:07    615s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/08 14:28:07    615s] (I)       ============= track Assignment ============
[12/08 14:28:07    615s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Started Greedy Track Assignment ( Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[12/08 14:28:07    615s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1443.09 MB )
[12/08 14:28:07    615s] (I)       Run Multi-thread track assignment
[12/08 14:28:07    616s] (I)       Finished Greedy Track Assignment ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1443.09 MB )
[12/08 14:28:07    616s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:07    616s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 44684
[12/08 14:28:07    616s] [NR-eGR] Metal2  (2V) length: 6.947870e+04um, number of vias: 64194
[12/08 14:28:07    616s] [NR-eGR] Metal3  (3H) length: 9.099027e+04um, number of vias: 6293
[12/08 14:28:07    616s] [NR-eGR] Metal4  (4V) length: 3.252230e+04um, number of vias: 2719
[12/08 14:28:07    616s] [NR-eGR] Metal5  (5H) length: 2.359465e+04um, number of vias: 303
[12/08 14:28:07    616s] [NR-eGR] Metal6  (6V) length: 3.136490e+03um, number of vias: 65
[12/08 14:28:07    616s] [NR-eGR] Metal7  (7H) length: 9.883000e+02um, number of vias: 26
[12/08 14:28:07    616s] [NR-eGR] Metal8  (8V) length: 6.007000e+01um, number of vias: 11
[12/08 14:28:07    616s] [NR-eGR] Metal9  (9H) length: 1.450000e+02um, number of vias: 3
[12/08 14:28:07    616s] [NR-eGR] Metal10 (10V) length: 2.275000e+00um, number of vias: 3
[12/08 14:28:07    616s] [NR-eGR] Total length: 2.209180e+05um, number of vias: 118301
[12/08 14:28:07    616s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:07    616s] [NR-eGR] Total eGR-routed clock nets wire length: 6.864965e+03um 
[12/08 14:28:07    616s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:07    616s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.82 sec, Real: 0.96 sec, Curr Mem: 1394.09 MB )
[12/08 14:28:07    616s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.9 real=0:00:01.0)
[12/08 14:28:07    616s] Rebuilding timing graph...
[12/08 14:28:08    616s] Rebuilding timing graph done.
[12/08 14:28:08    616s] Legalization setup...
[12/08 14:28:08    616s] Using cell based legalization.
[12/08 14:28:08    617s] OPERPROF: Starting DPlace-Init at level 1, MEM:1396.1M
[12/08 14:28:08    617s] #spOpts: N=45 mergeVia=F 
[12/08 14:28:08    617s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1396.1M
[12/08 14:28:08    617s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1396.1M
[12/08 14:28:08    617s] Core basic site is CoreSite
[12/08 14:28:08    617s] SiteArray: non-trimmed site array dimensions = 124 x 1075
[12/08 14:28:08    617s] SiteArray: use 634,880 bytes
[12/08 14:28:08    617s] SiteArray: current memory after site array memory allocation 1396.7M
[12/08 14:28:08    617s] SiteArray: FP blocked sites are writable
[12/08 14:28:08    617s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/08 14:28:08    617s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1396.7M
[12/08 14:28:08    617s] Process 381 wires and vias for routing blockage and capacity analysis
[12/08 14:28:08    617s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1396.7M
[12/08 14:28:08    617s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.104, MEM:1396.7M
[12/08 14:28:08    617s] OPERPROF:     Starting CMU at level 3, MEM:1396.7M
[12/08 14:28:08    617s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1396.7M
[12/08 14:28:08    617s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.112, MEM:1396.7M
[12/08 14:28:08    617s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1396.7MB).
[12/08 14:28:08    617s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.137, MEM:1396.7M
[12/08 14:28:08    617s] (I)       Load db... (mem=1396.7M)
[12/08 14:28:08    617s] (I)       Read data from FE... (mem=1396.7M)
[12/08 14:28:08    617s] (I)       Read nodes and places... (mem=1396.7M)
[12/08 14:28:08    617s] (I)       Number of ignored instance 0
[12/08 14:28:08    617s] (I)       Number of inbound cells 0
[12/08 14:28:08    617s] (I)       numMoveCells=12077, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[12/08 14:28:08    617s] (I)       Done Read nodes and places (cpu=0.010s, mem=1398.8M)
[12/08 14:28:08    617s] (I)       Read rows... (mem=1398.8M)
[12/08 14:28:08    617s] (I)       Reading non-standard rows with height 6840
[12/08 14:28:08    617s] (I)       Done Read rows (cpu=0.000s, mem=1398.8M)
[12/08 14:28:08    617s] (I)       Done Read data from FE (cpu=0.010s, mem=1398.8M)
[12/08 14:28:08    617s] (I)       Done Load db (cpu=0.010s, mem=1398.8M)
[12/08 14:28:08    617s] (I)       Constructing placeable region... (mem=1398.8M)
[12/08 14:28:08    617s] (I)       Constructing bin map
[12/08 14:28:08    617s] (I)       Initialize bin information with width=34200 height=34200
[12/08 14:28:08    617s] (I)       Done constructing bin map
[12/08 14:28:08    617s] (I)       Removing 0 blocked bin with high fixed inst density
[12/08 14:28:08    617s] (I)       Compute region effective width... (mem=1398.8M)
[12/08 14:28:08    617s] (I)       Done Compute region effective width (cpu=0.000s, mem=1398.8M)
[12/08 14:28:08    617s] (I)       Done Constructing placeable region (cpu=0.010s, mem=1398.8M)
[12/08 14:28:08    617s] Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/08 14:28:08    617s] Validating CTS configuration...
[12/08 14:28:08    617s] Checking module port directions...
[12/08 14:28:08    617s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:08    617s] Non-default CCOpt properties:
[12/08 14:28:08    617s] cts_merge_clock_gates is set for at least one key
[12/08 14:28:08    617s] cts_merge_clock_logic is set for at least one key
[12/08 14:28:08    617s] route_type is set for at least one key
[12/08 14:28:08    617s] source_driver is set for at least one key
[12/08 14:28:08    617s] target_max_trans is set for at least one key
[12/08 14:28:08    617s] target_max_trans_sdc is set for at least one key
[12/08 14:28:08    617s] target_skew is set for at least one key
[12/08 14:28:08    617s] Route type trimming info:
[12/08 14:28:08    617s]   No route type modifications were made.
[12/08 14:28:08    617s] Accumulated time to calculate placeable region: 0.01
[12/08 14:28:08    617s] Accumulated time to calculate placeable region: 0.02
[12/08 14:28:08    617s] (I)       Initializing Steiner engine. 
[12/08 14:28:08    617s] LayerId::1 widthSet size::2
[12/08 14:28:08    617s] LayerId::2 widthSet size::2
[12/08 14:28:08    617s] LayerId::3 widthSet size::2
[12/08 14:28:08    617s] LayerId::4 widthSet size::2
[12/08 14:28:08    617s] LayerId::5 widthSet size::2
[12/08 14:28:08    617s] LayerId::6 widthSet size::2
[12/08 14:28:08    617s] LayerId::7 widthSet size::2
[12/08 14:28:08    617s] LayerId::8 widthSet size::2
[12/08 14:28:08    617s] LayerId::9 widthSet size::2
[12/08 14:28:08    617s] LayerId::10 widthSet size::2
[12/08 14:28:08    617s] LayerId::11 widthSet size::2
[12/08 14:28:08    617s] Updating RC grid for preRoute extraction ...
[12/08 14:28:08    617s] Initializing multi-corner resistance tables ...
[12/08 14:28:08    617s] End AAE Lib Interpolated Model. (MEM=1404.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 14:28:08    617s] Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:setup.late removed 2 of 6 cells
[12/08 14:28:08    617s] Original list had 6 cells:
[12/08 14:28:08    617s] CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 BUFX2 
[12/08 14:28:08    617s] New trimmed list has 4 cells:
[12/08 14:28:08    617s] CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2 
[12/08 14:28:08    617s] Accumulated time to calculate placeable region: 0.02
[12/08 14:28:08    617s] Library trimming inverters in power domain auto-default and half-corner default_emulate_delay_corner:setup.late removed 3 of 7 cells
[12/08 14:28:08    617s] Original list had 7 cells:
[12/08 14:28:08    617s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[12/08 14:28:08    617s] New trimmed list has 4 cells:
[12/08 14:28:08    617s] INVX3 INVX2 INVX1 INVXL 
[12/08 14:28:08    617s] Accumulated time to calculate placeable region: 0.02
[12/08 14:28:08    617s] Accumulated time to calculate placeable region: 0.02
[12/08 14:28:08    617s] Accumulated time to calculate placeable region: 0.02
[12/08 14:28:09    618s] Clock tree balancer configuration for clock_tree clk:
[12/08 14:28:09    618s] Non-default CCOpt properties:
[12/08 14:28:09    618s]   cts_merge_clock_gates: true (default: false)
[12/08 14:28:09    618s]   cts_merge_clock_logic: true (default: false)
[12/08 14:28:09    618s]   route_type (leaf): default_route_type_leaf (default: default)
[12/08 14:28:09    618s]   route_type (trunk): default_route_type_nonleaf (default: default)
[12/08 14:28:09    618s]   route_type (top): default_route_type_nonleaf (default: default)
[12/08 14:28:09    618s]   source_driver: BUFX2/A BUFX2/Y (default: )
[12/08 14:28:09    618s] For power domain auto-default:
[12/08 14:28:09    618s]   Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
[12/08 14:28:09    618s]   Inverters:   {INVX3 INVX2 INVX1 INVXL}
[12/08 14:28:09    618s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[12/08 14:28:09    618s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[12/08 14:28:09    618s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 45588.600um^2
[12/08 14:28:09    618s] Top Routing info:
[12/08 14:28:09    618s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[12/08 14:28:09    618s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/08 14:28:09    618s] Trunk Routing info:
[12/08 14:28:09    618s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[12/08 14:28:09    618s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/08 14:28:09    618s] Leaf Routing info:
[12/08 14:28:09    618s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[12/08 14:28:09    618s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/08 14:28:09    618s] For timing_corner default_emulate_delay_corner:setup, late and power domain auto-default:
[12/08 14:28:09    618s]   Slew time target (leaf):    0.150ns
[12/08 14:28:09    618s]   Slew time target (trunk):   0.150ns
[12/08 14:28:09    618s]   Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
[12/08 14:28:09    618s]   Buffer unit delay: 0.122ns
[12/08 14:28:09    618s]   Buffer max distance: 179.014um
[12/08 14:28:09    618s] Fastest wire driving cells and distances:
[12/08 14:28:09    618s]   Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=179.014um, saturatedSlew=0.126ns, speed=981.975um per ns, cellArea=13.373um^2 per 1000um}
[12/08 14:28:09    618s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=116.667um, saturatedSlew=0.123ns, speed=1012.295um per ns, cellArea=11.726um^2 per 1000um}
[12/08 14:28:09    618s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=730.526um, saturatedSlew=0.127ns, speed=1874.585um per ns, cellArea=20.599um^2 per 1000um}
[12/08 14:28:09    618s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=731.579um, saturatedSlew=0.127ns, speed=1877.287um per ns, cellArea=18.699um^2 per 1000um}
[12/08 14:28:09    618s] 
[12/08 14:28:09    618s] 
[12/08 14:28:09    618s] Logic Sizing Table:
[12/08 14:28:09    618s] 
[12/08 14:28:09    618s] ----------------------------------------------------------
[12/08 14:28:09    618s] Cell    Instance count    Source    Eligible library cells
[12/08 14:28:09    618s] ----------------------------------------------------------
[12/08 14:28:09    618s]   (empty table)
[12/08 14:28:09    618s] ----------------------------------------------------------
[12/08 14:28:09    618s] 
[12/08 14:28:09    618s] 
[12/08 14:28:09    618s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:09    618s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:09    618s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:09    618s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:09    618s] Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
[12/08 14:28:09    618s]   Sources:                     pin clk
[12/08 14:28:09    618s]   Total number of sinks:       1960
[12/08 14:28:09    618s]   Delay constrained sinks:     1960
[12/08 14:28:09    618s]   Non-leaf sinks:              0
[12/08 14:28:09    618s]   Ignore pins:                 0
[12/08 14:28:09    618s]  Timing corner default_emulate_delay_corner:setup.late:
[12/08 14:28:09    618s]   Skew target:                 0.122ns
[12/08 14:28:09    618s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[12/08 14:28:09    618s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[12/08 14:28:09    618s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[12/08 14:28:09    618s] Primary reporting skew groups are:
[12/08 14:28:09    618s] skew_group clk/default_emulate_constraint_mode with 1960 clock sinks
[12/08 14:28:09    618s] 
[12/08 14:28:09    618s] Via Selection for Estimated Routes (rule default):
[12/08 14:28:09    618s] 
[12/08 14:28:09    618s] ------------------------------------------------------------------------
[12/08 14:28:09    618s] Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[12/08 14:28:09    618s] Range                            (Ohm)    (fF)     (fs)     Only
[12/08 14:28:09    618s] ------------------------------------------------------------------------
[12/08 14:28:09    618s] Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
[12/08 14:28:09    618s] Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
[12/08 14:28:09    618s] Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
[12/08 14:28:09    618s] Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
[12/08 14:28:09    618s] Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
[12/08 14:28:09    618s] Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
[12/08 14:28:09    618s] Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
[12/08 14:28:09    618s] Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
[12/08 14:28:09    618s] Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
[12/08 14:28:09    618s] Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
[12/08 14:28:09    618s] ------------------------------------------------------------------------
[12/08 14:28:09    618s] 
[12/08 14:28:09    618s] No ideal or dont_touch nets found in the clock tree
[12/08 14:28:09    618s] No dont_touch hnets found in the clock tree
[12/08 14:28:09    618s] 
[12/08 14:28:09    618s] Filtering reasons for cell type: buffer
[12/08 14:28:09    618s] =======================================
[12/08 14:28:09    618s] 
[12/08 14:28:09    618s] ---------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:09    618s] Clock trees    Power domain    Reason                         Library cells
[12/08 14:28:09    618s] ---------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:09    618s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[12/08 14:28:09    618s]                                                                 CLKBUFX8 }
[12/08 14:28:09    618s] all            auto-default    Library trimming               { BUFX3 BUFX4 }
[12/08 14:28:09    618s] ---------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:09    618s] 
[12/08 14:28:09    618s] Filtering reasons for cell type: inverter
[12/08 14:28:09    618s] =========================================
[12/08 14:28:09    618s] 
[12/08 14:28:09    618s] --------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:09    618s] Clock trees    Power domain    Reason                         Library cells
[12/08 14:28:09    618s] --------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:09    618s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[12/08 14:28:09    618s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[12/08 14:28:09    618s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[12/08 14:28:09    618s] --------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:09    618s] 
[12/08 14:28:09    618s] 
[12/08 14:28:09    618s] Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:01.0)
[12/08 14:28:09    618s] CCOpt configuration status: all checks passed.
[12/08 14:28:09    618s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/08 14:28:09    618s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/08 14:28:09    618s]   No exclusion drivers are needed.
[12/08 14:28:09    618s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/08 14:28:09    618s] Antenna diode management...
[12/08 14:28:09    618s]   Found 0 antenna diodes in the clock trees.
[12/08 14:28:09    618s]   
[12/08 14:28:09    618s] Antenna diode management done.
[12/08 14:28:09    618s] Adding driver cells for primary IOs...
[12/08 14:28:09    618s]   
[12/08 14:28:09    618s]   ----------------------------------------------------------------------------------------------
[12/08 14:28:09    618s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/08 14:28:09    618s]   ----------------------------------------------------------------------------------------------
[12/08 14:28:09    618s]     (empty table)
[12/08 14:28:09    618s]   ----------------------------------------------------------------------------------------------
[12/08 14:28:09    618s]   
[12/08 14:28:09    618s]   
[12/08 14:28:09    618s] Adding driver cells for primary IOs done.
[12/08 14:28:09    618s] Adding driver cell for primary IO roots...
[12/08 14:28:09    618s] Adding driver cell for primary IO roots done.
[12/08 14:28:09    618s] Maximizing clock DAG abstraction...
[12/08 14:28:09    618s] Maximizing clock DAG abstraction done.
[12/08 14:28:09    618s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.7 real=0:00:02.9)
[12/08 14:28:09    618s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:09    618s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:09    618s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:09    618s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:09    618s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:09    618s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:09    618s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:09    618s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:09    618s] Synthesizing clock trees...
[12/08 14:28:09    618s]   Preparing To Balance...
[12/08 14:28:09    618s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:09    618s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:09    618s] OPERPROF: Starting DPlace-Init at level 1, MEM:1451.7M
[12/08 14:28:09    618s] #spOpts: N=45 mergeVia=F 
[12/08 14:28:09    618s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1451.7M
[12/08 14:28:09    618s] OPERPROF:     Starting CMU at level 3, MEM:1451.7M
[12/08 14:28:09    618s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1451.7M
[12/08 14:28:09    618s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.064, MEM:1451.7M
[12/08 14:28:09    618s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1451.7MB).
[12/08 14:28:09    618s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.077, MEM:1451.7M
[12/08 14:28:09    618s]   Checking for inverting clock gates...
[12/08 14:28:09    618s]   Checking for inverting clock gates done.
[12/08 14:28:09    618s]   Merging duplicate siblings in DAG...
[12/08 14:28:09    618s]     Clock DAG stats before merging:
[12/08 14:28:09    618s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/08 14:28:09    618s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/08 14:28:09    618s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/08 14:28:09    618s]     Resynthesising clock tree into netlist...
[12/08 14:28:09    618s]       Reset timing graph...
[12/08 14:28:09    618s] Ignoring AAE DB Resetting ...
[12/08 14:28:09    618s]       Reset timing graph done.
[12/08 14:28:09    618s]     Resynthesising clock tree into netlist done.
[12/08 14:28:09    618s]     
[12/08 14:28:09    618s]     Disconnecting clock tree from netlist...
[12/08 14:28:09    618s]     Disconnecting clock tree from netlist done.
[12/08 14:28:09    618s]   Merging duplicate siblings in DAG done.
[12/08 14:28:09    618s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/08 14:28:09    618s]   CCOpt::Phase::Construction...
[12/08 14:28:09    618s]   Stage::Clustering...
[12/08 14:28:09    618s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:09    618s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:09    618s]   Clustering...
[12/08 14:28:09    618s]     Initialize for clustering...
[12/08 14:28:09    618s]     Clock DAG stats before clustering:
[12/08 14:28:09    618s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/08 14:28:09    618s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/08 14:28:09    618s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/08 14:28:09    618s]     Computing max distances from locked parents...
[12/08 14:28:09    618s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/08 14:28:09    618s]     Computing max distances from locked parents done.
[12/08 14:28:09    618s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:09    618s]     Bottom-up phase...
[12/08 14:28:09    618s]     Clustering clock_tree clk...
[12/08 14:28:10    618s] End AAE Lib Interpolated Model. (MEM=1442.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 14:28:11    619s] Accumulated time to calculate placeable region: 0.02
[12/08 14:28:11    619s] Accumulated time to calculate placeable region: 0.02
[12/08 14:28:11    619s]       Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[12/08 14:28:11    620s]       Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:11    620s]     Clustering clock_tree clk done.
[12/08 14:28:11    620s]     Clock DAG stats after bottom-up phase:
[12/08 14:28:11    620s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:11    620s]       cell areas       : b=135.432um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.432um^2
[12/08 14:28:11    620s]       hp wire lengths  : top=0.000um, trunk=788.260um, leaf=2774.675um, total=3562.935um
[12/08 14:28:11    620s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/08 14:28:11    620s]        Bufs: CLKBUFX4: 54 CLKBUFX3: 3 
[12/08 14:28:11    620s]     Bottom-up phase done. (took cpu=0:00:01.7 real=0:00:01.7)
[12/08 14:28:11    620s]     Legalizing clock trees...
[12/08 14:28:11    620s]     Resynthesising clock tree into netlist...
[12/08 14:28:11    620s]       Reset timing graph...
[12/08 14:28:11    620s] Ignoring AAE DB Resetting ...
[12/08 14:28:11    620s]       Reset timing graph done.
[12/08 14:28:11    620s]     Resynthesising clock tree into netlist done.
[12/08 14:28:11    620s]     Commiting net attributes....
[12/08 14:28:11    620s]     Commiting net attributes. done.
[12/08 14:28:11    620s]     Leaving CCOpt scope - ClockRefiner...
[12/08 14:28:11    620s] Assigned high priority to 2017 cells.
[12/08 14:28:11    620s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[12/08 14:28:11    620s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[12/08 14:28:11    620s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1442.2M
[12/08 14:28:11    620s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1442.2M
[12/08 14:28:11    620s] #spOpts: N=45 mergeVia=F 
[12/08 14:28:11    620s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1442.2M
[12/08 14:28:11    620s] OPERPROF:       Starting CMU at level 4, MEM:1442.2M
[12/08 14:28:11    620s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1442.2M
[12/08 14:28:11    620s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.065, MEM:1442.2M
[12/08 14:28:11    620s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1442.2MB).
[12/08 14:28:11    620s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.079, MEM:1442.2M
[12/08 14:28:11    620s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.079, MEM:1442.2M
[12/08 14:28:11    620s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94791.5
[12/08 14:28:11    620s] OPERPROF: Starting RefinePlace at level 1, MEM:1442.2M
[12/08 14:28:11    620s] *** Starting refinePlace (0:10:20 mem=1442.2M) ***
[12/08 14:28:11    620s] Total net bbox length = 1.763e+05 (9.485e+04 8.142e+04) (ext = 8.790e+03)
[12/08 14:28:11    620s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 14:28:11    620s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1442.2M
[12/08 14:28:11    620s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1442.2M
[12/08 14:28:11    620s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1442.2M
[12/08 14:28:11    620s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1442.2M
[12/08 14:28:11    620s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1442.2M
[12/08 14:28:11    620s] Starting refinePlace ...
[12/08 14:28:11    620s] ** Cut row section cpu time 0:00:00.0.
[12/08 14:28:11    620s]    Spread Effort: high, standalone mode, useDDP on.
[12/08 14:28:11    620s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1442.2MB) @(0:10:20 - 0:10:20).
[12/08 14:28:11    620s] Move report: preRPlace moves 293 insts, mean move: 0.82 um, max move: 3.51 um
[12/08 14:28:11    620s] 	Max move on inst (cpuregs_reg[20][16]): (131.20, 79.99) --> (129.40, 78.28)
[12/08 14:28:11    620s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[12/08 14:28:11    620s] wireLenOptFixPriorityInst 1960 inst fixed
[12/08 14:28:12    620s] 
[12/08 14:28:12    620s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/08 14:28:12    620s] Move report: legalization moves 1 insts, mean move: 0.20 um, max move: 0.20 um
[12/08 14:28:12    620s] 	Max move on inst (FE_OFC654_n_16128): (75.60, 71.44) --> (75.40, 71.44)
[12/08 14:28:12    620s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1442.2MB) @(0:10:20 - 0:10:21).
[12/08 14:28:12    620s] Move report: Detail placement moves 294 insts, mean move: 0.82 um, max move: 3.51 um
[12/08 14:28:12    620s] 	Max move on inst (cpuregs_reg[20][16]): (131.20, 79.99) --> (129.40, 78.28)
[12/08 14:28:12    620s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1442.2MB
[12/08 14:28:12    620s] Statistics of distance of Instance movement in refine placement:
[12/08 14:28:12    620s]   maximum (X+Y) =         3.51 um
[12/08 14:28:12    620s]   inst (cpuregs_reg[20][16]) with max move: (131.2, 79.99) -> (129.4, 78.28)
[12/08 14:28:12    620s]   mean    (X+Y) =         0.82 um
[12/08 14:28:12    620s] Summary Report:
[12/08 14:28:12    620s] Instances move: 294 (out of 12134 movable)
[12/08 14:28:12    620s] Instances flipped: 0
[12/08 14:28:12    620s] Mean displacement: 0.82 um
[12/08 14:28:12    620s] Max displacement: 3.51 um (Instance: cpuregs_reg[20][16]) (131.2, 79.99) -> (129.4, 78.28)
[12/08 14:28:12    620s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[12/08 14:28:12    620s] Total instances moved : 294
[12/08 14:28:12    620s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.320, REAL:0.339, MEM:1442.2M
[12/08 14:28:12    620s] Total net bbox length = 1.763e+05 (9.488e+04 8.145e+04) (ext = 8.792e+03)
[12/08 14:28:12    620s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1442.2MB
[12/08 14:28:12    620s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1442.2MB) @(0:10:20 - 0:10:21).
[12/08 14:28:12    620s] *** Finished refinePlace (0:10:21 mem=1442.2M) ***
[12/08 14:28:12    620s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94791.5
[12/08 14:28:12    620s] OPERPROF: Finished RefinePlace at level 1, CPU:0.370, REAL:0.379, MEM:1442.2M
[12/08 14:28:12    620s]     Moved 78, flipped 26 and cell swapped 0 of 2017 clock instance(s) during refinement.
[12/08 14:28:12    620s]     The largest move was 3.51 microns for cpuregs_reg[20][16].
[12/08 14:28:12    620s] Moved 2 and flipped 0 of 57 clock instances (excluding sinks) during refinement
[12/08 14:28:12    620s] The largest move for clock insts (excluding sinks) was 1.8 microns. The inst with this movement was CTS_ccl_a_buf_00274
[12/08 14:28:12    620s] Moved 76 and flipped 26 of 1960 clock sinks during refinement.
[12/08 14:28:12    620s] The largest move for clock sinks was 3.51 microns. The inst with this movement was cpuregs_reg[20][16]
[12/08 14:28:12    620s] Revert refine place priority changes on 0 cells.
[12/08 14:28:12    620s] OPERPROF: Starting DPlace-Init at level 1, MEM:1442.2M
[12/08 14:28:12    620s] #spOpts: N=45 mergeVia=F 
[12/08 14:28:12    620s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1442.2M
[12/08 14:28:12    620s] OPERPROF:     Starting CMU at level 3, MEM:1442.2M
[12/08 14:28:12    620s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1442.2M
[12/08 14:28:12    620s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.117, MEM:1442.2M
[12/08 14:28:12    620s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1442.2MB).
[12/08 14:28:12    620s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.140, MEM:1442.2M
[12/08 14:28:12    620s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.9)
[12/08 14:28:12    620s]     Disconnecting clock tree from netlist...
[12/08 14:28:12    620s]     Disconnecting clock tree from netlist done.
[12/08 14:28:12    621s] OPERPROF: Starting DPlace-Init at level 1, MEM:1442.2M
[12/08 14:28:12    621s] #spOpts: N=45 mergeVia=F 
[12/08 14:28:12    621s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1442.2M
[12/08 14:28:12    621s] OPERPROF:     Starting CMU at level 3, MEM:1442.2M
[12/08 14:28:12    621s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1442.2M
[12/08 14:28:12    621s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.112, MEM:1442.2M
[12/08 14:28:12    621s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1442.2MB).
[12/08 14:28:12    621s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.135, MEM:1442.2M
[12/08 14:28:12    621s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[12/08 14:28:12    621s] End AAE Lib Interpolated Model. (MEM=1442.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 14:28:12    621s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:12    621s]     
[12/08 14:28:12    621s]     Clock tree legalization - Histogram:
[12/08 14:28:12    621s]     ====================================
[12/08 14:28:12    621s]     
[12/08 14:28:12    621s]     --------------------------------
[12/08 14:28:12    621s]     Movement (um)    Number of cells
[12/08 14:28:12    621s]     --------------------------------
[12/08 14:28:12    621s]     [0.4,0.54)              1
[12/08 14:28:12    621s]     [0.54,0.68)             0
[12/08 14:28:12    621s]     [0.68,0.82)             0
[12/08 14:28:12    621s]     [0.82,0.96)             0
[12/08 14:28:12    621s]     [0.96,1.1)              0
[12/08 14:28:12    621s]     [1.1,1.24)              0
[12/08 14:28:12    621s]     [1.24,1.38)             0
[12/08 14:28:12    621s]     [1.38,1.52)             0
[12/08 14:28:12    621s]     [1.52,1.66)             0
[12/08 14:28:12    621s]     [1.66,1.8)              1
[12/08 14:28:12    621s]     --------------------------------
[12/08 14:28:12    621s]     
[12/08 14:28:12    621s]     
[12/08 14:28:12    621s]     Clock tree legalization - Top 10 Movements:
[12/08 14:28:12    621s]     ===========================================
[12/08 14:28:12    621s]     
[12/08 14:28:12    621s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:12    621s]     Movement (um)    Desired              Achieved             Node
[12/08 14:28:12    621s]                      location             location             
[12/08 14:28:12    621s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:12    621s]          1.8         (68.000,103.930)     (69.800,103.930)     ccl_a clock buffer, uid:Aa535 (a lib_cell CLKBUFX4) at (69.800,103.930), in power domain auto-default
[12/08 14:28:12    621s]          0.4         (131.200,79.990)     (131.600,79.990)     ccl_a clock buffer, uid:Aa511 (a lib_cell CLKBUFX4) at (131.600,79.990), in power domain auto-default
[12/08 14:28:12    621s]          0           (196.062,101.623)    (196.062,101.623)    ccl_a clock buffer, uid:Aa513 (a lib_cell CLKBUFX4) at (195.600,100.510), in power domain auto-default
[12/08 14:28:12    621s]          0           (158.463,77.683)     (158.463,77.683)     ccl_a clock buffer, uid:Aa50e (a lib_cell CLKBUFX4) at (158.000,76.570), in power domain auto-default
[12/08 14:28:12    621s]          0           (184.062,84.522)     (184.062,84.522)     ccl_a clock buffer, uid:Aa518 (a lib_cell CLKBUFX4) at (183.600,83.410), in power domain auto-default
[12/08 14:28:12    621s]          0           (201.262,81.103)     (201.262,81.103)     ccl_a clock buffer, uid:Aa514 (a lib_cell CLKBUFX4) at (200.800,79.990), in power domain auto-default
[12/08 14:28:12    621s]          0           (132.062,81.103)     (132.062,81.103)     ccl_a clock buffer, uid:Aa511 (a lib_cell CLKBUFX4) at (131.600,79.990), in power domain auto-default
[12/08 14:28:12    621s]          0           (134.062,81.103)     (134.062,81.103)     ccl_a clock buffer, uid:Aa4f2 (a lib_cell CLKBUFX4) at (133.600,79.990), in power domain auto-default
[12/08 14:28:12    621s]          0           (130.062,81.103)     (130.062,81.103)     ccl_a clock buffer, uid:Aa534 (a lib_cell CLKBUFX4) at (129.600,79.990), in power domain auto-default
[12/08 14:28:12    621s]          0           (112.062,64.002)     (112.062,64.002)     ccl_a clock buffer, uid:Aa539 (a lib_cell CLKBUFX4) at (111.600,62.890), in power domain auto-default
[12/08 14:28:12    621s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:12    621s]     
[12/08 14:28:12    621s]     Legalizing clock trees done. (took cpu=0:00:01.2 real=0:00:01.3)
[12/08 14:28:12    621s]     Clock DAG stats after 'Clustering':
[12/08 14:28:12    621s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:12    621s]       cell areas       : b=135.432um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.432um^2
[12/08 14:28:12    621s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:12    621s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:12    621s]       wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.540pF, total=0.624pF
[12/08 14:28:12    621s]       wire lengths     : top=0.000um, trunk=1202.234um, leaf=6829.972um, total=8032.206um
[12/08 14:28:12    621s]       hp wire lengths  : top=0.000um, trunk=788.260um, leaf=2781.730um, total=3569.990um
[12/08 14:28:12    621s]     Clock DAG net violations after 'Clustering':
[12/08 14:28:12    621s]       Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[12/08 14:28:12    621s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/08 14:28:12    621s]       Trunk : target=0.150ns count=7 avg=0.118ns sd=0.022ns min=0.071ns max=0.141ns {1 <= 0.090ns, 1 <= 0.120ns, 4 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:12    621s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.124ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 26 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns} {1 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
[12/08 14:28:12    621s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/08 14:28:12    621s]        Bufs: CLKBUFX4: 54 CLKBUFX3: 3 
[12/08 14:28:12    621s]     Primary reporting skew groups after 'Clustering':
[12/08 14:28:12    621s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.473, max=0.502, avg=0.488, sd=0.008], skew [0.029 vs 0.122], 100% {0.473, 0.502} (wid=0.003 ws=0.002) (gid=0.500 gs=0.029)
[12/08 14:28:12    621s]       min path sink: instr_rdinstr_reg/CK
[12/08 14:28:12    621s]       max path sink: reg_op2_reg[8]/CK
[12/08 14:28:12    621s]     Skew group summary after 'Clustering':
[12/08 14:28:12    621s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.473, max=0.502, avg=0.488, sd=0.008], skew [0.029 vs 0.122], 100% {0.473, 0.502} (wid=0.003 ws=0.002) (gid=0.500 gs=0.029)
[12/08 14:28:12    621s]     Legalizer API calls during this step: 1207 succeeded with high effort: 1207 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:12    621s]   Clustering done. (took cpu=0:00:03.1 real=0:00:03.1)
[12/08 14:28:12    621s] 
[12/08 14:28:12    621s] Post-Clustering Statistics Report
[12/08 14:28:12    621s] =================================
[12/08 14:28:12    621s] 
[12/08 14:28:12    621s] Fanout Statistics:
[12/08 14:28:12    621s] 
[12/08 14:28:12    621s] ------------------------------------------------------------------------------------------------------
[12/08 14:28:12    621s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/08 14:28:12    621s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[12/08 14:28:12    621s] ------------------------------------------------------------------------------------------------------
[12/08 14:28:12    621s] Trunk         8       7.250       1        11        4.301      {2 <= 3, 1 <= 6, 1 <= 9, 4 <= 12}
[12/08 14:28:12    621s] Leaf         51      38.431      31        46        2.858      {5 <= 34, 18 <= 38, 25 <= 42, 3 <= 46}
[12/08 14:28:12    621s] ------------------------------------------------------------------------------------------------------
[12/08 14:28:12    621s] 
[12/08 14:28:12    621s] Clustering Failure Statistics:
[12/08 14:28:12    621s] 
[12/08 14:28:12    621s] ----------------------------------------------
[12/08 14:28:12    621s] Net Type    Clusters    Clusters    Transition
[12/08 14:28:12    621s]             Tried       Failed      Failures
[12/08 14:28:12    621s] ----------------------------------------------
[12/08 14:28:12    621s] Trunk          16          11           11
[12/08 14:28:12    621s] Leaf          149          89           89
[12/08 14:28:12    621s] ----------------------------------------------
[12/08 14:28:12    621s] 
[12/08 14:28:12    621s] Clustering Partition Statistics:
[12/08 14:28:12    621s] 
[12/08 14:28:12    621s] --------------------------------------------------------------------------------------
[12/08 14:28:12    621s] Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[12/08 14:28:12    621s]             Fraction    Fraction    Count        Size        Size    Size    Size
[12/08 14:28:12    621s] --------------------------------------------------------------------------------------
[12/08 14:28:12    621s] Trunk        0.000       1.000          2          28.000       5      51     32.527
[12/08 14:28:12    621s] Leaf         0.000       1.000          1        1960.000    1960    1960      0.000
[12/08 14:28:12    621s] --------------------------------------------------------------------------------------
[12/08 14:28:12    621s] 
[12/08 14:28:12    621s] 
[12/08 14:28:12    621s]   Looking for fanout violations...
[12/08 14:28:12    621s]   Looking for fanout violations done.
[12/08 14:28:13    621s]   CongRepair After Initial Clustering...
[12/08 14:28:13    621s]   Reset timing graph...
[12/08 14:28:13    621s] Ignoring AAE DB Resetting ...
[12/08 14:28:13    621s]   Reset timing graph done.
[12/08 14:28:13    621s]   Leaving CCOpt scope - Early Global Route...
[12/08 14:28:13    621s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1442.2M
[12/08 14:28:13    621s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1441.6M
[12/08 14:28:13    621s] All LLGs are deleted
[12/08 14:28:13    621s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1441.6M
[12/08 14:28:13    621s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1441.6M
[12/08 14:28:13    621s]   Clock implementation routing...
[12/08 14:28:13    621s] Net route status summary:
[12/08 14:28:13    621s]   Clock:        58 (unrouted=58, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/08 14:28:13    621s]   Non-clock: 13077 (unrouted=242, trialRouted=12835, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=242, (crossesIlmBoundary AND tooFewTerms=0)])
[12/08 14:28:13    621s]     Routing using eGR only...
[12/08 14:28:13    621s]       Early Global Route - eGR->NR step...
[12/08 14:28:13    621s] (ccopt eGR): There are 58 nets for routing of which 58 have one or more fixed wires.
[12/08 14:28:13    621s] (ccopt eGR): Start to route 58 all nets
[12/08 14:28:13    621s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Started Loading and Dumping File ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Reading DB...
[12/08 14:28:13    621s] (I)       Read data from FE... (mem=1441.6M)
[12/08 14:28:13    621s] (I)       Read nodes and places... (mem=1441.6M)
[12/08 14:28:13    621s] (I)       Done Read nodes and places (cpu=0.020s, mem=1441.6M)
[12/08 14:28:13    621s] (I)       Read nets... (mem=1441.6M)
[12/08 14:28:13    621s] (I)       Done Read nets (cpu=0.040s, mem=1441.6M)
[12/08 14:28:13    621s] (I)       Done Read data from FE (cpu=0.060s, mem=1441.6M)
[12/08 14:28:13    621s] (I)       before initializing RouteDB syMemory usage = 1441.6 MB
[12/08 14:28:13    621s] (I)       Clean congestion better: true
[12/08 14:28:13    621s] (I)       Estimate vias on DPT layer: true
[12/08 14:28:13    621s] (I)       Clean congestion LA rounds: 5
[12/08 14:28:13    621s] (I)       Layer constraints as soft constraints: true
[12/08 14:28:13    621s] (I)       Soft top layer         : true
[12/08 14:28:13    621s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[12/08 14:28:13    621s] (I)       Better NDR handling    : true
[12/08 14:28:13    621s] (I)       Routing cost fix for NDR handling: true
[12/08 14:28:13    621s] (I)       Update initial WL after Phase 1a: true
[12/08 14:28:13    621s] (I)       Block tracks for preroutes: true
[12/08 14:28:13    621s] (I)       Assign IRoute by net group key: true
[12/08 14:28:13    621s] (I)       Block unroutable channels: true
[12/08 14:28:13    621s] (I)       Block unroutable channel fix: true
[12/08 14:28:13    621s] (I)       Block unroutable channels 3D: true
[12/08 14:28:13    621s] (I)       Check blockage within NDR space in TA: true
[12/08 14:28:13    621s] (I)       Handle EOL spacing     : true
[12/08 14:28:13    621s] (I)       Honor MSV route constraint: false
[12/08 14:28:13    621s] (I)       Maximum routing layer  : 10
[12/08 14:28:13    621s] (I)       Minimum routing layer  : 2
[12/08 14:28:13    621s] (I)       Supply scale factor H  : 1.00
[12/08 14:28:13    621s] (I)       Supply scale factor V  : 1.00
[12/08 14:28:13    621s] (I)       Tracks used by clock wire: 0
[12/08 14:28:13    621s] (I)       Reverse direction      : 
[12/08 14:28:13    621s] (I)       Honor partition pin guides: true
[12/08 14:28:13    621s] (I)       Route selected nets only: true
[12/08 14:28:13    621s] (I)       Route secondary PG pins: false
[12/08 14:28:13    621s] (I)       Second PG max fanout   : 2147483647
[12/08 14:28:13    621s] (I)       Refine MST             : true
[12/08 14:28:13    621s] (I)       Honor PRL              : true
[12/08 14:28:13    621s] (I)       Strong congestion aware: true
[12/08 14:28:13    621s] (I)       Improved initial location for IRoutes: true
[12/08 14:28:13    621s] (I)       Multi panel TA         : true
[12/08 14:28:13    621s] (I)       Penalize wire overlap  : true
[12/08 14:28:13    621s] (I)       Expand small instance blockage: true
[12/08 14:28:13    621s] (I)       Reduce via in TA       : true
[12/08 14:28:13    621s] (I)       SS-aware routing       : true
[12/08 14:28:13    621s] (I)       Improve tree edge sharing: true
[12/08 14:28:13    621s] (I)       Improve 2D via estimation: true
[12/08 14:28:13    621s] (I)       Refine Steiner tree    : true
[12/08 14:28:13    621s] (I)       Build spine tree       : true
[12/08 14:28:13    621s] (I)       Model pass through capacity: true
[12/08 14:28:13    621s] (I)       Extend blockages by a half GCell: true
[12/08 14:28:13    621s] (I)       Partial layer blockage modeling: true
[12/08 14:28:13    621s] (I)       Consider pin shapes    : true
[12/08 14:28:13    621s] (I)       Consider pin shapes for all nodes: true
[12/08 14:28:13    621s] (I)       Consider NR APA        : true
[12/08 14:28:13    621s] (I)       Consider IO pin shape  : true
[12/08 14:28:13    621s] (I)       Fix pin connection bug : true
[12/08 14:28:13    621s] (I)       Consider layer RC for local wires: true
[12/08 14:28:13    621s] (I)       LA-aware pin escape length: 2
[12/08 14:28:13    621s] (I)       Split for must join    : true
[12/08 14:28:13    621s] (I)       Route guide main branches file: /tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/.rgffwwVLM.trunk.1
[12/08 14:28:13    621s] (I)       Route guide min downstream WL type: SUBTREE
[12/08 14:28:13    621s] (I)       Routing effort level   : 10000
[12/08 14:28:13    621s] (I)       Special modeling for N7: 0
[12/08 14:28:13    621s] (I)       Special modeling for N6: 0
[12/08 14:28:13    621s] (I)       N3 special modeling    : 0
[12/08 14:28:13    621s] (I)       Special modeling for N5 v6: 0
[12/08 14:28:13    621s] (I)       Special settings for S4 designs: 0
[12/08 14:28:13    621s] (I)       Special settings for S5 designs v2: 0
[12/08 14:28:13    621s] (I)       Special settings for S7 designs: 0
[12/08 14:28:13    621s] (I)       Prefer layer length threshold: 8
[12/08 14:28:13    621s] (I)       Overflow penalty cost  : 10
[12/08 14:28:13    621s] (I)       A-star cost            : 0.30
[12/08 14:28:13    621s] (I)       Misalignment cost      : 10.00
[12/08 14:28:13    621s] (I)       Threshold for short IRoute: 6
[12/08 14:28:13    621s] (I)       Via cost during post routing: 1.00
[12/08 14:28:13    621s] (I)       Layer congestion ratio : 1.00
[12/08 14:28:13    621s] (I)       source-to-sink ratio   : 0.30
[12/08 14:28:13    621s] (I)       Scenic ratio bound     : 3.00
[12/08 14:28:13    621s] (I)       Segment layer relax scenic ratio: 1.25
[12/08 14:28:13    621s] (I)       Source-sink aware LA ratio: 0.50
[12/08 14:28:13    621s] (I)       PG-aware similar topology routing: true
[12/08 14:28:13    621s] (I)       Maze routing via cost fix: true
[12/08 14:28:13    621s] (I)       Apply PRL on PG terms  : true
[12/08 14:28:13    621s] (I)       Apply PRL on obs objects: true
[12/08 14:28:13    621s] (I)       Handle range-type spacing rules: true
[12/08 14:28:13    621s] (I)       Apply function for special wires: true
[12/08 14:28:13    621s] (I)       Layer by layer blockage reading: true
[12/08 14:28:13    621s] (I)       Offset calculation fix : true
[12/08 14:28:13    621s] (I)       Parallel spacing query fix: true
[12/08 14:28:13    621s] (I)       Force source to root IR: true
[12/08 14:28:13    621s] (I)       Layer Weights          : L2:4 L3:2.5
[12/08 14:28:13    621s] (I)       Route stripe layer range: 
[12/08 14:28:13    621s] (I)       Honor partition fences : 
[12/08 14:28:13    621s] (I)       Honor partition pin    : 
[12/08 14:28:13    621s] (I)       Honor partition fences with feedthrough: 
[12/08 14:28:13    621s] (I)       Do not relax to DPT layer: true
[12/08 14:28:13    621s] (I)       Pass through capacity modeling: true
[12/08 14:28:13    621s] (I)       Counted 2660 PG shapes. We will not process PG shapes layer by layer.
[12/08 14:28:13    621s] (I)       build grid graph
[12/08 14:28:13    621s] (I)       build grid graph start
[12/08 14:28:13    621s] [NR-eGR] Track table information for default rule: 
[12/08 14:28:13    621s] [NR-eGR] Metal1 has no routable track
[12/08 14:28:13    621s] [NR-eGR] Metal2 has single uniform track structure
[12/08 14:28:13    621s] [NR-eGR] Metal3 has single uniform track structure
[12/08 14:28:13    621s] [NR-eGR] Metal4 has single uniform track structure
[12/08 14:28:13    621s] [NR-eGR] Metal5 has single uniform track structure
[12/08 14:28:13    621s] [NR-eGR] Metal6 has single uniform track structure
[12/08 14:28:13    621s] [NR-eGR] Metal7 has single uniform track structure
[12/08 14:28:13    621s] [NR-eGR] Metal8 has single uniform track structure
[12/08 14:28:13    621s] [NR-eGR] Metal9 has single uniform track structure
[12/08 14:28:13    621s] [NR-eGR] Metal10 has single uniform track structure
[12/08 14:28:13    621s] (I)       build grid graph end
[12/08 14:28:13    621s] (I)       ===========================================================================
[12/08 14:28:13    621s] (I)       == Report All Rule Vias ==
[12/08 14:28:13    621s] (I)       ===========================================================================
[12/08 14:28:13    621s] (I)        Via Rule : (Default)
[12/08 14:28:13    621s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:13    621s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:13    621s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[12/08 14:28:13    621s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[12/08 14:28:13    621s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[12/08 14:28:13    621s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[12/08 14:28:13    621s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[12/08 14:28:13    621s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[12/08 14:28:13    621s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[12/08 14:28:13    621s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[12/08 14:28:13    621s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[12/08 14:28:13    621s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[12/08 14:28:13    621s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)       ===========================================================================
[12/08 14:28:13    621s] (I)        Via Rule : LEFSpecialRouteSpec
[12/08 14:28:13    621s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:13    621s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:13    621s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)       ===========================================================================
[12/08 14:28:13    621s] (I)        Via Rule : VLMDefaultSetup
[12/08 14:28:13    621s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:13    621s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:13    621s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)       ===========================================================================
[12/08 14:28:13    621s] (I)        Via Rule : NDRSTEP13
[12/08 14:28:13    621s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:13    621s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:13    621s] (I)        1    1 : M2_M1_HV                    5 : M2_M1_2x1_HV_E           
[12/08 14:28:13    621s] (I)        2    9 : M3_M2_VH                   15 : M3_M2_2x1_VH_E           
[12/08 14:28:13    621s] (I)        3   19 : M4_M3_HV                   25 : M4_M3_2x1_HV_E           
[12/08 14:28:13    621s] (I)        4   29 : M5_M4_VH                   35 : M5_M4_2x1_VH_E           
[12/08 14:28:13    621s] (I)        5   39 : M6_M5_HV                   45 : M6_M5_2x1_HV_E           
[12/08 14:28:13    621s] (I)        6   49 : M7_M6_VH                   55 : M7_M6_2x1_VH_E           
[12/08 14:28:13    621s] (I)        7   59 : M8_M7_HV                   65 : M8_M7_2x1_HV_E           
[12/08 14:28:13    621s] (I)        8   69 : M9_M8_VH                   75 : M9_M8_2x1_VH_E           
[12/08 14:28:13    621s] (I)        9   79 : M10_M9_HV                  83 : M10_M9_2x1_HV_E          
[12/08 14:28:13    621s] (I)       10   87 : M11_M10_VH                 93 : M11_M10_2x1_VH_E         
[12/08 14:28:13    621s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:13    621s] (I)       ===========================================================================
[12/08 14:28:13    621s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Num PG vias on layer 1 : 0
[12/08 14:28:13    621s] (I)       Num PG vias on layer 2 : 0
[12/08 14:28:13    621s] (I)       Num PG vias on layer 3 : 0
[12/08 14:28:13    621s] (I)       Num PG vias on layer 4 : 0
[12/08 14:28:13    621s] (I)       Num PG vias on layer 5 : 0
[12/08 14:28:13    621s] (I)       Num PG vias on layer 6 : 0
[12/08 14:28:13    621s] (I)       Num PG vias on layer 7 : 0
[12/08 14:28:13    621s] (I)       Num PG vias on layer 8 : 0
[12/08 14:28:13    621s] (I)       Num PG vias on layer 9 : 0
[12/08 14:28:13    621s] (I)       Num PG vias on layer 10 : 0
[12/08 14:28:13    621s] [NR-eGR] Read 8909 PG shapes
[12/08 14:28:13    621s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] [NR-eGR] #Routing Blockages  : 0
[12/08 14:28:13    621s] [NR-eGR] #Instance Blockages : 0
[12/08 14:28:13    621s] [NR-eGR] #PG Blockages       : 8909
[12/08 14:28:13    621s] [NR-eGR] #Bump Blockages     : 0
[12/08 14:28:13    621s] [NR-eGR] #Boundary Blockages : 0
[12/08 14:28:13    621s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/08 14:28:13    621s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/08 14:28:13    621s] (I)       readDataFromPlaceDB
[12/08 14:28:13    621s] (I)       Read net information..
[12/08 14:28:13    621s] [NR-eGR] Read numTotalNets=12893  numIgnoredNets=12835
[12/08 14:28:13    621s] (I)       Read testcase time = 0.000 seconds
[12/08 14:28:13    621s] 
[12/08 14:28:13    621s] [NR-eGR] Connected 0 must-join pins/ports
[12/08 14:28:13    621s] (I)       early_global_route_priority property id does not exist.
[12/08 14:28:13    621s] (I)       Start initializing grid graph
[12/08 14:28:13    621s] (I)       End initializing grid graph
[12/08 14:28:13    621s] (I)       Model blockages into capacity
[12/08 14:28:13    621s] (I)       Read Num Blocks=8909  Num Prerouted Wires=0  Num CS=0
[12/08 14:28:13    621s] (I)       Started Modeling ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Started Modeling Layer 1 ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Started Modeling Layer 2 ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Layer 1 (V) : #blockages 500 : #preroutes 0
[12/08 14:28:13    621s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Started Modeling Layer 3 ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Layer 2 (H) : #blockages 1500 : #preroutes 0
[12/08 14:28:13    621s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Started Modeling Layer 4 ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Layer 3 (V) : #blockages 500 : #preroutes 0
[12/08 14:28:13    621s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Started Modeling Layer 5 ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Layer 4 (H) : #blockages 1500 : #preroutes 0
[12/08 14:28:13    621s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Started Modeling Layer 6 ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Layer 5 (V) : #blockages 500 : #preroutes 0
[12/08 14:28:13    621s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Started Modeling Layer 7 ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Layer 6 (H) : #blockages 1500 : #preroutes 0
[12/08 14:28:13    621s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Started Modeling Layer 8 ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Layer 7 (V) : #blockages 500 : #preroutes 0
[12/08 14:28:13    621s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Started Modeling Layer 9 ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Layer 8 (H) : #blockages 1500 : #preroutes 0
[12/08 14:28:13    621s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Started Modeling Layer 10 ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Layer 9 (V) : #blockages 909 : #preroutes 0
[12/08 14:28:13    621s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Moved 0 terms for better access 
[12/08 14:28:13    621s] (I)       Number of ignored nets = 0
[12/08 14:28:13    621s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/08 14:28:13    621s] (I)       Number of clock nets = 58.  Ignored: No
[12/08 14:28:13    621s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/08 14:28:13    621s] (I)       Number of special nets = 0.  Ignored: Yes
[12/08 14:28:13    621s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/08 14:28:13    621s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/08 14:28:13    621s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/08 14:28:13    621s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/08 14:28:13    621s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/08 14:28:13    621s] [NR-eGR] There are 58 clock nets ( 58 with NDR ).
[12/08 14:28:13    621s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1441.6 MB
[12/08 14:28:13    621s] (I)       Ndr track 0 does not exist
[12/08 14:28:13    621s] (I)       Ndr track 0 does not exist
[12/08 14:28:13    621s] (I)       Layer1  viaCost=200.00
[12/08 14:28:13    621s] (I)       Layer2  viaCost=200.00
[12/08 14:28:13    621s] (I)       Layer3  viaCost=200.00
[12/08 14:28:13    621s] (I)       Layer4  viaCost=200.00
[12/08 14:28:13    621s] (I)       Layer5  viaCost=200.00
[12/08 14:28:13    621s] (I)       Layer6  viaCost=200.00
[12/08 14:28:13    621s] (I)       Layer7  viaCost=200.00
[12/08 14:28:13    621s] (I)       Layer8  viaCost=200.00
[12/08 14:28:13    621s] (I)       Layer9  viaCost=200.00
[12/08 14:28:13    621s] (I)       ---------------------Grid Graph Info--------------------
[12/08 14:28:13    621s] (I)       Routing area        : (0, 0) - (490000, 484120)
[12/08 14:28:13    621s] (I)       Core area           : (30000, 30020) - (460000, 454100)
[12/08 14:28:13    621s] (I)       Site width          :   400  (dbu)
[12/08 14:28:13    621s] (I)       Row height          :  3420  (dbu)
[12/08 14:28:13    621s] (I)       GCell width         :  3420  (dbu)
[12/08 14:28:13    621s] (I)       GCell height        :  3420  (dbu)
[12/08 14:28:13    621s] (I)       Grid                :   143   141    10
[12/08 14:28:13    621s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/08 14:28:13    621s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420
[12/08 14:28:13    621s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0
[12/08 14:28:13    621s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440
[12/08 14:28:13    621s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400
[12/08 14:28:13    621s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840
[12/08 14:28:13    621s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000
[12/08 14:28:13    621s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200
[12/08 14:28:13    621s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42
[12/08 14:28:13    621s] (I)       Total num of tracks :     0  1225  1274  1225  1274  1225  1274  1225  1274   489
[12/08 14:28:13    621s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/08 14:28:13    621s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/08 14:28:13    621s] (I)       --------------------------------------------------------
[12/08 14:28:13    621s] 
[12/08 14:28:13    621s] [NR-eGR] ============ Routing rule table ============
[12/08 14:28:13    621s] [NR-eGR] Rule id: 0  Nets: 58 
[12/08 14:28:13    621s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/08 14:28:13    621s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000
[12/08 14:28:13    621s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[12/08 14:28:13    621s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:28:13    621s] [NR-eGR] Rule id: 1  Nets: 0 
[12/08 14:28:13    621s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/08 14:28:13    621s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000
[12/08 14:28:13    621s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:28:13    621s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:28:13    621s] [NR-eGR] ========================================
[12/08 14:28:13    621s] [NR-eGR] 
[12/08 14:28:13    621s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/08 14:28:13    621s] (I)       blocked tracks on layer2 : = 8500 / 172725 (4.92%)
[12/08 14:28:13    621s] (I)       blocked tracks on layer3 : = 1500 / 182182 (0.82%)
[12/08 14:28:13    621s] (I)       blocked tracks on layer4 : = 8500 / 172725 (4.92%)
[12/08 14:28:13    621s] (I)       blocked tracks on layer5 : = 1500 / 182182 (0.82%)
[12/08 14:28:13    621s] (I)       blocked tracks on layer6 : = 8500 / 172725 (4.92%)
[12/08 14:28:13    621s] (I)       blocked tracks on layer7 : = 1500 / 182182 (0.82%)
[12/08 14:28:13    621s] (I)       blocked tracks on layer8 : = 8500 / 172725 (4.92%)
[12/08 14:28:13    621s] (I)       blocked tracks on layer9 : = 3000 / 182182 (1.65%)
[12/08 14:28:13    621s] (I)       blocked tracks on layer10 : = 4650 / 68949 (6.74%)
[12/08 14:28:13    621s] (I)       After initializing earlyGlobalRoute syMemory usage = 1441.6 MB
[12/08 14:28:13    621s] (I)       Finished Loading and Dumping File ( CPU: 0.17 sec, Real: 0.32 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Started Global Routing ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       ============= Initialization =============
[12/08 14:28:13    621s] (I)       totalPins=2075  totalGlobalPin=2074 (99.95%)
[12/08 14:28:13    621s] (I)       Started Build MST ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Generate topology with single threads
[12/08 14:28:13    621s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       total 2D Cap : 348907 = (180682 H, 168225 V)
[12/08 14:28:13    621s] [NR-eGR] Layer group 1: route 58 net(s) in layer range [3, 4]
[12/08 14:28:13    621s] (I)       ============  Phase 1a Route ============
[12/08 14:28:13    621s] (I)       Started Phase 1a ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Usage: 4519 = (2199 H, 2320 V) = (1.22% H, 1.38% V) = (3.760e+03um H, 3.967e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       ============  Phase 1b Route ============
[12/08 14:28:13    621s] (I)       Usage: 4519 = (2199 H, 2320 V) = (1.22% H, 1.38% V) = (3.760e+03um H, 3.967e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.727490e+03um
[12/08 14:28:13    621s] (I)       ============  Phase 1c Route ============
[12/08 14:28:13    621s] (I)       Usage: 4519 = (2199 H, 2320 V) = (1.22% H, 1.38% V) = (3.760e+03um H, 3.967e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       ============  Phase 1d Route ============
[12/08 14:28:13    621s] (I)       Usage: 4519 = (2199 H, 2320 V) = (1.22% H, 1.38% V) = (3.760e+03um H, 3.967e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       ============  Phase 1e Route ============
[12/08 14:28:13    621s] (I)       Started Phase 1e ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Usage: 4519 = (2199 H, 2320 V) = (1.22% H, 1.38% V) = (3.760e+03um H, 3.967e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.727490e+03um
[12/08 14:28:13    621s] [NR-eGR] 
[12/08 14:28:13    621s] (I)       ============  Phase 1f Route ============
[12/08 14:28:13    621s] (I)       Usage: 4519 = (2199 H, 2320 V) = (1.22% H, 1.38% V) = (3.760e+03um H, 3.967e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       ============  Phase 1g Route ============
[12/08 14:28:13    621s] (I)       Started Post Routing ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Usage: 4505 = (2200 H, 2305 V) = (1.22% H, 1.37% V) = (3.762e+03um H, 3.942e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       numNets=58  numFullyRipUpNets=16  numPartialRipUpNets=16 routedWL=3296
[12/08 14:28:13    621s] [NR-eGR] Create a new net group with 16 nets and layer range [3, 6]
[12/08 14:28:13    621s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 14:28:13    621s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Started Build MST ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Generate topology with single threads
[12/08 14:28:13    621s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       total 2D Cap : 698812 = (361612 H, 337200 V)
[12/08 14:28:13    621s] [NR-eGR] Layer group 2: route 16 net(s) in layer range [3, 6]
[12/08 14:28:13    621s] (I)       ============  Phase 1a Route ============
[12/08 14:28:13    621s] (I)       Started Phase 1a ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Usage: 5718 = (2794 H, 2924 V) = (0.77% H, 0.87% V) = (4.778e+03um H, 5.000e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       ============  Phase 1b Route ============
[12/08 14:28:13    621s] (I)       Usage: 5718 = (2794 H, 2924 V) = (0.77% H, 0.87% V) = (4.778e+03um H, 5.000e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.777780e+03um
[12/08 14:28:13    621s] (I)       ============  Phase 1c Route ============
[12/08 14:28:13    621s] (I)       Usage: 5718 = (2794 H, 2924 V) = (0.77% H, 0.87% V) = (4.778e+03um H, 5.000e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       ============  Phase 1d Route ============
[12/08 14:28:13    621s] (I)       Usage: 5718 = (2794 H, 2924 V) = (0.77% H, 0.87% V) = (4.778e+03um H, 5.000e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       ============  Phase 1e Route ============
[12/08 14:28:13    621s] (I)       Started Phase 1e ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Usage: 5718 = (2794 H, 2924 V) = (0.77% H, 0.87% V) = (4.778e+03um H, 5.000e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.777780e+03um
[12/08 14:28:13    621s] [NR-eGR] 
[12/08 14:28:13    621s] (I)       ============  Phase 1f Route ============
[12/08 14:28:13    621s] (I)       Usage: 5718 = (2794 H, 2924 V) = (0.77% H, 0.87% V) = (4.778e+03um H, 5.000e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       ============  Phase 1g Route ============
[12/08 14:28:13    621s] (I)       Started Post Routing ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Usage: 5714 = (2792 H, 2922 V) = (0.77% H, 0.87% V) = (4.774e+03um H, 4.997e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       numNets=16  numFullyRipUpNets=16  numPartialRipUpNets=16 routedWL=0
[12/08 14:28:13    621s] [NR-eGR] Create a new net group with 16 nets and layer range [3, 8]
[12/08 14:28:13    621s] (I)       Started Build MST ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Generate topology with single threads
[12/08 14:28:13    621s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       total 2D Cap : 1048215 = (542542 H, 505673 V)
[12/08 14:28:13    621s] [NR-eGR] Layer group 3: route 16 net(s) in layer range [3, 8]
[12/08 14:28:13    621s] (I)       ============  Phase 1a Route ============
[12/08 14:28:13    621s] (I)       Started Phase 1a ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Usage: 6927 = (3386 H, 3541 V) = (0.62% H, 0.70% V) = (5.790e+03um H, 6.055e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       ============  Phase 1b Route ============
[12/08 14:28:13    621s] (I)       Usage: 6927 = (3386 H, 3541 V) = (0.62% H, 0.70% V) = (5.790e+03um H, 6.055e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.184517e+04um
[12/08 14:28:13    621s] (I)       ============  Phase 1c Route ============
[12/08 14:28:13    621s] (I)       Usage: 6927 = (3386 H, 3541 V) = (0.62% H, 0.70% V) = (5.790e+03um H, 6.055e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       ============  Phase 1d Route ============
[12/08 14:28:13    621s] (I)       Usage: 6927 = (3386 H, 3541 V) = (0.62% H, 0.70% V) = (5.790e+03um H, 6.055e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       ============  Phase 1e Route ============
[12/08 14:28:13    621s] (I)       Started Phase 1e ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Usage: 6927 = (3386 H, 3541 V) = (0.62% H, 0.70% V) = (5.790e+03um H, 6.055e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.184517e+04um
[12/08 14:28:13    621s] [NR-eGR] 
[12/08 14:28:13    621s] (I)       ============  Phase 1f Route ============
[12/08 14:28:13    621s] (I)       Usage: 6927 = (3386 H, 3541 V) = (0.62% H, 0.70% V) = (5.790e+03um H, 6.055e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       ============  Phase 1g Route ============
[12/08 14:28:13    621s] (I)       Started Post Routing ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Usage: 6923 = (3384 H, 3539 V) = (0.62% H, 0.70% V) = (5.787e+03um H, 6.052e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       numNets=16  numFullyRipUpNets=16  numPartialRipUpNets=16 routedWL=0
[12/08 14:28:13    621s] [NR-eGR] Create a new net group with 16 nets and layer range [3, 10]
[12/08 14:28:13    621s] (I)       Started Build MST ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Generate topology with single threads
[12/08 14:28:13    621s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       total 2D Cap : 1291963 = (721972 H, 569991 V)
[12/08 14:28:13    621s] [NR-eGR] Layer group 4: route 16 net(s) in layer range [3, 10]
[12/08 14:28:13    621s] (I)       ============  Phase 1a Route ============
[12/08 14:28:13    621s] (I)       Started Phase 1a ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Usage: 8136 = (3978 H, 4158 V) = (0.55% H, 0.73% V) = (6.802e+03um H, 7.110e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       ============  Phase 1b Route ============
[12/08 14:28:13    621s] (I)       Usage: 8136 = (3978 H, 4158 V) = (0.55% H, 0.73% V) = (6.802e+03um H, 7.110e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.391256e+04um
[12/08 14:28:13    621s] (I)       ============  Phase 1c Route ============
[12/08 14:28:13    621s] (I)       Usage: 8136 = (3978 H, 4158 V) = (0.55% H, 0.73% V) = (6.802e+03um H, 7.110e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       ============  Phase 1d Route ============
[12/08 14:28:13    621s] (I)       Usage: 8136 = (3978 H, 4158 V) = (0.55% H, 0.73% V) = (6.802e+03um H, 7.110e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       ============  Phase 1e Route ============
[12/08 14:28:13    621s] (I)       Started Phase 1e ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Usage: 8136 = (3978 H, 4158 V) = (0.55% H, 0.73% V) = (6.802e+03um H, 7.110e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.391256e+04um
[12/08 14:28:13    621s] [NR-eGR] 
[12/08 14:28:13    621s] (I)       ============  Phase 1f Route ============
[12/08 14:28:13    621s] (I)       Usage: 8136 = (3978 H, 4158 V) = (0.55% H, 0.73% V) = (6.802e+03um H, 7.110e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       ============  Phase 1g Route ============
[12/08 14:28:13    621s] (I)       Started Post Routing ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Usage: 8132 = (3978 H, 4154 V) = (0.55% H, 0.73% V) = (6.802e+03um H, 7.103e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       numNets=16  numFullyRipUpNets=0  numPartialRipUpNets=7 routedWL=704
[12/08 14:28:13    621s] [NR-eGR] Create a new net group with 7 nets and layer range [2, 10]
[12/08 14:28:13    621s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 14:28:13    621s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Started Build MST ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Generate topology with single threads
[12/08 14:28:13    621s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       total 2D Cap : 1460690 = (721972 H, 738718 V)
[12/08 14:28:13    621s] [NR-eGR] Layer group 5: route 7 net(s) in layer range [2, 10]
[12/08 14:28:13    621s] (I)       ============  Phase 1a Route ============
[12/08 14:28:13    621s] (I)       Started Phase 1a ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Usage: 9128 = (4454 H, 4674 V) = (0.62% H, 0.63% V) = (7.616e+03um H, 7.993e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       ============  Phase 1b Route ============
[12/08 14:28:13    621s] (I)       Usage: 9128 = (4454 H, 4674 V) = (0.62% H, 0.63% V) = (7.616e+03um H, 7.993e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.560888e+04um
[12/08 14:28:13    621s] (I)       ============  Phase 1c Route ============
[12/08 14:28:13    621s] (I)       Usage: 9128 = (4454 H, 4674 V) = (0.62% H, 0.63% V) = (7.616e+03um H, 7.993e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       ============  Phase 1d Route ============
[12/08 14:28:13    621s] (I)       Usage: 9128 = (4454 H, 4674 V) = (0.62% H, 0.63% V) = (7.616e+03um H, 7.993e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       ============  Phase 1e Route ============
[12/08 14:28:13    621s] (I)       Started Phase 1e ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Usage: 9128 = (4454 H, 4674 V) = (0.62% H, 0.63% V) = (7.616e+03um H, 7.993e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.560888e+04um
[12/08 14:28:13    621s] [NR-eGR] 
[12/08 14:28:13    621s] (I)       ============  Phase 1f Route ============
[12/08 14:28:13    621s] (I)       Usage: 9128 = (4454 H, 4674 V) = (0.62% H, 0.63% V) = (7.616e+03um H, 7.993e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       ============  Phase 1g Route ============
[12/08 14:28:13    621s] (I)       Started Post Routing ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Usage: 9128 = (4454 H, 4674 V) = (0.62% H, 0.63% V) = (7.616e+03um H, 7.993e+03um V)
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 14:28:13    621s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       
[12/08 14:28:13    621s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/08 14:28:13    621s] [NR-eGR]                        OverCon            
[12/08 14:28:13    621s] [NR-eGR]                         #Gcell     %Gcell
[12/08 14:28:13    621s] [NR-eGR]       Layer                (0)    OverCon 
[12/08 14:28:13    621s] [NR-eGR] ----------------------------------------------
[12/08 14:28:13    621s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:13    621s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:13    621s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:13    621s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:13    621s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:13    621s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:13    621s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:13    621s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:13    621s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:13    621s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:13    621s] [NR-eGR] ----------------------------------------------
[12/08 14:28:13    621s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/08 14:28:13    621s] [NR-eGR] 
[12/08 14:28:13    621s] (I)       Finished Global Routing ( CPU: 0.11 sec, Real: 0.23 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    621s] (I)       total 2D Cap : 1468452 = (722472 H, 745980 V)
[12/08 14:28:13    622s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/08 14:28:13    622s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/08 14:28:13    622s] (I)       ============= track Assignment ============
[12/08 14:28:13    622s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    622s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    622s] (I)       Started Greedy Track Assignment ( Curr Mem: 1441.56 MB )
[12/08 14:28:13    622s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[12/08 14:28:13    622s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    622s] (I)       Run Multi-thread track assignment
[12/08 14:28:13    622s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1441.56 MB )
[12/08 14:28:13    622s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:13    622s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 44798
[12/08 14:28:13    622s] [NR-eGR] Metal2  (2V) length: 6.826835e+04um, number of vias: 63119
[12/08 14:28:13    622s] [NR-eGR] Metal3  (3H) length: 9.147667e+04um, number of vias: 7038
[12/08 14:28:13    622s] [NR-eGR] Metal4  (4V) length: 3.447943e+04um, number of vias: 2719
[12/08 14:28:13    622s] [NR-eGR] Metal5  (5H) length: 2.359465e+04um, number of vias: 303
[12/08 14:28:13    622s] [NR-eGR] Metal6  (6V) length: 3.136490e+03um, number of vias: 65
[12/08 14:28:13    622s] [NR-eGR] Metal7  (7H) length: 9.883000e+02um, number of vias: 26
[12/08 14:28:13    622s] [NR-eGR] Metal8  (8V) length: 6.007000e+01um, number of vias: 11
[12/08 14:28:13    622s] [NR-eGR] Metal9  (9H) length: 1.450000e+02um, number of vias: 3
[12/08 14:28:13    622s] [NR-eGR] Metal10 (10V) length: 2.275000e+00um, number of vias: 3
[12/08 14:28:13    622s] [NR-eGR] Total length: 2.221512e+05um, number of vias: 118085
[12/08 14:28:13    622s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:13    622s] [NR-eGR] Total eGR-routed clock nets wire length: 8.098165e+03um 
[12/08 14:28:13    622s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:13    622s] [NR-eGR] Report for selected net(s) only.
[12/08 14:28:13    622s] [NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 2074
[12/08 14:28:13    622s] [NR-eGR] Metal2  (2V) length: 2.195175e+03um, number of vias: 2540
[12/08 14:28:13    622s] [NR-eGR] Metal3  (3H) length: 3.939200e+03um, number of vias: 791
[12/08 14:28:13    622s] [NR-eGR] Metal4  (4V) length: 1.963790e+03um, number of vias: 0
[12/08 14:28:13    622s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[12/08 14:28:13    622s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[12/08 14:28:13    622s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[12/08 14:28:13    622s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[12/08 14:28:13    622s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[12/08 14:28:13    622s] [NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[12/08 14:28:13    622s] [NR-eGR] Total length: 8.098165e+03um, number of vias: 5405
[12/08 14:28:13    622s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:13    622s] [NR-eGR] Total routed clock nets wire length: 8.098165e+03um, number of vias: 5405
[12/08 14:28:13    622s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:14    622s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.73 sec, Curr Mem: 1394.56 MB )
[12/08 14:28:14    622s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/.rgffwwVLM
[12/08 14:28:14    622s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.6 real=0:00:00.8)
[12/08 14:28:14    622s]     Routing using eGR only done.
[12/08 14:28:14    622s] Net route status summary:
[12/08 14:28:14    622s]   Clock:        58 (unrouted=0, trialRouted=0, noStatus=0, routed=58, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/08 14:28:14    622s]   Non-clock: 13077 (unrouted=242, trialRouted=12835, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=242, (crossesIlmBoundary AND tooFewTerms=0)])
[12/08 14:28:14    622s] 
[12/08 14:28:14    622s] CCOPT: Done with clock implementation routing.
[12/08 14:28:14    622s] 
[12/08 14:28:14    622s]   Clock implementation routing done.
[12/08 14:28:14    622s] Fixed 58 wires.
[12/08 14:28:14    622s]   CCOpt: Starting congestion repair using flow wrapper...
[12/08 14:28:14    622s]     Congestion Repair...
[12/08 14:28:14    622s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[12/08 14:28:14    622s] 
[12/08 14:28:14    622s] Starting congRepair ...
[12/08 14:28:14    622s] User Input Parameters:
[12/08 14:28:14    622s] - Congestion Driven    : On
[12/08 14:28:14    622s] - Timing Driven        : Off
[12/08 14:28:14    622s] - Area-Violation Based : On
[12/08 14:28:14    622s] - Start Rollback Level : -5
[12/08 14:28:14    622s] - Legalized            : On
[12/08 14:28:14    622s] - Window Based         : Off
[12/08 14:28:14    622s] - eDen incr mode       : Off
[12/08 14:28:14    622s] 
[12/08 14:28:14    622s] Collecting buffer chain nets ...
[12/08 14:28:14    622s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1394.6M
[12/08 14:28:14    622s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.007, MEM:1394.6M
[12/08 14:28:14    622s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1394.6M
[12/08 14:28:14    622s] Starting Early Global Route congestion estimation: mem = 1394.6M
[12/08 14:28:14    622s] (I)       Started Loading and Dumping File ( Curr Mem: 1394.56 MB )
[12/08 14:28:14    622s] (I)       Reading DB...
[12/08 14:28:14    622s] (I)       Read data from FE... (mem=1394.6M)
[12/08 14:28:14    622s] (I)       Read nodes and places... (mem=1394.6M)
[12/08 14:28:14    622s] (I)       Done Read nodes and places (cpu=0.020s, mem=1396.7M)
[12/08 14:28:14    622s] (I)       Read nets... (mem=1396.7M)
[12/08 14:28:14    622s] (I)       Done Read nets (cpu=0.040s, mem=1398.7M)
[12/08 14:28:14    622s] (I)       Done Read data from FE (cpu=0.060s, mem=1398.7M)
[12/08 14:28:14    622s] (I)       before initializing RouteDB syMemory usage = 1398.7 MB
[12/08 14:28:14    622s] (I)       Honor MSV route constraint: false
[12/08 14:28:14    622s] (I)       Maximum routing layer  : 10
[12/08 14:28:14    622s] (I)       Minimum routing layer  : 2
[12/08 14:28:14    622s] (I)       Supply scale factor H  : 1.00
[12/08 14:28:14    622s] (I)       Supply scale factor V  : 1.00
[12/08 14:28:14    622s] (I)       Tracks used by clock wire: 0
[12/08 14:28:14    622s] (I)       Reverse direction      : 
[12/08 14:28:14    622s] (I)       Honor partition pin guides: true
[12/08 14:28:14    622s] (I)       Route selected nets only: false
[12/08 14:28:14    622s] (I)       Route secondary PG pins: false
[12/08 14:28:14    622s] (I)       Second PG max fanout   : 2147483647
[12/08 14:28:14    622s] (I)       Apply function for special wires: true
[12/08 14:28:14    622s] (I)       Layer by layer blockage reading: true
[12/08 14:28:14    622s] (I)       Offset calculation fix : true
[12/08 14:28:14    622s] (I)       Route stripe layer range: 
[12/08 14:28:14    622s] (I)       Honor partition fences : 
[12/08 14:28:14    622s] (I)       Honor partition pin    : 
[12/08 14:28:14    622s] (I)       Honor partition fences with feedthrough: 
[12/08 14:28:14    622s] (I)       Counted 2660 PG shapes. We will not process PG shapes layer by layer.
[12/08 14:28:14    622s] (I)       build grid graph
[12/08 14:28:14    622s] (I)       build grid graph start
[12/08 14:28:14    622s] [NR-eGR] Track table information for default rule: 
[12/08 14:28:14    622s] [NR-eGR] Metal1 has no routable track
[12/08 14:28:14    622s] [NR-eGR] Metal2 has single uniform track structure
[12/08 14:28:14    622s] [NR-eGR] Metal3 has single uniform track structure
[12/08 14:28:14    622s] [NR-eGR] Metal4 has single uniform track structure
[12/08 14:28:14    622s] [NR-eGR] Metal5 has single uniform track structure
[12/08 14:28:14    622s] [NR-eGR] Metal6 has single uniform track structure
[12/08 14:28:14    622s] [NR-eGR] Metal7 has single uniform track structure
[12/08 14:28:14    622s] [NR-eGR] Metal8 has single uniform track structure
[12/08 14:28:14    622s] [NR-eGR] Metal9 has single uniform track structure
[12/08 14:28:14    622s] [NR-eGR] Metal10 has single uniform track structure
[12/08 14:28:14    622s] (I)       build grid graph end
[12/08 14:28:14    622s] (I)       ===========================================================================
[12/08 14:28:14    622s] (I)       == Report All Rule Vias ==
[12/08 14:28:14    622s] (I)       ===========================================================================
[12/08 14:28:14    622s] (I)        Via Rule : (Default)
[12/08 14:28:14    622s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:14    622s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:14    622s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[12/08 14:28:14    622s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[12/08 14:28:14    622s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[12/08 14:28:14    622s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[12/08 14:28:14    622s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[12/08 14:28:14    622s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[12/08 14:28:14    622s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[12/08 14:28:14    622s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[12/08 14:28:14    622s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[12/08 14:28:14    622s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[12/08 14:28:14    622s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)       ===========================================================================
[12/08 14:28:14    622s] (I)        Via Rule : LEFSpecialRouteSpec
[12/08 14:28:14    622s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:14    622s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:14    622s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)       ===========================================================================
[12/08 14:28:14    622s] (I)        Via Rule : VLMDefaultSetup
[12/08 14:28:14    622s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:14    622s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:14    622s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)       ===========================================================================
[12/08 14:28:14    622s] (I)        Via Rule : NDRSTEP13
[12/08 14:28:14    622s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:14    622s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:14    622s] (I)        1    1 : M2_M1_HV                    5 : M2_M1_2x1_HV_E           
[12/08 14:28:14    622s] (I)        2    9 : M3_M2_VH                   15 : M3_M2_2x1_VH_E           
[12/08 14:28:14    622s] (I)        3   19 : M4_M3_HV                   25 : M4_M3_2x1_HV_E           
[12/08 14:28:14    622s] (I)        4   29 : M5_M4_VH                   35 : M5_M4_2x1_VH_E           
[12/08 14:28:14    622s] (I)        5   39 : M6_M5_HV                   45 : M6_M5_2x1_HV_E           
[12/08 14:28:14    622s] (I)        6   49 : M7_M6_VH                   55 : M7_M6_2x1_VH_E           
[12/08 14:28:14    622s] (I)        7   59 : M8_M7_HV                   65 : M8_M7_2x1_HV_E           
[12/08 14:28:14    622s] (I)        8   69 : M9_M8_VH                   75 : M9_M8_2x1_VH_E           
[12/08 14:28:14    622s] (I)        9   79 : M10_M9_HV                  83 : M10_M9_2x1_HV_E          
[12/08 14:28:14    622s] (I)       10   87 : M11_M10_VH                 93 : M11_M10_2x1_VH_E         
[12/08 14:28:14    622s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:14    622s] (I)       ===========================================================================
[12/08 14:28:14    622s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1398.69 MB )
[12/08 14:28:14    622s] (I)       Num PG vias on layer 1 : 0
[12/08 14:28:14    622s] (I)       Num PG vias on layer 2 : 0
[12/08 14:28:14    622s] (I)       Num PG vias on layer 3 : 0
[12/08 14:28:14    622s] (I)       Num PG vias on layer 4 : 0
[12/08 14:28:14    622s] (I)       Num PG vias on layer 5 : 0
[12/08 14:28:14    622s] (I)       Num PG vias on layer 6 : 0
[12/08 14:28:14    622s] (I)       Num PG vias on layer 7 : 0
[12/08 14:28:14    622s] (I)       Num PG vias on layer 8 : 0
[12/08 14:28:14    622s] (I)       Num PG vias on layer 9 : 0
[12/08 14:28:14    622s] (I)       Num PG vias on layer 10 : 0
[12/08 14:28:14    622s] [NR-eGR] Read 4275 PG shapes
[12/08 14:28:14    622s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1398.69 MB )
[12/08 14:28:14    622s] [NR-eGR] #Routing Blockages  : 0
[12/08 14:28:14    622s] [NR-eGR] #Instance Blockages : 0
[12/08 14:28:14    622s] [NR-eGR] #PG Blockages       : 4275
[12/08 14:28:14    622s] [NR-eGR] #Bump Blockages     : 0
[12/08 14:28:14    622s] [NR-eGR] #Boundary Blockages : 0
[12/08 14:28:14    622s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/08 14:28:14    622s] [NR-eGR] Num Prerouted Nets = 58  Num Prerouted Wires = 6562
[12/08 14:28:14    622s] (I)       readDataFromPlaceDB
[12/08 14:28:14    622s] (I)       Read net information..
[12/08 14:28:14    622s] [NR-eGR] Read numTotalNets=12893  numIgnoredNets=58
[12/08 14:28:14    622s] (I)       Read testcase time = 0.000 seconds
[12/08 14:28:14    622s] 
[12/08 14:28:14    622s] (I)       early_global_route_priority property id does not exist.
[12/08 14:28:14    622s] (I)       Start initializing grid graph
[12/08 14:28:14    622s] (I)       End initializing grid graph
[12/08 14:28:14    622s] (I)       Model blockages into capacity
[12/08 14:28:14    622s] (I)       Read Num Blocks=4275  Num Prerouted Wires=6562  Num CS=0
[12/08 14:28:14    622s] (I)       Started Modeling ( Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Started Modeling Layer 1 ( Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Started Modeling Layer 2 ( Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Layer 1 (V) : #blockages 500 : #preroutes 4544
[12/08 14:28:14    622s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Started Modeling Layer 3 ( Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Layer 2 (H) : #blockages 500 : #preroutes 1801
[12/08 14:28:14    622s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Started Modeling Layer 4 ( Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Layer 3 (V) : #blockages 500 : #preroutes 217
[12/08 14:28:14    622s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Started Modeling Layer 5 ( Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Layer 4 (H) : #blockages 500 : #preroutes 0
[12/08 14:28:14    622s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Started Modeling Layer 6 ( Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Layer 5 (V) : #blockages 500 : #preroutes 0
[12/08 14:28:14    622s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Started Modeling Layer 7 ( Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Layer 6 (H) : #blockages 500 : #preroutes 0
[12/08 14:28:14    622s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Started Modeling Layer 8 ( Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Layer 7 (V) : #blockages 500 : #preroutes 0
[12/08 14:28:14    622s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Started Modeling Layer 9 ( Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Layer 8 (H) : #blockages 500 : #preroutes 0
[12/08 14:28:14    622s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Started Modeling Layer 10 ( Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Layer 9 (V) : #blockages 275 : #preroutes 0
[12/08 14:28:14    622s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.05 sec, Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Number of ignored nets = 58
[12/08 14:28:14    622s] (I)       Number of fixed nets = 58.  Ignored: Yes
[12/08 14:28:14    622s] (I)       Number of clock nets = 58.  Ignored: No
[12/08 14:28:14    622s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/08 14:28:14    622s] (I)       Number of special nets = 0.  Ignored: Yes
[12/08 14:28:14    622s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/08 14:28:14    622s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/08 14:28:14    622s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/08 14:28:14    622s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/08 14:28:14    622s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/08 14:28:14    622s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1400.8 MB
[12/08 14:28:14    622s] (I)       Ndr track 0 does not exist
[12/08 14:28:14    622s] (I)       Ndr track 0 does not exist
[12/08 14:28:14    622s] (I)       Layer1  viaCost=200.00
[12/08 14:28:14    622s] (I)       Layer2  viaCost=200.00
[12/08 14:28:14    622s] (I)       Layer3  viaCost=200.00
[12/08 14:28:14    622s] (I)       Layer4  viaCost=200.00
[12/08 14:28:14    622s] (I)       Layer5  viaCost=200.00
[12/08 14:28:14    622s] (I)       Layer6  viaCost=200.00
[12/08 14:28:14    622s] (I)       Layer7  viaCost=200.00
[12/08 14:28:14    622s] (I)       Layer8  viaCost=200.00
[12/08 14:28:14    622s] (I)       Layer9  viaCost=200.00
[12/08 14:28:14    622s] (I)       ---------------------Grid Graph Info--------------------
[12/08 14:28:14    622s] (I)       Routing area        : (0, 0) - (490000, 484120)
[12/08 14:28:14    622s] (I)       Core area           : (30000, 30020) - (460000, 454100)
[12/08 14:28:14    622s] (I)       Site width          :   400  (dbu)
[12/08 14:28:14    622s] (I)       Row height          :  3420  (dbu)
[12/08 14:28:14    622s] (I)       GCell width         :  3420  (dbu)
[12/08 14:28:14    622s] (I)       GCell height        :  3420  (dbu)
[12/08 14:28:14    622s] (I)       Grid                :   143   141    10
[12/08 14:28:14    622s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/08 14:28:14    622s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420
[12/08 14:28:14    622s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0
[12/08 14:28:14    622s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440
[12/08 14:28:14    622s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400
[12/08 14:28:14    622s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840
[12/08 14:28:14    622s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000
[12/08 14:28:14    622s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200
[12/08 14:28:14    622s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42
[12/08 14:28:14    622s] (I)       Total num of tracks :     0  1225  1274  1225  1274  1225  1274  1225  1274   489
[12/08 14:28:14    622s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/08 14:28:14    622s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/08 14:28:14    622s] (I)       --------------------------------------------------------
[12/08 14:28:14    622s] 
[12/08 14:28:14    622s] [NR-eGR] ============ Routing rule table ============
[12/08 14:28:14    622s] [NR-eGR] Rule id: 0  Nets: 0 
[12/08 14:28:14    622s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/08 14:28:14    622s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000
[12/08 14:28:14    622s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[12/08 14:28:14    622s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:28:14    622s] [NR-eGR] Rule id: 1  Nets: 12835 
[12/08 14:28:14    622s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/08 14:28:14    622s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000
[12/08 14:28:14    622s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:28:14    622s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:28:14    622s] [NR-eGR] ========================================
[12/08 14:28:14    622s] [NR-eGR] 
[12/08 14:28:14    622s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/08 14:28:14    622s] (I)       blocked tracks on layer2 : = 8500 / 172725 (4.92%)
[12/08 14:28:14    622s] (I)       blocked tracks on layer3 : = 1500 / 182182 (0.82%)
[12/08 14:28:14    622s] (I)       blocked tracks on layer4 : = 8500 / 172725 (4.92%)
[12/08 14:28:14    622s] (I)       blocked tracks on layer5 : = 1500 / 182182 (0.82%)
[12/08 14:28:14    622s] (I)       blocked tracks on layer6 : = 8500 / 172725 (4.92%)
[12/08 14:28:14    622s] (I)       blocked tracks on layer7 : = 1500 / 182182 (0.82%)
[12/08 14:28:14    622s] (I)       blocked tracks on layer8 : = 8500 / 172725 (4.92%)
[12/08 14:28:14    622s] (I)       blocked tracks on layer9 : = 3000 / 182182 (1.65%)
[12/08 14:28:14    622s] (I)       blocked tracks on layer10 : = 4370 / 68949 (6.34%)
[12/08 14:28:14    622s] (I)       After initializing earlyGlobalRoute syMemory usage = 1400.8 MB
[12/08 14:28:14    622s] (I)       Finished Loading and Dumping File ( CPU: 0.15 sec, Real: 0.26 sec, Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Started Global Routing ( Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       ============= Initialization =============
[12/08 14:28:14    622s] (I)       totalPins=43027  totalGlobalPin=41563 (96.60%)
[12/08 14:28:14    622s] (I)       Started Build MST ( Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Generate topology with single threads
[12/08 14:28:14    622s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       total 2D Cap : 1467974 = (722476 H, 745498 V)
[12/08 14:28:14    622s] [NR-eGR] Layer group 1: route 12835 net(s) in layer range [2, 10]
[12/08 14:28:14    622s] (I)       ============  Phase 1a Route ============
[12/08 14:28:14    622s] (I)       Started Phase 1a ( Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Usage: 119249 = (64346 H, 54903 V) = (8.91% H, 7.36% V) = (1.100e+05um H, 9.388e+04um V)
[12/08 14:28:14    622s] (I)       
[12/08 14:28:14    622s] (I)       ============  Phase 1b Route ============
[12/08 14:28:14    622s] (I)       Usage: 119249 = (64346 H, 54903 V) = (8.91% H, 7.36% V) = (1.100e+05um H, 9.388e+04um V)
[12/08 14:28:14    622s] (I)       
[12/08 14:28:14    622s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.039158e+05um
[12/08 14:28:14    622s] (I)       ============  Phase 1c Route ============
[12/08 14:28:14    622s] (I)       Usage: 119249 = (64346 H, 54903 V) = (8.91% H, 7.36% V) = (1.100e+05um H, 9.388e+04um V)
[12/08 14:28:14    622s] (I)       
[12/08 14:28:14    622s] (I)       ============  Phase 1d Route ============
[12/08 14:28:14    622s] (I)       Usage: 119249 = (64346 H, 54903 V) = (8.91% H, 7.36% V) = (1.100e+05um H, 9.388e+04um V)
[12/08 14:28:14    622s] (I)       
[12/08 14:28:14    622s] (I)       ============  Phase 1e Route ============
[12/08 14:28:14    622s] (I)       Started Phase 1e ( Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Usage: 119249 = (64346 H, 54903 V) = (8.91% H, 7.36% V) = (1.100e+05um H, 9.388e+04um V)
[12/08 14:28:14    622s] (I)       
[12/08 14:28:14    622s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.039158e+05um
[12/08 14:28:14    622s] [NR-eGR] 
[12/08 14:28:14    622s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 14:28:14    622s] (I)       Finished Phase 1l ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       ============  Phase 1l Route ============
[12/08 14:28:14    622s] (I)       
[12/08 14:28:14    622s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/08 14:28:14    622s] [NR-eGR]                        OverCon            
[12/08 14:28:14    622s] [NR-eGR]                         #Gcell     %Gcell
[12/08 14:28:14    622s] [NR-eGR]       Layer                (2)    OverCon 
[12/08 14:28:14    622s] [NR-eGR] ----------------------------------------------
[12/08 14:28:14    622s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:14    622s] [NR-eGR]  Metal2  (2)        10( 0.05%)   ( 0.05%) 
[12/08 14:28:14    622s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:14    622s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:14    622s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:14    622s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:14    622s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:14    622s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:14    622s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:14    622s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:14    622s] [NR-eGR] ----------------------------------------------
[12/08 14:28:14    622s] [NR-eGR] Total               10( 0.01%)   ( 0.01%) 
[12/08 14:28:14    622s] [NR-eGR] 
[12/08 14:28:14    622s] (I)       Finished Global Routing ( CPU: 0.18 sec, Real: 0.20 sec, Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       total 2D Cap : 1468985 = (722724 H, 746261 V)
[12/08 14:28:14    622s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/08 14:28:14    622s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/08 14:28:14    622s] Early Global Route congestion estimation runtime: 0.33 seconds, mem = 1400.8M
[12/08 14:28:14    622s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.330, REAL:0.470, MEM:1400.8M
[12/08 14:28:14    622s] OPERPROF: Starting HotSpotCal at level 1, MEM:1400.8M
[12/08 14:28:14    622s] [hotspot] +------------+---------------+---------------+
[12/08 14:28:14    622s] [hotspot] |            |   max hotspot | total hotspot |
[12/08 14:28:14    622s] [hotspot] +------------+---------------+---------------+
[12/08 14:28:14    622s] [hotspot] | normalized |          0.00 |          0.00 |
[12/08 14:28:14    622s] [hotspot] +------------+---------------+---------------+
[12/08 14:28:14    622s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/08 14:28:14    622s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/08 14:28:14    622s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.007, MEM:1400.8M
[12/08 14:28:14    622s] Skipped repairing congestion.
[12/08 14:28:14    622s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1400.8M
[12/08 14:28:14    622s] Starting Early Global Route wiring: mem = 1400.8M
[12/08 14:28:14    622s] (I)       ============= track Assignment ============
[12/08 14:28:14    622s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Started Greedy Track Assignment ( Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[12/08 14:28:14    622s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1400.84 MB )
[12/08 14:28:14    622s] (I)       Run Multi-thread track assignment
[12/08 14:28:14    622s] (I)       Finished Greedy Track Assignment ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 1400.84 MB )
[12/08 14:28:15    623s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:15    623s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 44798
[12/08 14:28:15    623s] [NR-eGR] Metal2  (2V) length: 6.524349e+04um, number of vias: 62570
[12/08 14:28:15    623s] [NR-eGR] Metal3  (3H) length: 8.632147e+04um, number of vias: 7867
[12/08 14:28:15    623s] [NR-eGR] Metal4  (4V) length: 3.545964e+04um, number of vias: 3494
[12/08 14:28:15    623s] [NR-eGR] Metal5  (5H) length: 2.887954e+04um, number of vias: 436
[12/08 14:28:15    623s] [NR-eGR] Metal6  (6V) length: 4.885095e+03um, number of vias: 68
[12/08 14:28:15    623s] [NR-eGR] Metal7  (7H) length: 9.129000e+02um, number of vias: 28
[12/08 14:28:15    623s] [NR-eGR] Metal8  (8V) length: 1.392150e+02um, number of vias: 11
[12/08 14:28:15    623s] [NR-eGR] Metal9  (9H) length: 1.450000e+02um, number of vias: 3
[12/08 14:28:15    623s] [NR-eGR] Metal10 (10V) length: 2.275000e+00um, number of vias: 3
[12/08 14:28:15    623s] [NR-eGR] Total length: 2.219886e+05um, number of vias: 119278
[12/08 14:28:15    623s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:15    623s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/08 14:28:15    623s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:15    623s] Early Global Route wiring runtime: 0.42 seconds, mem = 1396.8M
[12/08 14:28:15    623s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.420, REAL:0.448, MEM:1396.8M
[12/08 14:28:15    623s] Clear WL bound data that no need be kept to net call of ip
[12/08 14:28:15    623s] Clear Wl Manager.
[12/08 14:28:15    623s] End of congRepair (cpu=0:00:00.8, real=0:00:01.0)
[12/08 14:28:15    623s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[12/08 14:28:15    623s]     Congestion Repair done. (took cpu=0:00:00.9 real=0:00:01.0)
[12/08 14:28:15    623s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/08 14:28:15    623s] OPERPROF: Starting DPlace-Init at level 1, MEM:1396.8M
[12/08 14:28:15    623s] #spOpts: N=45 
[12/08 14:28:15    623s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1396.8M
[12/08 14:28:15    623s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1396.8M
[12/08 14:28:15    623s] Core basic site is CoreSite
[12/08 14:28:15    623s] SiteArray: non-trimmed site array dimensions = 124 x 1075
[12/08 14:28:15    623s] SiteArray: use 634,880 bytes
[12/08 14:28:15    623s] SiteArray: current memory after site array memory allocation 1397.4M
[12/08 14:28:15    623s] SiteArray: FP blocked sites are writable
[12/08 14:28:15    623s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/08 14:28:15    623s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1397.4M
[12/08 14:28:15    623s] Process 381 wires and vias for routing blockage and capacity analysis
[12/08 14:28:15    623s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1397.4M
[12/08 14:28:15    623s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.106, MEM:1397.4M
[12/08 14:28:15    623s] OPERPROF:     Starting CMU at level 3, MEM:1397.4M
[12/08 14:28:15    623s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1397.4M
[12/08 14:28:15    623s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.120, MEM:1397.4M
[12/08 14:28:15    623s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1397.4MB).
[12/08 14:28:15    623s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.141, MEM:1397.4M
[12/08 14:28:15    623s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.9 real=0:00:02.3)
[12/08 14:28:15    623s]   Leaving CCOpt scope - extractRC...
[12/08 14:28:15    623s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/08 14:28:15    623s] Extraction called for design 'picorv32' of instances=12134 and nets=13135 using extraction engine 'preRoute' .
[12/08 14:28:15    623s] PreRoute RC Extraction called for design picorv32.
[12/08 14:28:15    623s] RC Extraction called in multi-corner(1) mode.
[12/08 14:28:15    623s] RCMode: PreRoute
[12/08 14:28:15    623s]       RC Corner Indexes            0   
[12/08 14:28:15    623s] Capacitance Scaling Factor   : 1.00000 
[12/08 14:28:15    623s] Resistance Scaling Factor    : 1.00000 
[12/08 14:28:15    623s] Clock Cap. Scaling Factor    : 1.00000 
[12/08 14:28:15    623s] Clock Res. Scaling Factor    : 1.00000 
[12/08 14:28:15    623s] Shrink Factor                : 1.00000
[12/08 14:28:15    623s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/08 14:28:15    623s] Using Quantus QRC technology file ...
[12/08 14:28:15    623s] LayerId::1 widthSet size::2
[12/08 14:28:15    623s] LayerId::2 widthSet size::2
[12/08 14:28:15    623s] LayerId::3 widthSet size::2
[12/08 14:28:15    623s] LayerId::4 widthSet size::2
[12/08 14:28:15    623s] LayerId::5 widthSet size::2
[12/08 14:28:15    623s] LayerId::6 widthSet size::2
[12/08 14:28:15    623s] LayerId::7 widthSet size::2
[12/08 14:28:15    623s] LayerId::8 widthSet size::2
[12/08 14:28:15    623s] LayerId::9 widthSet size::2
[12/08 14:28:15    623s] LayerId::10 widthSet size::2
[12/08 14:28:15    623s] LayerId::11 widthSet size::2
[12/08 14:28:15    623s] Updating RC grid for preRoute extraction ...
[12/08 14:28:15    623s] Initializing multi-corner resistance tables ...
[12/08 14:28:15    623s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1397.449M)
[12/08 14:28:15    623s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/08 14:28:15    623s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/08 14:28:15    623s] Not writing Steiner routes to the DB after clustering cong repair call.
[12/08 14:28:15    623s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[12/08 14:28:15    623s] End AAE Lib Interpolated Model. (MEM=1397.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 14:28:15    623s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:15    623s]   Clock DAG stats after clustering cong repair call:
[12/08 14:28:15    623s]     cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:15    623s]     cell areas       : b=135.432um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.432um^2
[12/08 14:28:15    623s]     cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:15    623s]     sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:15    623s]     wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.540pF, total=0.625pF
[12/08 14:28:15    623s]     wire lengths     : top=0.000um, trunk=1202.234um, leaf=6829.972um, total=8032.206um
[12/08 14:28:15    623s]     hp wire lengths  : top=0.000um, trunk=788.260um, leaf=2781.730um, total=3569.990um
[12/08 14:28:15    623s]   Clock DAG net violations after clustering cong repair call:
[12/08 14:28:15    623s]     Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[12/08 14:28:15    623s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/08 14:28:15    623s]     Trunk : target=0.150ns count=7 avg=0.119ns sd=0.022ns min=0.072ns max=0.141ns {1 <= 0.090ns, 1 <= 0.120ns, 4 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:15    623s]     Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.124ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 26 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns} {1 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
[12/08 14:28:15    623s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/08 14:28:15    623s]      Bufs: CLKBUFX4: 54 CLKBUFX3: 3 
[12/08 14:28:15    623s]   Primary reporting skew groups after clustering cong repair call:
[12/08 14:28:15    623s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.474, max=0.503, avg=0.488, sd=0.008], skew [0.029 vs 0.122], 100% {0.474, 0.503} (wid=0.003 ws=0.002) (gid=0.501 gs=0.028)
[12/08 14:28:15    623s]       min path sink: instr_rdinstr_reg/CK
[12/08 14:28:15    623s]       max path sink: cpuregs_reg[6][27]/CK
[12/08 14:28:15    623s]   Skew group summary after clustering cong repair call:
[12/08 14:28:15    623s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.474, max=0.503, avg=0.488, sd=0.008], skew [0.029 vs 0.122], 100% {0.474, 0.503} (wid=0.003 ws=0.002) (gid=0.501 gs=0.028)
[12/08 14:28:15    623s]   CongRepair After Initial Clustering done. (took cpu=0:00:02.3 real=0:00:02.8)
[12/08 14:28:15    623s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:15    623s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:15    623s]   Stage::Clustering done. (took cpu=0:00:05.4 real=0:00:06.0)
[12/08 14:28:15    623s]   Stage::DRV Fixing...
[12/08 14:28:15    623s]   Fixing clock tree slew time and max cap violations...
[12/08 14:28:15    623s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/08 14:28:15    623s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/08 14:28:15    623s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:15    623s]       cell areas       : b=135.774um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.774um^2
[12/08 14:28:15    623s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:15    623s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:15    623s]       wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.540pF, total=0.625pF
[12/08 14:28:15    623s]       wire lengths     : top=0.000um, trunk=1202.309um, leaf=6829.012um, total=8031.321um
[12/08 14:28:15    623s]       hp wire lengths  : top=0.000um, trunk=788.460um, leaf=2781.730um, total=3570.190um
[12/08 14:28:15    623s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/08 14:28:15    623s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/08 14:28:15    623s]       Trunk : target=0.150ns count=7 avg=0.119ns sd=0.022ns min=0.072ns max=0.141ns {1 <= 0.090ns, 1 <= 0.120ns, 4 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:15    623s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 27 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:15    623s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/08 14:28:15    623s]        Bufs: CLKBUFX4: 55 CLKBUFX3: 2 
[12/08 14:28:15    623s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/08 14:28:15    623s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.474, max=0.503]
[12/08 14:28:15    623s]       min path sink: instr_rdinstr_reg/CK
[12/08 14:28:15    623s]       max path sink: cpuregs_reg[6][27]/CK
[12/08 14:28:15    623s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/08 14:28:15    623s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.474, max=0.503]
[12/08 14:28:15    623s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:15    623s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:15    623s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/08 14:28:15    623s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/08 14:28:15    623s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/08 14:28:15    623s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:15    623s]       cell areas       : b=135.774um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.774um^2
[12/08 14:28:15    623s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:15    623s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:15    623s]       wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.540pF, total=0.625pF
[12/08 14:28:15    623s]       wire lengths     : top=0.000um, trunk=1202.309um, leaf=6829.012um, total=8031.321um
[12/08 14:28:15    623s]       hp wire lengths  : top=0.000um, trunk=788.460um, leaf=2781.730um, total=3570.190um
[12/08 14:28:15    623s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/08 14:28:15    623s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/08 14:28:15    623s]       Trunk : target=0.150ns count=7 avg=0.119ns sd=0.022ns min=0.072ns max=0.141ns {1 <= 0.090ns, 1 <= 0.120ns, 4 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:16    623s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 27 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:16    623s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/08 14:28:16    623s]        Bufs: CLKBUFX4: 55 CLKBUFX3: 2 
[12/08 14:28:16    623s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/08 14:28:16    623s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.474, max=0.503, avg=0.488, sd=0.008], skew [0.029 vs 0.122], 100% {0.474, 0.503} (wid=0.003 ws=0.002) (gid=0.501 gs=0.028)
[12/08 14:28:16    623s]       min path sink: instr_rdinstr_reg/CK
[12/08 14:28:16    623s]       max path sink: cpuregs_reg[6][27]/CK
[12/08 14:28:16    623s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/08 14:28:16    623s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.474, max=0.503, avg=0.488, sd=0.008], skew [0.029 vs 0.122], 100% {0.474, 0.503} (wid=0.003 ws=0.002) (gid=0.501 gs=0.028)
[12/08 14:28:16    623s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:16    623s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.9)
[12/08 14:28:16    623s]   Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:01.0)
[12/08 14:28:16    623s]   Stage::Insertion Delay Reduction...
[12/08 14:28:16    623s]   Removing unnecessary root buffering...
[12/08 14:28:17    624s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/08 14:28:17    624s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:17    624s]       cell areas       : b=135.774um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.774um^2
[12/08 14:28:17    624s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:17    624s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:17    624s]       wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.540pF, total=0.625pF
[12/08 14:28:17    624s]       wire lengths     : top=0.000um, trunk=1202.309um, leaf=6829.012um, total=8031.321um
[12/08 14:28:17    624s]       hp wire lengths  : top=0.000um, trunk=788.460um, leaf=2781.730um, total=3570.190um
[12/08 14:28:17    624s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/08 14:28:17    624s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/08 14:28:17    624s]       Trunk : target=0.150ns count=7 avg=0.119ns sd=0.022ns min=0.072ns max=0.141ns {1 <= 0.090ns, 1 <= 0.120ns, 4 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:17    624s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 27 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:17    624s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/08 14:28:17    624s]        Bufs: CLKBUFX4: 55 CLKBUFX3: 2 
[12/08 14:28:17    624s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/08 14:28:17    624s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.474, max=0.503]
[12/08 14:28:17    624s]       min path sink: instr_rdinstr_reg/CK
[12/08 14:28:17    624s]       max path sink: cpuregs_reg[6][27]/CK
[12/08 14:28:17    624s]     Skew group summary after 'Removing unnecessary root buffering':
[12/08 14:28:17    624s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.474, max=0.503]
[12/08 14:28:17    624s]     Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:17    624s]   Removing unnecessary root buffering done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/08 14:28:17    624s]   Removing unconstrained drivers...
[12/08 14:28:17    624s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/08 14:28:17    624s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:17    624s]       cell areas       : b=135.774um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.774um^2
[12/08 14:28:17    624s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:17    624s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:17    624s]       wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.540pF, total=0.625pF
[12/08 14:28:17    624s]       wire lengths     : top=0.000um, trunk=1202.309um, leaf=6829.012um, total=8031.321um
[12/08 14:28:17    624s]       hp wire lengths  : top=0.000um, trunk=788.460um, leaf=2781.730um, total=3570.190um
[12/08 14:28:17    624s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/08 14:28:17    624s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/08 14:28:17    624s]       Trunk : target=0.150ns count=7 avg=0.119ns sd=0.022ns min=0.072ns max=0.141ns {1 <= 0.090ns, 1 <= 0.120ns, 4 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:17    624s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 27 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:17    624s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/08 14:28:17    624s]        Bufs: CLKBUFX4: 55 CLKBUFX3: 2 
[12/08 14:28:17    624s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/08 14:28:17    624s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.474, max=0.503]
[12/08 14:28:17    624s]       min path sink: instr_rdinstr_reg/CK
[12/08 14:28:17    624s]       max path sink: cpuregs_reg[6][27]/CK
[12/08 14:28:17    624s]     Skew group summary after 'Removing unconstrained drivers':
[12/08 14:28:17    624s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.474, max=0.503]
[12/08 14:28:17    624s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:17    624s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:17    624s]   Checking for inverting clock gates...
[12/08 14:28:17    624s]   Checking for inverting clock gates done.
[12/08 14:28:17    624s]   Reducing insertion delay 1...
[12/08 14:28:17    624s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/08 14:28:17    624s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:17    624s]       cell areas       : b=135.774um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.774um^2
[12/08 14:28:17    624s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:17    624s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:17    624s]       wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.540pF, total=0.625pF
[12/08 14:28:17    624s]       wire lengths     : top=0.000um, trunk=1202.309um, leaf=6829.012um, total=8031.321um
[12/08 14:28:17    624s]       hp wire lengths  : top=0.000um, trunk=788.460um, leaf=2781.730um, total=3570.190um
[12/08 14:28:17    624s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/08 14:28:17    624s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/08 14:28:17    624s]       Trunk : target=0.150ns count=7 avg=0.119ns sd=0.022ns min=0.072ns max=0.141ns {1 <= 0.090ns, 1 <= 0.120ns, 4 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:17    624s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 27 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:17    624s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/08 14:28:17    624s]        Bufs: CLKBUFX4: 55 CLKBUFX3: 2 
[12/08 14:28:17    624s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/08 14:28:17    624s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.474, max=0.503]
[12/08 14:28:17    624s]       min path sink: instr_rdinstr_reg/CK
[12/08 14:28:17    624s]       max path sink: cpuregs_reg[6][27]/CK
[12/08 14:28:17    624s]     Skew group summary after 'Reducing insertion delay 1':
[12/08 14:28:17    624s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.474, max=0.503]
[12/08 14:28:17    624s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:17    624s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:17    624s]   Removing longest path buffering...
[12/08 14:28:17    624s]     Clock DAG stats after 'Removing longest path buffering':
[12/08 14:28:17    624s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:17    624s]       cell areas       : b=135.774um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.774um^2
[12/08 14:28:17    624s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:17    624s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:17    624s]       wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.540pF, total=0.625pF
[12/08 14:28:17    624s]       wire lengths     : top=0.000um, trunk=1202.309um, leaf=6829.012um, total=8031.321um
[12/08 14:28:17    624s]       hp wire lengths  : top=0.000um, trunk=788.460um, leaf=2781.730um, total=3570.190um
[12/08 14:28:17    624s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/08 14:28:17    624s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/08 14:28:17    624s]       Trunk : target=0.150ns count=7 avg=0.119ns sd=0.022ns min=0.072ns max=0.141ns {1 <= 0.090ns, 1 <= 0.120ns, 4 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:17    624s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 27 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:17    624s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/08 14:28:17    624s]        Bufs: CLKBUFX4: 55 CLKBUFX3: 2 
[12/08 14:28:17    624s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/08 14:28:17    624s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.474, max=0.503]
[12/08 14:28:17    624s]       min path sink: instr_rdinstr_reg/CK
[12/08 14:28:17    624s]       max path sink: cpuregs_reg[6][27]/CK
[12/08 14:28:17    624s]     Skew group summary after 'Removing longest path buffering':
[12/08 14:28:17    624s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.474, max=0.503]
[12/08 14:28:17    624s]     Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:17    624s]   Removing longest path buffering done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/08 14:28:17    624s]   Reducing insertion delay 2...
[12/08 14:28:17    624s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:17    624s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:17    624s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:17    624s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:19    626s] Path optimization required 454 stage delay updates 
[12/08 14:28:19    626s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:19    626s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:19    626s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:19    626s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:19    626s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/08 14:28:19    626s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:19    626s]       cell areas       : b=135.774um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.774um^2
[12/08 14:28:19    626s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:19    626s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:19    626s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.541pF, total=0.622pF
[12/08 14:28:19    626s]       wire lengths     : top=0.000um, trunk=1161.549um, leaf=6832.532um, total=7994.082um
[12/08 14:28:19    626s]       hp wire lengths  : top=0.000um, trunk=785.260um, leaf=2784.005um, total=3569.265um
[12/08 14:28:19    626s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/08 14:28:19    626s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/08 14:28:19    626s]       Trunk : target=0.150ns count=7 avg=0.116ns sd=0.021ns min=0.073ns max=0.138ns {1 <= 0.090ns, 2 <= 0.120ns, 3 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:19    626s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 27 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:19    626s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/08 14:28:19    626s]        Bufs: CLKBUFX4: 55 CLKBUFX3: 2 
[12/08 14:28:19    626s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/08 14:28:19    626s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.460, max=0.488, avg=0.474, sd=0.007], skew [0.028 vs 0.122], 100% {0.460, 0.488} (wid=0.003 ws=0.002) (gid=0.485 gs=0.028)
[12/08 14:28:19    626s]       min path sink: instr_rdinstr_reg/CK
[12/08 14:28:19    626s]       max path sink: cpuregs_reg[11][30]/CK
[12/08 14:28:19    626s]     Skew group summary after 'Reducing insertion delay 2':
[12/08 14:28:19    626s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.460, max=0.488, avg=0.474, sd=0.007], skew [0.028 vs 0.122], 100% {0.460, 0.488} (wid=0.003 ws=0.002) (gid=0.485 gs=0.028)
[12/08 14:28:19    626s]     Legalizer API calls during this step: 191 succeeded with high effort: 191 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:19    626s]   Reducing insertion delay 2 done. (took cpu=0:00:01.9 real=0:00:01.9)
[12/08 14:28:19    626s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:02.7 real=0:00:02.7)
[12/08 14:28:19    626s]   CCOpt::Phase::Construction done. (took cpu=0:00:08.3 real=0:00:09.7)
[12/08 14:28:19    626s]   CCOpt::Phase::Implementation...
[12/08 14:28:19    626s]   Stage::Reducing Power...
[12/08 14:28:19    626s]   Improving clock tree routing...
[12/08 14:28:19    626s]     Iteration 1...
[12/08 14:28:19    626s]     Iteration 1 done.
[12/08 14:28:19    626s]     Clock DAG stats after 'Improving clock tree routing':
[12/08 14:28:19    626s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:19    626s]       cell areas       : b=135.774um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.774um^2
[12/08 14:28:19    626s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:19    626s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:19    626s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.541pF, total=0.622pF
[12/08 14:28:19    626s]       wire lengths     : top=0.000um, trunk=1161.549um, leaf=6832.532um, total=7994.082um
[12/08 14:28:19    626s]       hp wire lengths  : top=0.000um, trunk=785.260um, leaf=2784.005um, total=3569.265um
[12/08 14:28:19    626s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/08 14:28:19    626s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/08 14:28:19    626s]       Trunk : target=0.150ns count=7 avg=0.116ns sd=0.021ns min=0.073ns max=0.138ns {1 <= 0.090ns, 2 <= 0.120ns, 3 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:19    626s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 27 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:19    626s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/08 14:28:19    626s]        Bufs: CLKBUFX4: 55 CLKBUFX3: 2 
[12/08 14:28:19    626s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/08 14:28:19    626s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.460, max=0.488]
[12/08 14:28:19    626s]       min path sink: instr_rdinstr_reg/CK
[12/08 14:28:19    626s]       max path sink: cpuregs_reg[11][30]/CK
[12/08 14:28:19    626s]     Skew group summary after 'Improving clock tree routing':
[12/08 14:28:19    626s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.460, max=0.488]
[12/08 14:28:19    626s]     Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:19    626s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:19    626s]   Reducing clock tree power 1...
[12/08 14:28:19    626s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/08 14:28:19    626s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:19    626s]     100% 
[12/08 14:28:19    626s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/08 14:28:19    626s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:19    626s]       cell areas       : b=134.748um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=134.748um^2
[12/08 14:28:19    626s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:19    626s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:19    626s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.541pF, total=0.622pF
[12/08 14:28:19    626s]       wire lengths     : top=0.000um, trunk=1162.465um, leaf=6832.532um, total=7994.997um
[12/08 14:28:19    626s]       hp wire lengths  : top=0.000um, trunk=785.260um, leaf=2784.005um, total=3569.265um
[12/08 14:28:19    626s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/08 14:28:19    626s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/08 14:28:19    626s]       Trunk : target=0.150ns count=7 avg=0.128ns sd=0.025ns min=0.073ns max=0.150ns {1 <= 0.090ns, 0 <= 0.120ns, 2 <= 0.135ns, 3 <= 0.142ns, 1 <= 0.150ns}
[12/08 14:28:19    626s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 27 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:19    626s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/08 14:28:19    626s]        Bufs: CLKBUFX4: 52 CLKBUFX3: 5 
[12/08 14:28:19    626s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/08 14:28:19    626s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.481, max=0.503]
[12/08 14:28:19    626s]       min path sink: cpuregs_reg[7][1]/CK
[12/08 14:28:19    626s]       max path sink: genblk2.pcpi_div_dividend_reg[1]/CK
[12/08 14:28:19    626s]     Skew group summary after 'Reducing clock tree power 1':
[12/08 14:28:19    626s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.481, max=0.503]
[12/08 14:28:19    626s]     Legalizer API calls during this step: 118 succeeded with high effort: 118 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:19    626s]   Reducing clock tree power 1 done. (took cpu=0:00:00.2 real=0:00:00.3)
[12/08 14:28:19    626s]   Reducing clock tree power 2...
[12/08 14:28:19    626s] Path optimization required 0 stage delay updates 
[12/08 14:28:19    626s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/08 14:28:19    626s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:19    626s]       cell areas       : b=134.748um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=134.748um^2
[12/08 14:28:19    626s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:19    626s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:19    626s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.541pF, total=0.622pF
[12/08 14:28:19    626s]       wire lengths     : top=0.000um, trunk=1162.465um, leaf=6832.532um, total=7994.997um
[12/08 14:28:19    626s]       hp wire lengths  : top=0.000um, trunk=785.260um, leaf=2784.005um, total=3569.265um
[12/08 14:28:19    626s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/08 14:28:19    626s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/08 14:28:19    626s]       Trunk : target=0.150ns count=7 avg=0.128ns sd=0.025ns min=0.073ns max=0.150ns {1 <= 0.090ns, 0 <= 0.120ns, 2 <= 0.135ns, 3 <= 0.142ns, 1 <= 0.150ns}
[12/08 14:28:19    626s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 27 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:19    626s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/08 14:28:19    626s]        Bufs: CLKBUFX4: 52 CLKBUFX3: 5 
[12/08 14:28:19    627s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/08 14:28:19    627s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.481, max=0.503, avg=0.492, sd=0.006], skew [0.023 vs 0.122], 100% {0.481, 0.503} (wid=0.003 ws=0.002) (gid=0.501 gs=0.022)
[12/08 14:28:19    627s]       min path sink: cpuregs_reg[7][1]/CK
[12/08 14:28:19    627s]       max path sink: genblk2.pcpi_div_dividend_reg[1]/CK
[12/08 14:28:19    627s]     Skew group summary after 'Reducing clock tree power 2':
[12/08 14:28:19    627s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.481, max=0.503, avg=0.492, sd=0.006], skew [0.023 vs 0.122], 100% {0.481, 0.503} (wid=0.003 ws=0.002) (gid=0.501 gs=0.022)
[12/08 14:28:19    627s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:19    627s]   Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:19    627s]   Stage::Reducing Power done. (took cpu=0:00:00.3 real=0:00:00.4)
[12/08 14:28:19    627s]   Stage::Balancing...
[12/08 14:28:19    627s]   Approximately balancing fragments step...
[12/08 14:28:19    627s]     Resolve constraints - Approximately balancing fragments...
[12/08 14:28:19    627s]     Resolving skew group constraints...
[12/08 14:28:19    627s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:19    627s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:19    627s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:19    627s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:20    627s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:20    627s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:20    627s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/08 14:28:20    627s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:20    627s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:20    627s]     Resolving skew group constraints done.
[12/08 14:28:20    627s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/08 14:28:20    627s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/08 14:28:20    627s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[12/08 14:28:20    627s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:20    627s]     Approximately balancing fragments...
[12/08 14:28:20    627s]       Moving gates to improve sub-tree skew...
[12/08 14:28:20    627s]         Tried: 59 Succeeded: 0
[12/08 14:28:20    627s]         Topology Tried: 0 Succeeded: 0
[12/08 14:28:20    627s]         0 Succeeded with SS ratio
[12/08 14:28:20    627s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/08 14:28:20    627s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/08 14:28:20    627s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/08 14:28:20    627s]           cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:20    627s]           cell areas       : b=134.748um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=134.748um^2
[12/08 14:28:20    627s]           cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:20    627s]           sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:20    627s]           wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.541pF, total=0.622pF
[12/08 14:28:20    627s]           wire lengths     : top=0.000um, trunk=1162.465um, leaf=6832.532um, total=7994.997um
[12/08 14:28:20    627s]           hp wire lengths  : top=0.000um, trunk=785.260um, leaf=2784.005um, total=3569.265um
[12/08 14:28:20    627s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/08 14:28:20    627s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/08 14:28:20    627s]           Trunk : target=0.150ns count=7 avg=0.128ns sd=0.025ns min=0.073ns max=0.150ns {1 <= 0.090ns, 0 <= 0.120ns, 2 <= 0.135ns, 3 <= 0.142ns, 1 <= 0.150ns}
[12/08 14:28:20    627s]           Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 27 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:20    627s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/08 14:28:20    627s]            Bufs: CLKBUFX4: 52 CLKBUFX3: 5 
[12/08 14:28:20    627s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:20    627s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:20    627s]       Approximately balancing fragments bottom up...
[12/08 14:28:20    627s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/08 14:28:20    627s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/08 14:28:20    627s]           cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:20    627s]           cell areas       : b=134.748um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=134.748um^2
[12/08 14:28:20    627s]           cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:20    627s]           sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:20    627s]           wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.541pF, total=0.622pF
[12/08 14:28:20    627s]           wire lengths     : top=0.000um, trunk=1162.465um, leaf=6832.532um, total=7994.997um
[12/08 14:28:20    627s]           hp wire lengths  : top=0.000um, trunk=785.260um, leaf=2784.005um, total=3569.265um
[12/08 14:28:20    627s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/08 14:28:20    627s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/08 14:28:20    627s]           Trunk : target=0.150ns count=7 avg=0.128ns sd=0.025ns min=0.073ns max=0.150ns {1 <= 0.090ns, 0 <= 0.120ns, 2 <= 0.135ns, 3 <= 0.142ns, 1 <= 0.150ns}
[12/08 14:28:20    627s]           Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 27 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:20    627s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/08 14:28:20    627s]            Bufs: CLKBUFX4: 52 CLKBUFX3: 5 
[12/08 14:28:20    627s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:20    627s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:20    627s]       Approximately balancing fragments, wire and cell delays...
[12/08 14:28:20    627s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/08 14:28:20    627s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/08 14:28:20    627s]           cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:20    627s]           cell areas       : b=134.748um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=134.748um^2
[12/08 14:28:20    627s]           cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:20    627s]           sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:20    627s]           wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.541pF, total=0.622pF
[12/08 14:28:20    627s]           wire lengths     : top=0.000um, trunk=1162.465um, leaf=6832.532um, total=7994.997um
[12/08 14:28:20    627s]           hp wire lengths  : top=0.000um, trunk=785.260um, leaf=2784.005um, total=3569.265um
[12/08 14:28:20    627s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/08 14:28:20    627s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/08 14:28:20    627s]           Trunk : target=0.150ns count=7 avg=0.128ns sd=0.025ns min=0.073ns max=0.150ns {1 <= 0.090ns, 0 <= 0.120ns, 2 <= 0.135ns, 3 <= 0.142ns, 1 <= 0.150ns}
[12/08 14:28:20    627s]           Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 27 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:20    627s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/08 14:28:20    627s]            Bufs: CLKBUFX4: 52 CLKBUFX3: 5 
[12/08 14:28:20    627s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/08 14:28:20    627s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:20    627s]     Approximately balancing fragments done.
[12/08 14:28:20    627s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/08 14:28:20    627s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:20    627s]       cell areas       : b=134.748um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=134.748um^2
[12/08 14:28:20    627s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:20    627s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:20    627s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.541pF, total=0.622pF
[12/08 14:28:20    627s]       wire lengths     : top=0.000um, trunk=1162.465um, leaf=6832.532um, total=7994.997um
[12/08 14:28:20    627s]       hp wire lengths  : top=0.000um, trunk=785.260um, leaf=2784.005um, total=3569.265um
[12/08 14:28:20    627s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/08 14:28:20    627s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/08 14:28:20    627s]       Trunk : target=0.150ns count=7 avg=0.128ns sd=0.025ns min=0.073ns max=0.150ns {1 <= 0.090ns, 0 <= 0.120ns, 2 <= 0.135ns, 3 <= 0.142ns, 1 <= 0.150ns}
[12/08 14:28:20    627s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 27 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:20    627s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/08 14:28:20    627s]        Bufs: CLKBUFX4: 52 CLKBUFX3: 5 
[12/08 14:28:20    627s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:20    627s]   Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.5)
[12/08 14:28:20    627s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:20    627s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:20    627s]   Clock DAG stats after Approximately balancing fragments:
[12/08 14:28:20    627s]     cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:20    627s]     cell areas       : b=134.748um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=134.748um^2
[12/08 14:28:20    627s]     cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:20    627s]     sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:20    627s]     wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.541pF, total=0.622pF
[12/08 14:28:20    627s]     wire lengths     : top=0.000um, trunk=1162.465um, leaf=6832.532um, total=7994.997um
[12/08 14:28:20    627s]     hp wire lengths  : top=0.000um, trunk=785.260um, leaf=2784.005um, total=3569.265um
[12/08 14:28:20    627s]   Clock DAG net violations after Approximately balancing fragments: none
[12/08 14:28:20    627s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/08 14:28:20    627s]     Trunk : target=0.150ns count=7 avg=0.128ns sd=0.025ns min=0.073ns max=0.150ns {1 <= 0.090ns, 0 <= 0.120ns, 2 <= 0.135ns, 3 <= 0.142ns, 1 <= 0.150ns}
[12/08 14:28:20    627s]     Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 27 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:20    627s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/08 14:28:20    627s]      Bufs: CLKBUFX4: 52 CLKBUFX3: 5 
[12/08 14:28:20    627s]   Primary reporting skew groups after Approximately balancing fragments:
[12/08 14:28:20    627s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.481, max=0.503]
[12/08 14:28:20    627s]       min path sink: cpuregs_reg[7][1]/CK
[12/08 14:28:20    627s]       max path sink: genblk2.pcpi_div_dividend_reg[1]/CK
[12/08 14:28:20    627s]   Skew group summary after Approximately balancing fragments:
[12/08 14:28:20    627s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.481, max=0.503]
[12/08 14:28:20    627s]   Improving fragments clock skew...
[12/08 14:28:20    627s]     Clock DAG stats after 'Improving fragments clock skew':
[12/08 14:28:20    627s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:20    627s]       cell areas       : b=134.748um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=134.748um^2
[12/08 14:28:20    627s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:20    627s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:20    627s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.541pF, total=0.622pF
[12/08 14:28:20    627s]       wire lengths     : top=0.000um, trunk=1162.465um, leaf=6832.532um, total=7994.997um
[12/08 14:28:20    627s]       hp wire lengths  : top=0.000um, trunk=785.260um, leaf=2784.005um, total=3569.265um
[12/08 14:28:20    627s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/08 14:28:20    627s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/08 14:28:20    627s]       Trunk : target=0.150ns count=7 avg=0.128ns sd=0.025ns min=0.073ns max=0.150ns {1 <= 0.090ns, 0 <= 0.120ns, 2 <= 0.135ns, 3 <= 0.142ns, 1 <= 0.150ns}
[12/08 14:28:20    627s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 27 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:20    627s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/08 14:28:20    627s]        Bufs: CLKBUFX4: 52 CLKBUFX3: 5 
[12/08 14:28:20    627s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/08 14:28:20    627s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.481, max=0.503]
[12/08 14:28:20    627s]       min path sink: cpuregs_reg[7][1]/CK
[12/08 14:28:20    627s]       max path sink: genblk2.pcpi_div_dividend_reg[1]/CK
[12/08 14:28:20    627s]     Skew group summary after 'Improving fragments clock skew':
[12/08 14:28:20    627s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.481, max=0.503]
[12/08 14:28:20    627s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:20    627s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:20    627s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:20    627s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:20    627s]   Approximately balancing step...
[12/08 14:28:20    627s]     Resolve constraints - Approximately balancing...
[12/08 14:28:20    627s]     Resolving skew group constraints...
[12/08 14:28:20    627s] **WARN: (IMPCCOPT-1261):	The skew target of 0.100ns for skew_group clk/default_emulate_constraint_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.122ns. The skew target has been relaxed to 0.122ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[12/08 14:28:20    627s] Type 'man IMPCCOPT-1261' for more detail.
[12/08 14:28:20    627s] **WARN: (EMS-27):	Message (IMPCCOPT-1261) has exceeded the current message display limit of 20.
[12/08 14:28:20    627s] To increase the message display limit, refer to the product command reference manual.
[12/08 14:28:20    627s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/08 14:28:20    627s]     Resolving skew group constraints done.
[12/08 14:28:20    627s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:20    627s]     Approximately balancing...
[12/08 14:28:20    627s]       Approximately balancing, wire and cell delays...
[12/08 14:28:20    627s]       Approximately balancing, wire and cell delays, iteration 1...
[12/08 14:28:20    627s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/08 14:28:20    627s]           cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:20    627s]           cell areas       : b=134.748um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=134.748um^2
[12/08 14:28:20    627s]           cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:20    627s]           sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:20    627s]           wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.541pF, total=0.622pF
[12/08 14:28:20    627s]           wire lengths     : top=0.000um, trunk=1162.465um, leaf=6832.532um, total=7994.997um
[12/08 14:28:20    627s]           hp wire lengths  : top=0.000um, trunk=785.260um, leaf=2784.005um, total=3569.265um
[12/08 14:28:20    627s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/08 14:28:20    627s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/08 14:28:20    627s]           Trunk : target=0.150ns count=7 avg=0.128ns sd=0.025ns min=0.073ns max=0.150ns {1 <= 0.090ns, 0 <= 0.120ns, 2 <= 0.135ns, 3 <= 0.142ns, 1 <= 0.150ns}
[12/08 14:28:20    627s]           Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 27 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:20    627s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/08 14:28:20    627s]            Bufs: CLKBUFX4: 52 CLKBUFX3: 5 
[12/08 14:28:20    627s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/08 14:28:20    627s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:20    627s]     Approximately balancing done.
[12/08 14:28:20    627s]     Clock DAG stats after 'Approximately balancing step':
[12/08 14:28:20    627s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:20    627s]       cell areas       : b=134.748um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=134.748um^2
[12/08 14:28:20    627s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:20    627s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:20    627s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.541pF, total=0.622pF
[12/08 14:28:20    627s]       wire lengths     : top=0.000um, trunk=1162.465um, leaf=6832.532um, total=7994.997um
[12/08 14:28:20    627s]       hp wire lengths  : top=0.000um, trunk=785.260um, leaf=2784.005um, total=3569.265um
[12/08 14:28:20    627s]     Clock DAG net violations after 'Approximately balancing step': none
[12/08 14:28:20    627s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/08 14:28:20    627s]       Trunk : target=0.150ns count=7 avg=0.128ns sd=0.025ns min=0.073ns max=0.150ns {1 <= 0.090ns, 0 <= 0.120ns, 2 <= 0.135ns, 3 <= 0.142ns, 1 <= 0.150ns}
[12/08 14:28:20    627s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 27 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:20    627s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/08 14:28:20    627s]        Bufs: CLKBUFX4: 52 CLKBUFX3: 5 
[12/08 14:28:20    627s]     Primary reporting skew groups after 'Approximately balancing step':
[12/08 14:28:20    627s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.481, max=0.503]
[12/08 14:28:20    627s]       min path sink: cpuregs_reg[7][1]/CK
[12/08 14:28:20    627s]       max path sink: genblk2.pcpi_div_dividend_reg[1]/CK
[12/08 14:28:20    627s]     Skew group summary after 'Approximately balancing step':
[12/08 14:28:20    627s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.481, max=0.503]
[12/08 14:28:20    627s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:20    627s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.2)
[12/08 14:28:20    627s]   Fixing clock tree overload...
[12/08 14:28:20    627s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/08 14:28:20    627s]     Clock DAG stats after 'Fixing clock tree overload':
[12/08 14:28:20    627s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:20    627s]       cell areas       : b=134.748um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=134.748um^2
[12/08 14:28:20    627s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:20    627s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:20    627s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.541pF, total=0.622pF
[12/08 14:28:20    627s]       wire lengths     : top=0.000um, trunk=1162.465um, leaf=6832.532um, total=7994.997um
[12/08 14:28:20    627s]       hp wire lengths  : top=0.000um, trunk=785.260um, leaf=2784.005um, total=3569.265um
[12/08 14:28:20    627s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/08 14:28:20    627s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/08 14:28:20    627s]       Trunk : target=0.150ns count=7 avg=0.128ns sd=0.025ns min=0.073ns max=0.150ns {1 <= 0.090ns, 0 <= 0.120ns, 2 <= 0.135ns, 3 <= 0.142ns, 1 <= 0.150ns}
[12/08 14:28:20    627s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 27 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:20    627s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/08 14:28:20    627s]        Bufs: CLKBUFX4: 52 CLKBUFX3: 5 
[12/08 14:28:20    627s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/08 14:28:20    627s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.481, max=0.503]
[12/08 14:28:20    627s]       min path sink: cpuregs_reg[7][1]/CK
[12/08 14:28:20    627s]       max path sink: genblk2.pcpi_div_dividend_reg[1]/CK
[12/08 14:28:20    627s]     Skew group summary after 'Fixing clock tree overload':
[12/08 14:28:20    627s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.481, max=0.503]
[12/08 14:28:20    627s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:20    627s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:20    627s]   Approximately balancing paths...
[12/08 14:28:20    627s]     Added 0 buffers.
[12/08 14:28:20    627s]     Clock DAG stats after 'Approximately balancing paths':
[12/08 14:28:20    627s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:20    627s]       cell areas       : b=134.748um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=134.748um^2
[12/08 14:28:20    627s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:20    627s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:20    627s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.541pF, total=0.622pF
[12/08 14:28:20    627s]       wire lengths     : top=0.000um, trunk=1162.465um, leaf=6832.532um, total=7994.997um
[12/08 14:28:20    627s]       hp wire lengths  : top=0.000um, trunk=785.260um, leaf=2784.005um, total=3569.265um
[12/08 14:28:20    627s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/08 14:28:20    627s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/08 14:28:20    627s]       Trunk : target=0.150ns count=7 avg=0.128ns sd=0.025ns min=0.073ns max=0.150ns {1 <= 0.090ns, 0 <= 0.120ns, 2 <= 0.135ns, 3 <= 0.142ns, 1 <= 0.150ns}
[12/08 14:28:20    627s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 27 <= 0.135ns, 19 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:20    627s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/08 14:28:20    627s]        Bufs: CLKBUFX4: 52 CLKBUFX3: 5 
[12/08 14:28:20    627s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/08 14:28:20    627s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.481, max=0.503, avg=0.492, sd=0.006], skew [0.023 vs 0.122], 100% {0.481, 0.503} (wid=0.003 ws=0.002) (gid=0.501 gs=0.022)
[12/08 14:28:20    627s]       min path sink: cpuregs_reg[7][1]/CK
[12/08 14:28:20    627s]       max path sink: genblk2.pcpi_div_dividend_reg[1]/CK
[12/08 14:28:20    627s]     Skew group summary after 'Approximately balancing paths':
[12/08 14:28:20    627s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.481, max=0.503, avg=0.492, sd=0.006], skew [0.023 vs 0.122], 100% {0.481, 0.503} (wid=0.003 ws=0.002) (gid=0.501 gs=0.022)
[12/08 14:28:20    627s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:20    627s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/08 14:28:20    627s]   Stage::Balancing done. (took cpu=0:00:00.7 real=0:00:00.8)
[12/08 14:28:20    627s]   Stage::Polishing...
[12/08 14:28:20    627s]   Merging balancing drivers for power...
[12/08 14:28:20    627s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[12/08 14:28:20    627s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:20    627s]     Tried: 59 Succeeded: 0
[12/08 14:28:20    627s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/08 14:28:20    627s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:21    627s]       cell areas       : b=134.748um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=134.748um^2
[12/08 14:28:21    627s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:21    627s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:21    627s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.541pF, total=0.622pF
[12/08 14:28:21    627s]       wire lengths     : top=0.000um, trunk=1162.465um, leaf=6832.532um, total=7994.997um
[12/08 14:28:21    627s]       hp wire lengths  : top=0.000um, trunk=785.260um, leaf=2784.005um, total=3569.265um
[12/08 14:28:21    627s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/08 14:28:21    627s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/08 14:28:21    627s]       Trunk : target=0.150ns count=7 avg=0.128ns sd=0.025ns min=0.073ns max=0.150ns {1 <= 0.090ns, 0 <= 0.120ns, 2 <= 0.135ns, 3 <= 0.142ns, 1 <= 0.150ns}
[12/08 14:28:21    627s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 28 <= 0.135ns, 18 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:21    627s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/08 14:28:21    627s]        Bufs: CLKBUFX4: 52 CLKBUFX3: 5 
[12/08 14:28:21    627s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/08 14:28:21    627s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.483, max=0.505]
[12/08 14:28:21    627s]       min path sink: cpuregs_reg[7][1]/CK
[12/08 14:28:21    627s]       max path sink: genblk2.pcpi_div_dividend_reg[1]/CK
[12/08 14:28:21    627s]     Skew group summary after 'Merging balancing drivers for power':
[12/08 14:28:21    627s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.483, max=0.505]
[12/08 14:28:21    627s]     BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
[12/08 14:28:21    627s]     {clk/default_emulate_constraint_mode,WC: 0.504 -> 0.505}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:21    627s]   Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.9)
[12/08 14:28:21    627s]   Checking for inverting clock gates...
[12/08 14:28:21    627s]   Checking for inverting clock gates done.
[12/08 14:28:21    627s]   Improving clock skew...
[12/08 14:28:21    627s]     Clock DAG stats after 'Improving clock skew':
[12/08 14:28:21    627s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:21    627s]       cell areas       : b=134.748um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=134.748um^2
[12/08 14:28:21    627s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:21    627s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:21    627s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.541pF, total=0.622pF
[12/08 14:28:21    627s]       wire lengths     : top=0.000um, trunk=1162.465um, leaf=6832.532um, total=7994.997um
[12/08 14:28:21    627s]       hp wire lengths  : top=0.000um, trunk=785.260um, leaf=2784.005um, total=3569.265um
[12/08 14:28:21    627s]     Clock DAG net violations after 'Improving clock skew': none
[12/08 14:28:21    627s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/08 14:28:21    627s]       Trunk : target=0.150ns count=7 avg=0.128ns sd=0.025ns min=0.073ns max=0.150ns {1 <= 0.090ns, 0 <= 0.120ns, 2 <= 0.135ns, 3 <= 0.142ns, 1 <= 0.150ns}
[12/08 14:28:21    627s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 28 <= 0.135ns, 18 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:21    627s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/08 14:28:21    627s]        Bufs: CLKBUFX4: 52 CLKBUFX3: 5 
[12/08 14:28:21    627s]     Primary reporting skew groups after 'Improving clock skew':
[12/08 14:28:21    627s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.483, max=0.505, avg=0.494, sd=0.005], skew [0.022 vs 0.122], 100% {0.483, 0.505} (wid=0.003 ws=0.002) (gid=0.502 gs=0.021)
[12/08 14:28:21    627s]       min path sink: cpuregs_reg[7][1]/CK
[12/08 14:28:21    627s]       max path sink: genblk2.pcpi_div_dividend_reg[1]/CK
[12/08 14:28:21    627s]     Skew group summary after 'Improving clock skew':
[12/08 14:28:21    627s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.483, max=0.505, avg=0.494, sd=0.005], skew [0.022 vs 0.122], 100% {0.483, 0.505} (wid=0.003 ws=0.002) (gid=0.502 gs=0.021)
[12/08 14:28:21    627s]     BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
[12/08 14:28:21    627s]     {clk/default_emulate_constraint_mode,WC: 0.504 -> 0.505}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:21    627s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:21    627s]   Reducing clock tree power 3...
[12/08 14:28:21    627s]     Initial gate capacitance is (rise=0.435pF fall=0.384pF).
[12/08 14:28:21    628s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/08 14:28:22    628s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:22    628s]     100% 
[12/08 14:28:22    628s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/08 14:28:22    628s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:22    628s]       cell areas       : b=134.748um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=134.748um^2
[12/08 14:28:22    628s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:22    628s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:22    628s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.541pF, total=0.622pF
[12/08 14:28:22    628s]       wire lengths     : top=0.000um, trunk=1162.465um, leaf=6832.532um, total=7994.997um
[12/08 14:28:22    628s]       hp wire lengths  : top=0.000um, trunk=785.260um, leaf=2784.005um, total=3569.265um
[12/08 14:28:22    628s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[12/08 14:28:22    628s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/08 14:28:22    628s]       Trunk : target=0.150ns count=7 avg=0.128ns sd=0.025ns min=0.073ns max=0.150ns {1 <= 0.090ns, 0 <= 0.120ns, 2 <= 0.135ns, 3 <= 0.142ns, 1 <= 0.150ns}
[12/08 14:28:22    628s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 28 <= 0.135ns, 18 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:22    628s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/08 14:28:22    628s]        Bufs: CLKBUFX4: 52 CLKBUFX3: 5 
[12/08 14:28:22    628s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/08 14:28:22    628s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.483, max=0.505, avg=0.494, sd=0.005], skew [0.022 vs 0.122], 100% {0.483, 0.505} (wid=0.003 ws=0.002) (gid=0.502 gs=0.021)
[12/08 14:28:22    628s]       min path sink: cpuregs_reg[7][1]/CK
[12/08 14:28:22    628s]       max path sink: genblk2.pcpi_div_dividend_reg[1]/CK
[12/08 14:28:22    628s]     Skew group summary after 'Reducing clock tree power 3':
[12/08 14:28:22    628s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.483, max=0.505, avg=0.494, sd=0.005], skew [0.022 vs 0.122], 100% {0.483, 0.505} (wid=0.003 ws=0.002) (gid=0.502 gs=0.021)
[12/08 14:28:22    628s]     BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[12/08 14:28:22    628s]     {clk/default_emulate_constraint_mode,WC: 0.504 -> 0.505}Legalizer API calls during this step: 115 succeeded with high effort: 115 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:22    628s]   Reducing clock tree power 3 done. (took cpu=0:00:00.3 real=0:00:00.4)
[12/08 14:28:22    628s]   Improving insertion delay...
[12/08 14:28:22    628s]     Clock DAG stats after 'Improving insertion delay':
[12/08 14:28:22    628s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:22    628s]       cell areas       : b=135.090um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.090um^2
[12/08 14:28:22    628s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:22    628s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:22    628s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.541pF, total=0.622pF
[12/08 14:28:22    628s]       wire lengths     : top=0.000um, trunk=1162.010um, leaf=6832.532um, total=7994.542um
[12/08 14:28:22    628s]       hp wire lengths  : top=0.000um, trunk=785.260um, leaf=2784.005um, total=3569.265um
[12/08 14:28:22    628s]     Clock DAG net violations after 'Improving insertion delay': none
[12/08 14:28:22    628s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/08 14:28:22    628s]       Trunk : target=0.150ns count=7 avg=0.124ns sd=0.026ns min=0.073ns max=0.149ns {1 <= 0.090ns, 1 <= 0.120ns, 2 <= 0.135ns, 2 <= 0.142ns, 1 <= 0.150ns}
[12/08 14:28:22    628s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.121ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 28 <= 0.135ns, 18 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:22    628s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/08 14:28:22    628s]        Bufs: CLKBUFX4: 53 CLKBUFX3: 4 
[12/08 14:28:22    628s]     Primary reporting skew groups after 'Improving insertion delay':
[12/08 14:28:22    628s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.469, max=0.492, avg=0.480, sd=0.006], skew [0.022 vs 0.122], 100% {0.469, 0.492} (wid=0.003 ws=0.002) (gid=0.489 gs=0.021)
[12/08 14:28:22    628s]       min path sink: cpuregs_reg[7][1]/CK
[12/08 14:28:22    628s]       max path sink: genblk2.pcpi_div_dividend_reg[1]/CK
[12/08 14:28:22    628s]     Skew group summary after 'Improving insertion delay':
[12/08 14:28:22    628s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.469, max=0.492, avg=0.480, sd=0.006], skew [0.022 vs 0.122], 100% {0.469, 0.492} (wid=0.003 ws=0.002) (gid=0.489 gs=0.021)
[12/08 14:28:22    628s]     Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:22    628s]   Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/08 14:28:22    628s]   Wire Opt OverFix...
[12/08 14:28:22    628s]     Wire Reduction extra effort...
[12/08 14:28:22    628s]       Artificially removing short and long paths...
[12/08 14:28:22    628s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:22    628s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:22    628s]       Global shorten wires A0...
[12/08 14:28:22    628s]         Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:22    628s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:22    628s]       Move For Wirelength - core...
[12/08 14:28:22    629s]         Move for wirelength. considered=58, filtered=58, permitted=57, cannotCompute=0, computed=57, moveTooSmall=6, resolved=50, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=39, accepted=11
[12/08 14:28:22    629s]         Max accepted move=30.860um, total accepted move=183.070um, average move=16.642um
[12/08 14:28:23    629s]         Move for wirelength. considered=58, filtered=58, permitted=57, cannotCompute=0, computed=57, moveTooSmall=17, resolved=36, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=5, ignoredLeafDriver=0, worse=18, accepted=11
[12/08 14:28:23    629s]         Max accepted move=13.680um, total accepted move=100.430um, average move=9.130um
[12/08 14:28:23    629s]         Move for wirelength. considered=58, filtered=58, permitted=57, cannotCompute=0, computed=57, moveTooSmall=24, resolved=27, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=18, accepted=6
[12/08 14:28:23    629s]         Max accepted move=17.300um, total accepted move=47.510um, average move=7.918um
[12/08 14:28:23    629s]         Legalizer API calls during this step: 111 succeeded with high effort: 111 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:23    629s]       Move For Wirelength - core done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/08 14:28:23    629s]       Global shorten wires A1...
[12/08 14:28:23    629s]         Legalizer API calls during this step: 35 succeeded with high effort: 35 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:23    629s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:23    629s]       Move For Wirelength - core...
[12/08 14:28:23    629s]         Move for wirelength. considered=58, filtered=58, permitted=57, cannotCompute=0, computed=57, moveTooSmall=9, resolved=1, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[12/08 14:28:23    629s]         Max accepted move=0.000um, total accepted move=0.000um
[12/08 14:28:23    629s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:23    629s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:23    629s]       Global shorten wires B...
[12/08 14:28:23    629s]         Modifying slew-target multiplier from 1 to 0.95
[12/08 14:28:23    629s]         Reverting slew-target multiplier from 0.95 to 1
[12/08 14:28:23    629s]         Legalizer API calls during this step: 285 succeeded with high effort: 285 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:23    629s]       Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/08 14:28:23    629s]       Move For Wirelength - branch...
[12/08 14:28:23    629s]         Move for wirelength. considered=58, filtered=58, permitted=57, cannotCompute=0, computed=57, moveTooSmall=0, resolved=4, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=0
[12/08 14:28:23    629s]         Max accepted move=0.000um, total accepted move=0.000um
[12/08 14:28:23    629s]         Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:23    629s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:23    629s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/08 14:28:23    629s]         cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:23    629s]         cell areas       : b=135.090um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.090um^2
[12/08 14:28:23    629s]         cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:23    629s]         sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:23    629s]         wire capacitance : top=0.000pF, trunk=0.071pF, leaf=0.546pF, total=0.617pF
[12/08 14:28:23    629s]         wire lengths     : top=0.000um, trunk=1001.554um, leaf=6914.502um, total=7916.057um
[12/08 14:28:23    629s]         hp wire lengths  : top=0.000um, trunk=713.240um, leaf=2884.270um, total=3597.510um
[12/08 14:28:23    629s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[12/08 14:28:23    629s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/08 14:28:23    629s]         Trunk : target=0.150ns count=7 avg=0.113ns sd=0.023ns min=0.073ns max=0.137ns {1 <= 0.090ns, 2 <= 0.120ns, 3 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:23    629s]         Leaf  : target=0.150ns count=51 avg=0.136ns sd=0.006ns min=0.124ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 23 <= 0.135ns, 23 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:23    629s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/08 14:28:23    629s]          Bufs: CLKBUFX4: 53 CLKBUFX3: 4 
[12/08 14:28:23    629s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/08 14:28:23    629s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.443, max=0.472, avg=0.457, sd=0.008], skew [0.029 vs 0.122], 100% {0.443, 0.472} (wid=0.004 ws=0.003) (gid=0.470 gs=0.028)
[12/08 14:28:23    629s]       min path sink: cpuregs_reg[27][16]/CK
[12/08 14:28:23    629s]       max path sink: cpuregs_reg[11][9]/CK
[12/08 14:28:23    629s]       Skew group summary after 'Wire Reduction extra effort':
[12/08 14:28:23    629s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.443, max=0.472, avg=0.457, sd=0.008], skew [0.029 vs 0.122], 100% {0.443, 0.472} (wid=0.004 ws=0.003) (gid=0.470 gs=0.028)
[12/08 14:28:23    629s]       Legalizer API calls during this step: 465 succeeded with high effort: 465 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:23    629s]     Wire Reduction extra effort done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/08 14:28:23    629s]     Optimizing orientation...
[12/08 14:28:23    629s]     FlipOpt...
[12/08 14:28:23    629s]     Optimizing orientation on clock cells...
[12/08 14:28:23    629s]       Orientation Wirelength Optimization: Attempted = 59 , Succeeded = 0 , Wirelength increased = 0 , CannotMove = 2 , Illegal = 57 , Other = 0
[12/08 14:28:23    629s]     Optimizing orientation on clock cells done.
[12/08 14:28:23    629s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:23    629s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:23    629s]     Clock DAG stats after 'Wire Opt OverFix':
[12/08 14:28:23    629s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:23    629s]       cell areas       : b=135.090um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.090um^2
[12/08 14:28:23    629s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:23    629s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:23    629s]       wire capacitance : top=0.000pF, trunk=0.071pF, leaf=0.546pF, total=0.617pF
[12/08 14:28:23    629s]       wire lengths     : top=0.000um, trunk=1001.554um, leaf=6914.502um, total=7916.057um
[12/08 14:28:23    629s]       hp wire lengths  : top=0.000um, trunk=713.240um, leaf=2884.270um, total=3597.510um
[12/08 14:28:23    629s]     Clock DAG net violations after 'Wire Opt OverFix': none
[12/08 14:28:23    629s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/08 14:28:23    629s]       Trunk : target=0.150ns count=7 avg=0.113ns sd=0.023ns min=0.073ns max=0.137ns {1 <= 0.090ns, 2 <= 0.120ns, 3 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:23    629s]       Leaf  : target=0.150ns count=51 avg=0.136ns sd=0.006ns min=0.124ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 23 <= 0.135ns, 23 <= 0.142ns, 5 <= 0.150ns}
[12/08 14:28:23    629s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/08 14:28:23    629s]        Bufs: CLKBUFX4: 53 CLKBUFX3: 4 
[12/08 14:28:23    629s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/08 14:28:23    629s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.443, max=0.472, avg=0.457, sd=0.008], skew [0.029 vs 0.122], 100% {0.443, 0.472} (wid=0.004 ws=0.003) (gid=0.470 gs=0.028)
[12/08 14:28:23    629s]       min path sink: cpuregs_reg[27][16]/CK
[12/08 14:28:23    629s]       max path sink: cpuregs_reg[11][9]/CK
[12/08 14:28:23    629s]     Skew group summary after 'Wire Opt OverFix':
[12/08 14:28:23    629s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.443, max=0.472, avg=0.457, sd=0.008], skew [0.029 vs 0.122], 100% {0.443, 0.472} (wid=0.004 ws=0.003) (gid=0.470 gs=0.028)
[12/08 14:28:23    629s]     Legalizer API calls during this step: 465 succeeded with high effort: 465 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:23    629s]   Wire Opt OverFix done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/08 14:28:23    629s]   Total capacitance is (rise=1.051pF fall=1.001pF), of which (rise=0.617pF fall=0.617pF) is wire, and (rise=0.435pF fall=0.384pF) is gate.
[12/08 14:28:23    629s]   Stage::Polishing done. (took cpu=0:00:02.2 real=0:00:03.0)
[12/08 14:28:23    629s]   Stage::Updating netlist...
[12/08 14:28:23    629s]   Reset timing graph...
[12/08 14:28:23    629s] Ignoring AAE DB Resetting ...
[12/08 14:28:23    629s]   Reset timing graph done.
[12/08 14:28:23    629s]   Setting non-default rules before calling refine place.
[12/08 14:28:23    630s]   Leaving CCOpt scope - ClockRefiner...
[12/08 14:28:23    630s] Assigned high priority to 57 cells.
[12/08 14:28:23    630s]   Performing Clock Only Refine Place.
[12/08 14:28:23    630s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[12/08 14:28:23    630s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1438.7M
[12/08 14:28:23    630s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1438.7M
[12/08 14:28:23    630s] #spOpts: N=45 mergeVia=F 
[12/08 14:28:23    630s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1438.7M
[12/08 14:28:23    630s] Info: 57 insts are soft-fixed.
[12/08 14:28:24    630s] OPERPROF:       Starting CMU at level 4, MEM:1438.7M
[12/08 14:28:24    630s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1438.7M
[12/08 14:28:24    630s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.065, MEM:1438.7M
[12/08 14:28:24    630s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1438.7MB).
[12/08 14:28:24    630s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.077, MEM:1438.7M
[12/08 14:28:24    630s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.078, MEM:1438.7M
[12/08 14:28:24    630s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94791.6
[12/08 14:28:24    630s] OPERPROF: Starting RefinePlace at level 1, MEM:1438.7M
[12/08 14:28:24    630s] *** Starting refinePlace (0:10:30 mem=1438.7M) ***
[12/08 14:28:24    630s] Total net bbox length = 1.764e+05 (9.490e+04 8.146e+04) (ext = 8.793e+03)
[12/08 14:28:24    630s] Info: 57 insts are soft-fixed.
[12/08 14:28:24    630s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 14:28:24    630s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 14:28:24    630s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1438.7M
[12/08 14:28:24    630s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1438.7M
[12/08 14:28:24    630s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1438.7M
[12/08 14:28:24    630s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1438.7M
[12/08 14:28:24    630s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1438.7M
[12/08 14:28:24    630s] Starting refinePlace ...
[12/08 14:28:24    630s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 14:28:24    630s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1438.7MB
[12/08 14:28:24    630s] Statistics of distance of Instance movement in refine placement:
[12/08 14:28:24    630s]   maximum (X+Y) =         0.00 um
[12/08 14:28:24    630s]   mean    (X+Y) =         0.00 um
[12/08 14:28:24    630s] Summary Report:
[12/08 14:28:24    630s] Instances move: 0 (out of 12134 movable)
[12/08 14:28:24    630s] Instances flipped: 0
[12/08 14:28:24    630s] Mean displacement: 0.00 um
[12/08 14:28:24    630s] Max displacement: 0.00 um 
[12/08 14:28:24    630s] Total instances moved : 0
[12/08 14:28:24    630s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.010, MEM:1438.7M
[12/08 14:28:24    630s] Total net bbox length = 1.764e+05 (9.490e+04 8.146e+04) (ext = 8.793e+03)
[12/08 14:28:24    630s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1438.7MB
[12/08 14:28:24    630s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1438.7MB) @(0:10:30 - 0:10:30).
[12/08 14:28:24    630s] *** Finished refinePlace (0:10:30 mem=1438.7M) ***
[12/08 14:28:24    630s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94791.6
[12/08 14:28:24    630s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.048, MEM:1438.7M
[12/08 14:28:24    630s]   Moved 0, flipped 0 and cell swapped 0 of 2017 clock instance(s) during refinement.
[12/08 14:28:24    630s]   The largest move was 0 microns for .
[12/08 14:28:24    630s] Moved 0 and flipped 0 of 57 clock instances (excluding sinks) during refinement
[12/08 14:28:24    630s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[12/08 14:28:24    630s] Moved 0 and flipped 0 of 1960 clock sinks during refinement.
[12/08 14:28:24    630s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[12/08 14:28:24    630s] Revert refine place priority changes on 0 cells.
[12/08 14:28:24    630s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.2)
[12/08 14:28:24    630s]   Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/08 14:28:24    630s]   CCOpt::Phase::Implementation done. (took cpu=0:00:03.6 real=0:00:04.5)
[12/08 14:28:24    630s]   CCOpt::Phase::eGRPC...
[12/08 14:28:24    630s]   eGR Post Conditioning loop iteration 0...
[12/08 14:28:24    630s]     Clock implementation routing...
[12/08 14:28:24    630s]       Leaving CCOpt scope - Routing Tools...
[12/08 14:28:24    630s] Net route status summary:
[12/08 14:28:24    630s]   Clock:        58 (unrouted=58, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/08 14:28:24    630s]   Non-clock: 13077 (unrouted=242, trialRouted=12835, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=242, (crossesIlmBoundary AND tooFewTerms=0)])
[12/08 14:28:24    630s]       Routing using eGR only...
[12/08 14:28:24    630s]         Early Global Route - eGR->NR step...
[12/08 14:28:24    630s] (ccopt eGR): There are 58 nets for routing of which 58 have one or more fixed wires.
[12/08 14:28:24    630s] (ccopt eGR): Start to route 58 all nets
[12/08 14:28:24    630s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Started Loading and Dumping File ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Reading DB...
[12/08 14:28:24    630s] (I)       Read data from FE... (mem=1438.7M)
[12/08 14:28:24    630s] (I)       Read nodes and places... (mem=1438.7M)
[12/08 14:28:24    630s] (I)       Done Read nodes and places (cpu=0.010s, mem=1438.7M)
[12/08 14:28:24    630s] (I)       Read nets... (mem=1438.7M)
[12/08 14:28:24    630s] (I)       Done Read nets (cpu=0.030s, mem=1438.7M)
[12/08 14:28:24    630s] (I)       Done Read data from FE (cpu=0.040s, mem=1438.7M)
[12/08 14:28:24    630s] (I)       before initializing RouteDB syMemory usage = 1438.7 MB
[12/08 14:28:24    630s] (I)       Clean congestion better: true
[12/08 14:28:24    630s] (I)       Estimate vias on DPT layer: true
[12/08 14:28:24    630s] (I)       Clean congestion LA rounds: 5
[12/08 14:28:24    630s] (I)       Layer constraints as soft constraints: true
[12/08 14:28:24    630s] (I)       Soft top layer         : true
[12/08 14:28:24    630s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[12/08 14:28:24    630s] (I)       Better NDR handling    : true
[12/08 14:28:24    630s] (I)       Routing cost fix for NDR handling: true
[12/08 14:28:24    630s] (I)       Update initial WL after Phase 1a: true
[12/08 14:28:24    630s] (I)       Block tracks for preroutes: true
[12/08 14:28:24    630s] (I)       Assign IRoute by net group key: true
[12/08 14:28:24    630s] (I)       Block unroutable channels: true
[12/08 14:28:24    630s] (I)       Block unroutable channel fix: true
[12/08 14:28:24    630s] (I)       Block unroutable channels 3D: true
[12/08 14:28:24    630s] (I)       Check blockage within NDR space in TA: true
[12/08 14:28:24    630s] (I)       Handle EOL spacing     : true
[12/08 14:28:24    630s] (I)       Honor MSV route constraint: false
[12/08 14:28:24    630s] (I)       Maximum routing layer  : 10
[12/08 14:28:24    630s] (I)       Minimum routing layer  : 2
[12/08 14:28:24    630s] (I)       Supply scale factor H  : 1.00
[12/08 14:28:24    630s] (I)       Supply scale factor V  : 1.00
[12/08 14:28:24    630s] (I)       Tracks used by clock wire: 0
[12/08 14:28:24    630s] (I)       Reverse direction      : 
[12/08 14:28:24    630s] (I)       Honor partition pin guides: true
[12/08 14:28:24    630s] (I)       Route selected nets only: true
[12/08 14:28:24    630s] (I)       Route secondary PG pins: false
[12/08 14:28:24    630s] (I)       Second PG max fanout   : 2147483647
[12/08 14:28:24    630s] (I)       Refine MST             : true
[12/08 14:28:24    630s] (I)       Honor PRL              : true
[12/08 14:28:24    630s] (I)       Strong congestion aware: true
[12/08 14:28:24    630s] (I)       Improved initial location for IRoutes: true
[12/08 14:28:24    630s] (I)       Multi panel TA         : true
[12/08 14:28:24    630s] (I)       Penalize wire overlap  : true
[12/08 14:28:24    630s] (I)       Expand small instance blockage: true
[12/08 14:28:24    630s] (I)       Reduce via in TA       : true
[12/08 14:28:24    630s] (I)       SS-aware routing       : true
[12/08 14:28:24    630s] (I)       Improve tree edge sharing: true
[12/08 14:28:24    630s] (I)       Improve 2D via estimation: true
[12/08 14:28:24    630s] (I)       Refine Steiner tree    : true
[12/08 14:28:24    630s] (I)       Build spine tree       : true
[12/08 14:28:24    630s] (I)       Model pass through capacity: true
[12/08 14:28:24    630s] (I)       Extend blockages by a half GCell: true
[12/08 14:28:24    630s] (I)       Partial layer blockage modeling: true
[12/08 14:28:24    630s] (I)       Consider pin shapes    : true
[12/08 14:28:24    630s] (I)       Consider pin shapes for all nodes: true
[12/08 14:28:24    630s] (I)       Consider NR APA        : true
[12/08 14:28:24    630s] (I)       Consider IO pin shape  : true
[12/08 14:28:24    630s] (I)       Fix pin connection bug : true
[12/08 14:28:24    630s] (I)       Consider layer RC for local wires: true
[12/08 14:28:24    630s] (I)       LA-aware pin escape length: 2
[12/08 14:28:24    630s] (I)       Split for must join    : true
[12/08 14:28:24    630s] (I)       Route guide main branches file: /tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/.rgftsaq8W.trunk.1
[12/08 14:28:24    630s] (I)       Route guide min downstream WL type: SUBTREE
[12/08 14:28:24    630s] (I)       Routing effort level   : 10000
[12/08 14:28:24    630s] (I)       Special modeling for N7: 0
[12/08 14:28:24    630s] (I)       Special modeling for N6: 0
[12/08 14:28:24    630s] (I)       N3 special modeling    : 0
[12/08 14:28:24    630s] (I)       Special modeling for N5 v6: 0
[12/08 14:28:24    630s] (I)       Special settings for S4 designs: 0
[12/08 14:28:24    630s] (I)       Special settings for S5 designs v2: 0
[12/08 14:28:24    630s] (I)       Special settings for S7 designs: 0
[12/08 14:28:24    630s] (I)       Prefer layer length threshold: 8
[12/08 14:28:24    630s] (I)       Overflow penalty cost  : 10
[12/08 14:28:24    630s] (I)       A-star cost            : 0.30
[12/08 14:28:24    630s] (I)       Misalignment cost      : 10.00
[12/08 14:28:24    630s] (I)       Threshold for short IRoute: 6
[12/08 14:28:24    630s] (I)       Via cost during post routing: 1.00
[12/08 14:28:24    630s] (I)       Layer congestion ratio : 1.00
[12/08 14:28:24    630s] (I)       source-to-sink ratio   : 0.30
[12/08 14:28:24    630s] (I)       Scenic ratio bound     : 3.00
[12/08 14:28:24    630s] (I)       Segment layer relax scenic ratio: 1.25
[12/08 14:28:24    630s] (I)       Source-sink aware LA ratio: 0.50
[12/08 14:28:24    630s] (I)       PG-aware similar topology routing: true
[12/08 14:28:24    630s] (I)       Maze routing via cost fix: true
[12/08 14:28:24    630s] (I)       Apply PRL on PG terms  : true
[12/08 14:28:24    630s] (I)       Apply PRL on obs objects: true
[12/08 14:28:24    630s] (I)       Handle range-type spacing rules: true
[12/08 14:28:24    630s] (I)       Apply function for special wires: true
[12/08 14:28:24    630s] (I)       Layer by layer blockage reading: true
[12/08 14:28:24    630s] (I)       Offset calculation fix : true
[12/08 14:28:24    630s] (I)       Parallel spacing query fix: true
[12/08 14:28:24    630s] (I)       Force source to root IR: true
[12/08 14:28:24    630s] (I)       Layer Weights          : L2:4 L3:2.5
[12/08 14:28:24    630s] (I)       Route stripe layer range: 
[12/08 14:28:24    630s] (I)       Honor partition fences : 
[12/08 14:28:24    630s] (I)       Honor partition pin    : 
[12/08 14:28:24    630s] (I)       Honor partition fences with feedthrough: 
[12/08 14:28:24    630s] (I)       Do not relax to DPT layer: true
[12/08 14:28:24    630s] (I)       Pass through capacity modeling: true
[12/08 14:28:24    630s] (I)       Counted 2660 PG shapes. We will not process PG shapes layer by layer.
[12/08 14:28:24    630s] (I)       build grid graph
[12/08 14:28:24    630s] (I)       build grid graph start
[12/08 14:28:24    630s] [NR-eGR] Track table information for default rule: 
[12/08 14:28:24    630s] [NR-eGR] Metal1 has no routable track
[12/08 14:28:24    630s] [NR-eGR] Metal2 has single uniform track structure
[12/08 14:28:24    630s] [NR-eGR] Metal3 has single uniform track structure
[12/08 14:28:24    630s] [NR-eGR] Metal4 has single uniform track structure
[12/08 14:28:24    630s] [NR-eGR] Metal5 has single uniform track structure
[12/08 14:28:24    630s] [NR-eGR] Metal6 has single uniform track structure
[12/08 14:28:24    630s] [NR-eGR] Metal7 has single uniform track structure
[12/08 14:28:24    630s] [NR-eGR] Metal8 has single uniform track structure
[12/08 14:28:24    630s] [NR-eGR] Metal9 has single uniform track structure
[12/08 14:28:24    630s] [NR-eGR] Metal10 has single uniform track structure
[12/08 14:28:24    630s] (I)       build grid graph end
[12/08 14:28:24    630s] (I)       ===========================================================================
[12/08 14:28:24    630s] (I)       == Report All Rule Vias ==
[12/08 14:28:24    630s] (I)       ===========================================================================
[12/08 14:28:24    630s] (I)        Via Rule : (Default)
[12/08 14:28:24    630s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:24    630s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:24    630s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[12/08 14:28:24    630s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[12/08 14:28:24    630s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[12/08 14:28:24    630s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[12/08 14:28:24    630s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[12/08 14:28:24    630s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[12/08 14:28:24    630s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[12/08 14:28:24    630s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[12/08 14:28:24    630s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[12/08 14:28:24    630s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[12/08 14:28:24    630s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)       ===========================================================================
[12/08 14:28:24    630s] (I)        Via Rule : LEFSpecialRouteSpec
[12/08 14:28:24    630s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:24    630s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:24    630s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)       ===========================================================================
[12/08 14:28:24    630s] (I)        Via Rule : VLMDefaultSetup
[12/08 14:28:24    630s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:24    630s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:24    630s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)       ===========================================================================
[12/08 14:28:24    630s] (I)        Via Rule : NDRSTEP13
[12/08 14:28:24    630s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:24    630s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:24    630s] (I)        1    1 : M2_M1_HV                    5 : M2_M1_2x1_HV_E           
[12/08 14:28:24    630s] (I)        2    9 : M3_M2_VH                   15 : M3_M2_2x1_VH_E           
[12/08 14:28:24    630s] (I)        3   19 : M4_M3_HV                   25 : M4_M3_2x1_HV_E           
[12/08 14:28:24    630s] (I)        4   29 : M5_M4_VH                   35 : M5_M4_2x1_VH_E           
[12/08 14:28:24    630s] (I)        5   39 : M6_M5_HV                   45 : M6_M5_2x1_HV_E           
[12/08 14:28:24    630s] (I)        6   49 : M7_M6_VH                   55 : M7_M6_2x1_VH_E           
[12/08 14:28:24    630s] (I)        7   59 : M8_M7_HV                   65 : M8_M7_2x1_HV_E           
[12/08 14:28:24    630s] (I)        8   69 : M9_M8_VH                   75 : M9_M8_2x1_VH_E           
[12/08 14:28:24    630s] (I)        9   79 : M10_M9_HV                  83 : M10_M9_2x1_HV_E          
[12/08 14:28:24    630s] (I)       10   87 : M11_M10_VH                 93 : M11_M10_2x1_VH_E         
[12/08 14:28:24    630s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:24    630s] (I)       ===========================================================================
[12/08 14:28:24    630s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Num PG vias on layer 1 : 0
[12/08 14:28:24    630s] (I)       Num PG vias on layer 2 : 0
[12/08 14:28:24    630s] (I)       Num PG vias on layer 3 : 0
[12/08 14:28:24    630s] (I)       Num PG vias on layer 4 : 0
[12/08 14:28:24    630s] (I)       Num PG vias on layer 5 : 0
[12/08 14:28:24    630s] (I)       Num PG vias on layer 6 : 0
[12/08 14:28:24    630s] (I)       Num PG vias on layer 7 : 0
[12/08 14:28:24    630s] (I)       Num PG vias on layer 8 : 0
[12/08 14:28:24    630s] (I)       Num PG vias on layer 9 : 0
[12/08 14:28:24    630s] (I)       Num PG vias on layer 10 : 0
[12/08 14:28:24    630s] [NR-eGR] Read 8909 PG shapes
[12/08 14:28:24    630s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] [NR-eGR] #Routing Blockages  : 0
[12/08 14:28:24    630s] [NR-eGR] #Instance Blockages : 0
[12/08 14:28:24    630s] [NR-eGR] #PG Blockages       : 8909
[12/08 14:28:24    630s] [NR-eGR] #Bump Blockages     : 0
[12/08 14:28:24    630s] [NR-eGR] #Boundary Blockages : 0
[12/08 14:28:24    630s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/08 14:28:24    630s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/08 14:28:24    630s] (I)       readDataFromPlaceDB
[12/08 14:28:24    630s] (I)       Read net information..
[12/08 14:28:24    630s] [NR-eGR] Read numTotalNets=12893  numIgnoredNets=12835
[12/08 14:28:24    630s] (I)       Read testcase time = 0.000 seconds
[12/08 14:28:24    630s] 
[12/08 14:28:24    630s] [NR-eGR] Connected 0 must-join pins/ports
[12/08 14:28:24    630s] (I)       early_global_route_priority property id does not exist.
[12/08 14:28:24    630s] (I)       Start initializing grid graph
[12/08 14:28:24    630s] (I)       End initializing grid graph
[12/08 14:28:24    630s] (I)       Model blockages into capacity
[12/08 14:28:24    630s] (I)       Read Num Blocks=8909  Num Prerouted Wires=0  Num CS=0
[12/08 14:28:24    630s] (I)       Started Modeling ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Started Modeling Layer 1 ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Started Modeling Layer 2 ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Layer 1 (V) : #blockages 500 : #preroutes 0
[12/08 14:28:24    630s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Started Modeling Layer 3 ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Layer 2 (H) : #blockages 1500 : #preroutes 0
[12/08 14:28:24    630s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Started Modeling Layer 4 ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Layer 3 (V) : #blockages 500 : #preroutes 0
[12/08 14:28:24    630s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Started Modeling Layer 5 ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Layer 4 (H) : #blockages 1500 : #preroutes 0
[12/08 14:28:24    630s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Started Modeling Layer 6 ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Layer 5 (V) : #blockages 500 : #preroutes 0
[12/08 14:28:24    630s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Started Modeling Layer 7 ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Layer 6 (H) : #blockages 1500 : #preroutes 0
[12/08 14:28:24    630s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Started Modeling Layer 8 ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Layer 7 (V) : #blockages 500 : #preroutes 0
[12/08 14:28:24    630s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Started Modeling Layer 9 ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Layer 8 (H) : #blockages 1500 : #preroutes 0
[12/08 14:28:24    630s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Started Modeling Layer 10 ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Layer 9 (V) : #blockages 909 : #preroutes 0
[12/08 14:28:24    630s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Moved 0 terms for better access 
[12/08 14:28:24    630s] (I)       Number of ignored nets = 0
[12/08 14:28:24    630s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/08 14:28:24    630s] (I)       Number of clock nets = 58.  Ignored: No
[12/08 14:28:24    630s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/08 14:28:24    630s] (I)       Number of special nets = 0.  Ignored: Yes
[12/08 14:28:24    630s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/08 14:28:24    630s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/08 14:28:24    630s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/08 14:28:24    630s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/08 14:28:24    630s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/08 14:28:24    630s] [NR-eGR] There are 58 clock nets ( 58 with NDR ).
[12/08 14:28:24    630s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1438.7 MB
[12/08 14:28:24    630s] (I)       Ndr track 0 does not exist
[12/08 14:28:24    630s] (I)       Ndr track 0 does not exist
[12/08 14:28:24    630s] (I)       Layer1  viaCost=200.00
[12/08 14:28:24    630s] (I)       Layer2  viaCost=200.00
[12/08 14:28:24    630s] (I)       Layer3  viaCost=200.00
[12/08 14:28:24    630s] (I)       Layer4  viaCost=200.00
[12/08 14:28:24    630s] (I)       Layer5  viaCost=200.00
[12/08 14:28:24    630s] (I)       Layer6  viaCost=200.00
[12/08 14:28:24    630s] (I)       Layer7  viaCost=200.00
[12/08 14:28:24    630s] (I)       Layer8  viaCost=200.00
[12/08 14:28:24    630s] (I)       Layer9  viaCost=200.00
[12/08 14:28:24    630s] (I)       ---------------------Grid Graph Info--------------------
[12/08 14:28:24    630s] (I)       Routing area        : (0, 0) - (490000, 484120)
[12/08 14:28:24    630s] (I)       Core area           : (30000, 30020) - (460000, 454100)
[12/08 14:28:24    630s] (I)       Site width          :   400  (dbu)
[12/08 14:28:24    630s] (I)       Row height          :  3420  (dbu)
[12/08 14:28:24    630s] (I)       GCell width         :  3420  (dbu)
[12/08 14:28:24    630s] (I)       GCell height        :  3420  (dbu)
[12/08 14:28:24    630s] (I)       Grid                :   143   141    10
[12/08 14:28:24    630s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/08 14:28:24    630s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420
[12/08 14:28:24    630s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0
[12/08 14:28:24    630s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440
[12/08 14:28:24    630s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400
[12/08 14:28:24    630s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840
[12/08 14:28:24    630s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000
[12/08 14:28:24    630s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200
[12/08 14:28:24    630s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42
[12/08 14:28:24    630s] (I)       Total num of tracks :     0  1225  1274  1225  1274  1225  1274  1225  1274   489
[12/08 14:28:24    630s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/08 14:28:24    630s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/08 14:28:24    630s] (I)       --------------------------------------------------------
[12/08 14:28:24    630s] 
[12/08 14:28:24    630s] [NR-eGR] ============ Routing rule table ============
[12/08 14:28:24    630s] [NR-eGR] Rule id: 0  Nets: 58 
[12/08 14:28:24    630s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/08 14:28:24    630s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000
[12/08 14:28:24    630s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[12/08 14:28:24    630s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:28:24    630s] [NR-eGR] Rule id: 1  Nets: 0 
[12/08 14:28:24    630s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/08 14:28:24    630s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000
[12/08 14:28:24    630s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:28:24    630s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:28:24    630s] [NR-eGR] ========================================
[12/08 14:28:24    630s] [NR-eGR] 
[12/08 14:28:24    630s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/08 14:28:24    630s] (I)       blocked tracks on layer2 : = 8500 / 172725 (4.92%)
[12/08 14:28:24    630s] (I)       blocked tracks on layer3 : = 1500 / 182182 (0.82%)
[12/08 14:28:24    630s] (I)       blocked tracks on layer4 : = 8500 / 172725 (4.92%)
[12/08 14:28:24    630s] (I)       blocked tracks on layer5 : = 1500 / 182182 (0.82%)
[12/08 14:28:24    630s] (I)       blocked tracks on layer6 : = 8500 / 172725 (4.92%)
[12/08 14:28:24    630s] (I)       blocked tracks on layer7 : = 1500 / 182182 (0.82%)
[12/08 14:28:24    630s] (I)       blocked tracks on layer8 : = 8500 / 172725 (4.92%)
[12/08 14:28:24    630s] (I)       blocked tracks on layer9 : = 3000 / 182182 (1.65%)
[12/08 14:28:24    630s] (I)       blocked tracks on layer10 : = 4650 / 68949 (6.74%)
[12/08 14:28:24    630s] (I)       After initializing earlyGlobalRoute syMemory usage = 1438.7 MB
[12/08 14:28:24    630s] (I)       Finished Loading and Dumping File ( CPU: 0.11 sec, Real: 0.24 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Started Global Routing ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       ============= Initialization =============
[12/08 14:28:24    630s] (I)       totalPins=2075  totalGlobalPin=2074 (99.95%)
[12/08 14:28:24    630s] (I)       Started Build MST ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Generate topology with single threads
[12/08 14:28:24    630s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       total 2D Cap : 348907 = (180682 H, 168225 V)
[12/08 14:28:24    630s] [NR-eGR] Layer group 1: route 58 net(s) in layer range [3, 4]
[12/08 14:28:24    630s] (I)       ============  Phase 1a Route ============
[12/08 14:28:24    630s] (I)       Started Phase 1a ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Usage: 4496 = (2183 H, 2313 V) = (1.21% H, 1.37% V) = (3.733e+03um H, 3.955e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       ============  Phase 1b Route ============
[12/08 14:28:24    630s] (I)       Usage: 4496 = (2183 H, 2313 V) = (1.21% H, 1.37% V) = (3.733e+03um H, 3.955e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.688160e+03um
[12/08 14:28:24    630s] (I)       ============  Phase 1c Route ============
[12/08 14:28:24    630s] (I)       Usage: 4496 = (2183 H, 2313 V) = (1.21% H, 1.37% V) = (3.733e+03um H, 3.955e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       ============  Phase 1d Route ============
[12/08 14:28:24    630s] (I)       Usage: 4496 = (2183 H, 2313 V) = (1.21% H, 1.37% V) = (3.733e+03um H, 3.955e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       ============  Phase 1e Route ============
[12/08 14:28:24    630s] (I)       Started Phase 1e ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Usage: 4496 = (2183 H, 2313 V) = (1.21% H, 1.37% V) = (3.733e+03um H, 3.955e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.688160e+03um
[12/08 14:28:24    630s] [NR-eGR] 
[12/08 14:28:24    630s] (I)       ============  Phase 1f Route ============
[12/08 14:28:24    630s] (I)       Usage: 4496 = (2183 H, 2313 V) = (1.21% H, 1.37% V) = (3.733e+03um H, 3.955e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       ============  Phase 1g Route ============
[12/08 14:28:24    630s] (I)       Started Post Routing ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Usage: 4480 = (2180 H, 2300 V) = (1.21% H, 1.37% V) = (3.728e+03um H, 3.933e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       numNets=58  numFullyRipUpNets=20  numPartialRipUpNets=20 routedWL=2914
[12/08 14:28:24    630s] [NR-eGR] Create a new net group with 20 nets and layer range [3, 6]
[12/08 14:28:24    630s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 14:28:24    630s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Started Build MST ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Generate topology with single threads
[12/08 14:28:24    630s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       total 2D Cap : 698812 = (361612 H, 337200 V)
[12/08 14:28:24    630s] [NR-eGR] Layer group 2: route 20 net(s) in layer range [3, 6]
[12/08 14:28:24    630s] (I)       ============  Phase 1a Route ============
[12/08 14:28:24    630s] (I)       Started Phase 1a ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Usage: 6053 = (2941 H, 3112 V) = (0.81% H, 0.92% V) = (5.029e+03um H, 5.322e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       ============  Phase 1b Route ============
[12/08 14:28:24    630s] (I)       Usage: 6053 = (2941 H, 3112 V) = (0.81% H, 0.92% V) = (5.029e+03um H, 5.322e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.035063e+04um
[12/08 14:28:24    630s] (I)       ============  Phase 1c Route ============
[12/08 14:28:24    630s] (I)       Usage: 6053 = (2941 H, 3112 V) = (0.81% H, 0.92% V) = (5.029e+03um H, 5.322e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       ============  Phase 1d Route ============
[12/08 14:28:24    630s] (I)       Usage: 6053 = (2941 H, 3112 V) = (0.81% H, 0.92% V) = (5.029e+03um H, 5.322e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       ============  Phase 1e Route ============
[12/08 14:28:24    630s] (I)       Started Phase 1e ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Usage: 6053 = (2941 H, 3112 V) = (0.81% H, 0.92% V) = (5.029e+03um H, 5.322e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.035063e+04um
[12/08 14:28:24    630s] [NR-eGR] 
[12/08 14:28:24    630s] (I)       ============  Phase 1f Route ============
[12/08 14:28:24    630s] (I)       Usage: 6053 = (2941 H, 3112 V) = (0.81% H, 0.92% V) = (5.029e+03um H, 5.322e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       ============  Phase 1g Route ============
[12/08 14:28:24    630s] (I)       Started Post Routing ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Usage: 6046 = (2938 H, 3108 V) = (0.81% H, 0.92% V) = (5.024e+03um H, 5.315e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       numNets=20  numFullyRipUpNets=20  numPartialRipUpNets=20 routedWL=0
[12/08 14:28:24    630s] [NR-eGR] Create a new net group with 20 nets and layer range [3, 8]
[12/08 14:28:24    630s] (I)       Started Build MST ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Generate topology with single threads
[12/08 14:28:24    630s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       total 2D Cap : 1048215 = (542542 H, 505673 V)
[12/08 14:28:24    630s] [NR-eGR] Layer group 3: route 20 net(s) in layer range [3, 8]
[12/08 14:28:24    630s] (I)       ============  Phase 1a Route ============
[12/08 14:28:24    630s] (I)       Started Phase 1a ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Usage: 7619 = (3699 H, 3920 V) = (0.68% H, 0.78% V) = (6.325e+03um H, 6.703e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       ============  Phase 1b Route ============
[12/08 14:28:24    630s] (I)       Usage: 7619 = (3699 H, 3920 V) = (0.68% H, 0.78% V) = (6.325e+03um H, 6.703e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.302849e+04um
[12/08 14:28:24    630s] (I)       ============  Phase 1c Route ============
[12/08 14:28:24    630s] (I)       Usage: 7619 = (3699 H, 3920 V) = (0.68% H, 0.78% V) = (6.325e+03um H, 6.703e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       ============  Phase 1d Route ============
[12/08 14:28:24    630s] (I)       Usage: 7619 = (3699 H, 3920 V) = (0.68% H, 0.78% V) = (6.325e+03um H, 6.703e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       ============  Phase 1e Route ============
[12/08 14:28:24    630s] (I)       Started Phase 1e ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Usage: 7619 = (3699 H, 3920 V) = (0.68% H, 0.78% V) = (6.325e+03um H, 6.703e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.302849e+04um
[12/08 14:28:24    630s] [NR-eGR] 
[12/08 14:28:24    630s] (I)       ============  Phase 1f Route ============
[12/08 14:28:24    630s] (I)       Usage: 7619 = (3699 H, 3920 V) = (0.68% H, 0.78% V) = (6.325e+03um H, 6.703e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       ============  Phase 1g Route ============
[12/08 14:28:24    630s] (I)       Started Post Routing ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Usage: 7612 = (3696 H, 3916 V) = (0.68% H, 0.77% V) = (6.320e+03um H, 6.696e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       numNets=20  numFullyRipUpNets=20  numPartialRipUpNets=20 routedWL=0
[12/08 14:28:24    630s] [NR-eGR] Create a new net group with 20 nets and layer range [3, 10]
[12/08 14:28:24    630s] (I)       Started Build MST ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Generate topology with single threads
[12/08 14:28:24    630s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       total 2D Cap : 1291963 = (721972 H, 569991 V)
[12/08 14:28:24    630s] [NR-eGR] Layer group 4: route 20 net(s) in layer range [3, 10]
[12/08 14:28:24    630s] (I)       ============  Phase 1a Route ============
[12/08 14:28:24    630s] (I)       Started Phase 1a ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Usage: 9185 = (4457 H, 4728 V) = (0.62% H, 0.83% V) = (7.621e+03um H, 8.085e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       ============  Phase 1b Route ============
[12/08 14:28:24    630s] (I)       Usage: 9185 = (4457 H, 4728 V) = (0.62% H, 0.83% V) = (7.621e+03um H, 8.085e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.570635e+04um
[12/08 14:28:24    630s] (I)       ============  Phase 1c Route ============
[12/08 14:28:24    630s] (I)       Usage: 9185 = (4457 H, 4728 V) = (0.62% H, 0.83% V) = (7.621e+03um H, 8.085e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       ============  Phase 1d Route ============
[12/08 14:28:24    630s] (I)       Usage: 9185 = (4457 H, 4728 V) = (0.62% H, 0.83% V) = (7.621e+03um H, 8.085e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       ============  Phase 1e Route ============
[12/08 14:28:24    630s] (I)       Started Phase 1e ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Usage: 9185 = (4457 H, 4728 V) = (0.62% H, 0.83% V) = (7.621e+03um H, 8.085e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.570635e+04um
[12/08 14:28:24    630s] [NR-eGR] 
[12/08 14:28:24    630s] (I)       ============  Phase 1f Route ============
[12/08 14:28:24    630s] (I)       Usage: 9185 = (4457 H, 4728 V) = (0.62% H, 0.83% V) = (7.621e+03um H, 8.085e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       ============  Phase 1g Route ============
[12/08 14:28:24    630s] (I)       Started Post Routing ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Usage: 9178 = (4456 H, 4722 V) = (0.62% H, 0.83% V) = (7.620e+03um H, 8.075e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       numNets=20  numFullyRipUpNets=0  numPartialRipUpNets=11 routedWL=721
[12/08 14:28:24    630s] [NR-eGR] Create a new net group with 11 nets and layer range [2, 10]
[12/08 14:28:24    630s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 14:28:24    630s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Started Build MST ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Generate topology with single threads
[12/08 14:28:24    630s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       total 2D Cap : 1460690 = (721972 H, 738718 V)
[12/08 14:28:24    630s] [NR-eGR] Layer group 5: route 11 net(s) in layer range [2, 10]
[12/08 14:28:24    630s] (I)       ============  Phase 1a Route ============
[12/08 14:28:24    630s] (I)       Started Phase 1a ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Usage: 10833 = (5227 H, 5606 V) = (0.72% H, 0.76% V) = (8.938e+03um H, 9.586e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       ============  Phase 1b Route ============
[12/08 14:28:24    630s] (I)       Usage: 10833 = (5227 H, 5606 V) = (0.72% H, 0.76% V) = (8.938e+03um H, 9.586e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.852443e+04um
[12/08 14:28:24    630s] (I)       ============  Phase 1c Route ============
[12/08 14:28:24    630s] (I)       Usage: 10833 = (5227 H, 5606 V) = (0.72% H, 0.76% V) = (8.938e+03um H, 9.586e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       ============  Phase 1d Route ============
[12/08 14:28:24    630s] (I)       Usage: 10833 = (5227 H, 5606 V) = (0.72% H, 0.76% V) = (8.938e+03um H, 9.586e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       ============  Phase 1e Route ============
[12/08 14:28:24    630s] (I)       Started Phase 1e ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Usage: 10833 = (5227 H, 5606 V) = (0.72% H, 0.76% V) = (8.938e+03um H, 9.586e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.852443e+04um
[12/08 14:28:24    630s] [NR-eGR] 
[12/08 14:28:24    630s] (I)       ============  Phase 1f Route ============
[12/08 14:28:24    630s] (I)       Usage: 10833 = (5227 H, 5606 V) = (0.72% H, 0.76% V) = (8.938e+03um H, 9.586e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       ============  Phase 1g Route ============
[12/08 14:28:24    630s] (I)       Started Post Routing ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Usage: 10817 = (5227 H, 5590 V) = (0.72% H, 0.76% V) = (8.938e+03um H, 9.559e+03um V)
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 14:28:24    630s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       
[12/08 14:28:24    630s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/08 14:28:24    630s] [NR-eGR]                        OverCon            
[12/08 14:28:24    630s] [NR-eGR]                         #Gcell     %Gcell
[12/08 14:28:24    630s] [NR-eGR]       Layer                (0)    OverCon 
[12/08 14:28:24    630s] [NR-eGR] ----------------------------------------------
[12/08 14:28:24    630s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:24    630s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:24    630s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:24    630s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:24    630s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:24    630s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:24    630s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:24    630s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:24    630s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:24    630s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:24    630s] [NR-eGR] ----------------------------------------------
[12/08 14:28:24    630s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/08 14:28:24    630s] [NR-eGR] 
[12/08 14:28:24    630s] (I)       Finished Global Routing ( CPU: 0.07 sec, Real: 0.15 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       total 2D Cap : 1468452 = (722472 H, 745980 V)
[12/08 14:28:24    630s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/08 14:28:24    630s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/08 14:28:24    630s] (I)       ============= track Assignment ============
[12/08 14:28:24    630s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Started Greedy Track Assignment ( Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[12/08 14:28:24    630s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] (I)       Run Multi-thread track assignment
[12/08 14:28:24    630s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1438.66 MB )
[12/08 14:28:24    630s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:24    630s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 44798
[12/08 14:28:24    630s] [NR-eGR] Metal2  (2V) length: 6.523764e+04um, number of vias: 62548
[12/08 14:28:24    630s] [NR-eGR] Metal3  (3H) length: 8.614327e+04um, number of vias: 7887
[12/08 14:28:24    630s] [NR-eGR] Metal4  (4V) length: 3.545085e+04um, number of vias: 3512
[12/08 14:28:24    630s] [NR-eGR] Metal5  (5H) length: 2.903654e+04um, number of vias: 436
[12/08 14:28:24    630s] [NR-eGR] Metal6  (6V) length: 4.885095e+03um, number of vias: 68
[12/08 14:28:24    630s] [NR-eGR] Metal7  (7H) length: 9.129000e+02um, number of vias: 28
[12/08 14:28:24    630s] [NR-eGR] Metal8  (8V) length: 1.392150e+02um, number of vias: 11
[12/08 14:28:24    630s] [NR-eGR] Metal9  (9H) length: 1.450000e+02um, number of vias: 3
[12/08 14:28:24    630s] [NR-eGR] Metal10 (10V) length: 2.275000e+00um, number of vias: 3
[12/08 14:28:24    630s] [NR-eGR] Total length: 2.219528e+05um, number of vias: 119294
[12/08 14:28:24    630s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:24    630s] [NR-eGR] Total eGR-routed clock nets wire length: 8.062325e+03um 
[12/08 14:28:24    630s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:24    630s] [NR-eGR] Report for selected net(s) only.
[12/08 14:28:24    630s] [NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 2074
[12/08 14:28:24    630s] [NR-eGR] Metal2  (2V) length: 2.189325e+03um, number of vias: 2518
[12/08 14:28:24    630s] [NR-eGR] Metal3  (3H) length: 3.761000e+03um, number of vias: 811
[12/08 14:28:24    630s] [NR-eGR] Metal4  (4V) length: 1.955000e+03um, number of vias: 18
[12/08 14:28:24    630s] [NR-eGR] Metal5  (5H) length: 1.570000e+02um, number of vias: 0
[12/08 14:28:24    630s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[12/08 14:28:24    630s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[12/08 14:28:24    630s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[12/08 14:28:24    630s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[12/08 14:28:24    630s] [NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[12/08 14:28:24    630s] [NR-eGR] Total length: 8.062325e+03um, number of vias: 5421
[12/08 14:28:24    630s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:24    630s] [NR-eGR] Total routed clock nets wire length: 8.062325e+03um, number of vias: 5421
[12/08 14:28:24    630s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:24    630s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.52 sec, Curr Mem: 1395.66 MB )
[12/08 14:28:24    630s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/.rgftsaq8W
[12/08 14:28:24    630s]         Early Global Route - eGR->NR step done. (took cpu=0:00:00.4 real=0:00:00.6)
[12/08 14:28:24    630s] Set FIXED routing status on 58 net(s)
[12/08 14:28:24    630s]       Routing using eGR only done.
[12/08 14:28:24    630s] Net route status summary:
[12/08 14:28:24    630s]   Clock:        58 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=58, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/08 14:28:24    630s]   Non-clock: 13077 (unrouted=242, trialRouted=12835, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=242, (crossesIlmBoundary AND tooFewTerms=0)])
[12/08 14:28:24    630s] 
[12/08 14:28:24    630s] CCOPT: Done with clock implementation routing.
[12/08 14:28:24    630s] 
[12/08 14:28:24    630s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.6)
[12/08 14:28:24    630s]     Clock implementation routing done.
[12/08 14:28:24    630s]     Leaving CCOpt scope - extractRC...
[12/08 14:28:24    630s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/08 14:28:24    630s] Extraction called for design 'picorv32' of instances=12134 and nets=13135 using extraction engine 'preRoute' .
[12/08 14:28:24    630s] PreRoute RC Extraction called for design picorv32.
[12/08 14:28:24    630s] RC Extraction called in multi-corner(1) mode.
[12/08 14:28:24    630s] RCMode: PreRoute
[12/08 14:28:24    630s]       RC Corner Indexes            0   
[12/08 14:28:24    630s] Capacitance Scaling Factor   : 1.00000 
[12/08 14:28:24    630s] Resistance Scaling Factor    : 1.00000 
[12/08 14:28:24    630s] Clock Cap. Scaling Factor    : 1.00000 
[12/08 14:28:24    630s] Clock Res. Scaling Factor    : 1.00000 
[12/08 14:28:24    630s] Shrink Factor                : 1.00000
[12/08 14:28:24    630s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/08 14:28:24    630s] Using Quantus QRC technology file ...
[12/08 14:28:24    630s] LayerId::1 widthSet size::2
[12/08 14:28:24    630s] LayerId::2 widthSet size::2
[12/08 14:28:24    630s] LayerId::3 widthSet size::2
[12/08 14:28:24    630s] LayerId::4 widthSet size::2
[12/08 14:28:24    630s] LayerId::5 widthSet size::2
[12/08 14:28:24    630s] LayerId::6 widthSet size::2
[12/08 14:28:24    630s] LayerId::7 widthSet size::2
[12/08 14:28:24    630s] LayerId::8 widthSet size::2
[12/08 14:28:24    630s] LayerId::9 widthSet size::2
[12/08 14:28:24    630s] LayerId::10 widthSet size::2
[12/08 14:28:24    630s] LayerId::11 widthSet size::2
[12/08 14:28:24    630s] Updating RC grid for preRoute extraction ...
[12/08 14:28:24    630s] Initializing multi-corner resistance tables ...
[12/08 14:28:24    630s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1395.660M)
[12/08 14:28:24    630s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/08 14:28:24    630s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:24    630s] OPERPROF: Starting DPlace-Init at level 1, MEM:1395.7M
[12/08 14:28:24    630s] #spOpts: N=45 mergeVia=F 
[12/08 14:28:25    630s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1395.7M
[12/08 14:28:25    630s] OPERPROF:     Starting CMU at level 3, MEM:1395.7M
[12/08 14:28:25    630s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1395.7M
[12/08 14:28:25    630s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:1395.7M
[12/08 14:28:25    630s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1395.7MB).
[12/08 14:28:25    630s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.078, MEM:1395.7M
[12/08 14:28:25    630s]     Calling post conditioning for eGRPC...
[12/08 14:28:25    630s]       eGRPC...
[12/08 14:28:25    630s]         eGRPC active optimizations:
[12/08 14:28:25    630s]          - Move Down
[12/08 14:28:25    630s]          - Downsizing before DRV sizing
[12/08 14:28:25    630s]          - DRV fixing with cell sizing
[12/08 14:28:25    630s]          - Move to fanout
[12/08 14:28:25    630s]          - Cloning
[12/08 14:28:25    630s]         
[12/08 14:28:25    630s]         Currently running CTS, using active skew data
[12/08 14:28:25    630s]         Reset bufferability constraints...
[12/08 14:28:25    630s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/08 14:28:25    630s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[12/08 14:28:25    630s] End AAE Lib Interpolated Model. (MEM=1395.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 14:28:25    631s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:25    631s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:25    631s]         Clock DAG stats eGRPC initial state:
[12/08 14:28:25    631s]           cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:25    631s]           cell areas       : b=135.090um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.090um^2
[12/08 14:28:25    631s]           cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:25    631s]           sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:25    631s]           wire capacitance : top=0.000pF, trunk=0.071pF, leaf=0.571pF, total=0.642pF
[12/08 14:28:25    631s]           wire lengths     : top=0.000um, trunk=1014.490um, leaf=7047.835um, total=8062.325um
[12/08 14:28:25    631s]           hp wire lengths  : top=0.000um, trunk=713.240um, leaf=2884.270um, total=3597.510um
[12/08 14:28:25    631s]         Clock DAG net violations eGRPC initial state:
[12/08 14:28:25    631s]           Remaining Transition : {count=2, worst=[0.004ns, 0.002ns]} avg=0.003ns sd=0.001ns sum=0.006ns
[12/08 14:28:25    631s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/08 14:28:25    631s]           Trunk : target=0.150ns count=7 avg=0.113ns sd=0.023ns min=0.073ns max=0.136ns {1 <= 0.090ns, 2 <= 0.120ns, 2 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:25    631s]           Leaf  : target=0.150ns count=51 avg=0.139ns sd=0.006ns min=0.125ns max=0.154ns {0 <= 0.090ns, 0 <= 0.120ns, 14 <= 0.135ns, 26 <= 0.142ns, 9 <= 0.150ns} {2 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
[12/08 14:28:25    631s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/08 14:28:25    631s]            Bufs: CLKBUFX4: 53 CLKBUFX3: 4 
[12/08 14:28:25    631s]         Primary reporting skew groups eGRPC initial state:
[12/08 14:28:25    631s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.447, max=0.475, avg=0.459, sd=0.008], skew [0.028 vs 0.122], 100% {0.447, 0.475} (wid=0.004 ws=0.003) (gid=0.473 gs=0.026)
[12/08 14:28:25    631s]       min path sink: reg_op2_reg[28]/CK
[12/08 14:28:25    631s]       max path sink: cpuregs_reg[14][9]/CK
[12/08 14:28:25    631s]         Skew group summary eGRPC initial state:
[12/08 14:28:25    631s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.447, max=0.475, avg=0.459, sd=0.008], skew [0.028 vs 0.122], 100% {0.447, 0.475} (wid=0.004 ws=0.003) (gid=0.473 gs=0.026)
[12/08 14:28:25    631s]         Moving buffers...
[12/08 14:28:25    631s]         Violation analysis...
[12/08 14:28:25    631s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:25    631s]         Clock DAG stats eGRPC after moving buffers:
[12/08 14:28:25    631s]           cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:25    631s]           cell areas       : b=135.090um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.090um^2
[12/08 14:28:25    631s]           cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:25    631s]           sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:25    631s]           wire capacitance : top=0.000pF, trunk=0.071pF, leaf=0.571pF, total=0.642pF
[12/08 14:28:25    631s]           wire lengths     : top=0.000um, trunk=1014.490um, leaf=7047.835um, total=8062.325um
[12/08 14:28:25    631s]           hp wire lengths  : top=0.000um, trunk=713.240um, leaf=2884.270um, total=3597.510um
[12/08 14:28:25    631s]         Clock DAG net violations eGRPC after moving buffers:
[12/08 14:28:25    631s]           Remaining Transition : {count=2, worst=[0.004ns, 0.002ns]} avg=0.003ns sd=0.001ns sum=0.006ns
[12/08 14:28:25    631s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[12/08 14:28:25    631s]           Trunk : target=0.150ns count=7 avg=0.113ns sd=0.023ns min=0.073ns max=0.136ns {1 <= 0.090ns, 2 <= 0.120ns, 2 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:25    631s]           Leaf  : target=0.150ns count=51 avg=0.139ns sd=0.006ns min=0.125ns max=0.154ns {0 <= 0.090ns, 0 <= 0.120ns, 14 <= 0.135ns, 26 <= 0.142ns, 9 <= 0.150ns} {2 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
[12/08 14:28:25    631s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[12/08 14:28:25    631s]            Bufs: CLKBUFX4: 53 CLKBUFX3: 4 
[12/08 14:28:25    631s]         Primary reporting skew groups eGRPC after moving buffers:
[12/08 14:28:25    631s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.447, max=0.475, avg=0.459, sd=0.008], skew [0.028 vs 0.122], 100% {0.447, 0.475} (wid=0.004 ws=0.003) (gid=0.473 gs=0.026)
[12/08 14:28:25    631s]       min path sink: reg_op2_reg[28]/CK
[12/08 14:28:25    631s]       max path sink: cpuregs_reg[14][9]/CK
[12/08 14:28:25    631s]         Skew group summary eGRPC after moving buffers:
[12/08 14:28:25    631s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.447, max=0.475, avg=0.459, sd=0.008], skew [0.028 vs 0.122], 100% {0.447, 0.475} (wid=0.004 ws=0.003) (gid=0.473 gs=0.026)
[12/08 14:28:25    631s]         Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.4)
[12/08 14:28:25    631s]         Initial Pass of Downsizing Clock Tree Cells...
[12/08 14:28:25    631s]         Artificially removing long paths...
[12/08 14:28:25    631s]           Artificially shortened 43 long paths. The largest offset applied was 0.001ns.
[12/08 14:28:25    631s]           
[12/08 14:28:25    631s]           
[12/08 14:28:25    631s]           Skew Group Offsets:
[12/08 14:28:25    631s]           
[12/08 14:28:25    631s]           -----------------------------------------------------------------------------------------------------------------
[12/08 14:28:25    631s]           Skew Group                             Num.     Num.       Offset        Max        Previous Max.    Current Max.
[12/08 14:28:25    631s]                                                  Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[12/08 14:28:25    631s]           -----------------------------------------------------------------------------------------------------------------
[12/08 14:28:25    631s]           clk/default_emulate_constraint_mode    1960       43         2.194%      0.001ns       0.475ns         0.474ns
[12/08 14:28:25    631s]           -----------------------------------------------------------------------------------------------------------------
[12/08 14:28:25    631s]           
[12/08 14:28:25    631s]           Offsets Histogram:
[12/08 14:28:25    631s]           
[12/08 14:28:25    631s]           -------------------------------
[12/08 14:28:25    631s]           From (ns)    To (ns)      Count
[12/08 14:28:25    631s]           -------------------------------
[12/08 14:28:25    631s]           below          0.000        1
[12/08 14:28:25    631s]             0.000      and above     42
[12/08 14:28:25    631s]           -------------------------------
[12/08 14:28:25    631s]           
[12/08 14:28:25    631s]           Mean=0.001ns Median=0.001ns Std.Dev=0.000ns
[12/08 14:28:25    631s]           
[12/08 14:28:25    631s]           
[12/08 14:28:25    631s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:25    631s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:25    631s]         Modifying slew-target multiplier from 1 to 0.9
[12/08 14:28:25    631s]         Downsizing prefiltering...
[12/08 14:28:25    631s]         Downsizing prefiltering done.
[12/08 14:28:25    631s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/08 14:28:25    631s]         DoDownSizing Summary : numSized = 0, numUnchanged = 3, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 53, numSkippedDueToCloseToSkewTarget = 2
[12/08 14:28:25    631s]         CCOpt-eGRPC Downsizing: considered: 3, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 0
[12/08 14:28:25    631s]         Reverting slew-target multiplier from 0.9 to 1
[12/08 14:28:25    631s]         Reverting Artificially removing long paths...
[12/08 14:28:25    631s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/08 14:28:25    631s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:25    631s]         Clock DAG stats eGRPC after downsizing:
[12/08 14:28:25    631s]           cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:25    631s]           cell areas       : b=135.090um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.090um^2
[12/08 14:28:25    631s]           cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:25    631s]           sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:25    631s]           wire capacitance : top=0.000pF, trunk=0.071pF, leaf=0.571pF, total=0.642pF
[12/08 14:28:25    631s]           wire lengths     : top=0.000um, trunk=1014.490um, leaf=7047.835um, total=8062.325um
[12/08 14:28:25    631s]           hp wire lengths  : top=0.000um, trunk=713.240um, leaf=2884.270um, total=3597.510um
[12/08 14:28:25    631s]         Clock DAG net violations eGRPC after downsizing:
[12/08 14:28:25    631s]           Remaining Transition : {count=2, worst=[0.004ns, 0.002ns]} avg=0.003ns sd=0.001ns sum=0.006ns
[12/08 14:28:25    631s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[12/08 14:28:25    631s]           Trunk : target=0.150ns count=7 avg=0.113ns sd=0.023ns min=0.073ns max=0.136ns {1 <= 0.090ns, 2 <= 0.120ns, 2 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:25    631s]           Leaf  : target=0.150ns count=51 avg=0.139ns sd=0.006ns min=0.125ns max=0.154ns {0 <= 0.090ns, 0 <= 0.120ns, 14 <= 0.135ns, 26 <= 0.142ns, 9 <= 0.150ns} {2 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
[12/08 14:28:25    631s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[12/08 14:28:25    631s]            Bufs: CLKBUFX4: 53 CLKBUFX3: 4 
[12/08 14:28:25    631s]         Primary reporting skew groups eGRPC after downsizing:
[12/08 14:28:25    631s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.447, max=0.475, avg=0.459, sd=0.008], skew [0.028 vs 0.122], 100% {0.447, 0.475} (wid=0.004 ws=0.003) (gid=0.473 gs=0.026)
[12/08 14:28:25    631s]       min path sink: reg_op2_reg[28]/CK
[12/08 14:28:25    631s]       max path sink: cpuregs_reg[14][9]/CK
[12/08 14:28:25    631s]         Skew group summary eGRPC after downsizing:
[12/08 14:28:25    631s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.447, max=0.475, avg=0.459, sd=0.008], skew [0.028 vs 0.122], 100% {0.447, 0.475} (wid=0.004 ws=0.003) (gid=0.473 gs=0.026)
[12/08 14:28:25    631s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/08 14:28:25    631s]         Fixing DRVs...
[12/08 14:28:25    631s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/08 14:28:25    631s]         CCOpt-eGRPC: considered: 58, tested: 58, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 1
[12/08 14:28:25    631s]         
[12/08 14:28:25    631s]         PRO Statistics: Fix DRVs (cell sizing):
[12/08 14:28:25    631s]         =======================================
[12/08 14:28:25    631s]         
[12/08 14:28:25    631s]         Cell changes by Net Type:
[12/08 14:28:25    631s]         
[12/08 14:28:25    631s]         ---------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:25    631s]         Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[12/08 14:28:25    631s]         ---------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:25    631s]         top                0                    0                   0            0                    0                   0
[12/08 14:28:25    631s]         trunk              0                    0                   0            0                    0                   0
[12/08 14:28:25    631s]         leaf               2 [100.0%]           1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
[12/08 14:28:25    631s]         ---------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:25    631s]         Total              2 [100.0%]           1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
[12/08 14:28:25    631s]         ---------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:25    631s]         
[12/08 14:28:25    631s]         Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.342um^2 (0.253%)
[12/08 14:28:25    631s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/08 14:28:25    631s]         
[12/08 14:28:25    631s]         Clock DAG stats eGRPC after DRV fixing:
[12/08 14:28:25    631s]           cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:25    631s]           cell areas       : b=135.432um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.432um^2
[12/08 14:28:25    631s]           cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:25    631s]           sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:25    631s]           wire capacitance : top=0.000pF, trunk=0.071pF, leaf=0.571pF, total=0.642pF
[12/08 14:28:25    631s]           wire lengths     : top=0.000um, trunk=1014.490um, leaf=7047.835um, total=8062.325um
[12/08 14:28:25    631s]           hp wire lengths  : top=0.000um, trunk=713.240um, leaf=2884.270um, total=3597.510um
[12/08 14:28:25    631s]         Clock DAG net violations eGRPC after DRV fixing:
[12/08 14:28:25    631s]           Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[12/08 14:28:25    631s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[12/08 14:28:25    631s]           Trunk : target=0.150ns count=7 avg=0.113ns sd=0.023ns min=0.073ns max=0.136ns {1 <= 0.090ns, 2 <= 0.120ns, 2 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:25    631s]           Leaf  : target=0.150ns count=51 avg=0.138ns sd=0.006ns min=0.124ns max=0.152ns {0 <= 0.090ns, 0 <= 0.120ns, 15 <= 0.135ns, 26 <= 0.142ns, 9 <= 0.150ns} {1 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
[12/08 14:28:25    631s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[12/08 14:28:25    631s]            Bufs: CLKBUFX4: 54 CLKBUFX3: 3 
[12/08 14:28:25    631s]         Primary reporting skew groups eGRPC after DRV fixing:
[12/08 14:28:25    631s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.447, max=0.475, avg=0.459, sd=0.008], skew [0.028 vs 0.122], 100% {0.447, 0.475} (wid=0.004 ws=0.003) (gid=0.473 gs=0.026)
[12/08 14:28:25    631s]       min path sink: reg_op2_reg[28]/CK
[12/08 14:28:25    631s]       max path sink: cpuregs_reg[14][9]/CK
[12/08 14:28:25    631s]         Skew group summary eGRPC after DRV fixing:
[12/08 14:28:25    631s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.447, max=0.475, avg=0.459, sd=0.008], skew [0.028 vs 0.122], 100% {0.447, 0.475} (wid=0.004 ws=0.003) (gid=0.473 gs=0.026)
[12/08 14:28:25    631s]         Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:25    631s] 
[12/08 14:28:25    631s] Slew Diagnostics: After DRV fixing
[12/08 14:28:25    631s] ==================================
[12/08 14:28:25    631s] 
[12/08 14:28:25    631s] Global Causes:
[12/08 14:28:25    631s] 
[12/08 14:28:25    631s] -------------------------------------
[12/08 14:28:25    631s] Cause
[12/08 14:28:25    631s] -------------------------------------
[12/08 14:28:25    631s] DRV fixing with buffering is disabled
[12/08 14:28:25    631s] -------------------------------------
[12/08 14:28:25    631s] 
[12/08 14:28:25    631s] Top 5 overslews:
[12/08 14:28:25    631s] 
[12/08 14:28:25    631s] ----------------------------------------------------------------------------
[12/08 14:28:25    631s] Overslew    Causes                                     Driving Pin
[12/08 14:28:25    631s] ----------------------------------------------------------------------------
[12/08 14:28:25    631s] 0.002ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00241/Y
[12/08 14:28:25    631s] ----------------------------------------------------------------------------
[12/08 14:28:25    631s] 
[12/08 14:28:25    631s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/08 14:28:25    631s] 
[12/08 14:28:25    631s] ------------------------------------------
[12/08 14:28:25    631s] Cause                           Occurences
[12/08 14:28:25    631s] ------------------------------------------
[12/08 14:28:25    631s] Inst already optimally sized        1
[12/08 14:28:25    631s] ------------------------------------------
[12/08 14:28:25    631s] 
[12/08 14:28:25    631s] Violation diagnostics counts from the 1 nodes that have violations:
[12/08 14:28:25    631s] 
[12/08 14:28:25    631s] ------------------------------------------
[12/08 14:28:25    631s] Cause                           Occurences
[12/08 14:28:25    631s] ------------------------------------------
[12/08 14:28:25    631s] Inst already optimally sized        1
[12/08 14:28:25    631s] ------------------------------------------
[12/08 14:28:25    631s] 
[12/08 14:28:25    631s]         Reconnecting optimized routes...
[12/08 14:28:25    631s]         Reset timing graph...
[12/08 14:28:25    631s] Ignoring AAE DB Resetting ...
[12/08 14:28:25    631s]         Reset timing graph done.
[12/08 14:28:25    631s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:25    631s]         Violation analysis...
[12/08 14:28:25    631s] End AAE Lib Interpolated Model. (MEM=1433.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 14:28:25    631s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:25    631s]         Moving clock insts towards fanout...
[12/08 14:28:26    631s]         Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=1, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
[12/08 14:28:26    631s]         Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:26    631s] Clock instances to consider for cloning: 0
[12/08 14:28:26    631s]         Reset timing graph...
[12/08 14:28:26    631s] Ignoring AAE DB Resetting ...
[12/08 14:28:26    631s]         Reset timing graph done.
[12/08 14:28:26    631s]         Set dirty flag on 6 insts, 12 nets
[12/08 14:28:26    631s] End AAE Lib Interpolated Model. (MEM=1433.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 14:28:26    631s]         Clock DAG stats before routing clock trees:
[12/08 14:28:26    631s]           cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:26    631s]           cell areas       : b=135.432um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.432um^2
[12/08 14:28:26    631s]           cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:26    631s]           sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:26    631s]           wire capacitance : top=0.000pF, trunk=0.071pF, leaf=0.571pF, total=0.642pF
[12/08 14:28:26    631s]           wire lengths     : top=0.000um, trunk=1014.490um, leaf=7047.835um, total=8062.325um
[12/08 14:28:26    631s]           hp wire lengths  : top=0.000um, trunk=713.240um, leaf=2884.270um, total=3597.510um
[12/08 14:28:26    631s]         Clock DAG net violations before routing clock trees:
[12/08 14:28:26    631s]           Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[12/08 14:28:26    631s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/08 14:28:26    631s]           Trunk : target=0.150ns count=7 avg=0.113ns sd=0.023ns min=0.073ns max=0.136ns {1 <= 0.090ns, 2 <= 0.120ns, 2 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:26    631s]           Leaf  : target=0.150ns count=51 avg=0.138ns sd=0.006ns min=0.124ns max=0.152ns {0 <= 0.090ns, 0 <= 0.120ns, 15 <= 0.135ns, 26 <= 0.142ns, 9 <= 0.150ns} {1 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
[12/08 14:28:26    631s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/08 14:28:26    631s]            Bufs: CLKBUFX4: 54 CLKBUFX3: 3 
[12/08 14:28:26    631s]         Primary reporting skew groups before routing clock trees:
[12/08 14:28:26    631s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.447, max=0.475, avg=0.459, sd=0.008], skew [0.028 vs 0.122], 100% {0.447, 0.475} (wid=0.004 ws=0.003) (gid=0.473 gs=0.026)
[12/08 14:28:26    631s]       min path sink: reg_op2_reg[28]/CK
[12/08 14:28:26    631s]       max path sink: cpuregs_reg[14][9]/CK
[12/08 14:28:26    631s]         Skew group summary before routing clock trees:
[12/08 14:28:26    631s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.447, max=0.475, avg=0.459, sd=0.008], skew [0.028 vs 0.122], 100% {0.447, 0.475} (wid=0.004 ws=0.003) (gid=0.473 gs=0.026)
[12/08 14:28:26    631s]       eGRPC done.
[12/08 14:28:26    631s]     Calling post conditioning for eGRPC done.
[12/08 14:28:26    631s]   eGR Post Conditioning loop iteration 0 done.
[12/08 14:28:26    631s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/08 14:28:26    631s]   Leaving CCOpt scope - ClockRefiner...
[12/08 14:28:26    631s] Assigned high priority to 0 cells.
[12/08 14:28:26    631s]   Performing Single Pass Refine Place.
[12/08 14:28:26    631s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[12/08 14:28:26    631s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1443.4M
[12/08 14:28:26    631s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1443.4M
[12/08 14:28:26    631s] #spOpts: N=45 mergeVia=F 
[12/08 14:28:26    631s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1443.4M
[12/08 14:28:26    631s] Info: 57 insts are soft-fixed.
[12/08 14:28:26    631s] OPERPROF:       Starting CMU at level 4, MEM:1443.4M
[12/08 14:28:26    631s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1443.4M
[12/08 14:28:26    631s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.076, MEM:1443.4M
[12/08 14:28:26    631s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1443.4MB).
[12/08 14:28:26    631s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.090, REAL:0.094, MEM:1443.4M
[12/08 14:28:26    631s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.090, REAL:0.095, MEM:1443.4M
[12/08 14:28:26    631s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94791.7
[12/08 14:28:26    631s] OPERPROF: Starting RefinePlace at level 1, MEM:1443.4M
[12/08 14:28:26    631s] *** Starting refinePlace (0:10:32 mem=1443.4M) ***
[12/08 14:28:26    631s] Total net bbox length = 1.764e+05 (9.490e+04 8.146e+04) (ext = 8.793e+03)
[12/08 14:28:26    631s] Info: 57 insts are soft-fixed.
[12/08 14:28:26    631s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 14:28:26    631s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 14:28:26    631s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1443.4M
[12/08 14:28:26    631s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1443.4M
[12/08 14:28:26    631s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1443.4M
[12/08 14:28:26    631s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1443.4M
[12/08 14:28:26    631s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1443.4M
[12/08 14:28:26    631s] Starting refinePlace ...
[12/08 14:28:26    631s] ** Cut row section cpu time 0:00:00.0.
[12/08 14:28:26    631s]    Spread Effort: high, standalone mode, useDDP on.
[12/08 14:28:26    632s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1443.4MB) @(0:10:32 - 0:10:32).
[12/08 14:28:26    632s] Move report: preRPlace moves 98 insts, mean move: 0.59 um, max move: 2.31 um
[12/08 14:28:26    632s] 	Max move on inst (g188867): (117.60, 62.89) --> (118.20, 64.60)
[12/08 14:28:26    632s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: AOI222X1
[12/08 14:28:26    632s] 	Violation at original loc: Placement Blockage Violation
[12/08 14:28:26    632s] wireLenOptFixPriorityInst 1960 inst fixed
[12/08 14:28:26    632s] 
[12/08 14:28:26    632s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/08 14:28:26    632s] Move report: legalization moves 3 insts, mean move: 1.37 um, max move: 1.71 um
[12/08 14:28:26    632s] 	Max move on inst (g161570): (142.60, 50.92) --> (142.60, 52.63)
[12/08 14:28:26    632s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1446.4MB) @(0:10:32 - 0:10:32).
[12/08 14:28:26    632s] Move report: Detail placement moves 100 insts, mean move: 0.62 um, max move: 2.31 um
[12/08 14:28:26    632s] 	Max move on inst (g188867): (117.60, 62.89) --> (118.20, 64.60)
[12/08 14:28:26    632s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1446.4MB
[12/08 14:28:26    632s] Statistics of distance of Instance movement in refine placement:
[12/08 14:28:26    632s]   maximum (X+Y) =         2.31 um
[12/08 14:28:26    632s]   inst (g188867) with max move: (117.6, 62.89) -> (118.2, 64.6)
[12/08 14:28:26    632s]   mean    (X+Y) =         0.62 um
[12/08 14:28:26    632s] Summary Report:
[12/08 14:28:26    632s] Instances move: 100 (out of 12134 movable)
[12/08 14:28:26    632s] Instances flipped: 0
[12/08 14:28:26    632s] Mean displacement: 0.62 um
[12/08 14:28:26    632s] Max displacement: 2.31 um (Instance: g188867) (117.6, 62.89) -> (118.2, 64.6)
[12/08 14:28:26    632s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: AOI222X1
[12/08 14:28:26    632s] 	Violation at original loc: Placement Blockage Violation
[12/08 14:28:26    632s] Total instances moved : 100
[12/08 14:28:26    632s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.340, REAL:0.342, MEM:1446.4M
[12/08 14:28:26    632s] Total net bbox length = 1.764e+05 (9.492e+04 8.147e+04) (ext = 8.793e+03)
[12/08 14:28:26    632s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1446.4MB
[12/08 14:28:26    632s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1446.4MB) @(0:10:32 - 0:10:32).
[12/08 14:28:26    632s] *** Finished refinePlace (0:10:32 mem=1446.4M) ***
[12/08 14:28:26    632s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94791.7
[12/08 14:28:26    632s] OPERPROF: Finished RefinePlace at level 1, CPU:0.370, REAL:0.383, MEM:1446.4M
[12/08 14:28:26    632s]   Moved 20, flipped 0 and cell swapped 0 of 2017 clock instance(s) during refinement.
[12/08 14:28:26    632s]   The largest move was 0.8 microns for cpuregs_reg[26][22].
[12/08 14:28:26    632s] Moved 0 and flipped 0 of 57 clock instances (excluding sinks) during refinement
[12/08 14:28:26    632s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[12/08 14:28:26    632s] Moved 20 and flipped 0 of 1960 clock sinks during refinement.
[12/08 14:28:26    632s] The largest move for clock sinks was 0.8 microns. The inst with this movement was cpuregs_reg[26][22]
[12/08 14:28:26    632s] Revert refine place priority changes on 0 cells.
[12/08 14:28:26    632s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/08 14:28:26    632s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:02.0 real=0:00:02.7)
[12/08 14:28:26    632s]   CCOpt::Phase::Routing...
[12/08 14:28:26    632s]   Clock implementation routing...
[12/08 14:28:26    632s]     Leaving CCOpt scope - Routing Tools...
[12/08 14:28:26    632s] Net route status summary:
[12/08 14:28:26    632s]   Clock:        58 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=58, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/08 14:28:26    632s]   Non-clock: 13077 (unrouted=242, trialRouted=12835, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=242, (crossesIlmBoundary AND tooFewTerms=0)])
[12/08 14:28:26    632s]     Routing using eGR in eGR->NR Step...
[12/08 14:28:26    632s]       Early Global Route - eGR->NR step...
[12/08 14:28:26    632s] (ccopt eGR): There are 58 nets for routing of which 58 have one or more fixed wires.
[12/08 14:28:26    632s] (ccopt eGR): Start to route 58 all nets
[12/08 14:28:26    632s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1436.87 MB )
[12/08 14:28:26    632s] (I)       Started Loading and Dumping File ( Curr Mem: 1436.87 MB )
[12/08 14:28:26    632s] (I)       Reading DB...
[12/08 14:28:26    632s] (I)       Read data from FE... (mem=1436.9M)
[12/08 14:28:26    632s] (I)       Read nodes and places... (mem=1436.9M)
[12/08 14:28:26    632s] (I)       Done Read nodes and places (cpu=0.020s, mem=1436.9M)
[12/08 14:28:26    632s] (I)       Read nets... (mem=1436.9M)
[12/08 14:28:26    632s] (I)       Done Read nets (cpu=0.020s, mem=1436.9M)
[12/08 14:28:26    632s] (I)       Done Read data from FE (cpu=0.040s, mem=1436.9M)
[12/08 14:28:26    632s] (I)       before initializing RouteDB syMemory usage = 1436.9 MB
[12/08 14:28:26    632s] (I)       Clean congestion better: true
[12/08 14:28:26    632s] (I)       Estimate vias on DPT layer: true
[12/08 14:28:26    632s] (I)       Clean congestion LA rounds: 5
[12/08 14:28:26    632s] (I)       Layer constraints as soft constraints: true
[12/08 14:28:26    632s] (I)       Soft top layer         : true
[12/08 14:28:26    632s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[12/08 14:28:26    632s] (I)       Better NDR handling    : true
[12/08 14:28:26    632s] (I)       Routing cost fix for NDR handling: true
[12/08 14:28:26    632s] (I)       Update initial WL after Phase 1a: true
[12/08 14:28:26    632s] (I)       Block tracks for preroutes: true
[12/08 14:28:26    632s] (I)       Assign IRoute by net group key: true
[12/08 14:28:26    632s] (I)       Block unroutable channels: true
[12/08 14:28:26    632s] (I)       Block unroutable channel fix: true
[12/08 14:28:26    632s] (I)       Block unroutable channels 3D: true
[12/08 14:28:26    632s] (I)       Check blockage within NDR space in TA: true
[12/08 14:28:26    632s] (I)       Handle EOL spacing     : true
[12/08 14:28:26    632s] (I)       Honor MSV route constraint: false
[12/08 14:28:26    632s] (I)       Maximum routing layer  : 10
[12/08 14:28:26    632s] (I)       Minimum routing layer  : 2
[12/08 14:28:26    632s] (I)       Supply scale factor H  : 1.00
[12/08 14:28:26    632s] (I)       Supply scale factor V  : 1.00
[12/08 14:28:26    632s] (I)       Tracks used by clock wire: 0
[12/08 14:28:26    632s] (I)       Reverse direction      : 
[12/08 14:28:26    632s] (I)       Honor partition pin guides: true
[12/08 14:28:26    632s] (I)       Route selected nets only: true
[12/08 14:28:26    632s] (I)       Route secondary PG pins: false
[12/08 14:28:26    632s] (I)       Second PG max fanout   : 2147483647
[12/08 14:28:26    632s] (I)       Refine MST             : true
[12/08 14:28:26    632s] (I)       Honor PRL              : true
[12/08 14:28:26    632s] (I)       Strong congestion aware: true
[12/08 14:28:26    632s] (I)       Improved initial location for IRoutes: true
[12/08 14:28:26    632s] (I)       Multi panel TA         : true
[12/08 14:28:26    632s] (I)       Penalize wire overlap  : true
[12/08 14:28:26    632s] (I)       Expand small instance blockage: true
[12/08 14:28:26    632s] (I)       Reduce via in TA       : true
[12/08 14:28:26    632s] (I)       SS-aware routing       : true
[12/08 14:28:26    632s] (I)       Improve tree edge sharing: true
[12/08 14:28:26    632s] (I)       Improve 2D via estimation: true
[12/08 14:28:26    632s] (I)       Refine Steiner tree    : true
[12/08 14:28:26    632s] (I)       Build spine tree       : true
[12/08 14:28:26    632s] (I)       Model pass through capacity: true
[12/08 14:28:26    632s] (I)       Extend blockages by a half GCell: true
[12/08 14:28:26    632s] (I)       Partial layer blockage modeling: true
[12/08 14:28:26    632s] (I)       Consider pin shapes    : true
[12/08 14:28:26    632s] (I)       Consider pin shapes for all nodes: true
[12/08 14:28:26    632s] (I)       Consider NR APA        : true
[12/08 14:28:26    632s] (I)       Consider IO pin shape  : true
[12/08 14:28:26    632s] (I)       Fix pin connection bug : true
[12/08 14:28:26    632s] (I)       Consider layer RC for local wires: true
[12/08 14:28:26    632s] (I)       LA-aware pin escape length: 2
[12/08 14:28:26    632s] (I)       Split for must join    : true
[12/08 14:28:26    632s] (I)       Route guide main branches file: /tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/.rgf9Lrrae.trunk.1
[12/08 14:28:26    632s] (I)       Route guide min downstream WL type: SUBTREE
[12/08 14:28:26    632s] (I)       Routing effort level   : 10000
[12/08 14:28:26    632s] (I)       Special modeling for N7: 0
[12/08 14:28:26    632s] (I)       Special modeling for N6: 0
[12/08 14:28:26    632s] (I)       N3 special modeling    : 0
[12/08 14:28:26    632s] (I)       Special modeling for N5 v6: 0
[12/08 14:28:26    632s] (I)       Special settings for S4 designs: 0
[12/08 14:28:26    632s] (I)       Special settings for S5 designs v2: 0
[12/08 14:28:26    632s] (I)       Special settings for S7 designs: 0
[12/08 14:28:26    632s] (I)       Prefer layer length threshold: 8
[12/08 14:28:26    632s] (I)       Overflow penalty cost  : 10
[12/08 14:28:26    632s] (I)       A-star cost            : 0.30
[12/08 14:28:26    632s] (I)       Misalignment cost      : 10.00
[12/08 14:28:26    632s] (I)       Threshold for short IRoute: 6
[12/08 14:28:26    632s] (I)       Via cost during post routing: 1.00
[12/08 14:28:26    632s] (I)       Layer congestion ratio : 1.00
[12/08 14:28:26    632s] (I)       source-to-sink ratio   : 0.30
[12/08 14:28:26    632s] (I)       Scenic ratio bound     : 3.00
[12/08 14:28:26    632s] (I)       Segment layer relax scenic ratio: 1.25
[12/08 14:28:26    632s] (I)       Source-sink aware LA ratio: 0.50
[12/08 14:28:26    632s] (I)       PG-aware similar topology routing: true
[12/08 14:28:26    632s] (I)       Maze routing via cost fix: true
[12/08 14:28:26    632s] (I)       Apply PRL on PG terms  : true
[12/08 14:28:26    632s] (I)       Apply PRL on obs objects: true
[12/08 14:28:26    632s] (I)       Handle range-type spacing rules: true
[12/08 14:28:26    632s] (I)       Apply function for special wires: true
[12/08 14:28:26    632s] (I)       Layer by layer blockage reading: true
[12/08 14:28:26    632s] (I)       Offset calculation fix : true
[12/08 14:28:26    632s] (I)       Parallel spacing query fix: true
[12/08 14:28:26    632s] (I)       Force source to root IR: true
[12/08 14:28:26    632s] (I)       Layer Weights          : L2:4 L3:2.5
[12/08 14:28:26    632s] (I)       Route stripe layer range: 
[12/08 14:28:26    632s] (I)       Honor partition fences : 
[12/08 14:28:26    632s] (I)       Honor partition pin    : 
[12/08 14:28:26    632s] (I)       Honor partition fences with feedthrough: 
[12/08 14:28:26    632s] (I)       Do not relax to DPT layer: true
[12/08 14:28:26    632s] (I)       Pass through capacity modeling: true
[12/08 14:28:26    632s] (I)       Counted 2660 PG shapes. We will not process PG shapes layer by layer.
[12/08 14:28:26    632s] (I)       build grid graph
[12/08 14:28:26    632s] (I)       build grid graph start
[12/08 14:28:26    632s] [NR-eGR] Track table information for default rule: 
[12/08 14:28:26    632s] [NR-eGR] Metal1 has no routable track
[12/08 14:28:26    632s] [NR-eGR] Metal2 has single uniform track structure
[12/08 14:28:26    632s] [NR-eGR] Metal3 has single uniform track structure
[12/08 14:28:26    632s] [NR-eGR] Metal4 has single uniform track structure
[12/08 14:28:26    632s] [NR-eGR] Metal5 has single uniform track structure
[12/08 14:28:26    632s] [NR-eGR] Metal6 has single uniform track structure
[12/08 14:28:26    632s] [NR-eGR] Metal7 has single uniform track structure
[12/08 14:28:26    632s] [NR-eGR] Metal8 has single uniform track structure
[12/08 14:28:26    632s] [NR-eGR] Metal9 has single uniform track structure
[12/08 14:28:26    632s] [NR-eGR] Metal10 has single uniform track structure
[12/08 14:28:26    632s] (I)       build grid graph end
[12/08 14:28:26    632s] (I)       ===========================================================================
[12/08 14:28:26    632s] (I)       == Report All Rule Vias ==
[12/08 14:28:26    632s] (I)       ===========================================================================
[12/08 14:28:26    632s] (I)        Via Rule : (Default)
[12/08 14:28:26    632s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:26    632s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:26    632s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[12/08 14:28:26    632s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[12/08 14:28:26    632s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[12/08 14:28:26    632s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[12/08 14:28:26    632s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[12/08 14:28:26    632s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[12/08 14:28:26    632s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[12/08 14:28:26    632s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[12/08 14:28:26    632s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[12/08 14:28:26    632s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[12/08 14:28:26    632s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)       ===========================================================================
[12/08 14:28:26    632s] (I)        Via Rule : LEFSpecialRouteSpec
[12/08 14:28:26    632s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:26    632s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:26    632s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)       ===========================================================================
[12/08 14:28:26    632s] (I)        Via Rule : VLMDefaultSetup
[12/08 14:28:26    632s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:26    632s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:26    632s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)       ===========================================================================
[12/08 14:28:26    632s] (I)        Via Rule : NDRSTEP13
[12/08 14:28:26    632s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:26    632s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:26    632s] (I)        1    1 : M2_M1_HV                    5 : M2_M1_2x1_HV_E           
[12/08 14:28:26    632s] (I)        2    9 : M3_M2_VH                   15 : M3_M2_2x1_VH_E           
[12/08 14:28:26    632s] (I)        3   19 : M4_M3_HV                   25 : M4_M3_2x1_HV_E           
[12/08 14:28:26    632s] (I)        4   29 : M5_M4_VH                   35 : M5_M4_2x1_VH_E           
[12/08 14:28:26    632s] (I)        5   39 : M6_M5_HV                   45 : M6_M5_2x1_HV_E           
[12/08 14:28:26    632s] (I)        6   49 : M7_M6_VH                   55 : M7_M6_2x1_VH_E           
[12/08 14:28:26    632s] (I)        7   59 : M8_M7_HV                   65 : M8_M7_2x1_HV_E           
[12/08 14:28:26    632s] (I)        8   69 : M9_M8_VH                   75 : M9_M8_2x1_VH_E           
[12/08 14:28:26    632s] (I)        9   79 : M10_M9_HV                  83 : M10_M9_2x1_HV_E          
[12/08 14:28:26    632s] (I)       10   87 : M11_M10_VH                 93 : M11_M10_2x1_VH_E         
[12/08 14:28:26    632s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:26    632s] (I)       ===========================================================================
[12/08 14:28:26    632s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1436.87 MB )
[12/08 14:28:26    632s] (I)       Num PG vias on layer 1 : 0
[12/08 14:28:26    632s] (I)       Num PG vias on layer 2 : 0
[12/08 14:28:26    632s] (I)       Num PG vias on layer 3 : 0
[12/08 14:28:26    632s] (I)       Num PG vias on layer 4 : 0
[12/08 14:28:26    632s] (I)       Num PG vias on layer 5 : 0
[12/08 14:28:26    632s] (I)       Num PG vias on layer 6 : 0
[12/08 14:28:26    632s] (I)       Num PG vias on layer 7 : 0
[12/08 14:28:26    632s] (I)       Num PG vias on layer 8 : 0
[12/08 14:28:26    632s] (I)       Num PG vias on layer 9 : 0
[12/08 14:28:26    632s] (I)       Num PG vias on layer 10 : 0
[12/08 14:28:26    632s] [NR-eGR] Read 8909 PG shapes
[12/08 14:28:26    632s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:26    632s] [NR-eGR] #Routing Blockages  : 0
[12/08 14:28:26    632s] [NR-eGR] #Instance Blockages : 0
[12/08 14:28:26    632s] [NR-eGR] #PG Blockages       : 8909
[12/08 14:28:26    632s] [NR-eGR] #Bump Blockages     : 0
[12/08 14:28:26    632s] [NR-eGR] #Boundary Blockages : 0
[12/08 14:28:26    632s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/08 14:28:27    632s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/08 14:28:27    632s] (I)       readDataFromPlaceDB
[12/08 14:28:27    632s] (I)       Read net information..
[12/08 14:28:27    632s] [NR-eGR] Read numTotalNets=12893  numIgnoredNets=12835
[12/08 14:28:27    632s] (I)       Read testcase time = 0.000 seconds
[12/08 14:28:27    632s] 
[12/08 14:28:27    632s] [NR-eGR] Connected 0 must-join pins/ports
[12/08 14:28:27    632s] (I)       early_global_route_priority property id does not exist.
[12/08 14:28:27    632s] (I)       Start initializing grid graph
[12/08 14:28:27    632s] (I)       End initializing grid graph
[12/08 14:28:27    632s] (I)       Model blockages into capacity
[12/08 14:28:27    632s] (I)       Read Num Blocks=8909  Num Prerouted Wires=0  Num CS=0
[12/08 14:28:27    632s] (I)       Started Modeling ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Started Modeling Layer 1 ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Started Modeling Layer 2 ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Layer 1 (V) : #blockages 500 : #preroutes 0
[12/08 14:28:27    632s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Started Modeling Layer 3 ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Layer 2 (H) : #blockages 1500 : #preroutes 0
[12/08 14:28:27    632s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Started Modeling Layer 4 ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Layer 3 (V) : #blockages 500 : #preroutes 0
[12/08 14:28:27    632s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Started Modeling Layer 5 ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Layer 4 (H) : #blockages 1500 : #preroutes 0
[12/08 14:28:27    632s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Started Modeling Layer 6 ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Layer 5 (V) : #blockages 500 : #preroutes 0
[12/08 14:28:27    632s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Started Modeling Layer 7 ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Layer 6 (H) : #blockages 1500 : #preroutes 0
[12/08 14:28:27    632s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Started Modeling Layer 8 ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Layer 7 (V) : #blockages 500 : #preroutes 0
[12/08 14:28:27    632s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Started Modeling Layer 9 ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Layer 8 (H) : #blockages 1500 : #preroutes 0
[12/08 14:28:27    632s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Started Modeling Layer 10 ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Layer 9 (V) : #blockages 909 : #preroutes 0
[12/08 14:28:27    632s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Moved 0 terms for better access 
[12/08 14:28:27    632s] (I)       Number of ignored nets = 0
[12/08 14:28:27    632s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/08 14:28:27    632s] (I)       Number of clock nets = 58.  Ignored: No
[12/08 14:28:27    632s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/08 14:28:27    632s] (I)       Number of special nets = 0.  Ignored: Yes
[12/08 14:28:27    632s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/08 14:28:27    632s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/08 14:28:27    632s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/08 14:28:27    632s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/08 14:28:27    632s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/08 14:28:27    632s] [NR-eGR] There are 58 clock nets ( 58 with NDR ).
[12/08 14:28:27    632s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1436.9 MB
[12/08 14:28:27    632s] (I)       Ndr track 0 does not exist
[12/08 14:28:27    632s] (I)       Ndr track 0 does not exist
[12/08 14:28:27    632s] (I)       Layer1  viaCost=200.00
[12/08 14:28:27    632s] (I)       Layer2  viaCost=200.00
[12/08 14:28:27    632s] (I)       Layer3  viaCost=200.00
[12/08 14:28:27    632s] (I)       Layer4  viaCost=200.00
[12/08 14:28:27    632s] (I)       Layer5  viaCost=200.00
[12/08 14:28:27    632s] (I)       Layer6  viaCost=200.00
[12/08 14:28:27    632s] (I)       Layer7  viaCost=200.00
[12/08 14:28:27    632s] (I)       Layer8  viaCost=200.00
[12/08 14:28:27    632s] (I)       Layer9  viaCost=200.00
[12/08 14:28:27    632s] (I)       ---------------------Grid Graph Info--------------------
[12/08 14:28:27    632s] (I)       Routing area        : (0, 0) - (490000, 484120)
[12/08 14:28:27    632s] (I)       Core area           : (30000, 30020) - (460000, 454100)
[12/08 14:28:27    632s] (I)       Site width          :   400  (dbu)
[12/08 14:28:27    632s] (I)       Row height          :  3420  (dbu)
[12/08 14:28:27    632s] (I)       GCell width         :  3420  (dbu)
[12/08 14:28:27    632s] (I)       GCell height        :  3420  (dbu)
[12/08 14:28:27    632s] (I)       Grid                :   143   141    10
[12/08 14:28:27    632s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/08 14:28:27    632s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420
[12/08 14:28:27    632s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0
[12/08 14:28:27    632s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440
[12/08 14:28:27    632s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400
[12/08 14:28:27    632s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840
[12/08 14:28:27    632s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000
[12/08 14:28:27    632s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200
[12/08 14:28:27    632s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42
[12/08 14:28:27    632s] (I)       Total num of tracks :     0  1225  1274  1225  1274  1225  1274  1225  1274   489
[12/08 14:28:27    632s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/08 14:28:27    632s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/08 14:28:27    632s] (I)       --------------------------------------------------------
[12/08 14:28:27    632s] 
[12/08 14:28:27    632s] [NR-eGR] ============ Routing rule table ============
[12/08 14:28:27    632s] [NR-eGR] Rule id: 0  Nets: 58 
[12/08 14:28:27    632s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/08 14:28:27    632s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000
[12/08 14:28:27    632s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[12/08 14:28:27    632s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:28:27    632s] [NR-eGR] Rule id: 1  Nets: 0 
[12/08 14:28:27    632s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/08 14:28:27    632s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000
[12/08 14:28:27    632s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:28:27    632s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:28:27    632s] [NR-eGR] ========================================
[12/08 14:28:27    632s] [NR-eGR] 
[12/08 14:28:27    632s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/08 14:28:27    632s] (I)       blocked tracks on layer2 : = 8500 / 172725 (4.92%)
[12/08 14:28:27    632s] (I)       blocked tracks on layer3 : = 1500 / 182182 (0.82%)
[12/08 14:28:27    632s] (I)       blocked tracks on layer4 : = 8500 / 172725 (4.92%)
[12/08 14:28:27    632s] (I)       blocked tracks on layer5 : = 1500 / 182182 (0.82%)
[12/08 14:28:27    632s] (I)       blocked tracks on layer6 : = 8500 / 172725 (4.92%)
[12/08 14:28:27    632s] (I)       blocked tracks on layer7 : = 1500 / 182182 (0.82%)
[12/08 14:28:27    632s] (I)       blocked tracks on layer8 : = 8500 / 172725 (4.92%)
[12/08 14:28:27    632s] (I)       blocked tracks on layer9 : = 3000 / 182182 (1.65%)
[12/08 14:28:27    632s] (I)       blocked tracks on layer10 : = 4650 / 68949 (6.74%)
[12/08 14:28:27    632s] (I)       After initializing earlyGlobalRoute syMemory usage = 1436.9 MB
[12/08 14:28:27    632s] (I)       Finished Loading and Dumping File ( CPU: 0.11 sec, Real: 0.23 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Started Global Routing ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       ============= Initialization =============
[12/08 14:28:27    632s] (I)       totalPins=2075  totalGlobalPin=2074 (99.95%)
[12/08 14:28:27    632s] (I)       Started Build MST ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Generate topology with single threads
[12/08 14:28:27    632s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       total 2D Cap : 348907 = (180682 H, 168225 V)
[12/08 14:28:27    632s] [NR-eGR] Layer group 1: route 58 net(s) in layer range [3, 4]
[12/08 14:28:27    632s] (I)       ============  Phase 1a Route ============
[12/08 14:28:27    632s] (I)       Started Phase 1a ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Usage: 4496 = (2186 H, 2310 V) = (1.21% H, 1.37% V) = (3.738e+03um H, 3.950e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       ============  Phase 1b Route ============
[12/08 14:28:27    632s] (I)       Usage: 4496 = (2186 H, 2310 V) = (1.21% H, 1.37% V) = (3.738e+03um H, 3.950e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.688160e+03um
[12/08 14:28:27    632s] (I)       ============  Phase 1c Route ============
[12/08 14:28:27    632s] (I)       Usage: 4496 = (2186 H, 2310 V) = (1.21% H, 1.37% V) = (3.738e+03um H, 3.950e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       ============  Phase 1d Route ============
[12/08 14:28:27    632s] (I)       Usage: 4496 = (2186 H, 2310 V) = (1.21% H, 1.37% V) = (3.738e+03um H, 3.950e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       ============  Phase 1e Route ============
[12/08 14:28:27    632s] (I)       Started Phase 1e ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Usage: 4496 = (2186 H, 2310 V) = (1.21% H, 1.37% V) = (3.738e+03um H, 3.950e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.688160e+03um
[12/08 14:28:27    632s] [NR-eGR] 
[12/08 14:28:27    632s] (I)       ============  Phase 1f Route ============
[12/08 14:28:27    632s] (I)       Usage: 4496 = (2186 H, 2310 V) = (1.21% H, 1.37% V) = (3.738e+03um H, 3.950e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       ============  Phase 1g Route ============
[12/08 14:28:27    632s] (I)       Started Post Routing ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Usage: 4480 = (2183 H, 2297 V) = (1.21% H, 1.37% V) = (3.733e+03um H, 3.928e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       numNets=58  numFullyRipUpNets=20  numPartialRipUpNets=20 routedWL=2915
[12/08 14:28:27    632s] [NR-eGR] Create a new net group with 20 nets and layer range [3, 6]
[12/08 14:28:27    632s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 14:28:27    632s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Started Build MST ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Generate topology with single threads
[12/08 14:28:27    632s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       total 2D Cap : 698812 = (361612 H, 337200 V)
[12/08 14:28:27    632s] [NR-eGR] Layer group 2: route 20 net(s) in layer range [3, 6]
[12/08 14:28:27    632s] (I)       ============  Phase 1a Route ============
[12/08 14:28:27    632s] (I)       Started Phase 1a ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Usage: 6052 = (2943 H, 3109 V) = (0.81% H, 0.92% V) = (5.033e+03um H, 5.316e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       ============  Phase 1b Route ============
[12/08 14:28:27    632s] (I)       Usage: 6052 = (2943 H, 3109 V) = (0.81% H, 0.92% V) = (5.033e+03um H, 5.316e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.034892e+04um
[12/08 14:28:27    632s] (I)       ============  Phase 1c Route ============
[12/08 14:28:27    632s] (I)       Usage: 6052 = (2943 H, 3109 V) = (0.81% H, 0.92% V) = (5.033e+03um H, 5.316e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       ============  Phase 1d Route ============
[12/08 14:28:27    632s] (I)       Usage: 6052 = (2943 H, 3109 V) = (0.81% H, 0.92% V) = (5.033e+03um H, 5.316e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       ============  Phase 1e Route ============
[12/08 14:28:27    632s] (I)       Started Phase 1e ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Usage: 6052 = (2943 H, 3109 V) = (0.81% H, 0.92% V) = (5.033e+03um H, 5.316e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.034892e+04um
[12/08 14:28:27    632s] [NR-eGR] 
[12/08 14:28:27    632s] (I)       ============  Phase 1f Route ============
[12/08 14:28:27    632s] (I)       Usage: 6052 = (2943 H, 3109 V) = (0.81% H, 0.92% V) = (5.033e+03um H, 5.316e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       ============  Phase 1g Route ============
[12/08 14:28:27    632s] (I)       Started Post Routing ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Usage: 6045 = (2940 H, 3105 V) = (0.81% H, 0.92% V) = (5.027e+03um H, 5.310e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       numNets=20  numFullyRipUpNets=20  numPartialRipUpNets=20 routedWL=0
[12/08 14:28:27    632s] [NR-eGR] Create a new net group with 20 nets and layer range [3, 8]
[12/08 14:28:27    632s] (I)       Started Build MST ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Generate topology with single threads
[12/08 14:28:27    632s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       total 2D Cap : 1048215 = (542542 H, 505673 V)
[12/08 14:28:27    632s] [NR-eGR] Layer group 3: route 20 net(s) in layer range [3, 8]
[12/08 14:28:27    632s] (I)       ============  Phase 1a Route ============
[12/08 14:28:27    632s] (I)       Started Phase 1a ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Usage: 7617 = (3700 H, 3917 V) = (0.68% H, 0.77% V) = (6.327e+03um H, 6.698e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       ============  Phase 1b Route ============
[12/08 14:28:27    632s] (I)       Usage: 7617 = (3700 H, 3917 V) = (0.68% H, 0.77% V) = (6.327e+03um H, 6.698e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.302507e+04um
[12/08 14:28:27    632s] (I)       ============  Phase 1c Route ============
[12/08 14:28:27    632s] (I)       Usage: 7617 = (3700 H, 3917 V) = (0.68% H, 0.77% V) = (6.327e+03um H, 6.698e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       ============  Phase 1d Route ============
[12/08 14:28:27    632s] (I)       Usage: 7617 = (3700 H, 3917 V) = (0.68% H, 0.77% V) = (6.327e+03um H, 6.698e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       ============  Phase 1e Route ============
[12/08 14:28:27    632s] (I)       Started Phase 1e ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Usage: 7617 = (3700 H, 3917 V) = (0.68% H, 0.77% V) = (6.327e+03um H, 6.698e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.302507e+04um
[12/08 14:28:27    632s] [NR-eGR] 
[12/08 14:28:27    632s] (I)       ============  Phase 1f Route ============
[12/08 14:28:27    632s] (I)       Usage: 7617 = (3700 H, 3917 V) = (0.68% H, 0.77% V) = (6.327e+03um H, 6.698e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       ============  Phase 1g Route ============
[12/08 14:28:27    632s] (I)       Started Post Routing ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Usage: 7610 = (3697 H, 3913 V) = (0.68% H, 0.77% V) = (6.322e+03um H, 6.691e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       numNets=20  numFullyRipUpNets=20  numPartialRipUpNets=20 routedWL=0
[12/08 14:28:27    632s] [NR-eGR] Create a new net group with 20 nets and layer range [3, 10]
[12/08 14:28:27    632s] (I)       Started Build MST ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Generate topology with single threads
[12/08 14:28:27    632s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       total 2D Cap : 1291963 = (721972 H, 569991 V)
[12/08 14:28:27    632s] [NR-eGR] Layer group 4: route 20 net(s) in layer range [3, 10]
[12/08 14:28:27    632s] (I)       ============  Phase 1a Route ============
[12/08 14:28:27    632s] (I)       Started Phase 1a ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Usage: 9182 = (4457 H, 4725 V) = (0.62% H, 0.83% V) = (7.621e+03um H, 8.080e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       ============  Phase 1b Route ============
[12/08 14:28:27    632s] (I)       Usage: 9182 = (4457 H, 4725 V) = (0.62% H, 0.83% V) = (7.621e+03um H, 8.080e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.570122e+04um
[12/08 14:28:27    632s] (I)       ============  Phase 1c Route ============
[12/08 14:28:27    632s] (I)       Usage: 9182 = (4457 H, 4725 V) = (0.62% H, 0.83% V) = (7.621e+03um H, 8.080e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       ============  Phase 1d Route ============
[12/08 14:28:27    632s] (I)       Usage: 9182 = (4457 H, 4725 V) = (0.62% H, 0.83% V) = (7.621e+03um H, 8.080e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       ============  Phase 1e Route ============
[12/08 14:28:27    632s] (I)       Started Phase 1e ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Usage: 9182 = (4457 H, 4725 V) = (0.62% H, 0.83% V) = (7.621e+03um H, 8.080e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.570122e+04um
[12/08 14:28:27    632s] [NR-eGR] 
[12/08 14:28:27    632s] (I)       ============  Phase 1f Route ============
[12/08 14:28:27    632s] (I)       Usage: 9182 = (4457 H, 4725 V) = (0.62% H, 0.83% V) = (7.621e+03um H, 8.080e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       ============  Phase 1g Route ============
[12/08 14:28:27    632s] (I)       Started Post Routing ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Usage: 9175 = (4456 H, 4719 V) = (0.62% H, 0.83% V) = (7.620e+03um H, 8.069e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       numNets=20  numFullyRipUpNets=0  numPartialRipUpNets=11 routedWL=721
[12/08 14:28:27    632s] [NR-eGR] Create a new net group with 11 nets and layer range [2, 10]
[12/08 14:28:27    632s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 14:28:27    632s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Started Build MST ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Generate topology with single threads
[12/08 14:28:27    632s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       total 2D Cap : 1460690 = (721972 H, 738718 V)
[12/08 14:28:27    632s] [NR-eGR] Layer group 5: route 11 net(s) in layer range [2, 10]
[12/08 14:28:27    632s] (I)       ============  Phase 1a Route ============
[12/08 14:28:27    632s] (I)       Started Phase 1a ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Usage: 10828 = (5225 H, 5603 V) = (0.72% H, 0.76% V) = (8.935e+03um H, 9.581e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       ============  Phase 1b Route ============
[12/08 14:28:27    632s] (I)       Usage: 10828 = (5225 H, 5603 V) = (0.72% H, 0.76% V) = (8.935e+03um H, 9.581e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.851588e+04um
[12/08 14:28:27    632s] (I)       ============  Phase 1c Route ============
[12/08 14:28:27    632s] (I)       Usage: 10828 = (5225 H, 5603 V) = (0.72% H, 0.76% V) = (8.935e+03um H, 9.581e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       ============  Phase 1d Route ============
[12/08 14:28:27    632s] (I)       Usage: 10828 = (5225 H, 5603 V) = (0.72% H, 0.76% V) = (8.935e+03um H, 9.581e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       ============  Phase 1e Route ============
[12/08 14:28:27    632s] (I)       Started Phase 1e ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Usage: 10828 = (5225 H, 5603 V) = (0.72% H, 0.76% V) = (8.935e+03um H, 9.581e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.851588e+04um
[12/08 14:28:27    632s] [NR-eGR] 
[12/08 14:28:27    632s] (I)       ============  Phase 1f Route ============
[12/08 14:28:27    632s] (I)       Usage: 10828 = (5225 H, 5603 V) = (0.72% H, 0.76% V) = (8.935e+03um H, 9.581e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       ============  Phase 1g Route ============
[12/08 14:28:27    632s] (I)       Started Post Routing ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Usage: 10812 = (5225 H, 5587 V) = (0.72% H, 0.76% V) = (8.935e+03um H, 9.554e+03um V)
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 14:28:27    632s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       
[12/08 14:28:27    632s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/08 14:28:27    632s] [NR-eGR]                        OverCon            
[12/08 14:28:27    632s] [NR-eGR]                         #Gcell     %Gcell
[12/08 14:28:27    632s] [NR-eGR]       Layer                (0)    OverCon 
[12/08 14:28:27    632s] [NR-eGR] ----------------------------------------------
[12/08 14:28:27    632s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:27    632s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:27    632s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:27    632s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:27    632s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:27    632s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:27    632s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:27    632s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:27    632s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:27    632s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:27    632s] [NR-eGR] ----------------------------------------------
[12/08 14:28:27    632s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/08 14:28:27    632s] [NR-eGR] 
[12/08 14:28:27    632s] (I)       Finished Global Routing ( CPU: 0.07 sec, Real: 0.14 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       total 2D Cap : 1468452 = (722472 H, 745980 V)
[12/08 14:28:27    632s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/08 14:28:27    632s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/08 14:28:27    632s] (I)       ============= track Assignment ============
[12/08 14:28:27    632s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Started Greedy Track Assignment ( Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[12/08 14:28:27    632s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] (I)       Run Multi-thread track assignment
[12/08 14:28:27    632s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1436.87 MB )
[12/08 14:28:27    632s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:27    632s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 44798
[12/08 14:28:27    632s] [NR-eGR] Metal2  (2V) length: 6.522772e+04um, number of vias: 62554
[12/08 14:28:27    632s] [NR-eGR] Metal3  (3H) length: 8.615007e+04um, number of vias: 7889
[12/08 14:28:27    632s] [NR-eGR] Metal4  (4V) length: 3.545428e+04um, number of vias: 3512
[12/08 14:28:27    632s] [NR-eGR] Metal5  (5H) length: 2.903634e+04um, number of vias: 436
[12/08 14:28:27    632s] [NR-eGR] Metal6  (6V) length: 4.885095e+03um, number of vias: 68
[12/08 14:28:27    632s] [NR-eGR] Metal7  (7H) length: 9.129000e+02um, number of vias: 28
[12/08 14:28:27    632s] [NR-eGR] Metal8  (8V) length: 1.392150e+02um, number of vias: 11
[12/08 14:28:27    632s] [NR-eGR] Metal9  (9H) length: 1.450000e+02um, number of vias: 3
[12/08 14:28:27    632s] [NR-eGR] Metal10 (10V) length: 2.275000e+00um, number of vias: 3
[12/08 14:28:27    632s] [NR-eGR] Total length: 2.219529e+05um, number of vias: 119302
[12/08 14:28:27    632s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:27    632s] [NR-eGR] Total eGR-routed clock nets wire length: 8.062435e+03um 
[12/08 14:28:27    632s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:27    632s] [NR-eGR] Report for selected net(s) only.
[12/08 14:28:27    632s] [NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 2074
[12/08 14:28:27    632s] [NR-eGR] Metal2  (2V) length: 2.179410e+03um, number of vias: 2524
[12/08 14:28:27    632s] [NR-eGR] Metal3  (3H) length: 3.767800e+03um, number of vias: 813
[12/08 14:28:27    632s] [NR-eGR] Metal4  (4V) length: 1.958425e+03um, number of vias: 18
[12/08 14:28:27    632s] [NR-eGR] Metal5  (5H) length: 1.568000e+02um, number of vias: 0
[12/08 14:28:27    632s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[12/08 14:28:27    632s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[12/08 14:28:27    632s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[12/08 14:28:27    632s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[12/08 14:28:27    632s] [NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[12/08 14:28:27    632s] [NR-eGR] Total length: 8.062435e+03um, number of vias: 5429
[12/08 14:28:27    632s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:27    632s] [NR-eGR] Total routed clock nets wire length: 8.062435e+03um, number of vias: 5429
[12/08 14:28:27    632s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:27    632s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.52 sec, Curr Mem: 1395.87 MB )
[12/08 14:28:27    632s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/.rgf9Lrrae
[12/08 14:28:27    632s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.4 real=0:00:00.6)
[12/08 14:28:27    632s]     Routing using eGR in eGR->NR Step done.
[12/08 14:28:27    632s]     Routing using NR in eGR->NR Step...
[12/08 14:28:27    632s] 
[12/08 14:28:27    632s] CCOPT: Preparing to route 58 clock nets with NanoRoute.
[12/08 14:28:27    632s]   All net are default rule.
[12/08 14:28:27    632s]   Removed pre-existing routes for 58 nets.
[12/08 14:28:27    632s]   Preferred NanoRoute mode settings: Current
[12/08 14:28:27    632s] -droutePostRouteSpreadWire auto
[12/08 14:28:27    632s] -droutePostRouteWidenWireRule ""
[12/08 14:28:27    632s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/08 14:28:27    632s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/08 14:28:27    632s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/08 14:28:27    632s]       Clock detailed routing...
[12/08 14:28:27    632s]         NanoRoute...
[12/08 14:28:27    632s] % Begin globalDetailRoute (date=12/08 14:28:27, mem=1093.4M)
[12/08 14:28:27    632s] 
[12/08 14:28:27    632s] globalDetailRoute
[12/08 14:28:27    632s] 
[12/08 14:28:27    632s] #setNanoRouteMode -drouteAutoStop false
[12/08 14:28:27    632s] #setNanoRouteMode -drouteEndIteration 20
[12/08 14:28:27    632s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[12/08 14:28:27    632s] #setNanoRouteMode -droutePostRouteWidenWireRule "LEFSpecialRouteSpec"
[12/08 14:28:27    632s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[12/08 14:28:27    632s] #setNanoRouteMode -routeSelectedNetOnly true
[12/08 14:28:27    632s] #setNanoRouteMode -routeWithEco true
[12/08 14:28:27    632s] #setNanoRouteMode -routeWithSiDriven false
[12/08 14:28:27    632s] #setNanoRouteMode -routeWithTimingDriven false
[12/08 14:28:27    632s] ### Time Record (globalDetailRoute) is installed.
[12/08 14:28:27    632s] #Start globalDetailRoute on Thu Dec  8 14:28:27 2022
[12/08 14:28:27    632s] #
[12/08 14:28:27    632s] ### Time Record (Pre Callback) is installed.
[12/08 14:28:27    632s] ### Time Record (Pre Callback) is uninstalled.
[12/08 14:28:27    632s] ### Time Record (DB Import) is installed.
[12/08 14:28:27    632s] ### Time Record (Timing Data Generation) is installed.
[12/08 14:28:27    632s] ### Time Record (Timing Data Generation) is uninstalled.
[12/08 14:28:27    632s] ### info: trigger full reload of library data.
[12/08 14:28:27    632s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 14:28:27    632s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 14:28:27    632s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 14:28:27    632s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 14:28:27    632s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 14:28:27    632s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 14:28:27    633s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 14:28:27    633s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 14:28:27    633s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 14:28:27    633s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 14:28:27    633s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 14:28:27    633s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 14:28:27    633s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 14:28:27    633s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 14:28:27    633s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 14:28:27    633s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[12/08 14:28:28    633s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/08 14:28:28    633s] ### Net info: total nets: 13135
[12/08 14:28:28    633s] ### Net info: dirty nets: 58
[12/08 14:28:28    633s] ### Net info: marked as disconnected nets: 0
[12/08 14:28:28    633s] #num needed restored net=0
[12/08 14:28:28    633s] #need_extraction net=0 (total=13135)
[12/08 14:28:28    634s] ### Net info: fully routed nets: 0
[12/08 14:28:28    634s] ### Net info: trivial (< 2 pins) nets: 242
[12/08 14:28:28    634s] ### Net info: unrouted nets: 12893
[12/08 14:28:28    634s] ### Net info: re-extraction nets: 0
[12/08 14:28:28    634s] ### Net info: selected nets: 58
[12/08 14:28:28    634s] ### Net info: ignored nets: 0
[12/08 14:28:28    634s] ### Net info: skip routing nets: 0
[12/08 14:28:28    634s] ### Time Record (DB Import) is uninstalled.
[12/08 14:28:28    634s] #NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
[12/08 14:28:28    634s] #RTESIG:78da8d92cd4ec330108439f314abb48720d1c4eb9f38be22955329a8403946a172434412
[12/08 14:28:28    634s] #       478e5389b7c7856b1bc7274bfbed68677617cbfd7a0711aa04713520cd0b84ed0e15c951
[12/08 14:28:28    634s] #       ac2811224555f8d2fb4374bb583ebfbc2155702c9b4143fc694c730fe3a02d0cdab9baab
[12/08 14:28:28    634s] #       eefe198a0c2881b8ee9caeb4bdccc81c9c1da764b8901039d39bc6543f11c483b3be7811
[12/08 14:28:28    634s] #       1502bd8910e3e536ebc7d75e1feab2d999d1e9f37fba2b2724e85751ee07f566bc94eec6
[12/08 14:28:28    634s] #       f6322479c830529603c72423e707f1b131a5bb42ca2c381632c2664054cc80988028756d
[12/08 14:28:28    634s] #       9fd65d674ee35038ddf685e2526171e8144b6a9794a3fb4a2a5b7c97b66c6bbfb8bed87f
[12/08 14:28:28    634s] #       3cf5db3a4d6c75541b6b4b3d1d36729243f437cd5494c82585e8c4026299a742894b7fce
[12/08 14:28:28    634s] #       4186cdd0e1e133f1d08c7d48e9cff4aab39b5f581a22b3
[12/08 14:28:28    634s] #
[12/08 14:28:28    634s] #Skip comparing routing design signature in db-snapshot flow
[12/08 14:28:28    634s] #RTESIG:78da8d92cd4ec330108439f314abb48720d1c4eb9f38be22955329a8403946a172434412
[12/08 14:28:28    634s] #       478e5389b7c7856b1bc7274bfbed68677617cbfd7a0711aa04713520cd0b84ed0e15c951
[12/08 14:28:28    634s] #       ac2811224555f8d2fb4374bb583ebfbc2155702c9b4143fc694c730fe3a02d0cdab9baab
[12/08 14:28:28    634s] #       eefe198a0c2881b8ee9caeb4bdccc81c9c1da764b8901039d39bc6543f11c483b3be7811
[12/08 14:28:28    634s] #       1502bd8910e3e536ebc7d75e1feab2d999d1e9f37fba2b2724e85751ee07f566bc94eec6
[12/08 14:28:28    634s] #       f6322479c830529603c72423e707f1b131a5bb42ca2c381632c2664054cc80988028756d
[12/08 14:28:28    634s] #       9fd65d674ee35038ddf685e2526171e8144b6a9794a3fb4a2a5b7c97b66c6bbfb8bed87f
[12/08 14:28:28    634s] #       3cf5db3a4d6c75541b6b4b3d1d36729243f437cd5494c82585e8c4026299a742894b7fce
[12/08 14:28:28    634s] #       4186cdd0e1e133f1d08c7d48e9cff4aab39b5f581a22b3
[12/08 14:28:28    634s] #
[12/08 14:28:28    634s] ### Time Record (Data Preparation) is installed.
[12/08 14:28:28    634s] #Start routing data preparation on Thu Dec  8 14:28:28 2022
[12/08 14:28:28    634s] #
[12/08 14:28:29    634s] #Minimum voltage of a net in the design = 0.000.
[12/08 14:28:29    634s] #Maximum voltage of a net in the design = 0.900.
[12/08 14:28:29    634s] #Voltage range [0.000 - 0.900] has 13060 nets.
[12/08 14:28:29    634s] #Voltage range [0.000 - 0.000] has 74 nets.
[12/08 14:28:29    634s] #Voltage range [0.900 - 0.900] has 1 net.
[12/08 14:28:29    634s] ### Time Record (Cell Pin Access) is installed.
[12/08 14:28:34    639s] ### Time Record (Cell Pin Access) is uninstalled.
[12/08 14:28:34    640s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[12/08 14:28:34    640s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/08 14:28:34    640s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/08 14:28:34    640s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/08 14:28:34    640s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/08 14:28:34    640s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/08 14:28:34    640s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/08 14:28:34    640s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/08 14:28:34    640s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/08 14:28:34    640s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[12/08 14:28:34    640s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[12/08 14:28:34    640s] #Regenerating Ggrids automatically.
[12/08 14:28:34    640s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[12/08 14:28:34    640s] #Using automatically generated G-grids.
[12/08 14:28:34    640s] #Done routing data preparation.
[12/08 14:28:34    640s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1119.75 (MB), peak = 1235.67 (MB)
[12/08 14:28:34    640s] ### Time Record (Data Preparation) is uninstalled.
[12/08 14:28:34    640s] ### Time Record (Special Wire Merging) is installed.
[12/08 14:28:34    640s] #Merging special wires: starts on Thu Dec  8 14:28:34 2022 with memory = 1120.07 (MB), peak = 1235.67 (MB)
[12/08 14:28:34    640s] #
[12/08 14:28:34    640s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:34    640s] ### Time Record (Special Wire Merging) is uninstalled.
[12/08 14:28:34    640s] #
[12/08 14:28:34    640s] #Connectivity extraction summary:
[12/08 14:28:34    640s] #12894 (98.17%) nets are without wires.
[12/08 14:28:34    640s] #241 nets are fixed|skipped|trivial (not extracted).
[12/08 14:28:34    640s] #Total number of nets = 13135.
[12/08 14:28:34    640s] ### Total number of dirty nets = 2.
[12/08 14:28:34    640s] #
[12/08 14:28:34    640s] #reading routing guides ......
[12/08 14:28:34    640s] #
[12/08 14:28:34    640s] #Finished routing data preparation on Thu Dec  8 14:28:34 2022
[12/08 14:28:34    640s] #
[12/08 14:28:34    640s] #Cpu time = 00:00:06
[12/08 14:28:34    640s] #Elapsed time = 00:00:06
[12/08 14:28:34    640s] #Increased memory = 22.83 (MB)
[12/08 14:28:34    640s] #Total memory = 1120.28 (MB)
[12/08 14:28:34    640s] #Peak memory = 1235.67 (MB)
[12/08 14:28:34    640s] #
[12/08 14:28:34    640s] ### Time Record (Global Routing) is installed.
[12/08 14:28:34    640s] #
[12/08 14:28:34    640s] #Start global routing on Thu Dec  8 14:28:34 2022
[12/08 14:28:34    640s] #
[12/08 14:28:34    640s] #
[12/08 14:28:34    640s] #Start global routing initialization on Thu Dec  8 14:28:34 2022
[12/08 14:28:34    640s] #
[12/08 14:28:34    640s] #Number of eco nets is 0
[12/08 14:28:34    640s] #
[12/08 14:28:34    640s] #Start global routing data preparation on Thu Dec  8 14:28:34 2022
[12/08 14:28:34    640s] #
[12/08 14:28:34    640s] ### build_merged_routing_blockage_rect_list starts on Thu Dec  8 14:28:34 2022 with memory = 1120.34 (MB), peak = 1235.67 (MB)
[12/08 14:28:34    640s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:34    640s] #Start routing resource analysis on Thu Dec  8 14:28:34 2022
[12/08 14:28:34    640s] #
[12/08 14:28:34    640s] ### init_is_bin_blocked starts on Thu Dec  8 14:28:34 2022 with memory = 1120.36 (MB), peak = 1235.67 (MB)
[12/08 14:28:34    640s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:34    640s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Dec  8 14:28:34 2022 with memory = 1121.97 (MB), peak = 1235.67 (MB)
[12/08 14:28:34    640s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:34    640s] ### adjust_flow_cap starts on Thu Dec  8 14:28:34 2022 with memory = 1122.15 (MB), peak = 1235.67 (MB)
[12/08 14:28:34    640s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:34    640s] ### adjust_partial_route_blockage starts on Thu Dec  8 14:28:34 2022 with memory = 1122.15 (MB), peak = 1235.67 (MB)
[12/08 14:28:34    640s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:35    640s] ### set_via_blocked starts on Thu Dec  8 14:28:34 2022 with memory = 1122.15 (MB), peak = 1235.67 (MB)
[12/08 14:28:35    640s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:35    640s] ### copy_flow starts on Thu Dec  8 14:28:35 2022 with memory = 1122.15 (MB), peak = 1235.67 (MB)
[12/08 14:28:35    640s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:35    640s] #Routing resource analysis is done on Thu Dec  8 14:28:35 2022
[12/08 14:28:35    640s] #
[12/08 14:28:35    640s] ### report_flow_cap starts on Thu Dec  8 14:28:35 2022 with memory = 1122.15 (MB), peak = 1235.67 (MB)
[12/08 14:28:35    640s] #  Resource Analysis:
[12/08 14:28:35    640s] #
[12/08 14:28:35    640s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/08 14:28:35    640s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/08 14:28:35    640s] #  --------------------------------------------------------------
[12/08 14:28:35    640s] #  Metal1         H        1274           0        7310    67.91%
[12/08 14:28:35    640s] #  Metal2         V        1225           0        7310     1.70%
[12/08 14:28:35    640s] #  Metal3         H        1274           0        7310     0.00%
[12/08 14:28:35    640s] #  Metal4         V        1225           0        7310     1.70%
[12/08 14:28:35    640s] #  Metal5         H        1274           0        7310     0.00%
[12/08 14:28:35    640s] #  Metal6         V        1225           0        7310     1.70%
[12/08 14:28:35    640s] #  Metal7         H        1274           0        7310     0.00%
[12/08 14:28:35    640s] #  Metal8         V        1225           0        7310     1.70%
[12/08 14:28:35    640s] #  Metal9         H        1274           0        7310     0.00%
[12/08 14:28:35    640s] #  Metal10        V         454          35        7310     4.43%
[12/08 14:28:35    640s] #  Metal11        H         413          96        7310    10.14%
[12/08 14:28:35    640s] #  --------------------------------------------------------------
[12/08 14:28:35    640s] #  Total                  12137       2.36%       80410     8.11%
[12/08 14:28:35    640s] #
[12/08 14:28:35    640s] #  58 nets (0.44%) with 1 preferred extra spacing.
[12/08 14:28:35    640s] #
[12/08 14:28:35    640s] #
[12/08 14:28:35    640s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:35    640s] ### analyze_m2_tracks starts on Thu Dec  8 14:28:35 2022 with memory = 1122.16 (MB), peak = 1235.67 (MB)
[12/08 14:28:35    640s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:35    640s] ### report_initial_resource starts on Thu Dec  8 14:28:35 2022 with memory = 1122.16 (MB), peak = 1235.67 (MB)
[12/08 14:28:35    640s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:35    640s] ### mark_pg_pins_accessibility starts on Thu Dec  8 14:28:35 2022 with memory = 1122.16 (MB), peak = 1235.67 (MB)
[12/08 14:28:35    640s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:35    640s] ### set_net_region starts on Thu Dec  8 14:28:35 2022 with memory = 1122.16 (MB), peak = 1235.67 (MB)
[12/08 14:28:35    640s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:35    640s] #
[12/08 14:28:35    640s] #Global routing data preparation is done on Thu Dec  8 14:28:35 2022
[12/08 14:28:35    640s] #
[12/08 14:28:35    640s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.16 (MB), peak = 1235.67 (MB)
[12/08 14:28:35    640s] #
[12/08 14:28:35    640s] ### prepare_level starts on Thu Dec  8 14:28:35 2022 with memory = 1122.18 (MB), peak = 1235.67 (MB)
[12/08 14:28:35    640s] #Routing guide is on.
[12/08 14:28:35    640s] ### init level 1 starts on Thu Dec  8 14:28:35 2022 with memory = 1122.19 (MB), peak = 1235.67 (MB)
[12/08 14:28:35    640s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:35    640s] ### Level 1 hgrid = 86 X 85
[12/08 14:28:35    640s] ### prepare_level_flow starts on Thu Dec  8 14:28:35 2022 with memory = 1122.23 (MB), peak = 1235.67 (MB)
[12/08 14:28:35    640s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:35    640s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:35    640s] #
[12/08 14:28:35    640s] #Global routing initialization is done on Thu Dec  8 14:28:35 2022
[12/08 14:28:35    640s] #
[12/08 14:28:35    640s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.23 (MB), peak = 1235.67 (MB)
[12/08 14:28:35    640s] #
[12/08 14:28:35    640s] #start global routing iteration 1...
[12/08 14:28:35    640s] ### init_flow_edge starts on Thu Dec  8 14:28:35 2022 with memory = 1122.28 (MB), peak = 1235.67 (MB)
[12/08 14:28:35    640s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:35    640s] ### routing at level 1 (topmost level) iter 0
[12/08 14:28:35    641s] ### measure_qor starts on Thu Dec  8 14:28:35 2022 with memory = 1126.25 (MB), peak = 1235.67 (MB)
[12/08 14:28:35    641s] ### measure_congestion starts on Thu Dec  8 14:28:35 2022 with memory = 1126.25 (MB), peak = 1235.67 (MB)
[12/08 14:28:35    641s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:35    641s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:35    641s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1126.25 (MB), peak = 1235.67 (MB)
[12/08 14:28:35    641s] #
[12/08 14:28:35    641s] #start global routing iteration 2...
[12/08 14:28:35    641s] ### routing at level 1 (topmost level) iter 1
[12/08 14:28:36    641s] ### measure_qor starts on Thu Dec  8 14:28:36 2022 with memory = 1126.36 (MB), peak = 1235.67 (MB)
[12/08 14:28:36    641s] ### measure_congestion starts on Thu Dec  8 14:28:36 2022 with memory = 1126.36 (MB), peak = 1235.67 (MB)
[12/08 14:28:36    641s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:36    641s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:36    641s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1126.36 (MB), peak = 1235.67 (MB)
[12/08 14:28:36    641s] #
[12/08 14:28:36    641s] ### route_end starts on Thu Dec  8 14:28:36 2022 with memory = 1126.36 (MB), peak = 1235.67 (MB)
[12/08 14:28:36    641s] #
[12/08 14:28:36    641s] #Total number of trivial nets (e.g. < 2 pins) = 241 (skipped).
[12/08 14:28:36    641s] #Total number of selected nets for routing = 58.
[12/08 14:28:36    641s] #Total number of unselected nets (but routable) for routing = 12836 (skipped).
[12/08 14:28:36    641s] #Total number of nets in the design = 13135.
[12/08 14:28:36    641s] #
[12/08 14:28:36    641s] #12836 skipped nets do not have any wires.
[12/08 14:28:36    641s] #58 routable nets have only global wires.
[12/08 14:28:36    641s] #58 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/08 14:28:36    641s] #
[12/08 14:28:36    641s] #Routed net constraints summary:
[12/08 14:28:36    641s] #------------------------------------------------
[12/08 14:28:36    641s] #        Rules   Pref Extra Space   Unconstrained  
[12/08 14:28:36    641s] #------------------------------------------------
[12/08 14:28:36    641s] #      Default                 58               0  
[12/08 14:28:36    641s] #------------------------------------------------
[12/08 14:28:36    641s] #        Total                 58               0  
[12/08 14:28:36    641s] #------------------------------------------------
[12/08 14:28:36    641s] #
[12/08 14:28:36    641s] #Routing constraints summary of the whole design:
[12/08 14:28:36    641s] #------------------------------------------------
[12/08 14:28:36    641s] #        Rules   Pref Extra Space   Unconstrained  
[12/08 14:28:36    641s] #------------------------------------------------
[12/08 14:28:36    641s] #      Default                 58           12836  
[12/08 14:28:36    641s] #------------------------------------------------
[12/08 14:28:36    641s] #        Total                 58           12836  
[12/08 14:28:36    641s] #------------------------------------------------
[12/08 14:28:36    641s] #
[12/08 14:28:36    641s] ### cal_base_flow starts on Thu Dec  8 14:28:36 2022 with memory = 1126.37 (MB), peak = 1235.67 (MB)
[12/08 14:28:36    641s] ### init_flow_edge starts on Thu Dec  8 14:28:36 2022 with memory = 1126.37 (MB), peak = 1235.67 (MB)
[12/08 14:28:36    641s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:36    641s] ### cal_flow starts on Thu Dec  8 14:28:36 2022 with memory = 1129.22 (MB), peak = 1235.67 (MB)
[12/08 14:28:36    641s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:36    641s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:36    641s] ### report_overcon starts on Thu Dec  8 14:28:36 2022 with memory = 1129.24 (MB), peak = 1235.67 (MB)
[12/08 14:28:36    641s] #
[12/08 14:28:36    641s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/08 14:28:36    641s] #
[12/08 14:28:36    641s] #                 OverCon          
[12/08 14:28:36    641s] #                  #Gcell    %Gcell
[12/08 14:28:36    641s] #     Layer           (1)   OverCon  Flow/Cap
[12/08 14:28:36    641s] #  ----------------------------------------------
[12/08 14:28:36    641s] #  Metal1        0(0.00%)   (0.00%)     0.55  
[12/08 14:28:36    641s] #  Metal2        0(0.00%)   (0.00%)     0.06  
[12/08 14:28:36    641s] #  Metal3        0(0.00%)   (0.00%)     0.03  
[12/08 14:28:36    641s] #  Metal4        0(0.00%)   (0.00%)     0.05  
[12/08 14:28:36    641s] #  Metal5        0(0.00%)   (0.00%)     0.01  
[12/08 14:28:36    641s] #  Metal6        0(0.00%)   (0.00%)     0.04  
[12/08 14:28:36    641s] #  Metal7        0(0.00%)   (0.00%)     0.01  
[12/08 14:28:36    641s] #  Metal8        0(0.00%)   (0.00%)     0.04  
[12/08 14:28:36    641s] #  Metal9        0(0.00%)   (0.00%)     0.02  
[12/08 14:28:36    641s] #  Metal10       0(0.00%)   (0.00%)     0.00  
[12/08 14:28:36    641s] #  Metal11       0(0.00%)   (0.00%)     0.00  
[12/08 14:28:36    641s] #  ----------------------------------------------
[12/08 14:28:36    641s] #     Total      0(0.00%)   (0.00%)
[12/08 14:28:36    641s] #
[12/08 14:28:36    641s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/08 14:28:36    641s] #  Overflow after GR: 0.00% H + 0.00% V
[12/08 14:28:36    641s] #
[12/08 14:28:36    641s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:36    641s] ### cal_base_flow starts on Thu Dec  8 14:28:36 2022 with memory = 1129.25 (MB), peak = 1235.67 (MB)
[12/08 14:28:36    641s] ### init_flow_edge starts on Thu Dec  8 14:28:36 2022 with memory = 1129.25 (MB), peak = 1235.67 (MB)
[12/08 14:28:36    641s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:36    641s] ### cal_flow starts on Thu Dec  8 14:28:36 2022 with memory = 1129.25 (MB), peak = 1235.67 (MB)
[12/08 14:28:36    641s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:36    641s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:36    641s] ### export_cong_map starts on Thu Dec  8 14:28:36 2022 with memory = 1129.25 (MB), peak = 1235.67 (MB)
[12/08 14:28:36    641s] ### PDZT_Export::export_cong_map starts on Thu Dec  8 14:28:36 2022 with memory = 1129.42 (MB), peak = 1235.67 (MB)
[12/08 14:28:36    641s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:36    641s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:36    641s] ### import_cong_map starts on Thu Dec  8 14:28:36 2022 with memory = 1129.43 (MB), peak = 1235.67 (MB)
[12/08 14:28:36    641s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:36    641s] ### update starts on Thu Dec  8 14:28:36 2022 with memory = 1129.43 (MB), peak = 1235.67 (MB)
[12/08 14:28:36    641s] #Complete Global Routing.
[12/08 14:28:36    641s] #Total number of nets with non-default rule or having extra spacing = 58
[12/08 14:28:36    641s] #Total wire length = 7761 um.
[12/08 14:28:36    641s] #Total half perimeter of net bounding box = 3708 um.
[12/08 14:28:36    641s] #Total wire length on LAYER Metal1 = 0 um.
[12/08 14:28:36    641s] #Total wire length on LAYER Metal2 = 1890 um.
[12/08 14:28:36    641s] #Total wire length on LAYER Metal3 = 3776 um.
[12/08 14:28:36    641s] #Total wire length on LAYER Metal4 = 1938 um.
[12/08 14:28:36    641s] #Total wire length on LAYER Metal5 = 157 um.
[12/08 14:28:36    641s] #Total wire length on LAYER Metal6 = 0 um.
[12/08 14:28:36    641s] #Total wire length on LAYER Metal7 = 0 um.
[12/08 14:28:36    641s] #Total wire length on LAYER Metal8 = 0 um.
[12/08 14:28:36    641s] #Total wire length on LAYER Metal9 = 0 um.
[12/08 14:28:36    641s] #Total wire length on LAYER Metal10 = 0 um.
[12/08 14:28:36    641s] #Total wire length on LAYER Metal11 = 0 um.
[12/08 14:28:36    641s] #Total number of vias = 4331
[12/08 14:28:36    641s] #Up-Via Summary (total 4331):
[12/08 14:28:36    641s] #           
[12/08 14:28:36    641s] #-----------------------
[12/08 14:28:36    641s] # Metal1           2074
[12/08 14:28:36    641s] # Metal2           1618
[12/08 14:28:36    641s] # Metal3            621
[12/08 14:28:36    641s] # Metal4             18
[12/08 14:28:36    641s] #-----------------------
[12/08 14:28:36    641s] #                  4331 
[12/08 14:28:36    641s] #
[12/08 14:28:36    641s] #Total number of involved priority nets 58
[12/08 14:28:36    641s] #Maximum src to sink distance for priority net 136.2
[12/08 14:28:36    641s] #Average of max src_to_sink distance for priority net 55.3
[12/08 14:28:36    641s] #Average of ave src_to_sink distance for priority net 31.9
[12/08 14:28:36    641s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:36    641s] ### report_overcon starts on Thu Dec  8 14:28:36 2022 with memory = 1129.89 (MB), peak = 1235.67 (MB)
[12/08 14:28:36    641s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:36    641s] ### report_overcon starts on Thu Dec  8 14:28:36 2022 with memory = 1129.89 (MB), peak = 1235.67 (MB)
[12/08 14:28:36    641s] #Max overcon = 0 track.
[12/08 14:28:36    641s] #Total overcon = 0.00%.
[12/08 14:28:36    641s] #Worst layer Gcell overcon rate = 0.00%.
[12/08 14:28:36    641s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:36    641s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/08 14:28:36    641s] #
[12/08 14:28:36    641s] #Global routing statistics:
[12/08 14:28:36    641s] #Cpu time = 00:00:02
[12/08 14:28:36    641s] #Elapsed time = 00:00:02
[12/08 14:28:36    641s] #Increased memory = 9.61 (MB)
[12/08 14:28:36    641s] #Total memory = 1129.89 (MB)
[12/08 14:28:36    641s] #Peak memory = 1235.67 (MB)
[12/08 14:28:36    641s] #
[12/08 14:28:36    641s] #Finished global routing on Thu Dec  8 14:28:36 2022
[12/08 14:28:36    641s] #
[12/08 14:28:36    641s] #
[12/08 14:28:36    641s] ### Time Record (Global Routing) is uninstalled.
[12/08 14:28:36    641s] ### Time Record (Track Assignment) is installed.
[12/08 14:28:36    641s] #reading routing guides ......
[12/08 14:28:36    641s] ### Time Record (Track Assignment) is uninstalled.
[12/08 14:28:36    641s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1128.19 (MB), peak = 1235.67 (MB)
[12/08 14:28:36    641s] ### Time Record (Track Assignment) is installed.
[12/08 14:28:36    641s] #Start Track Assignment.
[12/08 14:28:36    642s] #Done with 1124 horizontal wires in 1 hboxes and 1087 vertical wires in 1 hboxes.
[12/08 14:28:37    642s] #Done with 1072 horizontal wires in 1 hboxes and 1059 vertical wires in 1 hboxes.
[12/08 14:28:37    642s] #Complete Track Assignment.
[12/08 14:28:37    642s] #Total number of nets with non-default rule or having extra spacing = 58
[12/08 14:28:37    642s] #Total wire length = 8487 um.
[12/08 14:28:37    642s] #Total half perimeter of net bounding box = 3708 um.
[12/08 14:28:37    642s] #Total wire length on LAYER Metal1 = 721 um.
[12/08 14:28:37    642s] #Total wire length on LAYER Metal2 = 1826 um.
[12/08 14:28:37    642s] #Total wire length on LAYER Metal3 = 3780 um.
[12/08 14:28:37    642s] #Total wire length on LAYER Metal4 = 2001 um.
[12/08 14:28:37    642s] #Total wire length on LAYER Metal5 = 159 um.
[12/08 14:28:37    642s] #Total wire length on LAYER Metal6 = 0 um.
[12/08 14:28:37    642s] #Total wire length on LAYER Metal7 = 0 um.
[12/08 14:28:37    642s] #Total wire length on LAYER Metal8 = 0 um.
[12/08 14:28:37    642s] #Total wire length on LAYER Metal9 = 0 um.
[12/08 14:28:37    642s] #Total wire length on LAYER Metal10 = 0 um.
[12/08 14:28:37    642s] #Total wire length on LAYER Metal11 = 0 um.
[12/08 14:28:37    642s] #Total number of vias = 4331
[12/08 14:28:37    642s] #Up-Via Summary (total 4331):
[12/08 14:28:37    642s] #           
[12/08 14:28:37    642s] #-----------------------
[12/08 14:28:37    642s] # Metal1           2074
[12/08 14:28:37    642s] # Metal2           1618
[12/08 14:28:37    642s] # Metal3            621
[12/08 14:28:37    642s] # Metal4             18
[12/08 14:28:37    642s] #-----------------------
[12/08 14:28:37    642s] #                  4331 
[12/08 14:28:37    642s] #
[12/08 14:28:37    642s] ### Time Record (Track Assignment) is uninstalled.
[12/08 14:28:37    642s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1132.98 (MB), peak = 1235.67 (MB)
[12/08 14:28:37    642s] #
[12/08 14:28:37    642s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/08 14:28:37    642s] #Cpu time = 00:00:08
[12/08 14:28:37    642s] #Elapsed time = 00:00:08
[12/08 14:28:37    642s] #Increased memory = 35.75 (MB)
[12/08 14:28:37    642s] #Total memory = 1133.05 (MB)
[12/08 14:28:37    642s] #Peak memory = 1235.67 (MB)
[12/08 14:28:37    642s] ### Time Record (Detail Routing) is installed.
[12/08 14:28:37    642s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[12/08 14:28:38    643s] #
[12/08 14:28:38    643s] #Start Detail Routing..
[12/08 14:28:38    643s] #start initial detail routing ...
[12/08 14:28:38    643s] ### Design has 2 dirty nets
[12/08 14:28:44    649s] # ECO: 5.6% of the total area was rechecked for DRC, and 77.6% required routing.
[12/08 14:28:44    649s] #   number of violations = 0
[12/08 14:28:44    649s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1162.19 (MB), peak = 1235.67 (MB)
[12/08 14:28:44    649s] #Complete Detail Routing.
[12/08 14:28:44    649s] #Total number of nets with non-default rule or having extra spacing = 58
[12/08 14:28:44    649s] #Total wire length = 8141 um.
[12/08 14:28:44    649s] #Total half perimeter of net bounding box = 3708 um.
[12/08 14:28:44    649s] #Total wire length on LAYER Metal1 = 0 um.
[12/08 14:28:44    649s] #Total wire length on LAYER Metal2 = 178 um.
[12/08 14:28:44    649s] #Total wire length on LAYER Metal3 = 4305 um.
[12/08 14:28:44    649s] #Total wire length on LAYER Metal4 = 3502 um.
[12/08 14:28:44    649s] #Total wire length on LAYER Metal5 = 156 um.
[12/08 14:28:44    649s] #Total wire length on LAYER Metal6 = 0 um.
[12/08 14:28:44    649s] #Total wire length on LAYER Metal7 = 0 um.
[12/08 14:28:44    649s] #Total wire length on LAYER Metal8 = 0 um.
[12/08 14:28:44    649s] #Total wire length on LAYER Metal9 = 0 um.
[12/08 14:28:44    649s] #Total wire length on LAYER Metal10 = 0 um.
[12/08 14:28:44    649s] #Total wire length on LAYER Metal11 = 0 um.
[12/08 14:28:44    649s] #Total number of vias = 6165
[12/08 14:28:44    649s] #Up-Via Summary (total 6165):
[12/08 14:28:44    649s] #           
[12/08 14:28:44    649s] #-----------------------
[12/08 14:28:44    649s] # Metal1           2074
[12/08 14:28:44    649s] # Metal2           2088
[12/08 14:28:44    649s] # Metal3           1985
[12/08 14:28:44    649s] # Metal4             18
[12/08 14:28:44    649s] #-----------------------
[12/08 14:28:44    649s] #                  6165 
[12/08 14:28:44    649s] #
[12/08 14:28:44    649s] #Total number of DRC violations = 0
[12/08 14:28:44    649s] ### Time Record (Detail Routing) is uninstalled.
[12/08 14:28:44    649s] #Cpu time = 00:00:07
[12/08 14:28:44    649s] #Elapsed time = 00:00:07
[12/08 14:28:44    649s] #Increased memory = 1.96 (MB)
[12/08 14:28:44    649s] #Total memory = 1135.02 (MB)
[12/08 14:28:44    649s] #Peak memory = 1235.67 (MB)
[12/08 14:28:44    649s] #detailRoute Statistics:
[12/08 14:28:44    649s] #Cpu time = 00:00:07
[12/08 14:28:44    649s] #Elapsed time = 00:00:07
[12/08 14:28:44    649s] #Increased memory = 1.96 (MB)
[12/08 14:28:44    649s] #Total memory = 1135.02 (MB)
[12/08 14:28:44    649s] #Peak memory = 1235.67 (MB)
[12/08 14:28:44    649s] #Skip updating routing design signature in db-snapshot flow
[12/08 14:28:44    649s] ### Time Record (DB Export) is installed.
[12/08 14:28:44    649s] Extracting standard cell pins and blockage ...... 
[12/08 14:28:44    649s] Pin and blockage extraction finished
[12/08 14:28:44    649s] ### Time Record (DB Export) is uninstalled.
[12/08 14:28:44    649s] ### Time Record (Post Callback) is installed.
[12/08 14:28:44    649s] ### Time Record (Post Callback) is uninstalled.
[12/08 14:28:44    649s] #
[12/08 14:28:44    649s] #globalDetailRoute statistics:
[12/08 14:28:44    649s] #Cpu time = 00:00:17
[12/08 14:28:44    649s] #Elapsed time = 00:00:17
[12/08 14:28:44    649s] #Increased memory = 49.13 (MB)
[12/08 14:28:44    649s] #Total memory = 1142.52 (MB)
[12/08 14:28:44    649s] #Peak memory = 1235.67 (MB)
[12/08 14:28:44    649s] #Number of warnings = 17
[12/08 14:28:44    649s] #Total number of warnings = 36
[12/08 14:28:44    649s] #Number of fails = 0
[12/08 14:28:44    649s] #Total number of fails = 0
[12/08 14:28:44    649s] #Complete globalDetailRoute on Thu Dec  8 14:28:44 2022
[12/08 14:28:44    649s] #
[12/08 14:28:44    649s] ### Time Record (globalDetailRoute) is uninstalled.
[12/08 14:28:44    649s] ### 
[12/08 14:28:44    649s] ###   Scalability Statistics
[12/08 14:28:44    649s] ### 
[12/08 14:28:44    649s] ### --------------------------------+----------------+----------------+----------------+
[12/08 14:28:44    649s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/08 14:28:44    649s] ### --------------------------------+----------------+----------------+----------------+
[12/08 14:28:44    649s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/08 14:28:44    649s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/08 14:28:44    649s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/08 14:28:44    649s] ###   DB Import                     |        00:00:01|        00:00:01|             1.1|
[12/08 14:28:44    649s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/08 14:28:44    649s] ###   Cell Pin Access               |        00:00:05|        00:00:05|             1.0|
[12/08 14:28:44    649s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[12/08 14:28:44    649s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[12/08 14:28:44    649s] ###   Global Routing                |        00:00:02|        00:00:02|             0.9|
[12/08 14:28:44    649s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/08 14:28:44    649s] ###   Detail Routing                |        00:00:07|        00:00:07|             1.0|
[12/08 14:28:44    649s] ###   Entire Command                |        00:00:17|        00:00:17|             1.0|
[12/08 14:28:44    649s] ### --------------------------------+----------------+----------------+----------------+
[12/08 14:28:44    649s] ### 
[12/08 14:28:44    649s] % End globalDetailRoute (date=12/08 14:28:44, total cpu=0:00:17.0, real=0:00:17.0, peak res=1142.6M, current mem=1142.6M)
[12/08 14:28:44    649s]         NanoRoute done. (took cpu=0:00:17.0 real=0:00:17.3)
[12/08 14:28:44    649s]       Clock detailed routing done.
[12/08 14:28:44    649s] Checking guided vs. routed lengths for 58 nets...
[12/08 14:28:44    649s] 
[12/08 14:28:44    649s]       
[12/08 14:28:44    649s]       Guided max path lengths
[12/08 14:28:44    649s]       =======================
[12/08 14:28:44    649s]       
[12/08 14:28:44    649s]       ---------------------------------------
[12/08 14:28:44    649s]       From (um)    To (um)    Number of paths
[12/08 14:28:44    649s]       ---------------------------------------
[12/08 14:28:44    649s]         20.000      40.000          12
[12/08 14:28:44    649s]         40.000      60.000          33
[12/08 14:28:44    649s]         60.000      80.000           5
[12/08 14:28:44    649s]         80.000     100.000           6
[12/08 14:28:44    649s]        100.000     120.000           1
[12/08 14:28:44    649s]        120.000     140.000           1
[12/08 14:28:44    649s]       ---------------------------------------
[12/08 14:28:44    649s]       
[12/08 14:28:44    649s]       Deviation of routing from guided max path lengths
[12/08 14:28:44    649s]       =================================================
[12/08 14:28:44    649s]       
[12/08 14:28:44    649s]       -------------------------------------
[12/08 14:28:44    649s]       From (%)    To (%)    Number of paths
[12/08 14:28:44    649s]       -------------------------------------
[12/08 14:28:44    649s]       below        0.000          41
[12/08 14:28:44    649s]         0.000      2.000           9
[12/08 14:28:44    649s]         2.000      4.000           2
[12/08 14:28:44    649s]         4.000      6.000           2
[12/08 14:28:44    649s]         6.000      8.000           2
[12/08 14:28:44    649s]         8.000     10.000           0
[12/08 14:28:44    649s]        10.000     12.000           1
[12/08 14:28:44    649s]        12.000     14.000           1
[12/08 14:28:44    649s]       -------------------------------------
[12/08 14:28:44    649s]       
[12/08 14:28:44    649s] 
[12/08 14:28:44    649s]     Top 10 notable deviations of routed length from guided length
[12/08 14:28:44    649s]     =============================================================
[12/08 14:28:44    649s] 
[12/08 14:28:44    649s]     Net CTS_55 (40 terminals)
[12/08 14:28:44    649s]     Guided length:  max path =    57.675um, total =   133.475um
[12/08 14:28:44    649s]     Routed length:  max path =    48.020um, total =   151.545um
[12/08 14:28:44    649s]     Deviation:      max path =   -16.740%,  total =    13.538%
[12/08 14:28:44    649s] 
[12/08 14:28:44    649s]     Net CTS_6 (41 terminals)
[12/08 14:28:44    649s]     Guided length:  max path =    40.595um, total =   132.869um
[12/08 14:28:44    649s]     Routed length:  max path =    44.820um, total =   150.140um
[12/08 14:28:44    649s]     Deviation:      max path =    10.408%,  total =    12.999%
[12/08 14:28:44    649s] 
[12/08 14:28:44    649s]     Net CTS_28 (42 terminals)
[12/08 14:28:44    649s]     Guided length:  max path =    49.315um, total =   134.140um
[12/08 14:28:44    649s]     Routed length:  max path =    45.790um, total =   150.905um
[12/08 14:28:44    649s]     Deviation:      max path =    -7.148%,  total =    12.498%
[12/08 14:28:44    649s] 
[12/08 14:28:44    649s]     Net CTS_2 (36 terminals)
[12/08 14:28:44    649s]     Guided length:  max path =    50.455um, total =   137.045um
[12/08 14:28:44    649s]     Routed length:  max path =    49.510um, total =   153.915um
[12/08 14:28:44    649s]     Deviation:      max path =    -1.873%,  total =    12.310%
[12/08 14:28:44    649s] 
[12/08 14:28:44    649s]     Net CTS_3 (39 terminals)
[12/08 14:28:44    649s]     Guided length:  max path =    45.475um, total =   128.555um
[12/08 14:28:44    649s]     Routed length:  max path =    44.750um, total =   143.870um
[12/08 14:28:44    649s]     Deviation:      max path =    -1.594%,  total =    11.913%
[12/08 14:28:44    649s] 
[12/08 14:28:44    649s]     Net CTS_50 (44 terminals)
[12/08 14:28:44    649s]     Guided length:  max path =    48.125um, total =   141.470um
[12/08 14:28:44    649s]     Routed length:  max path =    45.920um, total =   157.670um
[12/08 14:28:44    649s]     Deviation:      max path =    -4.582%,  total =    11.451%
[12/08 14:28:44    649s] 
[12/08 14:28:44    649s]     Net CTS_15 (40 terminals)
[12/08 14:28:44    649s]     Guided length:  max path =    43.225um, total =   134.205um
[12/08 14:28:44    649s]     Routed length:  max path =    42.910um, total =   149.435um
[12/08 14:28:44    649s]     Deviation:      max path =    -0.729%,  total =    11.348%
[12/08 14:28:44    649s] 
[12/08 14:28:44    649s]     Net CTS_4 (38 terminals)
[12/08 14:28:44    649s]     Guided length:  max path =    46.835um, total =   113.800um
[12/08 14:28:44    649s]     Routed length:  max path =    40.130um, total =   126.655um
[12/08 14:28:44    649s]     Deviation:      max path =   -14.316%,  total =    11.296%
[12/08 14:28:44    649s] 
[12/08 14:28:44    649s]     Net CTS_22 (36 terminals)
[12/08 14:28:44    649s]     Guided length:  max path =    45.845um, total =   132.635um
[12/08 14:28:44    649s]     Routed length:  max path =    43.860um, total =   147.445um
[12/08 14:28:44    649s]     Deviation:      max path =    -4.330%,  total =    11.166%
[12/08 14:28:44    649s] 
[12/08 14:28:44    649s]     Net CTS_27 (41 terminals)
[12/08 14:28:44    649s]     Guided length:  max path =    41.614um, total =   134.254um
[12/08 14:28:44    649s]     Routed length:  max path =    41.800um, total =   149.130um
[12/08 14:28:44    649s]     Deviation:      max path =     0.447%,  total =    11.081%
[12/08 14:28:44    649s] 
[12/08 14:28:44    649s] Set FIXED routing status on 58 net(s)
[12/08 14:28:44    649s] Set FIXED placed status on 57 instance(s)
[12/08 14:28:44    649s]       Route Remaining Unrouted Nets...
[12/08 14:28:44    649s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/08 14:28:44    649s] All LLGs are deleted
[12/08 14:28:44    649s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1432.3M
[12/08 14:28:44    649s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.005, MEM:1431.7M
[12/08 14:28:44    649s] ### Creating LA Mngr. totSessionCpu=0:10:50 mem=1431.7M
[12/08 14:28:44    649s] LayerId::1 widthSet size::2
[12/08 14:28:44    649s] LayerId::2 widthSet size::2
[12/08 14:28:44    649s] LayerId::3 widthSet size::2
[12/08 14:28:44    649s] LayerId::4 widthSet size::2
[12/08 14:28:44    649s] LayerId::5 widthSet size::2
[12/08 14:28:44    649s] LayerId::6 widthSet size::2
[12/08 14:28:44    649s] LayerId::7 widthSet size::2
[12/08 14:28:44    649s] LayerId::8 widthSet size::2
[12/08 14:28:44    649s] LayerId::9 widthSet size::2
[12/08 14:28:44    649s] LayerId::10 widthSet size::2
[12/08 14:28:44    649s] LayerId::11 widthSet size::2
[12/08 14:28:44    649s] Updating RC grid for preRoute extraction ...
[12/08 14:28:44    649s] Initializing multi-corner resistance tables ...
[12/08 14:28:44    649s] ### Creating LA Mngr, finished. totSessionCpu=0:10:50 mem=1431.7M
[12/08 14:28:44    649s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1431.68 MB )
[12/08 14:28:44    649s] (I)       Started Loading and Dumping File ( Curr Mem: 1431.68 MB )
[12/08 14:28:44    649s] (I)       Reading DB...
[12/08 14:28:44    649s] (I)       Read data from FE... (mem=1431.7M)
[12/08 14:28:44    649s] (I)       Read nodes and places... (mem=1431.7M)
[12/08 14:28:44    649s] (I)       Done Read nodes and places (cpu=0.010s, mem=1433.8M)
[12/08 14:28:44    649s] (I)       Read nets... (mem=1433.8M)
[12/08 14:28:44    649s] (I)       Done Read nets (cpu=0.030s, mem=1435.8M)
[12/08 14:28:44    649s] (I)       Done Read data from FE (cpu=0.040s, mem=1435.8M)
[12/08 14:28:44    649s] (I)       before initializing RouteDB syMemory usage = 1435.8 MB
[12/08 14:28:44    649s] (I)       Honor MSV route constraint: false
[12/08 14:28:44    649s] (I)       Maximum routing layer  : 10
[12/08 14:28:44    649s] (I)       Minimum routing layer  : 2
[12/08 14:28:44    649s] (I)       Supply scale factor H  : 1.00
[12/08 14:28:44    649s] (I)       Supply scale factor V  : 1.00
[12/08 14:28:44    649s] (I)       Tracks used by clock wire: 0
[12/08 14:28:44    649s] (I)       Reverse direction      : 
[12/08 14:28:44    649s] (I)       Honor partition pin guides: true
[12/08 14:28:44    649s] (I)       Route selected nets only: false
[12/08 14:28:44    649s] (I)       Route secondary PG pins: false
[12/08 14:28:44    649s] (I)       Second PG max fanout   : 2147483647
[12/08 14:28:44    649s] (I)       Apply function for special wires: true
[12/08 14:28:44    649s] (I)       Layer by layer blockage reading: true
[12/08 14:28:44    649s] (I)       Offset calculation fix : true
[12/08 14:28:44    649s] (I)       Route stripe layer range: 
[12/08 14:28:44    649s] (I)       Honor partition fences : 
[12/08 14:28:44    649s] (I)       Honor partition pin    : 
[12/08 14:28:44    649s] (I)       Honor partition fences with feedthrough: 
[12/08 14:28:44    649s] (I)       Counted 2660 PG shapes. We will not process PG shapes layer by layer.
[12/08 14:28:44    649s] (I)       build grid graph
[12/08 14:28:44    649s] (I)       build grid graph start
[12/08 14:28:44    649s] [NR-eGR] Track table information for default rule: 
[12/08 14:28:44    649s] [NR-eGR] Metal1 has no routable track
[12/08 14:28:44    649s] [NR-eGR] Metal2 has single uniform track structure
[12/08 14:28:44    649s] [NR-eGR] Metal3 has single uniform track structure
[12/08 14:28:44    649s] [NR-eGR] Metal4 has single uniform track structure
[12/08 14:28:44    649s] [NR-eGR] Metal5 has single uniform track structure
[12/08 14:28:44    649s] [NR-eGR] Metal6 has single uniform track structure
[12/08 14:28:44    649s] [NR-eGR] Metal7 has single uniform track structure
[12/08 14:28:44    649s] [NR-eGR] Metal8 has single uniform track structure
[12/08 14:28:44    649s] [NR-eGR] Metal9 has single uniform track structure
[12/08 14:28:44    649s] [NR-eGR] Metal10 has single uniform track structure
[12/08 14:28:44    649s] (I)       build grid graph end
[12/08 14:28:44    649s] (I)       ===========================================================================
[12/08 14:28:44    649s] (I)       == Report All Rule Vias ==
[12/08 14:28:44    649s] (I)       ===========================================================================
[12/08 14:28:44    649s] (I)        Via Rule : (Default)
[12/08 14:28:44    649s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:44    649s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:44    649s] (I)        1    3 : M2_M1_VH                    7 : M2_M1_1x2_HV_N           
[12/08 14:28:44    649s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[12/08 14:28:44    649s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[12/08 14:28:44    649s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[12/08 14:28:44    649s] (I)        5   41 : M6_M5_VH                   47 : M6_M5_1x2_HV_N           
[12/08 14:28:44    649s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[12/08 14:28:44    649s] (I)        7   61 : M8_M7_VH                   67 : M8_M7_1x2_HV_N           
[12/08 14:28:44    649s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[12/08 14:28:44    649s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[12/08 14:28:44    649s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[12/08 14:28:44    649s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)       ===========================================================================
[12/08 14:28:44    649s] (I)        Via Rule : LEFSpecialRouteSpec
[12/08 14:28:44    649s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:44    649s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:44    649s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)       ===========================================================================
[12/08 14:28:44    649s] (I)        Via Rule : VLMDefaultSetup
[12/08 14:28:44    649s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:44    649s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:44    649s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)       ===========================================================================
[12/08 14:28:44    649s] (I)        Via Rule : NDRSTEP13
[12/08 14:28:44    649s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:28:44    649s] (I)       ---------------------------------------------------------------------------
[12/08 14:28:44    649s] (I)        1    1 : M2_M1_HV                    7 : M2_M1_1x2_HV_N           
[12/08 14:28:44    649s] (I)        2    9 : M3_M2_VH                   15 : M3_M2_2x1_VH_E           
[12/08 14:28:44    649s] (I)        3   19 : M4_M3_HV                   25 : M4_M3_2x1_HV_E           
[12/08 14:28:44    649s] (I)        4   29 : M5_M4_VH                   35 : M5_M4_2x1_VH_E           
[12/08 14:28:44    649s] (I)        5   39 : M6_M5_HV                   47 : M6_M5_1x2_HV_N           
[12/08 14:28:44    649s] (I)        6   49 : M7_M6_VH                   55 : M7_M6_2x1_VH_E           
[12/08 14:28:44    649s] (I)        7   59 : M8_M7_HV                   67 : M8_M7_1x2_HV_N           
[12/08 14:28:44    649s] (I)        8   69 : M9_M8_VH                   75 : M9_M8_2x1_VH_E           
[12/08 14:28:44    649s] (I)        9   79 : M10_M9_HV                  83 : M10_M9_2x1_HV_E          
[12/08 14:28:44    649s] (I)       10   87 : M11_M10_VH                 93 : M11_M10_2x1_VH_E         
[12/08 14:28:44    649s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:28:44    649s] (I)       ===========================================================================
[12/08 14:28:44    649s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1435.80 MB )
[12/08 14:28:44    649s] (I)       Num PG vias on layer 1 : 0
[12/08 14:28:44    649s] (I)       Num PG vias on layer 2 : 0
[12/08 14:28:44    649s] (I)       Num PG vias on layer 3 : 0
[12/08 14:28:44    649s] (I)       Num PG vias on layer 4 : 0
[12/08 14:28:44    649s] (I)       Num PG vias on layer 5 : 0
[12/08 14:28:44    649s] (I)       Num PG vias on layer 6 : 0
[12/08 14:28:44    649s] (I)       Num PG vias on layer 7 : 0
[12/08 14:28:44    649s] (I)       Num PG vias on layer 8 : 0
[12/08 14:28:44    649s] (I)       Num PG vias on layer 9 : 0
[12/08 14:28:44    649s] (I)       Num PG vias on layer 10 : 0
[12/08 14:28:44    649s] [NR-eGR] Read 4275 PG shapes
[12/08 14:28:44    649s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1435.80 MB )
[12/08 14:28:44    649s] [NR-eGR] #Routing Blockages  : 0
[12/08 14:28:44    649s] [NR-eGR] #Instance Blockages : 0
[12/08 14:28:44    649s] [NR-eGR] #PG Blockages       : 4275
[12/08 14:28:44    649s] [NR-eGR] #Bump Blockages     : 0
[12/08 14:28:44    649s] [NR-eGR] #Boundary Blockages : 0
[12/08 14:28:44    649s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/08 14:28:44    649s] [NR-eGR] Num Prerouted Nets = 58  Num Prerouted Wires = 6472
[12/08 14:28:44    649s] (I)       readDataFromPlaceDB
[12/08 14:28:44    649s] (I)       Read net information..
[12/08 14:28:45    649s] [NR-eGR] Read numTotalNets=12893  numIgnoredNets=58
[12/08 14:28:45    649s] (I)       Read testcase time = 0.010 seconds
[12/08 14:28:45    649s] 
[12/08 14:28:45    649s] (I)       early_global_route_priority property id does not exist.
[12/08 14:28:45    649s] (I)       Start initializing grid graph
[12/08 14:28:45    649s] (I)       End initializing grid graph
[12/08 14:28:45    649s] (I)       Model blockages into capacity
[12/08 14:28:45    649s] (I)       Read Num Blocks=4275  Num Prerouted Wires=6472  Num CS=0
[12/08 14:28:45    649s] (I)       Started Modeling ( Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Started Modeling Layer 1 ( Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Started Modeling Layer 2 ( Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Layer 1 (V) : #blockages 500 : #preroutes 2484
[12/08 14:28:45    649s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Started Modeling Layer 3 ( Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Layer 2 (H) : #blockages 500 : #preroutes 3361
[12/08 14:28:45    649s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Started Modeling Layer 4 ( Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Layer 3 (V) : #blockages 500 : #preroutes 621
[12/08 14:28:45    649s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Started Modeling Layer 5 ( Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Layer 4 (H) : #blockages 500 : #preroutes 6
[12/08 14:28:45    649s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Started Modeling Layer 6 ( Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Layer 5 (V) : #blockages 500 : #preroutes 0
[12/08 14:28:45    649s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Started Modeling Layer 7 ( Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Layer 6 (H) : #blockages 500 : #preroutes 0
[12/08 14:28:45    649s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Started Modeling Layer 8 ( Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Layer 7 (V) : #blockages 500 : #preroutes 0
[12/08 14:28:45    649s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Started Modeling Layer 9 ( Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Layer 8 (H) : #blockages 500 : #preroutes 0
[12/08 14:28:45    649s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Started Modeling Layer 10 ( Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Layer 9 (V) : #blockages 275 : #preroutes 0
[12/08 14:28:45    649s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Number of ignored nets = 58
[12/08 14:28:45    649s] (I)       Number of fixed nets = 58.  Ignored: Yes
[12/08 14:28:45    649s] (I)       Number of clock nets = 58.  Ignored: No
[12/08 14:28:45    649s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/08 14:28:45    649s] (I)       Number of special nets = 0.  Ignored: Yes
[12/08 14:28:45    649s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/08 14:28:45    649s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/08 14:28:45    649s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/08 14:28:45    649s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/08 14:28:45    649s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/08 14:28:45    649s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1438.0 MB
[12/08 14:28:45    649s] (I)       Ndr track 0 does not exist
[12/08 14:28:45    649s] (I)       Ndr track 0 does not exist
[12/08 14:28:45    649s] (I)       Layer1  viaCost=200.00
[12/08 14:28:45    649s] (I)       Layer2  viaCost=200.00
[12/08 14:28:45    649s] (I)       Layer3  viaCost=200.00
[12/08 14:28:45    649s] (I)       Layer4  viaCost=200.00
[12/08 14:28:45    649s] (I)       Layer5  viaCost=200.00
[12/08 14:28:45    649s] (I)       Layer6  viaCost=200.00
[12/08 14:28:45    649s] (I)       Layer7  viaCost=200.00
[12/08 14:28:45    649s] (I)       Layer8  viaCost=200.00
[12/08 14:28:45    649s] (I)       Layer9  viaCost=200.00
[12/08 14:28:45    649s] (I)       ---------------------Grid Graph Info--------------------
[12/08 14:28:45    649s] (I)       Routing area        : (0, 0) - (490000, 484120)
[12/08 14:28:45    649s] (I)       Core area           : (30000, 30020) - (460000, 454100)
[12/08 14:28:45    649s] (I)       Site width          :   400  (dbu)
[12/08 14:28:45    649s] (I)       Row height          :  3420  (dbu)
[12/08 14:28:45    649s] (I)       GCell width         :  3420  (dbu)
[12/08 14:28:45    649s] (I)       GCell height        :  3420  (dbu)
[12/08 14:28:45    649s] (I)       Grid                :   143   141    10
[12/08 14:28:45    649s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/08 14:28:45    649s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420
[12/08 14:28:45    649s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0
[12/08 14:28:45    649s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440
[12/08 14:28:45    649s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400
[12/08 14:28:45    649s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840
[12/08 14:28:45    649s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000
[12/08 14:28:45    649s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200
[12/08 14:28:45    649s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42
[12/08 14:28:45    649s] (I)       Total num of tracks :     0  1225  1274  1225  1274  1225  1274  1225  1274   489
[12/08 14:28:45    649s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/08 14:28:45    649s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/08 14:28:45    649s] (I)       --------------------------------------------------------
[12/08 14:28:45    649s] 
[12/08 14:28:45    649s] [NR-eGR] ============ Routing rule table ============
[12/08 14:28:45    649s] [NR-eGR] Rule id: 0  Nets: 0 
[12/08 14:28:45    649s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/08 14:28:45    649s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000
[12/08 14:28:45    649s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[12/08 14:28:45    649s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:28:45    649s] [NR-eGR] Rule id: 1  Nets: 12835 
[12/08 14:28:45    649s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/08 14:28:45    649s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000
[12/08 14:28:45    649s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:28:45    649s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:28:45    649s] [NR-eGR] ========================================
[12/08 14:28:45    649s] [NR-eGR] 
[12/08 14:28:45    649s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/08 14:28:45    649s] (I)       blocked tracks on layer2 : = 8500 / 172725 (4.92%)
[12/08 14:28:45    649s] (I)       blocked tracks on layer3 : = 1500 / 182182 (0.82%)
[12/08 14:28:45    649s] (I)       blocked tracks on layer4 : = 8500 / 172725 (4.92%)
[12/08 14:28:45    649s] (I)       blocked tracks on layer5 : = 1500 / 182182 (0.82%)
[12/08 14:28:45    649s] (I)       blocked tracks on layer6 : = 8500 / 172725 (4.92%)
[12/08 14:28:45    649s] (I)       blocked tracks on layer7 : = 1500 / 182182 (0.82%)
[12/08 14:28:45    649s] (I)       blocked tracks on layer8 : = 8500 / 172725 (4.92%)
[12/08 14:28:45    649s] (I)       blocked tracks on layer9 : = 3000 / 182182 (1.65%)
[12/08 14:28:45    649s] (I)       blocked tracks on layer10 : = 4370 / 68949 (6.34%)
[12/08 14:28:45    649s] (I)       After initializing earlyGlobalRoute syMemory usage = 1438.0 MB
[12/08 14:28:45    649s] (I)       Finished Loading and Dumping File ( CPU: 0.08 sec, Real: 0.18 sec, Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Started Global Routing ( Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       ============= Initialization =============
[12/08 14:28:45    649s] (I)       totalPins=43027  totalGlobalPin=41562 (96.60%)
[12/08 14:28:45    649s] (I)       Started Build MST ( Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Generate topology with single threads
[12/08 14:28:45    649s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       total 2D Cap : 1467974 = (722476 H, 745498 V)
[12/08 14:28:45    649s] [NR-eGR] Layer group 1: route 12835 net(s) in layer range [2, 10]
[12/08 14:28:45    649s] (I)       ============  Phase 1a Route ============
[12/08 14:28:45    649s] (I)       Started Phase 1a ( Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Usage: 119256 = (64355 H, 54901 V) = (8.91% H, 7.36% V) = (1.100e+05um H, 9.388e+04um V)
[12/08 14:28:45    649s] (I)       
[12/08 14:28:45    649s] (I)       ============  Phase 1b Route ============
[12/08 14:28:45    649s] (I)       Usage: 119256 = (64355 H, 54901 V) = (8.91% H, 7.36% V) = (1.100e+05um H, 9.388e+04um V)
[12/08 14:28:45    649s] (I)       
[12/08 14:28:45    649s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.039278e+05um
[12/08 14:28:45    649s] (I)       ============  Phase 1c Route ============
[12/08 14:28:45    649s] (I)       Usage: 119256 = (64355 H, 54901 V) = (8.91% H, 7.36% V) = (1.100e+05um H, 9.388e+04um V)
[12/08 14:28:45    649s] (I)       
[12/08 14:28:45    649s] (I)       ============  Phase 1d Route ============
[12/08 14:28:45    649s] (I)       Usage: 119256 = (64355 H, 54901 V) = (8.91% H, 7.36% V) = (1.100e+05um H, 9.388e+04um V)
[12/08 14:28:45    649s] (I)       
[12/08 14:28:45    649s] (I)       ============  Phase 1e Route ============
[12/08 14:28:45    649s] (I)       Started Phase 1e ( Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Usage: 119256 = (64355 H, 54901 V) = (8.91% H, 7.36% V) = (1.100e+05um H, 9.388e+04um V)
[12/08 14:28:45    649s] (I)       
[12/08 14:28:45    649s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.039278e+05um
[12/08 14:28:45    649s] [NR-eGR] 
[12/08 14:28:45    649s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1437.96 MB )
[12/08 14:28:45    649s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 14:28:45    650s] (I)       Finished Phase 1l ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1437.96 MB )
[12/08 14:28:45    650s] (I)       ============  Phase 1l Route ============
[12/08 14:28:45    650s] (I)       
[12/08 14:28:45    650s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/08 14:28:45    650s] [NR-eGR]                        OverCon            
[12/08 14:28:45    650s] [NR-eGR]                         #Gcell     %Gcell
[12/08 14:28:45    650s] [NR-eGR]       Layer                (1)    OverCon 
[12/08 14:28:45    650s] [NR-eGR] ----------------------------------------------
[12/08 14:28:45    650s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:45    650s] [NR-eGR]  Metal2  (2)         6( 0.03%)   ( 0.03%) 
[12/08 14:28:45    650s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:45    650s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:45    650s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:45    650s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:45    650s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:45    650s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:45    650s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:45    650s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/08 14:28:45    650s] [NR-eGR] ----------------------------------------------
[12/08 14:28:45    650s] [NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[12/08 14:28:45    650s] [NR-eGR] 
[12/08 14:28:45    650s] (I)       Finished Global Routing ( CPU: 0.13 sec, Real: 0.17 sec, Curr Mem: 1437.96 MB )
[12/08 14:28:45    650s] (I)       total 2D Cap : 1468985 = (722724 H, 746261 V)
[12/08 14:28:45    650s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/08 14:28:45    650s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/08 14:28:45    650s] (I)       ============= track Assignment ============
[12/08 14:28:45    650s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1437.96 MB )
[12/08 14:28:45    650s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.96 MB )
[12/08 14:28:45    650s] (I)       Started Greedy Track Assignment ( Curr Mem: 1437.96 MB )
[12/08 14:28:45    650s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[12/08 14:28:45    650s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1437.96 MB )
[12/08 14:28:45    650s] (I)       Run Multi-thread track assignment
[12/08 14:28:45    650s] (I)       Finished Greedy Track Assignment ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1437.96 MB )
[12/08 14:28:45    650s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:45    650s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 44798
[12/08 14:28:45    650s] [NR-eGR] Metal2  (2V) length: 6.511528e+04um, number of vias: 62455
[12/08 14:28:45    650s] [NR-eGR] Metal3  (3H) length: 8.583286e+04um, number of vias: 8748
[12/08 14:28:45    650s] [NR-eGR] Metal4  (4V) length: 3.477985e+04um, number of vias: 3590
[12/08 14:28:45    650s] [NR-eGR] Metal5  (5H) length: 2.995203e+04um, number of vias: 459
[12/08 14:28:45    650s] [NR-eGR] Metal6  (6V) length: 5.245870e+03um, number of vias: 69
[12/08 14:28:45    650s] [NR-eGR] Metal7  (7H) length: 9.627000e+02um, number of vias: 26
[12/08 14:28:45    650s] [NR-eGR] Metal8  (8V) length: 6.045000e+01um, number of vias: 11
[12/08 14:28:45    650s] [NR-eGR] Metal9  (9H) length: 1.448000e+02um, number of vias: 3
[12/08 14:28:45    650s] [NR-eGR] Metal10 (10V) length: 2.275000e+00um, number of vias: 3
[12/08 14:28:45    650s] [NR-eGR] Total length: 2.220961e+05um, number of vias: 120162
[12/08 14:28:45    650s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:45    650s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/08 14:28:45    650s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:28:45    650s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.61 sec, Real: 0.75 sec, Curr Mem: 1433.96 MB )
[12/08 14:28:45    650s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.7 real=0:00:00.8)
[12/08 14:28:45    650s]     Routing using NR in eGR->NR Step done.
[12/08 14:28:45    650s] Net route status summary:
[12/08 14:28:45    650s]   Clock:        58 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=58, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/08 14:28:45    650s]   Non-clock: 13077 (unrouted=242, trialRouted=12835, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=242, (crossesIlmBoundary AND tooFewTerms=0)])
[12/08 14:28:45    650s] 
[12/08 14:28:45    650s] CCOPT: Done with clock implementation routing.
[12/08 14:28:45    650s] 
[12/08 14:28:45    650s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:18.1 real=0:00:18.9)
[12/08 14:28:45    650s]   Clock implementation routing done.
[12/08 14:28:45    650s]   Leaving CCOpt scope - extractRC...
[12/08 14:28:45    650s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/08 14:28:45    650s] Extraction called for design 'picorv32' of instances=12134 and nets=13135 using extraction engine 'preRoute' .
[12/08 14:28:45    650s] PreRoute RC Extraction called for design picorv32.
[12/08 14:28:45    650s] RC Extraction called in multi-corner(1) mode.
[12/08 14:28:45    650s] RCMode: PreRoute
[12/08 14:28:45    650s]       RC Corner Indexes            0   
[12/08 14:28:45    650s] Capacitance Scaling Factor   : 1.00000 
[12/08 14:28:45    650s] Resistance Scaling Factor    : 1.00000 
[12/08 14:28:45    650s] Clock Cap. Scaling Factor    : 1.00000 
[12/08 14:28:45    650s] Clock Res. Scaling Factor    : 1.00000 
[12/08 14:28:45    650s] Shrink Factor                : 1.00000
[12/08 14:28:45    650s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/08 14:28:45    650s] Using Quantus QRC technology file ...
[12/08 14:28:45    650s] LayerId::1 widthSet size::2
[12/08 14:28:45    650s] LayerId::2 widthSet size::2
[12/08 14:28:45    650s] LayerId::3 widthSet size::2
[12/08 14:28:45    650s] LayerId::4 widthSet size::2
[12/08 14:28:45    650s] LayerId::5 widthSet size::2
[12/08 14:28:45    650s] LayerId::6 widthSet size::2
[12/08 14:28:45    650s] LayerId::7 widthSet size::2
[12/08 14:28:45    650s] LayerId::8 widthSet size::2
[12/08 14:28:45    650s] LayerId::9 widthSet size::2
[12/08 14:28:45    650s] LayerId::10 widthSet size::2
[12/08 14:28:45    650s] LayerId::11 widthSet size::2
[12/08 14:28:45    650s] Updating RC grid for preRoute extraction ...
[12/08 14:28:45    650s] Initializing multi-corner resistance tables ...
[12/08 14:28:45    650s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1431.961M)
[12/08 14:28:45    650s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/08 14:28:45    650s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/08 14:28:45    650s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[12/08 14:28:45    650s] End AAE Lib Interpolated Model. (MEM=1431.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 14:28:46    650s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:46    650s]   Clock DAG stats after routing clock trees:
[12/08 14:28:46    650s]     cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:46    650s]     cell areas       : b=135.432um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.432um^2
[12/08 14:28:46    650s]     cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:46    650s]     sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:46    650s]     wire capacitance : top=0.000pF, trunk=0.070pF, leaf=0.546pF, total=0.615pF
[12/08 14:28:46    650s]     wire lengths     : top=0.000um, trunk=1013.230um, leaf=7127.750um, total=8140.980um
[12/08 14:28:46    650s]     hp wire lengths  : top=0.000um, trunk=713.240um, leaf=2884.670um, total=3597.910um
[12/08 14:28:46    650s]   Clock DAG net violations after routing clock trees:
[12/08 14:28:46    650s]     Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[12/08 14:28:46    650s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/08 14:28:46    650s]     Trunk : target=0.150ns count=7 avg=0.112ns sd=0.022ns min=0.073ns max=0.134ns {1 <= 0.090ns, 4 <= 0.120ns, 2 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:46    650s]     Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.123ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 25 <= 0.135ns, 22 <= 0.142ns, 3 <= 0.150ns} {1 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
[12/08 14:28:46    650s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/08 14:28:46    650s]      Bufs: CLKBUFX4: 54 CLKBUFX3: 3 
[12/08 14:28:46    650s]   Primary reporting skew groups after routing clock trees:
[12/08 14:28:46    650s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.444, max=0.470, avg=0.455, sd=0.008], skew [0.026 vs 0.122], 100% {0.444, 0.470} (wid=0.003 ws=0.002) (gid=0.468 gs=0.025)
[12/08 14:28:46    650s]       min path sink: reg_op2_reg[28]/CK
[12/08 14:28:46    650s]       max path sink: cpuregs_reg[13][9]/CK
[12/08 14:28:46    650s]   Skew group summary after routing clock trees:
[12/08 14:28:46    650s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.444, max=0.470, avg=0.455, sd=0.008], skew [0.026 vs 0.122], 100% {0.444, 0.470} (wid=0.003 ws=0.002) (gid=0.468 gs=0.025)
[12/08 14:28:46    650s]   CCOpt::Phase::Routing done. (took cpu=0:00:18.6 real=0:00:19.4)
[12/08 14:28:46    650s]   CCOpt::Phase::PostConditioning...
[12/08 14:28:46    650s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[12/08 14:28:46    651s] OPERPROF: Starting DPlace-Init at level 1, MEM:1479.7M
[12/08 14:28:46    651s] #spOpts: N=45 mergeVia=F 
[12/08 14:28:46    651s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1479.7M
[12/08 14:28:46    651s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1479.7M
[12/08 14:28:46    651s] Core basic site is CoreSite
[12/08 14:28:46    651s] SiteArray: non-trimmed site array dimensions = 124 x 1075
[12/08 14:28:46    651s] SiteArray: use 634,880 bytes
[12/08 14:28:46    651s] SiteArray: current memory after site array memory allocation 1480.3M
[12/08 14:28:46    651s] SiteArray: FP blocked sites are writable
[12/08 14:28:46    651s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/08 14:28:46    651s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1480.3M
[12/08 14:28:46    651s] Process 381 wires and vias for routing blockage and capacity analysis
[12/08 14:28:46    651s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1480.3M
[12/08 14:28:46    651s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.107, MEM:1480.3M
[12/08 14:28:46    651s] OPERPROF:     Starting CMU at level 3, MEM:1480.3M
[12/08 14:28:46    651s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1480.3M
[12/08 14:28:46    651s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.122, MEM:1480.3M
[12/08 14:28:46    651s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1480.3MB).
[12/08 14:28:46    651s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.145, MEM:1480.3M
[12/08 14:28:46    651s]   Removing CTS place status from clock tree and sinks.
[12/08 14:28:46    651s] Removed CTS place status from 57 clock cells (out of 59 ) and 0 clock sinks (out of 0 ).
[12/08 14:28:46    651s]   Switching to inst based legalization.
[12/08 14:28:46    651s]   PostConditioning...
[12/08 14:28:46    651s]     PostConditioning active optimizations:
[12/08 14:28:46    651s]      - DRV fixing with cell sizing and buffering
[12/08 14:28:46    651s]      - Skew fixing with cell sizing
[12/08 14:28:46    651s]     
[12/08 14:28:46    651s]     Currently running CTS, using active skew data
[12/08 14:28:46    651s]     Reset bufferability constraints...
[12/08 14:28:46    651s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/08 14:28:46    651s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:46    651s]     Upsizing to fix DRVs...
[12/08 14:28:46    651s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[12/08 14:28:46    651s]     CCOpt-PostConditioning: considered: 58, tested: 58, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[12/08 14:28:46    651s]     
[12/08 14:28:46    651s]     PRO Statistics: Fix DRVs (initial upsizing):
[12/08 14:28:46    651s]     ============================================
[12/08 14:28:46    651s]     
[12/08 14:28:46    651s]     Cell changes by Net Type:
[12/08 14:28:46    651s]     
[12/08 14:28:46    651s]     -------------------------------------------------------------------------------------------------------------------
[12/08 14:28:46    651s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/08 14:28:46    651s]     -------------------------------------------------------------------------------------------------------------------
[12/08 14:28:46    651s]     top                0                    0           0            0                    0                  0
[12/08 14:28:46    651s]     trunk              0                    0           0            0                    0                  0
[12/08 14:28:46    651s]     leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/08 14:28:46    651s]     -------------------------------------------------------------------------------------------------------------------
[12/08 14:28:46    651s]     Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/08 14:28:46    651s]     -------------------------------------------------------------------------------------------------------------------
[12/08 14:28:46    651s]     
[12/08 14:28:46    651s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[12/08 14:28:46    651s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/08 14:28:46    651s]     
[12/08 14:28:46    651s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[12/08 14:28:46    651s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:46    651s]       cell areas       : b=135.432um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.432um^2
[12/08 14:28:46    651s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:46    651s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:46    651s]       wire capacitance : top=0.000pF, trunk=0.070pF, leaf=0.546pF, total=0.615pF
[12/08 14:28:46    651s]       wire lengths     : top=0.000um, trunk=1013.230um, leaf=7127.750um, total=8140.980um
[12/08 14:28:46    651s]       hp wire lengths  : top=0.000um, trunk=713.240um, leaf=2884.670um, total=3597.910um
[12/08 14:28:46    651s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
[12/08 14:28:46    651s]       Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[12/08 14:28:46    651s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[12/08 14:28:46    651s]       Trunk : target=0.150ns count=7 avg=0.112ns sd=0.022ns min=0.073ns max=0.134ns {1 <= 0.090ns, 4 <= 0.120ns, 2 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:46    651s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.123ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 25 <= 0.135ns, 22 <= 0.142ns, 3 <= 0.150ns} {1 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
[12/08 14:28:46    651s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[12/08 14:28:46    651s]        Bufs: CLKBUFX4: 54 CLKBUFX3: 3 
[12/08 14:28:46    651s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[12/08 14:28:46    651s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.444, max=0.470, avg=0.455, sd=0.008], skew [0.026 vs 0.122], 100% {0.444, 0.470} (wid=0.003 ws=0.002) (gid=0.468 gs=0.025)
[12/08 14:28:46    651s]       min path sink: reg_op2_reg[28]/CK
[12/08 14:28:46    651s]       max path sink: cpuregs_reg[13][9]/CK
[12/08 14:28:46    651s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[12/08 14:28:46    651s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.444, max=0.470, avg=0.455, sd=0.008], skew [0.026 vs 0.122], 100% {0.444, 0.470} (wid=0.003 ws=0.002) (gid=0.468 gs=0.025)
[12/08 14:28:46    651s]     Upsizing to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.2)
[12/08 14:28:46    651s]     Recomputing CTS skew targets...
[12/08 14:28:46    651s]     Resolving skew group constraints...
[12/08 14:28:46    651s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/08 14:28:46    651s]     Resolving skew group constraints done.
[12/08 14:28:46    651s]     Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/08 14:28:46    651s]     Fixing DRVs...
[12/08 14:28:46    651s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/08 14:28:46    651s]     CCOpt-PostConditioning: considered: 58, tested: 58, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[12/08 14:28:46    651s]     
[12/08 14:28:46    651s]     PRO Statistics: Fix DRVs (cell sizing):
[12/08 14:28:46    651s]     =======================================
[12/08 14:28:46    651s]     
[12/08 14:28:46    651s]     Cell changes by Net Type:
[12/08 14:28:46    651s]     
[12/08 14:28:46    651s]     -------------------------------------------------------------------------------------------------------------------
[12/08 14:28:46    651s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/08 14:28:46    651s]     -------------------------------------------------------------------------------------------------------------------
[12/08 14:28:46    651s]     top                0                    0           0            0                    0                  0
[12/08 14:28:46    651s]     trunk              0                    0           0            0                    0                  0
[12/08 14:28:46    651s]     leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/08 14:28:46    651s]     -------------------------------------------------------------------------------------------------------------------
[12/08 14:28:46    651s]     Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/08 14:28:46    651s]     -------------------------------------------------------------------------------------------------------------------
[12/08 14:28:46    651s]     
[12/08 14:28:46    651s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[12/08 14:28:46    651s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/08 14:28:46    651s]     
[12/08 14:28:46    651s]     Clock DAG stats PostConditioning after DRV fixing:
[12/08 14:28:46    651s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:46    651s]       cell areas       : b=135.432um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.432um^2
[12/08 14:28:46    651s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:46    651s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:46    651s]       wire capacitance : top=0.000pF, trunk=0.070pF, leaf=0.546pF, total=0.615pF
[12/08 14:28:46    651s]       wire lengths     : top=0.000um, trunk=1013.230um, leaf=7127.750um, total=8140.980um
[12/08 14:28:46    651s]       hp wire lengths  : top=0.000um, trunk=713.240um, leaf=2884.670um, total=3597.910um
[12/08 14:28:46    651s]     Clock DAG net violations PostConditioning after DRV fixing:
[12/08 14:28:46    651s]       Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[12/08 14:28:46    651s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[12/08 14:28:46    651s]       Trunk : target=0.150ns count=7 avg=0.112ns sd=0.022ns min=0.073ns max=0.134ns {1 <= 0.090ns, 4 <= 0.120ns, 2 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:46    651s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.123ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 25 <= 0.135ns, 22 <= 0.142ns, 3 <= 0.150ns} {1 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
[12/08 14:28:46    651s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[12/08 14:28:46    651s]        Bufs: CLKBUFX4: 54 CLKBUFX3: 3 
[12/08 14:28:46    651s]     Primary reporting skew groups PostConditioning after DRV fixing:
[12/08 14:28:46    651s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.444, max=0.470, avg=0.455, sd=0.008], skew [0.026 vs 0.122], 100% {0.444, 0.470} (wid=0.003 ws=0.002) (gid=0.468 gs=0.025)
[12/08 14:28:46    651s]       min path sink: reg_op2_reg[28]/CK
[12/08 14:28:46    651s]       max path sink: cpuregs_reg[13][9]/CK
[12/08 14:28:46    651s]     Skew group summary PostConditioning after DRV fixing:
[12/08 14:28:46    651s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.444, max=0.470, avg=0.455, sd=0.008], skew [0.026 vs 0.122], 100% {0.444, 0.470} (wid=0.003 ws=0.002) (gid=0.468 gs=0.025)
[12/08 14:28:46    651s]     Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:46    651s]     Buffering to fix DRVs...
[12/08 14:28:46    651s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/08 14:28:46    651s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/08 14:28:47    651s]     Inserted 0 buffers and inverters.
[12/08 14:28:47    651s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[12/08 14:28:47    651s]     CCOpt-PostConditioning: nets considered: 58, nets tested: 58, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
[12/08 14:28:47    651s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/08 14:28:47    651s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:47    651s]       cell areas       : b=135.432um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.432um^2
[12/08 14:28:47    651s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:47    651s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:47    651s]       wire capacitance : top=0.000pF, trunk=0.070pF, leaf=0.546pF, total=0.615pF
[12/08 14:28:47    651s]       wire lengths     : top=0.000um, trunk=1013.230um, leaf=7127.750um, total=8140.980um
[12/08 14:28:47    651s]       hp wire lengths  : top=0.000um, trunk=713.240um, leaf=2884.670um, total=3597.910um
[12/08 14:28:47    651s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[12/08 14:28:47    651s]       Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[12/08 14:28:47    651s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/08 14:28:47    651s]       Trunk : target=0.150ns count=7 avg=0.112ns sd=0.022ns min=0.073ns max=0.134ns {1 <= 0.090ns, 4 <= 0.120ns, 2 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:47    651s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.123ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 25 <= 0.135ns, 22 <= 0.142ns, 3 <= 0.150ns} {1 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
[12/08 14:28:47    651s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/08 14:28:47    651s]        Bufs: CLKBUFX4: 54 CLKBUFX3: 3 
[12/08 14:28:47    651s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/08 14:28:47    651s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.444, max=0.470, avg=0.455, sd=0.008], skew [0.026 vs 0.122], 100% {0.444, 0.470} (wid=0.003 ws=0.002) (gid=0.468 gs=0.025)
[12/08 14:28:47    651s]       min path sink: reg_op2_reg[28]/CK
[12/08 14:28:47    651s]       max path sink: cpuregs_reg[13][9]/CK
[12/08 14:28:47    651s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/08 14:28:47    651s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.444, max=0.470, avg=0.455, sd=0.008], skew [0.026 vs 0.122], 100% {0.444, 0.470} (wid=0.003 ws=0.002) (gid=0.468 gs=0.025)
[12/08 14:28:47    651s]     Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.3)
[12/08 14:28:47    651s] 
[12/08 14:28:47    651s] Slew Diagnostics: After DRV fixing
[12/08 14:28:47    651s] ==================================
[12/08 14:28:47    651s] 
[12/08 14:28:47    651s] Global Causes:
[12/08 14:28:47    651s] 
[12/08 14:28:47    651s] -----
[12/08 14:28:47    651s] Cause
[12/08 14:28:47    651s] -----
[12/08 14:28:47    651s]   (empty table)
[12/08 14:28:47    651s] -----
[12/08 14:28:47    651s] 
[12/08 14:28:47    651s] Top 5 overslews:
[12/08 14:28:47    651s] 
[12/08 14:28:47    651s] -------------------------------------------------------------------------------
[12/08 14:28:47    651s] Overslew    Causes                                        Driving Pin
[12/08 14:28:47    651s] -------------------------------------------------------------------------------
[12/08 14:28:47    651s] 0.001ns     1. Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00241/Y
[12/08 14:28:47    651s]    -        2. Skew would be damaged                                -
[12/08 14:28:47    651s] -------------------------------------------------------------------------------
[12/08 14:28:47    651s] 
[12/08 14:28:47    651s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/08 14:28:47    651s] 
[12/08 14:28:47    651s] ------------------------------------------
[12/08 14:28:47    651s] Cause                           Occurences
[12/08 14:28:47    651s] ------------------------------------------
[12/08 14:28:47    651s] Inst already optimally sized        1
[12/08 14:28:47    651s] Skew would be damaged               1
[12/08 14:28:47    651s] ------------------------------------------
[12/08 14:28:47    651s] 
[12/08 14:28:47    651s] Violation diagnostics counts from the 1 nodes that have violations:
[12/08 14:28:47    651s] 
[12/08 14:28:47    651s] ------------------------------------------
[12/08 14:28:47    651s] Cause                           Occurences
[12/08 14:28:47    651s] ------------------------------------------
[12/08 14:28:47    651s] Inst already optimally sized        1
[12/08 14:28:47    651s] Skew would be damaged               1
[12/08 14:28:47    651s] ------------------------------------------
[12/08 14:28:47    651s] 
[12/08 14:28:47    651s]     Fixing Skew by cell sizing...
[12/08 14:28:47    651s] Path optimization required 0 stage delay updates 
[12/08 14:28:47    651s]     Resized 0 clock insts to decrease delay.
[12/08 14:28:47    651s] Fixing short paths with downsize only
[12/08 14:28:47    651s] Path optimization required 0 stage delay updates 
[12/08 14:28:47    651s]     Resized 0 clock insts to increase delay.
[12/08 14:28:47    651s]     
[12/08 14:28:47    651s]     PRO Statistics: Fix Skew (cell sizing):
[12/08 14:28:47    651s]     =======================================
[12/08 14:28:47    651s]     
[12/08 14:28:47    651s]     Cell changes by Net Type:
[12/08 14:28:47    651s]     
[12/08 14:28:47    651s]     -------------------------------------------------------------------------------------------------
[12/08 14:28:47    651s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/08 14:28:47    651s]     -------------------------------------------------------------------------------------------------
[12/08 14:28:47    651s]     top                0            0           0            0                    0                0
[12/08 14:28:47    651s]     trunk              0            0           0            0                    0                0
[12/08 14:28:47    651s]     leaf               0            0           0            0                    0                0
[12/08 14:28:47    651s]     -------------------------------------------------------------------------------------------------
[12/08 14:28:47    651s]     Total              0            0           0            0                    0                0
[12/08 14:28:47    651s]     -------------------------------------------------------------------------------------------------
[12/08 14:28:47    651s]     
[12/08 14:28:47    651s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/08 14:28:47    651s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/08 14:28:47    651s]     
[12/08 14:28:47    651s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[12/08 14:28:47    651s]       cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:47    651s]       cell areas       : b=135.432um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.432um^2
[12/08 14:28:47    651s]       cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:47    651s]       sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:47    651s]       wire capacitance : top=0.000pF, trunk=0.070pF, leaf=0.546pF, total=0.615pF
[12/08 14:28:47    651s]       wire lengths     : top=0.000um, trunk=1013.230um, leaf=7127.750um, total=8140.980um
[12/08 14:28:47    651s]       hp wire lengths  : top=0.000um, trunk=713.240um, leaf=2884.670um, total=3597.910um
[12/08 14:28:47    651s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing:
[12/08 14:28:47    651s]       Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[12/08 14:28:47    651s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[12/08 14:28:47    651s]       Trunk : target=0.150ns count=7 avg=0.112ns sd=0.022ns min=0.073ns max=0.134ns {1 <= 0.090ns, 4 <= 0.120ns, 2 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:47    651s]       Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.123ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 25 <= 0.135ns, 22 <= 0.142ns, 3 <= 0.150ns} {1 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
[12/08 14:28:47    651s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[12/08 14:28:47    651s]        Bufs: CLKBUFX4: 54 CLKBUFX3: 3 
[12/08 14:28:47    651s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[12/08 14:28:47    651s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.444, max=0.470, avg=0.455, sd=0.008], skew [0.026 vs 0.122], 100% {0.444, 0.470} (wid=0.003 ws=0.002) (gid=0.468 gs=0.025)
[12/08 14:28:47    651s]       min path sink: reg_op2_reg[28]/CK
[12/08 14:28:47    651s]       max path sink: cpuregs_reg[13][9]/CK
[12/08 14:28:47    651s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[12/08 14:28:47    651s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.444, max=0.470, avg=0.455, sd=0.008], skew [0.026 vs 0.122], 100% {0.444, 0.470} (wid=0.003 ws=0.002) (gid=0.468 gs=0.025)
[12/08 14:28:47    651s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:47    651s]     Reconnecting optimized routes...
[12/08 14:28:47    651s]     Reset timing graph...
[12/08 14:28:47    651s] Ignoring AAE DB Resetting ...
[12/08 14:28:47    651s]     Reset timing graph done.
[12/08 14:28:47    651s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:47    652s]     Leaving CCOpt scope - ClockRefiner...
[12/08 14:28:47    652s] Assigned high priority to 0 cells.
[12/08 14:28:47    652s]     Performing Single Pass Refine Place.
[12/08 14:28:47    652s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[12/08 14:28:47    652s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1473.8M
[12/08 14:28:47    652s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1473.8M
[12/08 14:28:47    652s] #spOpts: N=45 mergeVia=F 
[12/08 14:28:47    652s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1473.8M
[12/08 14:28:47    652s] Info: 57 insts are soft-fixed.
[12/08 14:28:47    652s] OPERPROF:       Starting CMU at level 4, MEM:1473.8M
[12/08 14:28:47    652s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1473.8M
[12/08 14:28:47    652s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.078, MEM:1473.8M
[12/08 14:28:47    652s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1473.8MB).
[12/08 14:28:47    652s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.093, MEM:1473.8M
[12/08 14:28:47    652s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.094, MEM:1473.8M
[12/08 14:28:47    652s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94791.8
[12/08 14:28:47    652s] OPERPROF: Starting RefinePlace at level 1, MEM:1473.8M
[12/08 14:28:47    652s] *** Starting refinePlace (0:10:52 mem=1473.8M) ***
[12/08 14:28:47    652s] Total net bbox length = 1.764e+05 (9.492e+04 8.147e+04) (ext = 8.793e+03)
[12/08 14:28:47    652s] Info: 57 insts are soft-fixed.
[12/08 14:28:47    652s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 14:28:47    652s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 14:28:47    652s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1473.8M
[12/08 14:28:47    652s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1473.8M
[12/08 14:28:47    652s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1473.8M
[12/08 14:28:47    652s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1473.8M
[12/08 14:28:47    652s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1473.8M
[12/08 14:28:47    652s] Starting refinePlace ...
[12/08 14:28:47    652s]   Spread Effort: high, standalone mode, useDDP on.
[12/08 14:28:47    652s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1473.8MB) @(0:10:52 - 0:10:52).
[12/08 14:28:47    652s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 14:28:47    652s] wireLenOptFixPriorityInst 1960 inst fixed
[12/08 14:28:47    652s] 
[12/08 14:28:47    652s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/08 14:28:47    652s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 14:28:47    652s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1473.8MB) @(0:10:52 - 0:10:52).
[12/08 14:28:47    652s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 14:28:47    652s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1473.8MB
[12/08 14:28:47    652s] Statistics of distance of Instance movement in refine placement:
[12/08 14:28:47    652s]   maximum (X+Y) =         0.00 um
[12/08 14:28:47    652s]   mean    (X+Y) =         0.00 um
[12/08 14:28:47    652s] Summary Report:
[12/08 14:28:47    652s] Instances move: 0 (out of 12134 movable)
[12/08 14:28:47    652s] Instances flipped: 0
[12/08 14:28:47    652s] Mean displacement: 0.00 um
[12/08 14:28:47    652s] Max displacement: 0.00 um 
[12/08 14:28:47    652s] Total instances moved : 0
[12/08 14:28:47    652s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.230, REAL:0.235, MEM:1473.8M
[12/08 14:28:47    652s] Total net bbox length = 1.764e+05 (9.492e+04 8.147e+04) (ext = 8.793e+03)
[12/08 14:28:47    652s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1473.8MB
[12/08 14:28:47    652s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1473.8MB) @(0:10:52 - 0:10:52).
[12/08 14:28:47    652s] *** Finished refinePlace (0:10:52 mem=1473.8M) ***
[12/08 14:28:47    652s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94791.8
[12/08 14:28:47    652s] OPERPROF: Finished RefinePlace at level 1, CPU:0.260, REAL:0.280, MEM:1473.8M
[12/08 14:28:47    652s]     Moved 0, flipped 0 and cell swapped 0 of 2017 clock instance(s) during refinement.
[12/08 14:28:47    652s]     The largest move was 0 microns for .
[12/08 14:28:47    652s] Moved 0 and flipped 0 of 57 clock instances (excluding sinks) during refinement
[12/08 14:28:47    652s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[12/08 14:28:47    652s] Moved 0 and flipped 0 of 1960 clock sinks during refinement.
[12/08 14:28:47    652s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[12/08 14:28:47    652s] Revert refine place priority changes on 0 cells.
[12/08 14:28:47    652s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/08 14:28:47    652s]     Set dirty flag on 2 insts, 4 nets
[12/08 14:28:47    652s]   PostConditioning done.
[12/08 14:28:47    652s] Net route status summary:
[12/08 14:28:47    652s]   Clock:        58 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=58, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/08 14:28:47    652s]   Non-clock: 13077 (unrouted=242, trialRouted=12835, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=242, (crossesIlmBoundary AND tooFewTerms=0)])
[12/08 14:28:47    652s]   Update timing and DAG stats after post-conditioning...
[12/08 14:28:47    652s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 14:28:47    652s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[12/08 14:28:47    652s] End AAE Lib Interpolated Model. (MEM=1473.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 14:28:47    652s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:47    652s]   Clock DAG stats after post-conditioning:
[12/08 14:28:47    652s]     cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:47    652s]     cell areas       : b=135.432um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.432um^2
[12/08 14:28:47    652s]     cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:47    652s]     sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:47    652s]     wire capacitance : top=0.000pF, trunk=0.070pF, leaf=0.546pF, total=0.615pF
[12/08 14:28:47    652s]     wire lengths     : top=0.000um, trunk=1013.230um, leaf=7127.750um, total=8140.980um
[12/08 14:28:47    652s]     hp wire lengths  : top=0.000um, trunk=713.240um, leaf=2884.670um, total=3597.910um
[12/08 14:28:47    652s]   Clock DAG net violations after post-conditioning:
[12/08 14:28:47    652s]     Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[12/08 14:28:47    652s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/08 14:28:47    652s]     Trunk : target=0.150ns count=7 avg=0.112ns sd=0.022ns min=0.073ns max=0.134ns {1 <= 0.090ns, 4 <= 0.120ns, 2 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:47    652s]     Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.123ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 25 <= 0.135ns, 22 <= 0.142ns, 3 <= 0.150ns} {1 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
[12/08 14:28:47    652s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/08 14:28:47    652s]      Bufs: CLKBUFX4: 54 CLKBUFX3: 3 
[12/08 14:28:47    652s]   Primary reporting skew groups after post-conditioning:
[12/08 14:28:47    652s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.444, max=0.470, avg=0.455, sd=0.008], skew [0.026 vs 0.122], 100% {0.444, 0.470} (wid=0.003 ws=0.002) (gid=0.468 gs=0.025)
[12/08 14:28:47    652s]       min path sink: reg_op2_reg[28]/CK
[12/08 14:28:47    652s]       max path sink: cpuregs_reg[13][9]/CK
[12/08 14:28:47    652s]   Skew group summary after post-conditioning:
[12/08 14:28:47    652s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.444, max=0.470, avg=0.455, sd=0.008], skew [0.026 vs 0.122], 100% {0.444, 0.470} (wid=0.003 ws=0.002) (gid=0.468 gs=0.025)
[12/08 14:28:47    652s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.7 real=0:00:01.8)
[12/08 14:28:47    652s]   Setting CTS place status to fixed for clock tree and sinks.
[12/08 14:28:47    652s] numClockCells = 59, numClockCellsFixed = 59, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/08 14:28:47    652s]   Post-balance tidy up or trial balance steps...
[12/08 14:28:47    652s]   
[12/08 14:28:47    652s]   Clock DAG stats at end of CTS:
[12/08 14:28:47    652s]   ==============================
[12/08 14:28:47    652s]   
[12/08 14:28:47    652s]   -------------------------------------------------------------
[12/08 14:28:47    652s]   Cell type                     Count    Area       Capacitance
[12/08 14:28:47    652s]   -------------------------------------------------------------
[12/08 14:28:47    652s]   Buffers                        57      135.432       0.022
[12/08 14:28:47    652s]   Inverters                       0        0.000       0.000
[12/08 14:28:47    652s]   Integrated Clock Gates          0        0.000       0.000
[12/08 14:28:47    652s]   Non-Integrated Clock Gates      0        0.000       0.000
[12/08 14:28:47    652s]   Clock Logic                     0        0.000       0.000
[12/08 14:28:47    652s]   All                            57      135.432       0.022
[12/08 14:28:47    652s]   -------------------------------------------------------------
[12/08 14:28:47    652s]   
[12/08 14:28:47    652s]   
[12/08 14:28:47    652s]   Clock DAG wire lengths at end of CTS:
[12/08 14:28:47    652s]   =====================================
[12/08 14:28:47    652s]   
[12/08 14:28:47    652s]   --------------------
[12/08 14:28:47    652s]   Type     Wire Length
[12/08 14:28:47    652s]   --------------------
[12/08 14:28:47    652s]   Top          0.000
[12/08 14:28:47    652s]   Trunk     1013.230
[12/08 14:28:47    652s]   Leaf      7127.750
[12/08 14:28:47    652s]   Total     8140.980
[12/08 14:28:47    652s]   --------------------
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   Clock DAG hp wire lengths at end of CTS:
[12/08 14:28:48    652s]   ========================================
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   -----------------------
[12/08 14:28:48    652s]   Type     hp Wire Length
[12/08 14:28:48    652s]   -----------------------
[12/08 14:28:48    652s]   Top            0.000
[12/08 14:28:48    652s]   Trunk        713.240
[12/08 14:28:48    652s]   Leaf        2884.670
[12/08 14:28:48    652s]   Total       3597.910
[12/08 14:28:48    652s]   -----------------------
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   Clock DAG capacitances at end of CTS:
[12/08 14:28:48    652s]   =====================================
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   --------------------------------
[12/08 14:28:48    652s]   Type     Gate     Wire     Total
[12/08 14:28:48    652s]   --------------------------------
[12/08 14:28:48    652s]   Top      0.000    0.000    0.000
[12/08 14:28:48    652s]   Trunk    0.022    0.070    0.092
[12/08 14:28:48    652s]   Leaf     0.412    0.546    0.958
[12/08 14:28:48    652s]   Total    0.435    0.615    1.050
[12/08 14:28:48    652s]   --------------------------------
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   Clock DAG sink capacitances at end of CTS:
[12/08 14:28:48    652s]   ==========================================
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   --------------------------------------------------------
[12/08 14:28:48    652s]   Count    Total    Average    Std. Dev.    Min      Max
[12/08 14:28:48    652s]   --------------------------------------------------------
[12/08 14:28:48    652s]   1960     0.412     0.000       0.000      0.000    0.000
[12/08 14:28:48    652s]   --------------------------------------------------------
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   Clock DAG net violations at end of CTS:
[12/08 14:28:48    652s]   =======================================
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   --------------------------------------------------------------------------------------------
[12/08 14:28:48    652s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[12/08 14:28:48    652s]   --------------------------------------------------------------------------------------------
[12/08 14:28:48    652s]   Remaining Transition    ns         1       0.001       0.000      0.001    [0.001]
[12/08 14:28:48    652s]   --------------------------------------------------------------------------------------------
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/08 14:28:48    652s]   ====================================================================
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:48    652s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
[12/08 14:28:48    652s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:48    652s]   Trunk       0.150       7       0.112       0.022      0.073    0.134    {1 <= 0.090ns, 4 <= 0.120ns, 2 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}                                        -
[12/08 14:28:48    652s]   Leaf        0.150      51       0.135       0.006      0.123    0.150    {0 <= 0.090ns, 0 <= 0.120ns, 25 <= 0.135ns, 22 <= 0.142ns, 3 <= 0.150ns}    {1 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
[12/08 14:28:48    652s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   Clock DAG library cell distribution at end of CTS:
[12/08 14:28:48    652s]   ==================================================
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   -----------------------------------------
[12/08 14:28:48    652s]   Name        Type      Inst     Inst Area 
[12/08 14:28:48    652s]                         Count    (um^2)
[12/08 14:28:48    652s]   -----------------------------------------
[12/08 14:28:48    652s]   CLKBUFX4    buffer     54       129.276
[12/08 14:28:48    652s]   CLKBUFX3    buffer      3         6.156
[12/08 14:28:48    652s]   -----------------------------------------
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   Primary reporting skew groups summary at end of CTS:
[12/08 14:28:48    652s]   ====================================================
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:48    652s]   Half-corner                                Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/08 14:28:48    652s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:48    652s]   default_emulate_delay_corner:setup.late    clk/default_emulate_constraint_mode    0.444     0.470     0.026       0.122         0.002           0.001           0.455        0.008     100% {0.444, 0.470}
[12/08 14:28:48    652s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   Skew group summary at end of CTS:
[12/08 14:28:48    652s]   =================================
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:48    652s]   Half-corner                                Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/08 14:28:48    652s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:48    652s]   default_emulate_delay_corner:setup.late    clk/default_emulate_constraint_mode    0.444     0.470     0.026       0.122         0.002           0.001           0.455        0.008     100% {0.444, 0.470}
[12/08 14:28:48    652s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   Found a total of 47 clock tree pins with a slew violation.
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   Slew violation summary across all clock trees - Top 10 violating pins:
[12/08 14:28:48    652s]   ======================================================================
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   Target and measured clock slews (in ns):
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   ----------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:48    652s]   Half corner                              Violation  Slew    Slew      Dont   Ideal  Target    Pin
[12/08 14:28:48    652s]                                            amount     target  achieved  touch  net?   source    
[12/08 14:28:48    652s]                                                                         net?                    
[12/08 14:28:48    652s]   ----------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:48    652s]   default_emulate_delay_corner:setup.late    0.001    0.150    0.150    N      N      explicit  genblk2.pcpi_div_quotient_reg[6]/CK
[12/08 14:28:48    652s]   default_emulate_delay_corner:setup.late    0.001    0.150    0.150    N      N      explicit  genblk2.pcpi_div_quotient_reg[7]/CK
[12/08 14:28:48    652s]   default_emulate_delay_corner:setup.late    0.001    0.150    0.150    N      N      explicit  genblk2.pcpi_div_quotient_reg[8]/CK
[12/08 14:28:48    652s]   default_emulate_delay_corner:setup.late    0.001    0.150    0.150    N      N      explicit  genblk2.pcpi_div_quotient_reg[12]/CK
[12/08 14:28:48    652s]   default_emulate_delay_corner:setup.late    0.001    0.150    0.150    N      N      explicit  genblk2.pcpi_div_quotient_reg[13]/CK
[12/08 14:28:48    652s]   default_emulate_delay_corner:setup.late    0.001    0.150    0.150    N      N      explicit  genblk2.pcpi_div_quotient_reg[31]/CK
[12/08 14:28:48    652s]   default_emulate_delay_corner:setup.late    0.001    0.150    0.150    N      N      explicit  genblk2.pcpi_div_dividend_reg[3]/CK
[12/08 14:28:48    652s]   default_emulate_delay_corner:setup.late    0.001    0.150    0.150    N      N      explicit  genblk2.pcpi_div_dividend_reg[4]/CK
[12/08 14:28:48    652s]   default_emulate_delay_corner:setup.late    0.001    0.150    0.150    N      N      explicit  genblk2.pcpi_div_dividend_reg[1]/CK
[12/08 14:28:48    652s]   default_emulate_delay_corner:setup.late    0.001    0.150    0.150    N      N      explicit  CTS_ccl_a_buf_00241/Y
[12/08 14:28:48    652s]   ----------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   Target sources:
[12/08 14:28:48    652s]   auto extracted - target was extracted from SDC.
[12/08 14:28:48    652s]   auto computed - target was computed when balancing trees.
[12/08 14:28:48    652s]   explicit - target is explicitly set via target_max_trans property.
[12/08 14:28:48    652s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[12/08 14:28:48    652s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   Found 0 pins on nets marked dont_touch that have slew violations.
[12/08 14:28:48    652s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[12/08 14:28:48    652s]   Found 0 pins on nets marked ideal_network that have slew violations.
[12/08 14:28:48    652s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   
[12/08 14:28:48    652s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 14:28:48    652s] Synthesizing clock trees done.
[12/08 14:28:48    652s] Tidy Up And Update Timing...
[12/08 14:28:48    652s] External - Set all clocks to propagated mode...
[12/08 14:28:48    652s] Innovus updating I/O latencies
[12/08 14:28:48    653s] #################################################################################
[12/08 14:28:48    653s] # Design Stage: PreRoute
[12/08 14:28:48    653s] # Design Name: picorv32
[12/08 14:28:48    653s] # Design Mode: 45nm
[12/08 14:28:48    653s] # Analysis Mode: MMMC Non-OCV 
[12/08 14:28:48    653s] # Parasitics Mode: No SPEF/RCDB
[12/08 14:28:48    653s] # Signoff Settings: SI Off 
[12/08 14:28:48    653s] #################################################################################
[12/08 14:28:48    653s] Calculate delays in Single mode...
[12/08 14:28:48    653s] Topological Sorting (REAL = 0:00:00.0, MEM = 1488.8M, InitMEM = 1488.8M)
[12/08 14:28:48    653s] Start delay calculation (fullDC) (1 T). (MEM=1488.85)
[12/08 14:28:48    653s] End AAE Lib Interpolated Model. (MEM=1505.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 14:28:50    654s] Total number of fetched objects 12896
[12/08 14:28:50    654s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 14:28:50    654s] End delay calculation. (MEM=1568.88 CPU=0:00:00.2 REAL=0:00:01.0)
[12/08 14:28:50    654s] End delay calculation (fullDC). (MEM=1568.88 CPU=0:00:01.2 REAL=0:00:02.0)
[12/08 14:28:50    654s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 1568.9M) ***
[12/08 14:28:50    654s] Setting all clocks to propagated mode.
[12/08 14:28:50    654s] External - Set all clocks to propagated mode done. (took cpu=0:00:02.1 real=0:00:02.1)
[12/08 14:28:50    654s] Clock DAG stats after update timingGraph:
[12/08 14:28:50    654s]   cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
[12/08 14:28:50    654s]   cell areas       : b=135.432um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=135.432um^2
[12/08 14:28:50    654s]   cell capacitance : b=0.022pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.022pF
[12/08 14:28:50    654s]   sink capacitance : count=1960, total=0.412pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/08 14:28:50    654s]   wire capacitance : top=0.000pF, trunk=0.070pF, leaf=0.546pF, total=0.615pF
[12/08 14:28:50    654s]   wire lengths     : top=0.000um, trunk=1013.230um, leaf=7127.750um, total=8140.980um
[12/08 14:28:50    654s]   hp wire lengths  : top=0.000um, trunk=713.240um, leaf=2884.670um, total=3597.910um
[12/08 14:28:50    654s] Clock DAG net violations after update timingGraph:
[12/08 14:28:50    654s]   Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[12/08 14:28:50    654s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/08 14:28:50    654s]   Trunk : target=0.150ns count=7 avg=0.112ns sd=0.022ns min=0.073ns max=0.134ns {1 <= 0.090ns, 4 <= 0.120ns, 2 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[12/08 14:28:50    654s]   Leaf  : target=0.150ns count=51 avg=0.135ns sd=0.006ns min=0.123ns max=0.150ns {0 <= 0.090ns, 0 <= 0.120ns, 25 <= 0.135ns, 22 <= 0.142ns, 3 <= 0.150ns} {1 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
[12/08 14:28:50    654s] Clock DAG library cell distribution after update timingGraph {count}:
[12/08 14:28:50    654s]    Bufs: CLKBUFX4: 54 CLKBUFX3: 3 
[12/08 14:28:50    654s] Primary reporting skew groups after update timingGraph:
[12/08 14:28:50    654s]   skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.444, max=0.470, avg=0.455, sd=0.008], skew [0.026 vs 0.122], 100% {0.444, 0.470} (wid=0.003 ws=0.002) (gid=0.468 gs=0.025)
[12/08 14:28:50    654s]       min path sink: reg_op2_reg[28]/CK
[12/08 14:28:50    654s]       max path sink: cpuregs_reg[13][9]/CK
[12/08 14:28:50    654s] Skew group summary after update timingGraph:
[12/08 14:28:50    654s]   skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.444, max=0.470, avg=0.455, sd=0.008], skew [0.026 vs 0.122], 100% {0.444, 0.470} (wid=0.003 ws=0.002) (gid=0.468 gs=0.025)
[12/08 14:28:50    654s] Logging CTS constraint violations...
[12/08 14:28:50    654s]   Clock tree clk has 1 slew violation.
[12/08 14:28:50    654s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 47 slew violations below cell CTS_ccl_a_buf_00241 (a lib_cell CLKBUFX4) at (73.400,182.590), in power domain auto-default with half corner default_emulate_delay_corner:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00241/Y with a slew time target of 0.150ns. Achieved a slew time of 0.150ns.
[12/08 14:28:50    654s] 
[12/08 14:28:50    654s] Type 'man IMPCCOPT-1007' for more detail.
[12/08 14:28:50    654s] Logging CTS constraint violations done.
[12/08 14:28:50    654s] Tidy Up And Update Timing done. (took cpu=0:00:02.2 real=0:00:02.2)
[12/08 14:28:50    654s] Runtime done. (took cpu=0:00:42.7 real=0:00:47.0)
[12/08 14:28:50    654s] Runtime Report Coverage % = 97.3
[12/08 14:28:50    654s] Runtime Summary
[12/08 14:28:50    654s] ===============
[12/08 14:28:50    654s] Clock Runtime:  (40%) Core CTS          18.32 (Init 4.14, Construction 6.35, Implementation 4.37, eGRPC 1.40, PostConditioning 1.39, Other 0.67)
[12/08 14:28:50    654s] Clock Runtime:  (48%) CTS services      22.34 (RefinePlace 1.96, EarlyGlobalClock 2.44, NanoRoute 17.34, ExtractRC 0.59, TimingAnalysis 0.00)
[12/08 14:28:50    654s] Clock Runtime:  (11%) Other CTS          5.08 (Init 1.16, CongRepair/EGR-DP 1.85, TimingUpdate 2.07, Other 0.00)
[12/08 14:28:50    654s] Clock Runtime: (100%) Total             45.74
[12/08 14:28:50    654s] 
[12/08 14:28:50    654s] 
[12/08 14:28:50    654s] Runtime Summary:
[12/08 14:28:50    654s] ================
[12/08 14:28:50    654s] 
[12/08 14:28:50    654s] ---------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:50    654s] wall   % time  children  called  name
[12/08 14:28:50    654s] ---------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:50    654s] 47.00  100.00   47.00      0       
[12/08 14:28:50    654s] 47.00  100.00   45.74      1     Runtime
[12/08 14:28:50    654s]  2.22    4.72    2.22      1     CCOpt::Phase::Initialization
[12/08 14:28:50    654s]  2.22    4.72    2.21      1       Check Prerequisites
[12/08 14:28:50    654s]  0.14    0.29    0.00      1         Leaving CCOpt scope - CheckPlace
[12/08 14:28:50    654s]  2.07    4.41    0.00      1         Validating CTS configuration
[12/08 14:28:50    654s]  0.00    0.00    0.00      1           Checking module port directions
[12/08 14:28:50    654s]  0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[12/08 14:28:50    654s]  2.90    6.18    2.27      1     CCOpt::Phase::PreparingToBalance
[12/08 14:28:50    654s]  1.02    2.18    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/08 14:28:50    654s]  0.28    0.60    0.00      1       Legalization setup
[12/08 14:28:50    654s]  0.96    2.05    0.00      1       Validating CTS configuration
[12/08 14:28:50    654s]  0.00    0.00    0.00      1         Checking module port directions
[12/08 14:28:50    654s]  0.18    0.37    0.00      1     Preparing To Balance
[12/08 14:28:50    654s]  9.74   20.73    9.74      1     CCOpt::Phase::Construction
[12/08 14:28:50    654s]  6.00   12.78    5.98      1       Stage::Clustering
[12/08 14:28:50    654s]  3.15    6.70    3.00      1         Clustering
[12/08 14:28:50    654s]  0.00    0.01    0.00      1           Initialize for clustering
[12/08 14:28:50    654s]  1.73    3.69    0.07      1           Bottom-up phase
[12/08 14:28:50    654s]  0.07    0.16    0.00      1             Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late
[12/08 14:28:50    654s]  1.26    2.69    0.98      1           Legalizing clock trees
[12/08 14:28:50    654s]  0.86    1.83    0.00      1             Leaving CCOpt scope - ClockRefiner
[12/08 14:28:50    654s]  0.12    0.25    0.00      1             Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late
[12/08 14:28:50    654s]  2.83    6.02    2.65      1         CongRepair After Initial Clustering
[12/08 14:28:50    654s]  2.32    4.93    1.89      1           Leaving CCOpt scope - Early Global Route
[12/08 14:28:50    654s]  0.84    1.79    0.00      1             Early Global Route - eGR->NR step
[12/08 14:28:50    654s]  1.05    2.23    0.00      1             Congestion Repair
[12/08 14:28:50    654s]  0.21    0.46    0.00      1           Leaving CCOpt scope - extractRC
[12/08 14:28:50    654s]  0.11    0.24    0.00      1           Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late
[12/08 14:28:50    654s]  1.00    2.12    1.00      1       Stage::DRV Fixing
[12/08 14:28:50    654s]  0.09    0.19    0.00      1         Fixing clock tree slew time and max cap violations
[12/08 14:28:50    654s]  0.90    1.92    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[12/08 14:28:50    654s]  2.74    5.83    2.71      1       Stage::Insertion Delay Reduction
[12/08 14:28:50    654s]  0.38    0.80    0.00      1         Removing unnecessary root buffering
[12/08 14:28:50    654s]  0.04    0.09    0.00      1         Removing unconstrained drivers
[12/08 14:28:50    654s]  0.06    0.14    0.00      1         Reducing insertion delay 1
[12/08 14:28:50    654s]  0.37    0.78    0.00      1         Removing longest path buffering
[12/08 14:28:50    654s]  1.86    3.96    0.00      1         Reducing insertion delay 2
[12/08 14:28:50    654s]  4.53    9.64    4.52      1     CCOpt::Phase::Implementation
[12/08 14:28:50    654s]  0.38    0.80    0.37      1       Stage::Reducing Power
[12/08 14:28:50    654s]  0.05    0.10    0.00      1         Improving clock tree routing
[12/08 14:28:50    654s]  0.26    0.56    0.00      1         Reducing clock tree power 1
[12/08 14:28:50    654s]  0.00    0.00    0.00      1           Legalizing clock trees
[12/08 14:28:50    654s]  0.06    0.13    0.00      1         Reducing clock tree power 2
[12/08 14:28:50    654s]  0.83    1.76    0.77      1       Stage::Balancing
[12/08 14:28:50    654s]  0.47    1.00    0.43      1         Approximately balancing fragments step
[12/08 14:28:50    654s]  0.17    0.35    0.00      1           Resolve constraints - Approximately balancing fragments
[12/08 14:28:50    654s]  0.05    0.11    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/08 14:28:50    654s]  0.04    0.09    0.00      1           Moving gates to improve sub-tree skew
[12/08 14:28:50    654s]  0.14    0.29    0.00      1           Approximately balancing fragments bottom up
[12/08 14:28:50    654s]  0.04    0.08    0.00      1           Approximately balancing fragments, wire and cell delays
[12/08 14:28:50    654s]  0.06    0.12    0.00      1         Improving fragments clock skew
[12/08 14:28:50    654s]  0.15    0.33    0.12      1         Approximately balancing step
[12/08 14:28:50    654s]  0.09    0.18    0.00      1           Resolve constraints - Approximately balancing
[12/08 14:28:50    654s]  0.04    0.08    0.00      1           Approximately balancing, wire and cell delays
[12/08 14:28:50    654s]  0.04    0.08    0.00      1         Fixing clock tree overload
[12/08 14:28:50    654s]  0.05    0.12    0.00      1         Approximately balancing paths
[12/08 14:28:50    654s]  3.03    6.45    3.02      1       Stage::Polishing
[12/08 14:28:50    654s]  0.86    1.83    0.06      1         Merging balancing drivers for power
[12/08 14:28:50    654s]  0.06    0.13    0.00      1           Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late
[12/08 14:28:50    654s]  0.10    0.22    0.00      1         Improving clock skew
[12/08 14:28:50    654s]  0.38    0.81    0.00      1         Reducing clock tree power 3
[12/08 14:28:50    654s]  0.00    0.01    0.00      1           Legalizing clock trees
[12/08 14:28:50    654s]  0.18    0.38    0.00      1         Improving insertion delay
[12/08 14:28:50    654s]  1.50    3.19    1.44      1         Wire Opt OverFix
[12/08 14:28:50    654s]  1.43    3.05    1.36      1           Wire Reduction extra effort
[12/08 14:28:50    654s]  0.04    0.08    0.00      1             Artificially removing short and long paths
[12/08 14:28:50    654s]  0.00    0.01    0.00      1             Global shorten wires A0
[12/08 14:28:50    654s]  1.09    2.33    0.00      2             Move For Wirelength - core
[12/08 14:28:50    654s]  0.00    0.01    0.00      1             Global shorten wires A1
[12/08 14:28:50    654s]  0.20    0.43    0.00      1             Global shorten wires B
[12/08 14:28:50    654s]  0.01    0.03    0.00      1             Move For Wirelength - branch
[12/08 14:28:50    654s]  0.01    0.01    0.01      1           Optimizing orientation
[12/08 14:28:50    654s]  0.01    0.01    0.00      1             FlipOpt
[12/08 14:28:50    654s]  0.29    0.62    0.16      1       Stage::Updating netlist
[12/08 14:28:50    654s]  0.16    0.34    0.00      1         Leaving CCOpt scope - ClockRefiner
[12/08 14:28:50    654s]  2.65    5.64    2.16      1     CCOpt::Phase::eGRPC
[12/08 14:28:50    654s]  0.64    1.37    0.58      1       Leaving CCOpt scope - Routing Tools
[12/08 14:28:50    654s]  0.58    1.24    0.00      1         Early Global Route - eGR->NR step
[12/08 14:28:50    654s]  0.15    0.32    0.00      1       Leaving CCOpt scope - extractRC
[12/08 14:28:50    654s]  0.08    0.16    0.07      1       Reset bufferability constraints
[12/08 14:28:50    654s]  0.07    0.16    0.00      1         Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late
[12/08 14:28:50    654s]  0.38    0.80    0.02      1       Moving buffers
[12/08 14:28:50    654s]  0.02    0.04    0.00      1         Violation analysis
[12/08 14:28:50    654s]  0.18    0.38    0.02      1       Initial Pass of Downsizing Clock Tree Cells
[12/08 14:28:50    654s]  0.02    0.04    0.00      1         Artificially removing long paths
[12/08 14:28:50    654s]  0.00    0.00    0.00      1         Reverting Artificially removing long paths
[12/08 14:28:50    654s]  0.12    0.25    0.00      1       Fixing DRVs
[12/08 14:28:50    654s]  0.02    0.04    0.00      1       Reconnecting optimized routes
[12/08 14:28:50    654s]  0.03    0.06    0.00      1       Violation analysis
[12/08 14:28:50    654s]  0.05    0.11    0.00      1       Moving clock insts towards fanout
[12/08 14:28:50    654s]  0.52    1.11    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/08 14:28:50    654s] 19.39   41.26   19.23      1     CCOpt::Phase::Routing
[12/08 14:28:50    654s] 18.88   40.17   18.74      1       Leaving CCOpt scope - Routing Tools
[12/08 14:28:50    654s]  0.59    1.25    0.00      1         Early Global Route - eGR->NR step
[12/08 14:28:50    654s] 17.34   36.90    0.00      1         NanoRoute
[12/08 14:28:50    654s]  0.80    1.71    0.00      1         Route Remaining Unrouted Nets
[12/08 14:28:50    654s]  0.23    0.49    0.00      1       Leaving CCOpt scope - extractRC
[12/08 14:28:50    654s]  0.13    0.27    0.00      1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late
[12/08 14:28:50    654s]  1.81    3.84    1.30      1     CCOpt::Phase::PostConditioning
[12/08 14:28:50    654s]  0.00    0.00    0.00      1       Reset bufferability constraints
[12/08 14:28:50    654s]  0.16    0.33    0.00      1       Upsizing to fix DRVs
[12/08 14:28:50    654s]  0.17    0.37    0.00      1       Recomputing CTS skew targets
[12/08 14:28:50    654s]  0.12    0.25    0.00      1       Fixing DRVs
[12/08 14:28:50    654s]  0.26    0.55    0.00      1       Buffering to fix DRVs
[12/08 14:28:50    654s]  0.08    0.18    0.00      1       Fixing Skew by cell sizing
[12/08 14:28:50    654s]  0.02    0.04    0.00      1       Reconnecting optimized routes
[12/08 14:28:50    654s]  0.42    0.89    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/08 14:28:50    654s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[12/08 14:28:50    654s]  0.07    0.15    0.00      1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late
[12/08 14:28:50    654s]  0.10    0.22    0.00      1     Post-balance tidy up or trial balance steps
[12/08 14:28:50    654s]  2.21    4.69    2.07      1     Tidy Up And Update Timing
[12/08 14:28:50    654s]  2.07    4.40    0.00      1       External - Set all clocks to propagated mode
[12/08 14:28:50    654s] ---------------------------------------------------------------------------------------------------------------------------------------
[12/08 14:28:50    654s] 
[12/08 14:28:50    654s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/08 14:28:50    654s] Synthesizing clock trees with CCOpt done.
[12/08 14:28:50    654s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/08 14:28:50    654s] Type 'man IMPSP-9025' for more detail.
[12/08 14:28:50    654s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1145.5M, totSessionCpu=0:10:55 **
[12/08 14:28:50    654s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/08 14:28:50    654s] Need call spDPlaceInit before registerPrioInstLoc.
[12/08 14:28:50    654s] GigaOpt running with 1 threads.
[12/08 14:28:50    654s] Info: 1 threads available for lower-level modules during optimization.
[12/08 14:28:50    654s] OPERPROF: Starting DPlace-Init at level 1, MEM:1458.0M
[12/08 14:28:50    654s] #spOpts: N=45 mergeVia=F 
[12/08 14:28:50    654s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1458.0M
[12/08 14:28:50    655s] OPERPROF:     Starting CMU at level 3, MEM:1458.0M
[12/08 14:28:50    655s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1458.0M
[12/08 14:28:50    655s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.113, MEM:1458.0M
[12/08 14:28:50    655s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1458.0MB).
[12/08 14:28:50    655s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.136, MEM:1458.0M
[12/08 14:28:50    655s] 
[12/08 14:28:50    655s] Creating Lib Analyzer ...
[12/08 14:28:50    655s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[12/08 14:28:50    655s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[12/08 14:28:50    655s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/08 14:28:50    655s] 
[12/08 14:28:51    656s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:56 mem=1466.0M
[12/08 14:28:51    656s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:56 mem=1466.0M
[12/08 14:28:51    656s] Creating Lib Analyzer, finished. 
[12/08 14:28:51    656s] Effort level <high> specified for reg2reg path_group
[12/08 14:28:52    656s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1151.9M, totSessionCpu=0:10:57 **
[12/08 14:28:52    656s] *** optDesign -postCTS ***
[12/08 14:28:52    656s] DRC Margin: user margin 0.0; extra margin 0.2
[12/08 14:28:52    656s] Hold Target Slack: user slack 0
[12/08 14:28:52    656s] Setup Target Slack: user slack 0; extra slack 0.0
[12/08 14:28:52    656s] setUsefulSkewMode -ecoRoute false
[12/08 14:28:52    656s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/08 14:28:52    656s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1468.0M
[12/08 14:28:52    656s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.061, MEM:1468.0M
[12/08 14:28:52    656s] Multi-VT timing optimization disabled based on library information.
[12/08 14:28:52    656s] Deleting Cell Server ...
[12/08 14:28:52    656s] Deleting Lib Analyzer.
[12/08 14:28:52    656s] Creating Cell Server ...(0, 0, 0, 0)
[12/08 14:28:52    656s] Summary for sequential cells identification: 
[12/08 14:28:52    656s]   Identified SBFF number: 104
[12/08 14:28:52    656s]   Identified MBFF number: 0
[12/08 14:28:52    656s]   Identified SB Latch number: 0
[12/08 14:28:52    656s]   Identified MB Latch number: 0
[12/08 14:28:52    656s]   Not identified SBFF number: 16
[12/08 14:28:52    656s]   Not identified MBFF number: 0
[12/08 14:28:52    656s]   Not identified SB Latch number: 0
[12/08 14:28:52    656s]   Not identified MB Latch number: 0
[12/08 14:28:52    656s]   Number of sequential cells which are not FFs: 32
[12/08 14:28:52    656s]  Visiting view : default_emulate_view
[12/08 14:28:52    656s]    : PowerDomain = none : Weighted F : unweighted  = 37.50 (1.000) with rcCorner = 0
[12/08 14:28:52    656s]    : PowerDomain = none : Weighted F : unweighted  = 14.70 (1.000) with rcCorner = -1
[12/08 14:28:52    656s]  Visiting view : default_emulate_view
[12/08 14:28:52    656s]    : PowerDomain = none : Weighted F : unweighted  = 37.50 (1.000) with rcCorner = 0
[12/08 14:28:52    656s]    : PowerDomain = none : Weighted F : unweighted  = 14.70 (1.000) with rcCorner = -1
[12/08 14:28:52    656s]  Setting StdDelay to 37.50
[12/08 14:28:52    656s] Creating Cell Server, finished. 
[12/08 14:28:52    656s] 
[12/08 14:28:52    656s] Deleting Cell Server ...
[12/08 14:28:52    656s] All LLGs are deleted
[12/08 14:28:52    656s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1468.0M
[12/08 14:28:52    656s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1467.4M
[12/08 14:28:52    656s] Start to check current routing status for nets...
[12/08 14:28:52    656s] All nets are already routed correctly.
[12/08 14:28:52    656s] End to check current routing status for nets (mem=1467.4M)
[12/08 14:28:52    656s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1467.4M
[12/08 14:28:52    656s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1467.4M
[12/08 14:28:52    656s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1468.0M
[12/08 14:28:52    656s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1468.0M
[12/08 14:28:52    656s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.121, MEM:1468.0M
[12/08 14:28:52    656s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.127, MEM:1468.0M
[12/08 14:28:52    657s] Starting delay calculation for Setup views
[12/08 14:28:52    657s] #################################################################################
[12/08 14:28:52    657s] # Design Stage: PreRoute
[12/08 14:28:52    657s] # Design Name: picorv32
[12/08 14:28:52    657s] # Design Mode: 45nm
[12/08 14:28:52    657s] # Analysis Mode: MMMC Non-OCV 
[12/08 14:28:52    657s] # Parasitics Mode: No SPEF/RCDB
[12/08 14:28:52    657s] # Signoff Settings: SI Off 
[12/08 14:28:52    657s] #################################################################################
[12/08 14:28:52    657s] Calculate delays in Single mode...
[12/08 14:28:52    657s] Topological Sorting (REAL = 0:00:00.0, MEM = 1466.0M, InitMEM = 1466.0M)
[12/08 14:28:52    657s] Start delay calculation (fullDC) (1 T). (MEM=1466.02)
[12/08 14:28:53    657s] End AAE Lib Interpolated Model. (MEM=1482.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 14:28:57    661s] Total number of fetched objects 12896
[12/08 14:28:57    661s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/08 14:28:57    661s] End delay calculation. (MEM=1530.05 CPU=0:00:02.9 REAL=0:00:03.0)
[12/08 14:28:57    661s] End delay calculation (fullDC). (MEM=1530.05 CPU=0:00:04.2 REAL=0:00:05.0)
[12/08 14:28:57    661s] *** CDM Built up (cpu=0:00:04.6  real=0:00:05.0  mem= 1530.1M) ***
[12/08 14:28:57    662s] *** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:11:02 mem=1530.1M)
[12/08 14:28:58    662s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.503  |  1.503  |  2.785  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2408   |  2174   |  2003   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    229 (229)     |   -0.703   |    229 (229)     |
|   max_tran     |    235 (247)     |   -1.181   |    235 (247)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.727%
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1168.1M, totSessionCpu=0:11:03 **
[12/08 14:28:58    662s] ** INFO : this run is activating low effort ccoptDesign flow
[12/08 14:28:58    662s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/08 14:28:58    662s] ### Creating PhyDesignMc. totSessionCpu=0:11:03 mem=1477.1M
[12/08 14:28:58    662s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/08 14:28:58    662s] OPERPROF: Starting DPlace-Init at level 1, MEM:1477.1M
[12/08 14:28:58    662s] #spOpts: N=45 mergeVia=F 
[12/08 14:28:58    662s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1477.1M
[12/08 14:28:58    662s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.110, MEM:1477.1M
[12/08 14:28:58    662s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1477.1MB).
[12/08 14:28:58    662s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.135, MEM:1477.1M
[12/08 14:28:58    663s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:03 mem=1477.1M
[12/08 14:28:58    663s] #optDebug: fT-E <X 2 0 0 1>
[12/08 14:28:59    663s] *** Starting optimizing excluded clock nets MEM= 1477.1M) ***
[12/08 14:28:59    663s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1477.1M) ***
[12/08 14:28:59    663s] *** Starting optimizing excluded clock nets MEM= 1477.1M) ***
[12/08 14:28:59    663s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1477.1M) ***
[12/08 14:28:59    663s] Info: Done creating the CCOpt slew target map.
[12/08 14:28:59    663s] Begin: GigaOpt high fanout net optimization
[12/08 14:28:59    663s] GigaOpt HFN: use maxLocalDensity 1.2
[12/08 14:28:59    663s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/08 14:28:59    663s] Info: 58 nets with fixed/cover wires excluded.
[12/08 14:28:59    663s] Info: 58 clock nets excluded from IPO operation.
[12/08 14:28:59    663s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:03.6/2:03:25.2 (0.1), mem = 1477.1M
[12/08 14:28:59    663s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94791.8
[12/08 14:28:59    663s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/08 14:28:59    663s] ### Creating PhyDesignMc. totSessionCpu=0:11:04 mem=1485.1M
[12/08 14:28:59    663s] OPERPROF: Starting DPlace-Init at level 1, MEM:1485.1M
[12/08 14:28:59    663s] #spOpts: N=45 mergeVia=F 
[12/08 14:28:59    663s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1485.1M
[12/08 14:28:59    663s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.120, MEM:1485.1M
[12/08 14:28:59    663s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1485.1MB).
[12/08 14:28:59    663s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.142, MEM:1485.1M
[12/08 14:28:59    663s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:04 mem=1485.1M
[12/08 14:28:59    664s] ### Creating LA Mngr. totSessionCpu=0:11:04 mem=1642.1M
[12/08 14:29:00    664s] ### Creating LA Mngr, finished. totSessionCpu=0:11:05 mem=1642.1M
[12/08 14:29:00    665s] 
[12/08 14:29:00    665s] Creating Lib Analyzer ...
[12/08 14:29:00    665s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[12/08 14:29:00    665s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[12/08 14:29:00    665s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/08 14:29:00    665s] 
[12/08 14:29:01    665s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:06 mem=1642.1M
[12/08 14:29:01    665s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:06 mem=1642.1M
[12/08 14:29:01    665s] Creating Lib Analyzer, finished. 
[12/08 14:29:01    665s] 
[12/08 14:29:01    665s] #optDebug: {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.7155} {8, 0.282, 0.5807} {9, 0.043, 0.3549} {10, 0.043, 0.3549} 
[12/08 14:29:01    665s] ### Creating LA Mngr. totSessionCpu=0:11:06 mem=1642.1M
[12/08 14:29:01    665s] ### Creating LA Mngr, finished. totSessionCpu=0:11:06 mem=1642.1M
[12/08 14:29:03    667s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/08 14:29:03    667s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94791.8
[12/08 14:29:03    667s] *** DrvOpt [finish] : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:11:07.6/2:03:29.2 (0.1), mem = 1642.1M
[12/08 14:29:03    667s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/08 14:29:03    667s] End: GigaOpt high fanout net optimization
[12/08 14:29:03    668s] Deleting Lib Analyzer.
[12/08 14:29:03    668s] Begin: GigaOpt DRV Optimization
[12/08 14:29:03    668s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[12/08 14:29:03    668s] Info: 58 nets with fixed/cover wires excluded.
[12/08 14:29:03    668s] Info: 58 clock nets excluded from IPO operation.
[12/08 14:29:03    668s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:08.1/2:03:29.8 (0.1), mem = 1642.1M
[12/08 14:29:03    668s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94791.9
[12/08 14:29:03    668s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/08 14:29:03    668s] ### Creating PhyDesignMc. totSessionCpu=0:11:08 mem=1642.1M
[12/08 14:29:03    668s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/08 14:29:03    668s] OPERPROF: Starting DPlace-Init at level 1, MEM:1642.1M
[12/08 14:29:03    668s] #spOpts: N=45 mergeVia=F 
[12/08 14:29:03    668s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1642.1M
[12/08 14:29:03    668s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.079, MEM:1642.1M
[12/08 14:29:03    668s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1642.1MB).
[12/08 14:29:03    668s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.096, MEM:1642.1M
[12/08 14:29:03    668s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:08 mem=1642.1M
[12/08 14:29:03    668s] 
[12/08 14:29:03    668s] Creating Lib Analyzer ...
[12/08 14:29:03    668s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[12/08 14:29:03    668s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[12/08 14:29:03    668s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/08 14:29:03    668s] 
[12/08 14:29:04    668s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:09 mem=1642.1M
[12/08 14:29:04    668s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:09 mem=1642.1M
[12/08 14:29:04    668s] Creating Lib Analyzer, finished. 
[12/08 14:29:04    668s] 
[12/08 14:29:04    668s] #optDebug: {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.7155} {8, 0.282, 0.5807} {9, 0.043, 0.3549} {10, 0.043, 0.3549} 
[12/08 14:29:04    668s] ### Creating LA Mngr. totSessionCpu=0:11:09 mem=1642.1M
[12/08 14:29:04    668s] ### Creating LA Mngr, finished. totSessionCpu=0:11:09 mem=1642.1M
[12/08 14:29:05    670s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1661.1M
[12/08 14:29:05    670s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1661.1M
[12/08 14:29:05    670s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 14:29:05    670s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/08 14:29:05    670s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 14:29:05    670s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/08 14:29:05    670s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 14:29:06    670s] Info: violation cost 1194.775513 (cap = 260.098328, tran = 934.677429, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/08 14:29:06    670s] |   256|   289|    -1.24|   229|   229|    -0.76|     0|     0|     0|     0|     1.50|     0.00|       0|       0|       0|  73.73|          |         |
[12/08 14:29:08    672s] Info: violation cost 1174.287842 (cap = 260.065582, tran = 914.222534, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/08 14:29:08    672s] |   229|   232|    -1.24|   229|   229|    -0.76|     0|     0|     0|     0|     1.50|     0.00|      25|       0|      20|  73.85| 0:00:02.0|  1622.6M|
[12/08 14:29:09    674s] Info: violation cost 1174.287842 (cap = 260.065582, tran = 914.222534, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/08 14:29:09    674s] |   229|   232|    -1.24|   229|   229|    -0.76|     0|     0|     0|     0|     1.50|     0.00|       0|       0|       0|  73.85| 0:00:01.0|  1622.6M|
[12/08 14:29:09    674s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 14:29:09    674s] 
[12/08 14:29:09    674s] ###############################################################################
[12/08 14:29:09    674s] #
[12/08 14:29:09    674s] #  Large fanout net report:  
[12/08 14:29:09    674s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/08 14:29:09    674s] #     - current density: 73.85
[12/08 14:29:09    674s] #
[12/08 14:29:09    674s] #  List of high fanout nets:
[12/08 14:29:09    674s] #
[12/08 14:29:09    674s] ###############################################################################
[12/08 14:29:09    674s] **** Begin NDR-Layer Usage Statistics ****
[12/08 14:29:09    674s] Layer 3 has 58 constrained nets 
[12/08 14:29:09    674s] **** End NDR-Layer Usage Statistics ****
[12/08 14:29:10    674s] 
[12/08 14:29:10    674s] 
[12/08 14:29:10    674s] =======================================================================
[12/08 14:29:10    674s]                 Reasons for remaining drv violations
[12/08 14:29:10    674s] =======================================================================
[12/08 14:29:10    674s] *info: Total 229 net(s) have violations which can't be fixed by DRV optimization.
[12/08 14:29:10    674s] 
[12/08 14:29:10    674s] MultiBuffering failure reasons
[12/08 14:29:10    674s] ------------------------------------------------
[12/08 14:29:10    674s] *info:   229 net(s): Could not be fixed because the gain is not enough.
[12/08 14:29:10    674s] 
[12/08 14:29:10    674s] 
[12/08 14:29:10    674s] *** Finish DRV Fixing (cpu=0:00:04.3 real=0:00:05.0 mem=1622.6M) ***
[12/08 14:29:10    674s] 
[12/08 14:29:10    674s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1638.6M
[12/08 14:29:10    674s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1638.6M
[12/08 14:29:10    674s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1638.6M
[12/08 14:29:10    674s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.113, MEM:1638.6M
[12/08 14:29:10    674s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1638.6M
[12/08 14:29:10    674s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.010, REAL:0.000, MEM:1638.6M
[12/08 14:29:10    674s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.134, MEM:1638.6M
[12/08 14:29:10    674s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.135, MEM:1638.6M
[12/08 14:29:10    674s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94791.9
[12/08 14:29:10    674s] OPERPROF: Starting RefinePlace at level 1, MEM:1638.6M
[12/08 14:29:10    674s] *** Starting refinePlace (0:11:15 mem=1638.6M) ***
[12/08 14:29:10    674s] Total net bbox length = 1.764e+05 (9.493e+04 8.148e+04) (ext = 8.735e+03)
[12/08 14:29:10    674s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 14:29:10    674s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1638.6M
[12/08 14:29:10    674s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1638.6M
[12/08 14:29:10    674s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1638.6M
[12/08 14:29:10    674s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1638.6M
[12/08 14:29:10    674s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1638.6M
[12/08 14:29:10    674s] Starting refinePlace ...
[12/08 14:29:10    674s] ** Cut row section cpu time 0:00:00.0.
[12/08 14:29:10    674s]    Spread Effort: high, standalone mode, useDDP on.
[12/08 14:29:10    674s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1638.6MB) @(0:11:15 - 0:11:15).
[12/08 14:29:10    674s] Move report: preRPlace moves 185 insts, mean move: 1.00 um, max move: 7.22 um
[12/08 14:29:10    674s] 	Max move on inst (FE_OFC271_pcpi_insn_7): (15.00, 98.80) --> (18.80, 102.22)
[12/08 14:29:10    674s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX20
[12/08 14:29:10    674s] wireLenOptFixPriorityInst 1960 inst fixed
[12/08 14:29:10    675s] 
[12/08 14:29:10    675s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/08 14:29:10    675s] Move report: legalization moves 5 insts, mean move: 5.10 um, max move: 7.82 um
[12/08 14:29:10    675s] 	Max move on inst (FE_OFC755_n_14012): (177.00, 33.82) --> (181.40, 37.24)
[12/08 14:29:10    675s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1641.7MB) @(0:11:15 - 0:11:15).
[12/08 14:29:10    675s] Move report: Detail placement moves 190 insts, mean move: 1.11 um, max move: 7.82 um
[12/08 14:29:10    675s] 	Max move on inst (FE_OFC755_n_14012): (177.00, 33.82) --> (181.40, 37.24)
[12/08 14:29:10    675s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1641.7MB
[12/08 14:29:10    675s] Statistics of distance of Instance movement in refine placement:
[12/08 14:29:10    675s]   maximum (X+Y) =         7.82 um
[12/08 14:29:10    675s]   inst (FE_OFC755_n_14012) with max move: (177, 33.82) -> (181.4, 37.24)
[12/08 14:29:10    675s]   mean    (X+Y) =         1.11 um
[12/08 14:29:10    675s] Summary Report:
[12/08 14:29:10    675s] Instances move: 190 (out of 12102 movable)
[12/08 14:29:10    675s] Instances flipped: 0
[12/08 14:29:10    675s] Mean displacement: 1.11 um
[12/08 14:29:10    675s] Max displacement: 7.82 um (Instance: FE_OFC755_n_14012) (177, 33.82) -> (181.4, 37.24)
[12/08 14:29:10    675s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[12/08 14:29:10    675s] Total instances moved : 190
[12/08 14:29:10    675s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.540, REAL:0.564, MEM:1641.7M
[12/08 14:29:10    675s] Total net bbox length = 1.766e+05 (9.497e+04 8.159e+04) (ext = 8.806e+03)
[12/08 14:29:10    675s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1641.7MB
[12/08 14:29:10    675s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1641.7MB) @(0:11:15 - 0:11:15).
[12/08 14:29:10    675s] *** Finished refinePlace (0:11:15 mem=1641.7M) ***
[12/08 14:29:10    675s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94791.9
[12/08 14:29:10    675s] OPERPROF: Finished RefinePlace at level 1, CPU:0.590, REAL:0.621, MEM:1641.7M
[12/08 14:29:11    675s] *** maximum move = 7.82 um ***
[12/08 14:29:11    675s] *** Finished re-routing un-routed nets (1641.7M) ***
[12/08 14:29:11    675s] OPERPROF: Starting DPlace-Init at level 1, MEM:1641.7M
[12/08 14:29:11    675s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1641.7M
[12/08 14:29:11    675s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.122, MEM:1641.7M
[12/08 14:29:11    675s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1641.7M
[12/08 14:29:11    675s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:1641.7M
[12/08 14:29:11    675s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.147, MEM:1641.7M
[12/08 14:29:11    675s] 
[12/08 14:29:11    675s] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1641.7M) ***
[12/08 14:29:11    675s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94791.9
[12/08 14:29:11    675s] *** DrvOpt [finish] : cpu/real = 0:00:07.6/0:00:07.7 (1.0), totSession cpu/real = 0:11:15.8/2:03:37.5 (0.1), mem = 1606.6M
[12/08 14:29:11    675s] End: GigaOpt DRV Optimization
[12/08 14:29:11    675s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/08 14:29:11    675s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1565.6M
[12/08 14:29:11    675s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.105, MEM:1565.6M
[12/08 14:29:12    676s] 
------------------------------------------------------------
     Summary (cpu=0.13min real=0.13min mem=1565.6M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.503  |  1.503  |  2.785  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2408   |  2174   |  2003   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    229 (229)     |   -0.703   |    229 (229)     |
|   max_tran     |    229 (232)     |   -1.181   |    229 (232)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.923%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1251.0M, totSessionCpu=0:11:17 **
[12/08 14:29:12    676s] *** Timing Is met
[12/08 14:29:12    676s] *** Check timing (0:00:00.0)
[12/08 14:29:12    676s] Deleting Lib Analyzer.
[12/08 14:29:12    676s] **INFO: Flow update: Design timing is met.
[12/08 14:29:12    676s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/08 14:29:12    676s] **INFO: Flow update: Design timing is met.
[12/08 14:29:12    677s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/08 14:29:12    677s] Info: 58 nets with fixed/cover wires excluded.
[12/08 14:29:12    677s] Info: 58 clock nets excluded from IPO operation.
[12/08 14:29:12    677s] ### Creating LA Mngr. totSessionCpu=0:11:17 mem=1558.6M
[12/08 14:29:12    677s] ### Creating LA Mngr, finished. totSessionCpu=0:11:17 mem=1558.6M
[12/08 14:29:12    677s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/08 14:29:12    677s] ### Creating PhyDesignMc. totSessionCpu=0:11:17 mem=1577.7M
[12/08 14:29:12    677s] OPERPROF: Starting DPlace-Init at level 1, MEM:1577.7M
[12/08 14:29:12    677s] #spOpts: N=45 mergeVia=F 
[12/08 14:29:12    677s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1577.7M
[12/08 14:29:13    677s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.104, MEM:1577.7M
[12/08 14:29:13    677s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1577.7MB).
[12/08 14:29:13    677s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.128, MEM:1577.7M
[12/08 14:29:13    677s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:17 mem=1577.7M
[12/08 14:29:13    677s] Begin: Area Reclaim Optimization
[12/08 14:29:13    677s] 
[12/08 14:29:13    677s] Creating Lib Analyzer ...
[12/08 14:29:13    677s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[12/08 14:29:13    677s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[12/08 14:29:13    677s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/08 14:29:13    677s] 
[12/08 14:29:14    678s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:18 mem=1599.7M
[12/08 14:29:14    678s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:18 mem=1599.7M
[12/08 14:29:14    678s] Creating Lib Analyzer, finished. 
[12/08 14:29:14    678s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:18.3/2:03:40.1 (0.1), mem = 1599.7M
[12/08 14:29:14    678s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94791.10
[12/08 14:29:14    678s] 
[12/08 14:29:14    678s] #optDebug: {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.8500} {8, 0.282, 0.7258} {9, 0.043, 0.4437} {10, 0.043, 0.4437} 
[12/08 14:29:14    678s] ### Creating LA Mngr. totSessionCpu=0:11:18 mem=1599.7M
[12/08 14:29:14    678s] ### Creating LA Mngr, finished. totSessionCpu=0:11:18 mem=1599.7M
[12/08 14:29:14    678s] Usable buffer cells for single buffer setup transform:
[12/08 14:29:14    678s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[12/08 14:29:14    678s] Number of usable buffer cells above: 10
[12/08 14:29:14    678s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1599.7M
[12/08 14:29:14    678s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1599.7M
[12/08 14:29:14    678s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 73.92
[12/08 14:29:14    678s] +----------+---------+--------+--------+------------+--------+
[12/08 14:29:14    678s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/08 14:29:14    678s] +----------+---------+--------+--------+------------+--------+
[12/08 14:29:14    678s] |    73.92%|        -|   0.083|   0.000|   0:00:00.0| 1599.7M|
[12/08 14:29:16    680s] |    73.92%|        0|   0.083|   0.000|   0:00:02.0| 1620.3M|
[12/08 14:29:16    680s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[12/08 14:29:16    680s] |    73.92%|        0|   0.083|   0.000|   0:00:00.0| 1620.3M|
[12/08 14:29:17    681s] |    73.83%|       19|   0.083|   0.000|   0:00:01.0| 1639.4M|
[12/08 14:29:18    682s] |    73.74%|       33|   0.083|   0.000|   0:00:01.0| 1639.4M|
[12/08 14:29:18    682s] |    73.74%|        2|   0.083|   0.000|   0:00:00.0| 1639.4M|
[12/08 14:29:18    682s] |    73.74%|        0|   0.083|   0.000|   0:00:00.0| 1639.4M|
[12/08 14:29:18    682s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[12/08 14:29:18    682s] |    73.74%|        0|   0.083|   0.000|   0:00:00.0| 1639.4M|
[12/08 14:29:18    682s] +----------+---------+--------+--------+------------+--------+
[12/08 14:29:18    682s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 73.74
[12/08 14:29:18    682s] 
[12/08 14:29:18    682s] ** Summary: Restruct = 0 Buffer Deletion = 19 Declone = 0 Resize = 35 **
[12/08 14:29:18    682s] --------------------------------------------------------------
[12/08 14:29:18    682s] |                                   | Total     | Sequential |
[12/08 14:29:18    682s] --------------------------------------------------------------
[12/08 14:29:18    682s] | Num insts resized                 |      35  |       1    |
[12/08 14:29:18    682s] | Num insts undone                  |       0  |       0    |
[12/08 14:29:18    682s] | Num insts Downsized               |      35  |       1    |
[12/08 14:29:18    682s] | Num insts Samesized               |       0  |       0    |
[12/08 14:29:18    682s] | Num insts Upsized                 |       0  |       0    |
[12/08 14:29:18    682s] | Num multiple commits+uncommits    |       0  |       -    |
[12/08 14:29:18    682s] --------------------------------------------------------------
[12/08 14:29:18    682s] **** Begin NDR-Layer Usage Statistics ****
[12/08 14:29:18    682s] Layer 3 has 58 constrained nets 
[12/08 14:29:18    682s] **** End NDR-Layer Usage Statistics ****
[12/08 14:29:18    682s] End: Core Area Reclaim Optimization (cpu = 0:00:05.3) (real = 0:00:05.0) **
[12/08 14:29:18    682s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1639.4M
[12/08 14:29:18    682s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1639.4M
[12/08 14:29:18    682s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1639.4M
[12/08 14:29:18    682s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.116, MEM:1639.4M
[12/08 14:29:18    682s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1639.4M
[12/08 14:29:18    682s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:1639.4M
[12/08 14:29:18    682s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.137, MEM:1639.4M
[12/08 14:29:18    682s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.138, MEM:1639.4M
[12/08 14:29:18    682s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94791.10
[12/08 14:29:18    682s] OPERPROF: Starting RefinePlace at level 1, MEM:1639.4M
[12/08 14:29:18    682s] *** Starting refinePlace (0:11:23 mem=1639.4M) ***
[12/08 14:29:18    682s] Total net bbox length = 1.765e+05 (9.495e+04 8.157e+04) (ext = 8.806e+03)
[12/08 14:29:18    683s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 14:29:18    683s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1639.4M
[12/08 14:29:18    683s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1639.4M
[12/08 14:29:18    683s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1639.4M
[12/08 14:29:18    683s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1639.4M
[12/08 14:29:18    683s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1639.4M
[12/08 14:29:18    683s] Starting refinePlace ...
[12/08 14:29:18    683s] 
[12/08 14:29:18    683s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/08 14:29:19    683s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 14:29:19    683s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1639.4MB) @(0:11:23 - 0:11:23).
[12/08 14:29:19    683s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 14:29:19    683s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1639.4MB
[12/08 14:29:19    683s] Statistics of distance of Instance movement in refine placement:
[12/08 14:29:19    683s]   maximum (X+Y) =         0.00 um
[12/08 14:29:19    683s]   mean    (X+Y) =         0.00 um
[12/08 14:29:19    683s] Summary Report:
[12/08 14:29:19    683s] Instances move: 0 (out of 12083 movable)
[12/08 14:29:19    683s] Instances flipped: 0
[12/08 14:29:19    683s] Mean displacement: 0.00 um
[12/08 14:29:19    683s] Max displacement: 0.00 um 
[12/08 14:29:19    683s] Total instances moved : 0
[12/08 14:29:19    683s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.320, REAL:0.317, MEM:1639.4M
[12/08 14:29:19    683s] Total net bbox length = 1.765e+05 (9.495e+04 8.157e+04) (ext = 8.806e+03)
[12/08 14:29:19    683s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1639.4MB
[12/08 14:29:19    683s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1639.4MB) @(0:11:23 - 0:11:23).
[12/08 14:29:19    683s] *** Finished refinePlace (0:11:23 mem=1639.4M) ***
[12/08 14:29:19    683s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94791.10
[12/08 14:29:19    683s] OPERPROF: Finished RefinePlace at level 1, CPU:0.370, REAL:0.370, MEM:1639.4M
[12/08 14:29:19    683s] *** maximum move = 0.00 um ***
[12/08 14:29:19    683s] *** Finished re-routing un-routed nets (1639.4M) ***
[12/08 14:29:19    683s] OPERPROF: Starting DPlace-Init at level 1, MEM:1639.4M
[12/08 14:29:19    683s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1639.4M
[12/08 14:29:19    683s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.111, MEM:1639.4M
[12/08 14:29:19    683s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1639.4M
[12/08 14:29:19    683s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:1639.4M
[12/08 14:29:19    683s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.134, MEM:1639.4M
[12/08 14:29:19    683s] 
[12/08 14:29:19    683s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1639.4M) ***
[12/08 14:29:19    683s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94791.10
[12/08 14:29:19    683s] *** AreaOpt [finish] : cpu/real = 0:00:05.5/0:00:05.6 (1.0), totSession cpu/real = 0:11:23.7/2:03:45.7 (0.1), mem = 1639.4M
[12/08 14:29:19    683s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1566.30M, totSessionCpu=0:11:24).
[12/08 14:29:20    684s] All LLGs are deleted
[12/08 14:29:20    684s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1566.3M
[12/08 14:29:20    684s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1565.7M
[12/08 14:29:20    684s] ### Creating LA Mngr. totSessionCpu=0:11:24 mem=1565.7M
[12/08 14:29:20    684s] ### Creating LA Mngr, finished. totSessionCpu=0:11:24 mem=1565.7M
[12/08 14:29:20    684s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1565.69 MB )
[12/08 14:29:20    684s] (I)       Started Loading and Dumping File ( Curr Mem: 1565.69 MB )
[12/08 14:29:20    684s] (I)       Reading DB...
[12/08 14:29:20    684s] (I)       Read data from FE... (mem=1565.7M)
[12/08 14:29:20    684s] (I)       Read nodes and places... (mem=1565.7M)
[12/08 14:29:20    684s] (I)       Done Read nodes and places (cpu=0.020s, mem=1567.8M)
[12/08 14:29:20    684s] (I)       Read nets... (mem=1567.8M)
[12/08 14:29:20    684s] (I)       Done Read nets (cpu=0.050s, mem=1571.1M)
[12/08 14:29:20    684s] (I)       Done Read data from FE (cpu=0.070s, mem=1571.1M)
[12/08 14:29:20    684s] (I)       before initializing RouteDB syMemory usage = 1571.1 MB
[12/08 14:29:20    684s] (I)       Honor MSV route constraint: false
[12/08 14:29:20    684s] (I)       Maximum routing layer  : 10
[12/08 14:29:20    684s] (I)       Minimum routing layer  : 2
[12/08 14:29:20    684s] (I)       Supply scale factor H  : 1.00
[12/08 14:29:20    684s] (I)       Supply scale factor V  : 1.00
[12/08 14:29:20    684s] (I)       Tracks used by clock wire: 0
[12/08 14:29:20    684s] (I)       Reverse direction      : 
[12/08 14:29:20    684s] (I)       Honor partition pin guides: true
[12/08 14:29:20    684s] (I)       Route selected nets only: false
[12/08 14:29:20    684s] (I)       Route secondary PG pins: false
[12/08 14:29:20    684s] (I)       Second PG max fanout   : 2147483647
[12/08 14:29:20    684s] (I)       Apply function for special wires: true
[12/08 14:29:20    684s] (I)       Layer by layer blockage reading: true
[12/08 14:29:20    684s] (I)       Offset calculation fix : true
[12/08 14:29:20    684s] (I)       Route stripe layer range: 
[12/08 14:29:20    684s] (I)       Honor partition fences : 
[12/08 14:29:20    684s] (I)       Honor partition pin    : 
[12/08 14:29:20    684s] (I)       Honor partition fences with feedthrough: 
[12/08 14:29:20    684s] (I)       Counted 2660 PG shapes. We will not process PG shapes layer by layer.
[12/08 14:29:20    684s] (I)       build grid graph
[12/08 14:29:20    684s] (I)       build grid graph start
[12/08 14:29:20    684s] [NR-eGR] Track table information for default rule: 
[12/08 14:29:20    684s] [NR-eGR] Metal1 has no routable track
[12/08 14:29:20    684s] [NR-eGR] Metal2 has single uniform track structure
[12/08 14:29:20    684s] [NR-eGR] Metal3 has single uniform track structure
[12/08 14:29:20    684s] [NR-eGR] Metal4 has single uniform track structure
[12/08 14:29:20    684s] [NR-eGR] Metal5 has single uniform track structure
[12/08 14:29:20    684s] [NR-eGR] Metal6 has single uniform track structure
[12/08 14:29:20    684s] [NR-eGR] Metal7 has single uniform track structure
[12/08 14:29:20    684s] [NR-eGR] Metal8 has single uniform track structure
[12/08 14:29:20    684s] [NR-eGR] Metal9 has single uniform track structure
[12/08 14:29:20    684s] [NR-eGR] Metal10 has single uniform track structure
[12/08 14:29:20    684s] (I)       build grid graph end
[12/08 14:29:20    684s] (I)       ===========================================================================
[12/08 14:29:20    684s] (I)       == Report All Rule Vias ==
[12/08 14:29:20    684s] (I)       ===========================================================================
[12/08 14:29:20    684s] (I)        Via Rule : (Default)
[12/08 14:29:20    684s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:29:20    684s] (I)       ---------------------------------------------------------------------------
[12/08 14:29:20    684s] (I)        1    3 : M2_M1_VH                    7 : M2_M1_1x2_HV_N           
[12/08 14:29:20    684s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[12/08 14:29:20    684s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[12/08 14:29:20    684s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[12/08 14:29:20    684s] (I)        5   41 : M6_M5_VH                   47 : M6_M5_1x2_HV_N           
[12/08 14:29:20    684s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[12/08 14:29:20    684s] (I)        7   61 : M8_M7_VH                   67 : M8_M7_1x2_HV_N           
[12/08 14:29:20    684s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[12/08 14:29:20    684s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[12/08 14:29:20    684s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[12/08 14:29:20    684s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)       ===========================================================================
[12/08 14:29:20    684s] (I)        Via Rule : LEFSpecialRouteSpec
[12/08 14:29:20    684s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:29:20    684s] (I)       ---------------------------------------------------------------------------
[12/08 14:29:20    684s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)       ===========================================================================
[12/08 14:29:20    684s] (I)        Via Rule : VLMDefaultSetup
[12/08 14:29:20    684s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:29:20    684s] (I)       ---------------------------------------------------------------------------
[12/08 14:29:20    684s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)       ===========================================================================
[12/08 14:29:20    684s] (I)        Via Rule : NDRSTEP13
[12/08 14:29:20    684s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:29:20    684s] (I)       ---------------------------------------------------------------------------
[12/08 14:29:20    684s] (I)        1    1 : M2_M1_HV                    7 : M2_M1_1x2_HV_N           
[12/08 14:29:20    684s] (I)        2    9 : M3_M2_VH                   15 : M3_M2_2x1_VH_E           
[12/08 14:29:20    684s] (I)        3   19 : M4_M3_HV                   25 : M4_M3_2x1_HV_E           
[12/08 14:29:20    684s] (I)        4   29 : M5_M4_VH                   35 : M5_M4_2x1_VH_E           
[12/08 14:29:20    684s] (I)        5   39 : M6_M5_HV                   47 : M6_M5_1x2_HV_N           
[12/08 14:29:20    684s] (I)        6   49 : M7_M6_VH                   55 : M7_M6_2x1_VH_E           
[12/08 14:29:20    684s] (I)        7   59 : M8_M7_HV                   67 : M8_M7_1x2_HV_N           
[12/08 14:29:20    684s] (I)        8   69 : M9_M8_VH                   75 : M9_M8_2x1_VH_E           
[12/08 14:29:20    684s] (I)        9   79 : M10_M9_HV                  83 : M10_M9_2x1_HV_E          
[12/08 14:29:20    684s] (I)       10   87 : M11_M10_VH                 93 : M11_M10_2x1_VH_E         
[12/08 14:29:20    684s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:29:20    684s] (I)       ===========================================================================
[12/08 14:29:20    684s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1571.07 MB )
[12/08 14:29:20    684s] (I)       Num PG vias on layer 1 : 0
[12/08 14:29:20    684s] (I)       Num PG vias on layer 2 : 0
[12/08 14:29:20    684s] (I)       Num PG vias on layer 3 : 0
[12/08 14:29:20    684s] (I)       Num PG vias on layer 4 : 0
[12/08 14:29:20    684s] (I)       Num PG vias on layer 5 : 0
[12/08 14:29:20    684s] (I)       Num PG vias on layer 6 : 0
[12/08 14:29:20    684s] (I)       Num PG vias on layer 7 : 0
[12/08 14:29:20    684s] (I)       Num PG vias on layer 8 : 0
[12/08 14:29:20    684s] (I)       Num PG vias on layer 9 : 0
[12/08 14:29:20    684s] (I)       Num PG vias on layer 10 : 0
[12/08 14:29:20    684s] [NR-eGR] Read 4275 PG shapes
[12/08 14:29:20    684s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1571.07 MB )
[12/08 14:29:20    684s] [NR-eGR] #Routing Blockages  : 0
[12/08 14:29:20    684s] [NR-eGR] #Instance Blockages : 0
[12/08 14:29:20    684s] [NR-eGR] #PG Blockages       : 4275
[12/08 14:29:20    684s] [NR-eGR] #Bump Blockages     : 0
[12/08 14:29:20    684s] [NR-eGR] #Boundary Blockages : 0
[12/08 14:29:20    684s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/08 14:29:20    684s] [NR-eGR] Num Prerouted Nets = 58  Num Prerouted Wires = 6472
[12/08 14:29:20    684s] (I)       readDataFromPlaceDB
[12/08 14:29:20    684s] (I)       Read net information..
[12/08 14:29:20    684s] [NR-eGR] Read numTotalNets=12899  numIgnoredNets=58
[12/08 14:29:20    684s] (I)       Read testcase time = 0.000 seconds
[12/08 14:29:20    684s] 
[12/08 14:29:20    684s] (I)       early_global_route_priority property id does not exist.
[12/08 14:29:20    684s] (I)       Start initializing grid graph
[12/08 14:29:20    684s] (I)       End initializing grid graph
[12/08 14:29:20    684s] (I)       Model blockages into capacity
[12/08 14:29:20    684s] (I)       Read Num Blocks=4275  Num Prerouted Wires=6472  Num CS=0
[12/08 14:29:20    684s] (I)       Started Modeling ( Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Started Modeling Layer 1 ( Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Started Modeling Layer 2 ( Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Layer 1 (V) : #blockages 500 : #preroutes 2484
[12/08 14:29:20    684s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Started Modeling Layer 3 ( Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Layer 2 (H) : #blockages 500 : #preroutes 3361
[12/08 14:29:20    684s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Started Modeling Layer 4 ( Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Layer 3 (V) : #blockages 500 : #preroutes 621
[12/08 14:29:20    684s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Started Modeling Layer 5 ( Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Layer 4 (H) : #blockages 500 : #preroutes 6
[12/08 14:29:20    684s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Started Modeling Layer 6 ( Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Layer 5 (V) : #blockages 500 : #preroutes 0
[12/08 14:29:20    684s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Started Modeling Layer 7 ( Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Layer 6 (H) : #blockages 500 : #preroutes 0
[12/08 14:29:20    684s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Started Modeling Layer 8 ( Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Layer 7 (V) : #blockages 500 : #preroutes 0
[12/08 14:29:20    684s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Started Modeling Layer 9 ( Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Layer 8 (H) : #blockages 500 : #preroutes 0
[12/08 14:29:20    684s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Started Modeling Layer 10 ( Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Layer 9 (V) : #blockages 275 : #preroutes 0
[12/08 14:29:20    684s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.05 sec, Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Number of ignored nets = 58
[12/08 14:29:20    684s] (I)       Number of fixed nets = 58.  Ignored: Yes
[12/08 14:29:20    684s] (I)       Number of clock nets = 58.  Ignored: No
[12/08 14:29:20    684s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/08 14:29:20    684s] (I)       Number of special nets = 0.  Ignored: Yes
[12/08 14:29:20    684s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/08 14:29:20    684s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/08 14:29:20    684s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/08 14:29:20    684s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/08 14:29:20    684s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/08 14:29:20    684s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1573.2 MB
[12/08 14:29:20    684s] (I)       Ndr track 0 does not exist
[12/08 14:29:20    684s] (I)       Ndr track 0 does not exist
[12/08 14:29:20    684s] (I)       Layer1  viaCost=200.00
[12/08 14:29:20    684s] (I)       Layer2  viaCost=200.00
[12/08 14:29:20    684s] (I)       Layer3  viaCost=200.00
[12/08 14:29:20    684s] (I)       Layer4  viaCost=200.00
[12/08 14:29:20    684s] (I)       Layer5  viaCost=200.00
[12/08 14:29:20    684s] (I)       Layer6  viaCost=200.00
[12/08 14:29:20    684s] (I)       Layer7  viaCost=200.00
[12/08 14:29:20    684s] (I)       Layer8  viaCost=200.00
[12/08 14:29:20    684s] (I)       Layer9  viaCost=200.00
[12/08 14:29:20    684s] (I)       ---------------------Grid Graph Info--------------------
[12/08 14:29:20    684s] (I)       Routing area        : (0, 0) - (490000, 484120)
[12/08 14:29:20    684s] (I)       Core area           : (30000, 30020) - (460000, 454100)
[12/08 14:29:20    684s] (I)       Site width          :   400  (dbu)
[12/08 14:29:20    684s] (I)       Row height          :  3420  (dbu)
[12/08 14:29:20    684s] (I)       GCell width         :  3420  (dbu)
[12/08 14:29:20    684s] (I)       GCell height        :  3420  (dbu)
[12/08 14:29:20    684s] (I)       Grid                :   143   141    10
[12/08 14:29:20    684s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/08 14:29:20    684s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420
[12/08 14:29:20    684s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0
[12/08 14:29:20    684s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440
[12/08 14:29:20    684s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400
[12/08 14:29:20    684s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840
[12/08 14:29:20    684s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000
[12/08 14:29:20    684s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200
[12/08 14:29:20    684s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42
[12/08 14:29:20    684s] (I)       Total num of tracks :     0  1225  1274  1225  1274  1225  1274  1225  1274   489
[12/08 14:29:20    684s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/08 14:29:20    684s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/08 14:29:20    684s] (I)       --------------------------------------------------------
[12/08 14:29:20    684s] 
[12/08 14:29:20    684s] [NR-eGR] ============ Routing rule table ============
[12/08 14:29:20    684s] [NR-eGR] Rule id: 0  Nets: 12841 
[12/08 14:29:20    684s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/08 14:29:20    684s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000
[12/08 14:29:20    684s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:29:20    684s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:29:20    684s] [NR-eGR] Rule id: 1  Nets: 0 
[12/08 14:29:20    684s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/08 14:29:20    684s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000
[12/08 14:29:20    684s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[12/08 14:29:20    684s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:29:20    684s] [NR-eGR] ========================================
[12/08 14:29:20    684s] [NR-eGR] 
[12/08 14:29:20    684s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/08 14:29:20    684s] (I)       blocked tracks on layer2 : = 8500 / 172725 (4.92%)
[12/08 14:29:20    684s] (I)       blocked tracks on layer3 : = 1500 / 182182 (0.82%)
[12/08 14:29:20    684s] (I)       blocked tracks on layer4 : = 8500 / 172725 (4.92%)
[12/08 14:29:20    684s] (I)       blocked tracks on layer5 : = 1500 / 182182 (0.82%)
[12/08 14:29:20    684s] (I)       blocked tracks on layer6 : = 8500 / 172725 (4.92%)
[12/08 14:29:20    684s] (I)       blocked tracks on layer7 : = 1500 / 182182 (0.82%)
[12/08 14:29:20    684s] (I)       blocked tracks on layer8 : = 8500 / 172725 (4.92%)
[12/08 14:29:20    684s] (I)       blocked tracks on layer9 : = 3000 / 182182 (1.65%)
[12/08 14:29:20    684s] (I)       blocked tracks on layer10 : = 4370 / 68949 (6.34%)
[12/08 14:29:20    684s] (I)       After initializing earlyGlobalRoute syMemory usage = 1573.2 MB
[12/08 14:29:20    684s] (I)       Finished Loading and Dumping File ( CPU: 0.18 sec, Real: 0.31 sec, Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Started Global Routing ( Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       ============= Initialization =============
[12/08 14:29:20    684s] (I)       totalPins=43039  totalGlobalPin=41572 (96.59%)
[12/08 14:29:20    684s] (I)       Started Build MST ( Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Generate topology with single threads
[12/08 14:29:20    684s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       total 2D Cap : 1467974 = (722476 H, 745498 V)
[12/08 14:29:20    684s] [NR-eGR] Layer group 1: route 12841 net(s) in layer range [2, 10]
[12/08 14:29:20    684s] (I)       ============  Phase 1a Route ============
[12/08 14:29:20    684s] (I)       Started Phase 1a ( Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Usage: 119339 = (64371 H, 54968 V) = (8.91% H, 7.37% V) = (1.101e+05um H, 9.400e+04um V)
[12/08 14:29:20    684s] (I)       
[12/08 14:29:20    684s] (I)       ============  Phase 1b Route ============
[12/08 14:29:20    684s] (I)       Usage: 119339 = (64371 H, 54968 V) = (8.91% H, 7.37% V) = (1.101e+05um H, 9.400e+04um V)
[12/08 14:29:20    684s] (I)       
[12/08 14:29:20    684s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.040697e+05um
[12/08 14:29:20    684s] (I)       ============  Phase 1c Route ============
[12/08 14:29:20    684s] (I)       Usage: 119339 = (64371 H, 54968 V) = (8.91% H, 7.37% V) = (1.101e+05um H, 9.400e+04um V)
[12/08 14:29:20    684s] (I)       
[12/08 14:29:20    684s] (I)       ============  Phase 1d Route ============
[12/08 14:29:20    684s] (I)       Usage: 119339 = (64371 H, 54968 V) = (8.91% H, 7.37% V) = (1.101e+05um H, 9.400e+04um V)
[12/08 14:29:20    684s] (I)       
[12/08 14:29:20    684s] (I)       ============  Phase 1e Route ============
[12/08 14:29:20    684s] (I)       Started Phase 1e ( Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Usage: 119339 = (64371 H, 54968 V) = (8.91% H, 7.37% V) = (1.101e+05um H, 9.400e+04um V)
[12/08 14:29:20    684s] (I)       
[12/08 14:29:20    684s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.040697e+05um
[12/08 14:29:20    684s] [NR-eGR] 
[12/08 14:29:20    684s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 14:29:20    684s] (I)       Finished Phase 1l ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       ============  Phase 1l Route ============
[12/08 14:29:20    684s] (I)       
[12/08 14:29:20    684s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/08 14:29:20    684s] [NR-eGR]                        OverCon            
[12/08 14:29:20    684s] [NR-eGR]                         #Gcell     %Gcell
[12/08 14:29:20    684s] [NR-eGR]       Layer                (2)    OverCon 
[12/08 14:29:20    684s] [NR-eGR] ----------------------------------------------
[12/08 14:29:20    684s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/08 14:29:20    684s] [NR-eGR]  Metal2  (2)         6( 0.03%)   ( 0.03%) 
[12/08 14:29:20    684s] [NR-eGR]  Metal3  (3)         1( 0.00%)   ( 0.00%) 
[12/08 14:29:20    684s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/08 14:29:20    684s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/08 14:29:20    684s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/08 14:29:20    684s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[12/08 14:29:20    684s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[12/08 14:29:20    684s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[12/08 14:29:20    684s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/08 14:29:20    684s] [NR-eGR] ----------------------------------------------
[12/08 14:29:20    684s] [NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[12/08 14:29:20    684s] [NR-eGR] 
[12/08 14:29:20    684s] (I)       Finished Global Routing ( CPU: 0.17 sec, Real: 0.20 sec, Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       total 2D Cap : 1468985 = (722724 H, 746261 V)
[12/08 14:29:20    684s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/08 14:29:20    684s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/08 14:29:20    684s] (I)       ============= track Assignment ============
[12/08 14:29:20    684s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Started Greedy Track Assignment ( Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[12/08 14:29:20    684s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] (I)       Run Multi-thread track assignment
[12/08 14:29:20    684s] (I)       Finished Greedy Track Assignment ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 1573.22 MB )
[12/08 14:29:20    684s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:29:20    684s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 44810
[12/08 14:29:20    684s] [NR-eGR] Metal2  (2V) length: 6.519751e+04um, number of vias: 62498
[12/08 14:29:20    684s] [NR-eGR] Metal3  (3H) length: 8.568263e+04um, number of vias: 8733
[12/08 14:29:20    684s] [NR-eGR] Metal4  (4V) length: 3.472045e+04um, number of vias: 3564
[12/08 14:29:20    684s] [NR-eGR] Metal5  (5H) length: 3.001705e+04um, number of vias: 459
[12/08 14:29:20    684s] [NR-eGR] Metal6  (6V) length: 5.367045e+03um, number of vias: 70
[12/08 14:29:20    684s] [NR-eGR] Metal7  (7H) length: 1.065570e+03um, number of vias: 30
[12/08 14:29:21    684s] [NR-eGR] Metal8  (8V) length: 6.083000e+01um, number of vias: 11
[12/08 14:29:21    684s] [NR-eGR] Metal9  (9H) length: 1.449000e+02um, number of vias: 3
[12/08 14:29:21    684s] [NR-eGR] Metal10 (10V) length: 2.275000e+00um, number of vias: 3
[12/08 14:29:21    684s] [NR-eGR] Total length: 2.222583e+05um, number of vias: 120181
[12/08 14:29:21    684s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:29:21    684s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/08 14:29:21    684s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:29:21    685s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.89 sec, Real: 1.09 sec, Curr Mem: 1543.89 MB )
[12/08 14:29:21    685s] Extraction called for design 'picorv32' of instances=12140 and nets=13141 using extraction engine 'preRoute' .
[12/08 14:29:21    685s] PreRoute RC Extraction called for design picorv32.
[12/08 14:29:21    685s] RC Extraction called in multi-corner(1) mode.
[12/08 14:29:21    685s] RCMode: PreRoute
[12/08 14:29:21    685s]       RC Corner Indexes            0   
[12/08 14:29:21    685s] Capacitance Scaling Factor   : 1.00000 
[12/08 14:29:21    685s] Resistance Scaling Factor    : 1.00000 
[12/08 14:29:21    685s] Clock Cap. Scaling Factor    : 1.00000 
[12/08 14:29:21    685s] Clock Res. Scaling Factor    : 1.00000 
[12/08 14:29:21    685s] Shrink Factor                : 1.00000
[12/08 14:29:21    685s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/08 14:29:21    685s] Using Quantus QRC technology file ...
[12/08 14:29:21    685s] LayerId::1 widthSet size::2
[12/08 14:29:21    685s] LayerId::2 widthSet size::2
[12/08 14:29:21    685s] LayerId::3 widthSet size::2
[12/08 14:29:21    685s] LayerId::4 widthSet size::2
[12/08 14:29:21    685s] LayerId::5 widthSet size::2
[12/08 14:29:21    685s] LayerId::6 widthSet size::2
[12/08 14:29:21    685s] LayerId::7 widthSet size::2
[12/08 14:29:21    685s] LayerId::8 widthSet size::2
[12/08 14:29:21    685s] LayerId::9 widthSet size::2
[12/08 14:29:21    685s] LayerId::10 widthSet size::2
[12/08 14:29:21    685s] LayerId::11 widthSet size::2
[12/08 14:29:21    685s] Updating RC grid for preRoute extraction ...
[12/08 14:29:21    685s] Initializing multi-corner resistance tables ...
[12/08 14:29:21    685s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1541.887M)
[12/08 14:29:22    685s] Compute RC Scale Done ...
[12/08 14:29:22    685s] OPERPROF: Starting HotSpotCal at level 1, MEM:1541.9M
[12/08 14:29:22    685s] [hotspot] +------------+---------------+---------------+
[12/08 14:29:22    685s] [hotspot] |            |   max hotspot | total hotspot |
[12/08 14:29:22    685s] [hotspot] +------------+---------------+---------------+
[12/08 14:29:22    685s] [hotspot] | normalized |          0.00 |          0.00 |
[12/08 14:29:22    685s] [hotspot] +------------+---------------+---------------+
[12/08 14:29:22    685s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/08 14:29:22    685s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/08 14:29:22    685s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.006, MEM:1541.9M
[12/08 14:29:22    685s] #################################################################################
[12/08 14:29:22    685s] # Design Stage: PreRoute
[12/08 14:29:22    685s] # Design Name: picorv32
[12/08 14:29:22    685s] # Design Mode: 45nm
[12/08 14:29:22    685s] # Analysis Mode: MMMC Non-OCV 
[12/08 14:29:22    685s] # Parasitics Mode: No SPEF/RCDB
[12/08 14:29:22    685s] # Signoff Settings: SI Off 
[12/08 14:29:22    685s] #################################################################################
[12/08 14:29:22    686s] Calculate delays in Single mode...
[12/08 14:29:22    686s] Topological Sorting (REAL = 0:00:00.0, MEM = 1545.8M, InitMEM = 1543.9M)
[12/08 14:29:22    686s] Start delay calculation (fullDC) (1 T). (MEM=1545.77)
[12/08 14:29:23    687s] End AAE Lib Interpolated Model. (MEM=1562.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 14:29:26    690s] Total number of fetched objects 12902
[12/08 14:29:26    690s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 14:29:26    690s] End delay calculation. (MEM=1609.8 CPU=0:00:02.2 REAL=0:00:02.0)
[12/08 14:29:26    690s] End delay calculation (fullDC). (MEM=1609.8 CPU=0:00:03.5 REAL=0:00:04.0)
[12/08 14:29:26    690s] *** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 1609.8M) ***
[12/08 14:29:26    690s] Begin: GigaOpt postEco DRV Optimization
[12/08 14:29:26    690s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS
[12/08 14:29:26    690s] Info: 58 nets with fixed/cover wires excluded.
[12/08 14:29:26    690s] Info: 58 clock nets excluded from IPO operation.
[12/08 14:29:26    690s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:30.6/2:03:52.8 (0.1), mem = 1609.8M
[12/08 14:29:26    690s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94791.11
[12/08 14:29:26    690s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/08 14:29:26    690s] ### Creating PhyDesignMc. totSessionCpu=0:11:31 mem=1609.8M
[12/08 14:29:26    690s] OPERPROF: Starting DPlace-Init at level 1, MEM:1609.8M
[12/08 14:29:26    690s] #spOpts: N=45 mergeVia=F 
[12/08 14:29:26    690s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1609.8M
[12/08 14:29:26    690s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1609.8M
[12/08 14:29:26    690s] Core basic site is CoreSite
[12/08 14:29:26    690s] SiteArray: non-trimmed site array dimensions = 124 x 1075
[12/08 14:29:26    690s] SiteArray: use 634,880 bytes
[12/08 14:29:26    690s] SiteArray: current memory after site array memory allocation 1610.4M
[12/08 14:29:26    690s] SiteArray: FP blocked sites are writable
[12/08 14:29:26    690s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/08 14:29:26    690s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1610.4M
[12/08 14:29:26    690s] Process 381 wires and vias for routing blockage and capacity analysis
[12/08 14:29:26    690s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1610.4M
[12/08 14:29:26    690s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.106, MEM:1610.4M
[12/08 14:29:26    690s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.112, MEM:1610.4M
[12/08 14:29:26    690s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1610.4MB).
[12/08 14:29:26    690s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.135, MEM:1610.4M
[12/08 14:29:27    690s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:31 mem=1610.4M
[12/08 14:29:27    690s] 
[12/08 14:29:27    690s] #optDebug: {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.7155} {8, 0.282, 0.5807} {9, 0.043, 0.3549} {10, 0.043, 0.3549} 
[12/08 14:29:27    690s] ### Creating LA Mngr. totSessionCpu=0:11:31 mem=1610.4M
[12/08 14:29:27    690s] ### Creating LA Mngr, finished. totSessionCpu=0:11:31 mem=1610.4M
[12/08 14:29:29    693s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1629.5M
[12/08 14:29:29    693s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1629.5M
[12/08 14:29:29    693s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 14:29:29    693s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/08 14:29:29    693s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 14:29:29    693s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/08 14:29:29    693s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 14:29:29    693s] Info: violation cost 1175.425049 (cap = 260.074402, tran = 915.350952, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/08 14:29:29    693s] |   240|   254|    -1.24|   229|   229|    -0.76|     0|     0|     0|     0|     1.51|     0.00|       0|       0|       0|  73.74|          |         |
[12/08 14:29:32    695s] Info: violation cost 1170.131958 (cap = 260.067688, tran = 910.064880, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/08 14:29:32    695s] |   229|   231|    -1.24|   229|   229|    -0.76|     0|     0|     0|     0|     1.51|     0.00|       8|       0|       8|  73.78| 0:00:03.0|  1624.0M|
[12/08 14:29:33    697s] Info: violation cost 1170.131958 (cap = 260.067688, tran = 910.064880, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/08 14:29:33    697s] |   229|   231|    -1.24|   229|   229|    -0.76|     0|     0|     0|     0|     1.51|     0.00|       0|       0|       0|  73.78| 0:00:01.0|  1624.0M|
[12/08 14:29:33    697s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 14:29:33    697s] 
[12/08 14:29:33    697s] ###############################################################################
[12/08 14:29:33    697s] #
[12/08 14:29:33    697s] #  Large fanout net report:  
[12/08 14:29:33    697s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/08 14:29:33    697s] #     - current density: 73.78
[12/08 14:29:33    697s] #
[12/08 14:29:33    697s] #  List of high fanout nets:
[12/08 14:29:33    697s] #
[12/08 14:29:33    697s] ###############################################################################
[12/08 14:29:33    697s] **** Begin NDR-Layer Usage Statistics ****
[12/08 14:29:33    697s] Layer 3 has 58 constrained nets 
[12/08 14:29:33    697s] **** End NDR-Layer Usage Statistics ****
[12/08 14:29:33    697s] 
[12/08 14:29:33    697s] 
[12/08 14:29:33    697s] =======================================================================
[12/08 14:29:33    697s]                 Reasons for remaining drv violations
[12/08 14:29:33    697s] =======================================================================
[12/08 14:29:33    697s] *info: Total 229 net(s) have violations which can't be fixed by DRV optimization.
[12/08 14:29:33    697s] 
[12/08 14:29:33    697s] MultiBuffering failure reasons
[12/08 14:29:33    697s] ------------------------------------------------
[12/08 14:29:33    697s] *info:   229 net(s): Could not be fixed because the gain is not enough.
[12/08 14:29:33    697s] 
[12/08 14:29:33    697s] 
[12/08 14:29:33    697s] *** Finish DRV Fixing (cpu=0:00:04.1 real=0:00:04.0 mem=1624.0M) ***
[12/08 14:29:33    697s] 
[12/08 14:29:33    697s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1640.0M
[12/08 14:29:33    697s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1640.0M
[12/08 14:29:33    697s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1640.0M
[12/08 14:29:33    697s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.111, MEM:1640.0M
[12/08 14:29:33    697s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1640.0M
[12/08 14:29:33    697s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:1640.0M
[12/08 14:29:33    697s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.134, MEM:1640.0M
[12/08 14:29:33    697s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.135, MEM:1640.0M
[12/08 14:29:33    697s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94791.11
[12/08 14:29:33    697s] OPERPROF: Starting RefinePlace at level 1, MEM:1640.0M
[12/08 14:29:33    697s] *** Starting refinePlace (0:11:38 mem=1640.0M) ***
[12/08 14:29:33    697s] Total net bbox length = 1.765e+05 (9.495e+04 8.158e+04) (ext = 8.796e+03)
[12/08 14:29:33    697s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 14:29:33    697s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1640.0M
[12/08 14:29:33    697s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.002, MEM:1640.0M
[12/08 14:29:34    697s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1640.0M
[12/08 14:29:34    697s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1640.0M
[12/08 14:29:34    697s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1640.0M
[12/08 14:29:34    697s] Starting refinePlace ...
[12/08 14:29:34    697s] 
[12/08 14:29:34    697s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/08 14:29:34    698s] Move report: legalization moves 44 insts, mean move: 2.69 um, max move: 7.02 um
[12/08 14:29:34    698s] 	Max move on inst (FE_OFC946_n_13953): (177.80, 33.82) --> (181.40, 37.24)
[12/08 14:29:34    698s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1643.0MB) @(0:11:38 - 0:11:38).
[12/08 14:29:34    698s] Move report: Detail placement moves 44 insts, mean move: 2.69 um, max move: 7.02 um
[12/08 14:29:34    698s] 	Max move on inst (FE_OFC946_n_13953): (177.80, 33.82) --> (181.40, 37.24)
[12/08 14:29:34    698s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1643.0MB
[12/08 14:29:34    698s] Statistics of distance of Instance movement in refine placement:
[12/08 14:29:34    698s]   maximum (X+Y) =         7.02 um
[12/08 14:29:34    698s]   inst (FE_OFC946_n_13953) with max move: (177.8, 33.82) -> (181.4, 37.24)
[12/08 14:29:34    698s]   mean    (X+Y) =         2.69 um
[12/08 14:29:34    698s] Summary Report:
[12/08 14:29:34    698s] Instances move: 44 (out of 12091 movable)
[12/08 14:29:34    698s] Instances flipped: 0
[12/08 14:29:34    698s] Mean displacement: 2.69 um
[12/08 14:29:34    698s] Max displacement: 7.02 um (Instance: FE_OFC946_n_13953) (177.8, 33.82) -> (181.4, 37.24)
[12/08 14:29:34    698s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[12/08 14:29:34    698s] Total instances moved : 44
[12/08 14:29:34    698s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.310, REAL:0.325, MEM:1643.0M
[12/08 14:29:34    698s] Total net bbox length = 1.766e+05 (9.497e+04 8.163e+04) (ext = 8.812e+03)
[12/08 14:29:34    698s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1643.0MB
[12/08 14:29:34    698s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1643.0MB) @(0:11:38 - 0:11:38).
[12/08 14:29:34    698s] *** Finished refinePlace (0:11:38 mem=1643.0M) ***
[12/08 14:29:34    698s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94791.11
[12/08 14:29:34    698s] OPERPROF: Finished RefinePlace at level 1, CPU:0.370, REAL:0.381, MEM:1643.0M
[12/08 14:29:34    698s] *** maximum move = 7.02 um ***
[12/08 14:29:34    698s] *** Finished re-routing un-routed nets (1643.0M) ***
[12/08 14:29:34    698s] OPERPROF: Starting DPlace-Init at level 1, MEM:1643.0M
[12/08 14:29:34    698s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1643.0M
[12/08 14:29:34    698s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.110, MEM:1643.0M
[12/08 14:29:34    698s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1643.0M
[12/08 14:29:34    698s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:1643.0M
[12/08 14:29:34    698s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.134, MEM:1643.0M
[12/08 14:29:34    698s] 
[12/08 14:29:34    698s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1643.0M) ***
[12/08 14:29:34    698s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94791.11
[12/08 14:29:34    698s] *** DrvOpt [finish] : cpu/real = 0:00:08.0/0:00:08.0 (1.0), totSession cpu/real = 0:11:38.6/2:04:00.8 (0.1), mem = 1608.0M
[12/08 14:29:34    698s] End: GigaOpt postEco DRV Optimization
[12/08 14:29:34    698s] **INFO: Flow update: Design timing is met.
[12/08 14:29:34    698s] **INFO: Flow update: Design timing is met.
[12/08 14:29:34    698s] **INFO: Flow update: Design timing is met.
[12/08 14:29:34    698s] *** Steiner Routed Nets: 0.039%; Threshold: 100; Threshold for Hold: 100
[12/08 14:29:34    698s] ### Creating LA Mngr. totSessionCpu=0:11:39 mem=1608.0M
[12/08 14:29:34    698s] ### Creating LA Mngr, finished. totSessionCpu=0:11:39 mem=1608.0M
[12/08 14:29:34    698s] Re-routed 0 nets
[12/08 14:29:34    698s] #optDebug: fT-D <X 1 0 0 0>
[12/08 14:29:34    698s] 
[12/08 14:29:34    698s] Active setup views:
[12/08 14:29:34    698s]  default_emulate_view
[12/08 14:29:34    698s]   Dominating endpoints: 0
[12/08 14:29:34    698s]   Dominating TNS: -0.000
[12/08 14:29:34    698s] 
[12/08 14:29:35    698s] Extraction called for design 'picorv32' of instances=12148 and nets=13149 using extraction engine 'preRoute' .
[12/08 14:29:35    698s] PreRoute RC Extraction called for design picorv32.
[12/08 14:29:35    698s] RC Extraction called in multi-corner(1) mode.
[12/08 14:29:35    698s] RCMode: PreRoute
[12/08 14:29:35    698s]       RC Corner Indexes            0   
[12/08 14:29:35    698s] Capacitance Scaling Factor   : 1.00000 
[12/08 14:29:35    698s] Resistance Scaling Factor    : 1.00000 
[12/08 14:29:35    698s] Clock Cap. Scaling Factor    : 1.00000 
[12/08 14:29:35    698s] Clock Res. Scaling Factor    : 1.00000 
[12/08 14:29:35    698s] Shrink Factor                : 1.00000
[12/08 14:29:35    698s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/08 14:29:35    698s] Using Quantus QRC technology file ...
[12/08 14:29:35    698s] RC Grid backup saved.
[12/08 14:29:35    698s] LayerId::1 widthSet size::2
[12/08 14:29:35    698s] LayerId::2 widthSet size::2
[12/08 14:29:35    698s] LayerId::3 widthSet size::2
[12/08 14:29:35    698s] LayerId::4 widthSet size::2
[12/08 14:29:35    698s] LayerId::5 widthSet size::2
[12/08 14:29:35    698s] LayerId::6 widthSet size::2
[12/08 14:29:35    698s] LayerId::7 widthSet size::2
[12/08 14:29:35    698s] LayerId::8 widthSet size::2
[12/08 14:29:35    698s] LayerId::9 widthSet size::2
[12/08 14:29:35    698s] LayerId::10 widthSet size::2
[12/08 14:29:35    698s] LayerId::11 widthSet size::2
[12/08 14:29:35    698s] Skipped RC grid update for preRoute extraction.
[12/08 14:29:35    698s] Initializing multi-corner resistance tables ...
[12/08 14:29:35    699s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1546.625M)
[12/08 14:29:35    699s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1546.62 MB )
[12/08 14:29:35    699s] (I)       Started Loading and Dumping File ( Curr Mem: 1546.62 MB )
[12/08 14:29:35    699s] (I)       Reading DB...
[12/08 14:29:35    699s] (I)       Read data from FE... (mem=1546.6M)
[12/08 14:29:35    699s] (I)       Read nodes and places... (mem=1546.6M)
[12/08 14:29:35    699s] (I)       Done Read nodes and places (cpu=0.010s, mem=1548.8M)
[12/08 14:29:35    699s] (I)       Read nets... (mem=1548.8M)
[12/08 14:29:35    699s] (I)       Done Read nets (cpu=0.050s, mem=1550.8M)
[12/08 14:29:35    699s] (I)       Done Read data from FE (cpu=0.060s, mem=1550.8M)
[12/08 14:29:35    699s] (I)       before initializing RouteDB syMemory usage = 1550.8 MB
[12/08 14:29:35    699s] (I)       Build term to term wires: false
[12/08 14:29:35    699s] (I)       Honor MSV route constraint: false
[12/08 14:29:35    699s] (I)       Maximum routing layer  : 10
[12/08 14:29:35    699s] (I)       Minimum routing layer  : 2
[12/08 14:29:35    699s] (I)       Supply scale factor H  : 1.00
[12/08 14:29:35    699s] (I)       Supply scale factor V  : 1.00
[12/08 14:29:35    699s] (I)       Tracks used by clock wire: 0
[12/08 14:29:35    699s] (I)       Reverse direction      : 
[12/08 14:29:35    699s] (I)       Honor partition pin guides: true
[12/08 14:29:35    699s] (I)       Route selected nets only: false
[12/08 14:29:35    699s] (I)       Route secondary PG pins: false
[12/08 14:29:35    699s] (I)       Second PG max fanout   : 2147483647
[12/08 14:29:35    699s] (I)       Apply function for special wires: true
[12/08 14:29:35    699s] (I)       Layer by layer blockage reading: true
[12/08 14:29:35    699s] (I)       Offset calculation fix : true
[12/08 14:29:35    699s] (I)       Route stripe layer range: 
[12/08 14:29:35    699s] (I)       Honor partition fences : 
[12/08 14:29:35    699s] (I)       Honor partition pin    : 
[12/08 14:29:35    699s] (I)       Honor partition fences with feedthrough: 
[12/08 14:29:35    699s] (I)       Counted 2660 PG shapes. We will not process PG shapes layer by layer.
[12/08 14:29:35    699s] (I)       build grid graph
[12/08 14:29:35    699s] (I)       build grid graph start
[12/08 14:29:35    699s] [NR-eGR] Track table information for default rule: 
[12/08 14:29:35    699s] [NR-eGR] Metal1 has no routable track
[12/08 14:29:35    699s] [NR-eGR] Metal2 has single uniform track structure
[12/08 14:29:35    699s] [NR-eGR] Metal3 has single uniform track structure
[12/08 14:29:35    699s] [NR-eGR] Metal4 has single uniform track structure
[12/08 14:29:35    699s] [NR-eGR] Metal5 has single uniform track structure
[12/08 14:29:35    699s] [NR-eGR] Metal6 has single uniform track structure
[12/08 14:29:35    699s] [NR-eGR] Metal7 has single uniform track structure
[12/08 14:29:35    699s] [NR-eGR] Metal8 has single uniform track structure
[12/08 14:29:35    699s] [NR-eGR] Metal9 has single uniform track structure
[12/08 14:29:35    699s] [NR-eGR] Metal10 has single uniform track structure
[12/08 14:29:35    699s] (I)       build grid graph end
[12/08 14:29:35    699s] (I)       ===========================================================================
[12/08 14:29:35    699s] (I)       == Report All Rule Vias ==
[12/08 14:29:35    699s] (I)       ===========================================================================
[12/08 14:29:35    699s] (I)        Via Rule : (Default)
[12/08 14:29:35    699s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:29:35    699s] (I)       ---------------------------------------------------------------------------
[12/08 14:29:35    699s] (I)        1    3 : M2_M1_VH                    7 : M2_M1_1x2_HV_N           
[12/08 14:29:35    699s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[12/08 14:29:35    699s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[12/08 14:29:35    699s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[12/08 14:29:35    699s] (I)        5   41 : M6_M5_VH                   47 : M6_M5_1x2_HV_N           
[12/08 14:29:35    699s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[12/08 14:29:35    699s] (I)        7   61 : M8_M7_VH                   67 : M8_M7_1x2_HV_N           
[12/08 14:29:35    699s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[12/08 14:29:35    699s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[12/08 14:29:35    699s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[12/08 14:29:35    699s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)       ===========================================================================
[12/08 14:29:35    699s] (I)        Via Rule : LEFSpecialRouteSpec
[12/08 14:29:35    699s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:29:35    699s] (I)       ---------------------------------------------------------------------------
[12/08 14:29:35    699s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)       ===========================================================================
[12/08 14:29:35    699s] (I)        Via Rule : VLMDefaultSetup
[12/08 14:29:35    699s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:29:35    699s] (I)       ---------------------------------------------------------------------------
[12/08 14:29:35    699s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)       ===========================================================================
[12/08 14:29:35    699s] (I)        Via Rule : NDRSTEP13
[12/08 14:29:35    699s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:29:35    699s] (I)       ---------------------------------------------------------------------------
[12/08 14:29:35    699s] (I)        1    1 : M2_M1_HV                    7 : M2_M1_1x2_HV_N           
[12/08 14:29:35    699s] (I)        2    9 : M3_M2_VH                   15 : M3_M2_2x1_VH_E           
[12/08 14:29:35    699s] (I)        3   19 : M4_M3_HV                   25 : M4_M3_2x1_HV_E           
[12/08 14:29:35    699s] (I)        4   29 : M5_M4_VH                   35 : M5_M4_2x1_VH_E           
[12/08 14:29:35    699s] (I)        5   39 : M6_M5_HV                   47 : M6_M5_1x2_HV_N           
[12/08 14:29:35    699s] (I)        6   49 : M7_M6_VH                   55 : M7_M6_2x1_VH_E           
[12/08 14:29:35    699s] (I)        7   59 : M8_M7_HV                   67 : M8_M7_1x2_HV_N           
[12/08 14:29:35    699s] (I)        8   69 : M9_M8_VH                   75 : M9_M8_2x1_VH_E           
[12/08 14:29:35    699s] (I)        9   79 : M10_M9_HV                  83 : M10_M9_2x1_HV_E          
[12/08 14:29:35    699s] (I)       10   87 : M11_M10_VH                 93 : M11_M10_2x1_VH_E         
[12/08 14:29:35    699s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:29:35    699s] (I)       ===========================================================================
[12/08 14:29:35    699s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1550.75 MB )
[12/08 14:29:35    699s] (I)       Num PG vias on layer 1 : 0
[12/08 14:29:35    699s] (I)       Num PG vias on layer 2 : 0
[12/08 14:29:35    699s] (I)       Num PG vias on layer 3 : 0
[12/08 14:29:35    699s] (I)       Num PG vias on layer 4 : 0
[12/08 14:29:35    699s] (I)       Num PG vias on layer 5 : 0
[12/08 14:29:35    699s] (I)       Num PG vias on layer 6 : 0
[12/08 14:29:35    699s] (I)       Num PG vias on layer 7 : 0
[12/08 14:29:35    699s] (I)       Num PG vias on layer 8 : 0
[12/08 14:29:35    699s] (I)       Num PG vias on layer 9 : 0
[12/08 14:29:35    699s] (I)       Num PG vias on layer 10 : 0
[12/08 14:29:35    699s] [NR-eGR] Read 4275 PG shapes
[12/08 14:29:35    699s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1550.75 MB )
[12/08 14:29:35    699s] [NR-eGR] #Routing Blockages  : 0
[12/08 14:29:35    699s] [NR-eGR] #Instance Blockages : 0
[12/08 14:29:35    699s] [NR-eGR] #PG Blockages       : 4275
[12/08 14:29:35    699s] [NR-eGR] #Bump Blockages     : 0
[12/08 14:29:35    699s] [NR-eGR] #Boundary Blockages : 0
[12/08 14:29:35    699s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/08 14:29:35    699s] [NR-eGR] Num Prerouted Nets = 58  Num Prerouted Wires = 6472
[12/08 14:29:35    699s] (I)       readDataFromPlaceDB
[12/08 14:29:35    699s] (I)       Read net information..
[12/08 14:29:35    699s] [NR-eGR] Read numTotalNets=12907  numIgnoredNets=58
[12/08 14:29:35    699s] (I)       Read testcase time = 0.010 seconds
[12/08 14:29:35    699s] 
[12/08 14:29:35    699s] (I)       early_global_route_priority property id does not exist.
[12/08 14:29:35    699s] (I)       Start initializing grid graph
[12/08 14:29:35    699s] (I)       End initializing grid graph
[12/08 14:29:35    699s] (I)       Model blockages into capacity
[12/08 14:29:35    699s] (I)       Read Num Blocks=4275  Num Prerouted Wires=6472  Num CS=0
[12/08 14:29:35    699s] (I)       Started Modeling ( Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Started Modeling Layer 1 ( Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Started Modeling Layer 2 ( Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Layer 1 (V) : #blockages 500 : #preroutes 2484
[12/08 14:29:35    699s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Started Modeling Layer 3 ( Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Layer 2 (H) : #blockages 500 : #preroutes 3361
[12/08 14:29:35    699s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Started Modeling Layer 4 ( Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Layer 3 (V) : #blockages 500 : #preroutes 621
[12/08 14:29:35    699s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Started Modeling Layer 5 ( Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Layer 4 (H) : #blockages 500 : #preroutes 6
[12/08 14:29:35    699s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Started Modeling Layer 6 ( Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Layer 5 (V) : #blockages 500 : #preroutes 0
[12/08 14:29:35    699s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Started Modeling Layer 7 ( Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Layer 6 (H) : #blockages 500 : #preroutes 0
[12/08 14:29:35    699s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Started Modeling Layer 8 ( Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Layer 7 (V) : #blockages 500 : #preroutes 0
[12/08 14:29:35    699s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Started Modeling Layer 9 ( Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Layer 8 (H) : #blockages 500 : #preroutes 0
[12/08 14:29:35    699s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Started Modeling Layer 10 ( Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Layer 9 (V) : #blockages 275 : #preroutes 0
[12/08 14:29:35    699s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Number of ignored nets = 58
[12/08 14:29:35    699s] (I)       Number of fixed nets = 58.  Ignored: Yes
[12/08 14:29:35    699s] (I)       Number of clock nets = 58.  Ignored: No
[12/08 14:29:35    699s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/08 14:29:35    699s] (I)       Number of special nets = 0.  Ignored: Yes
[12/08 14:29:35    699s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/08 14:29:35    699s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/08 14:29:35    699s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/08 14:29:35    699s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/08 14:29:35    699s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/08 14:29:35    699s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1552.9 MB
[12/08 14:29:35    699s] (I)       Ndr track 0 does not exist
[12/08 14:29:35    699s] (I)       Ndr track 0 does not exist
[12/08 14:29:35    699s] (I)       Layer1  viaCost=200.00
[12/08 14:29:35    699s] (I)       Layer2  viaCost=200.00
[12/08 14:29:35    699s] (I)       Layer3  viaCost=200.00
[12/08 14:29:35    699s] (I)       Layer4  viaCost=200.00
[12/08 14:29:35    699s] (I)       Layer5  viaCost=200.00
[12/08 14:29:35    699s] (I)       Layer6  viaCost=200.00
[12/08 14:29:35    699s] (I)       Layer7  viaCost=200.00
[12/08 14:29:35    699s] (I)       Layer8  viaCost=200.00
[12/08 14:29:35    699s] (I)       Layer9  viaCost=200.00
[12/08 14:29:35    699s] (I)       ---------------------Grid Graph Info--------------------
[12/08 14:29:35    699s] (I)       Routing area        : (0, 0) - (490000, 484120)
[12/08 14:29:35    699s] (I)       Core area           : (30000, 30020) - (460000, 454100)
[12/08 14:29:35    699s] (I)       Site width          :   400  (dbu)
[12/08 14:29:35    699s] (I)       Row height          :  3420  (dbu)
[12/08 14:29:35    699s] (I)       GCell width         :  3420  (dbu)
[12/08 14:29:35    699s] (I)       GCell height        :  3420  (dbu)
[12/08 14:29:35    699s] (I)       Grid                :   143   141    10
[12/08 14:29:35    699s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/08 14:29:35    699s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420
[12/08 14:29:35    699s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0
[12/08 14:29:35    699s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440
[12/08 14:29:35    699s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400
[12/08 14:29:35    699s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840
[12/08 14:29:35    699s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000
[12/08 14:29:35    699s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200
[12/08 14:29:35    699s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42
[12/08 14:29:35    699s] (I)       Total num of tracks :     0  1225  1274  1225  1274  1225  1274  1225  1274   489
[12/08 14:29:35    699s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/08 14:29:35    699s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/08 14:29:35    699s] (I)       --------------------------------------------------------
[12/08 14:29:35    699s] 
[12/08 14:29:35    699s] [NR-eGR] ============ Routing rule table ============
[12/08 14:29:35    699s] [NR-eGR] Rule id: 0  Nets: 12849 
[12/08 14:29:35    699s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/08 14:29:35    699s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000
[12/08 14:29:35    699s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:29:35    699s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:29:35    699s] [NR-eGR] Rule id: 1  Nets: 0 
[12/08 14:29:35    699s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/08 14:29:35    699s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000
[12/08 14:29:35    699s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[12/08 14:29:35    699s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:29:35    699s] [NR-eGR] ========================================
[12/08 14:29:35    699s] [NR-eGR] 
[12/08 14:29:35    699s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/08 14:29:35    699s] (I)       blocked tracks on layer2 : = 8500 / 172725 (4.92%)
[12/08 14:29:35    699s] (I)       blocked tracks on layer3 : = 1500 / 182182 (0.82%)
[12/08 14:29:35    699s] (I)       blocked tracks on layer4 : = 8500 / 172725 (4.92%)
[12/08 14:29:35    699s] (I)       blocked tracks on layer5 : = 1500 / 182182 (0.82%)
[12/08 14:29:35    699s] (I)       blocked tracks on layer6 : = 8500 / 172725 (4.92%)
[12/08 14:29:35    699s] (I)       blocked tracks on layer7 : = 1500 / 182182 (0.82%)
[12/08 14:29:35    699s] (I)       blocked tracks on layer8 : = 8500 / 172725 (4.92%)
[12/08 14:29:35    699s] (I)       blocked tracks on layer9 : = 3000 / 182182 (1.65%)
[12/08 14:29:35    699s] (I)       blocked tracks on layer10 : = 4370 / 68949 (6.34%)
[12/08 14:29:35    699s] (I)       After initializing earlyGlobalRoute syMemory usage = 1552.9 MB
[12/08 14:29:35    699s] (I)       Finished Loading and Dumping File ( CPU: 0.17 sec, Real: 0.27 sec, Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Started Global Routing ( Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       ============= Initialization =============
[12/08 14:29:35    699s] (I)       totalPins=43055  totalGlobalPin=41593 (96.60%)
[12/08 14:29:35    699s] (I)       Started Build MST ( Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Generate topology with single threads
[12/08 14:29:35    699s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       total 2D Cap : 1467974 = (722476 H, 745498 V)
[12/08 14:29:35    699s] [NR-eGR] Layer group 1: route 12849 net(s) in layer range [2, 10]
[12/08 14:29:35    699s] (I)       ============  Phase 1a Route ============
[12/08 14:29:35    699s] (I)       Started Phase 1a ( Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Usage: 119388 = (64386 H, 55002 V) = (8.91% H, 7.38% V) = (1.101e+05um H, 9.405e+04um V)
[12/08 14:29:35    699s] (I)       
[12/08 14:29:35    699s] (I)       ============  Phase 1b Route ============
[12/08 14:29:35    699s] (I)       Usage: 119388 = (64386 H, 55002 V) = (8.91% H, 7.38% V) = (1.101e+05um H, 9.405e+04um V)
[12/08 14:29:35    699s] (I)       
[12/08 14:29:35    699s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.041535e+05um
[12/08 14:29:35    699s] (I)       ============  Phase 1c Route ============
[12/08 14:29:35    699s] (I)       Usage: 119388 = (64386 H, 55002 V) = (8.91% H, 7.38% V) = (1.101e+05um H, 9.405e+04um V)
[12/08 14:29:35    699s] (I)       
[12/08 14:29:35    699s] (I)       ============  Phase 1d Route ============
[12/08 14:29:35    699s] (I)       Usage: 119388 = (64386 H, 55002 V) = (8.91% H, 7.38% V) = (1.101e+05um H, 9.405e+04um V)
[12/08 14:29:35    699s] (I)       
[12/08 14:29:35    699s] (I)       ============  Phase 1e Route ============
[12/08 14:29:35    699s] (I)       Started Phase 1e ( Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Usage: 119388 = (64386 H, 55002 V) = (8.91% H, 7.38% V) = (1.101e+05um H, 9.405e+04um V)
[12/08 14:29:35    699s] (I)       
[12/08 14:29:35    699s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.041535e+05um
[12/08 14:29:35    699s] [NR-eGR] 
[12/08 14:29:35    699s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 14:29:35    699s] (I)       Finished Phase 1l ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       ============  Phase 1l Route ============
[12/08 14:29:35    699s] (I)       
[12/08 14:29:35    699s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/08 14:29:35    699s] [NR-eGR]                        OverCon            
[12/08 14:29:35    699s] [NR-eGR]                         #Gcell     %Gcell
[12/08 14:29:35    699s] [NR-eGR]       Layer                (2)    OverCon 
[12/08 14:29:35    699s] [NR-eGR] ----------------------------------------------
[12/08 14:29:35    699s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/08 14:29:35    699s] [NR-eGR]  Metal2  (2)         5( 0.02%)   ( 0.02%) 
[12/08 14:29:35    699s] [NR-eGR]  Metal3  (3)         1( 0.00%)   ( 0.00%) 
[12/08 14:29:35    699s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/08 14:29:35    699s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/08 14:29:35    699s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/08 14:29:35    699s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[12/08 14:29:35    699s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[12/08 14:29:35    699s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[12/08 14:29:35    699s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/08 14:29:35    699s] [NR-eGR] ----------------------------------------------
[12/08 14:29:35    699s] [NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[12/08 14:29:35    699s] [NR-eGR] 
[12/08 14:29:35    699s] (I)       Finished Global Routing ( CPU: 0.18 sec, Real: 0.21 sec, Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] (I)       total 2D Cap : 1468985 = (722724 H, 746261 V)
[12/08 14:29:35    699s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/08 14:29:35    699s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/08 14:29:35    699s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.37 sec, Real: 0.49 sec, Curr Mem: 1552.91 MB )
[12/08 14:29:35    699s] OPERPROF: Starting HotSpotCal at level 1, MEM:1552.9M
[12/08 14:29:35    699s] [hotspot] +------------+---------------+---------------+
[12/08 14:29:35    699s] [hotspot] |            |   max hotspot | total hotspot |
[12/08 14:29:35    699s] [hotspot] +------------+---------------+---------------+
[12/08 14:29:35    699s] [hotspot] | normalized |          0.00 |          0.00 |
[12/08 14:29:35    699s] [hotspot] +------------+---------------+---------------+
[12/08 14:29:35    699s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/08 14:29:35    699s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/08 14:29:35    699s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:1552.9M
[12/08 14:29:35    699s] Starting delay calculation for Setup views
[12/08 14:29:35    699s] #################################################################################
[12/08 14:29:35    699s] # Design Stage: PreRoute
[12/08 14:29:35    699s] # Design Name: picorv32
[12/08 14:29:35    699s] # Design Mode: 45nm
[12/08 14:29:35    699s] # Analysis Mode: MMMC Non-OCV 
[12/08 14:29:35    699s] # Parasitics Mode: No SPEF/RCDB
[12/08 14:29:35    699s] # Signoff Settings: SI Off 
[12/08 14:29:35    699s] #################################################################################
[12/08 14:29:36    700s] Calculate delays in Single mode...
[12/08 14:29:36    700s] Topological Sorting (REAL = 0:00:00.0, MEM = 1550.9M, InitMEM = 1550.9M)
[12/08 14:29:36    700s] Start delay calculation (fullDC) (1 T). (MEM=1550.91)
[12/08 14:29:36    700s] End AAE Lib Interpolated Model. (MEM=1567.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 14:29:40    704s] Total number of fetched objects 12910
[12/08 14:29:40    704s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/08 14:29:40    704s] End delay calculation. (MEM=1614.95 CPU=0:00:03.0 REAL=0:00:03.0)
[12/08 14:29:40    704s] End delay calculation (fullDC). (MEM=1614.95 CPU=0:00:04.3 REAL=0:00:04.0)
[12/08 14:29:40    704s] *** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1614.9M) ***
[12/08 14:29:41    704s] *** Done Building Timing Graph (cpu=0:00:05.4 real=0:00:06.0 totSessionCpu=0:11:45 mem=1614.9M)
[12/08 14:29:41    704s] Reported timing to dir ./timingReports
[12/08 14:29:41    704s] **optDesign ... cpu = 0:00:50, real = 0:00:51, mem = 1258.2M, totSessionCpu=0:11:45 **
[12/08 14:29:41    704s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1566.0M
[12/08 14:29:41    705s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.112, MEM:1566.0M
[12/08 14:30:12    706s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.507  |  1.507  |  2.789  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2408   |  2174   |  2003   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    229 (229)     |   -0.703   |    229 (229)     |
|   max_tran     |    229 (231)     |   -1.181   |    229 (231)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.797%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:52, real = 0:01:22, mem = 1258.5M, totSessionCpu=0:11:47 **
[12/08 14:30:12    706s] Deleting Cell Server ...
[12/08 14:30:12    706s] Deleting Lib Analyzer.
[12/08 14:30:12    706s] *** Finished optDesign ***
[12/08 14:30:12    706s] 
[12/08 14:30:12    706s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:13 real=  0:01:43)
[12/08 14:30:12    706s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:06.7 real=0:00:06.9)
[12/08 14:30:12    706s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:12.7 real=0:00:12.8)
[12/08 14:30:12    706s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/08 14:30:12    706s] Info: pop threads available for lower-level modules during optimization.
[12/08 14:30:12    706s] Info: Destroy the CCOpt slew target map.
[12/08 14:30:12    706s] clean pInstBBox. size 0
[12/08 14:30:12    706s] Set place::cacheFPlanSiteMark to 0
[12/08 14:30:12    706s] All LLGs are deleted
[12/08 14:30:12    706s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1566.0M
[12/08 14:30:12    706s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1565.3M
[12/08 14:30:12    706s] 
[12/08 14:30:12    706s] *** Summary of all messages that are not suppressed in this session:
[12/08 14:30:12    706s] Severity  ID               Count  Summary                                  
[12/08 14:30:12    706s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/08 14:30:12    706s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[12/08 14:30:12    706s] WARNING   IMPCCOPT-1261       36  The skew target of %s for %s is too smal...
[12/08 14:30:12    706s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[12/08 14:30:12    706s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/08 14:30:12    706s] *** Message Summary: 45 warning(s), 0 error(s)
[12/08 14:30:12    706s] 
[12/08 14:30:12    707s] #% End ccopt_design (date=12/08 14:30:12, total cpu=0:01:35, real=0:02:09, peak res=1271.5M, current mem=1171.8M)
[12/08 14:32:27    716s] <CMD> optDesign -postCTS
[12/08 14:32:27    716s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1172.0M, totSessionCpu=0:11:56 **
[12/08 14:32:27    716s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/08 14:32:27    716s] Creating Cell Server ...(0, 0, 0, 0)
[12/08 14:32:27    716s] Summary for sequential cells identification: 
[12/08 14:32:27    716s]   Identified SBFF number: 104
[12/08 14:32:27    716s]   Identified MBFF number: 0
[12/08 14:32:27    716s]   Identified SB Latch number: 0
[12/08 14:32:27    716s]   Identified MB Latch number: 0
[12/08 14:32:27    716s]   Not identified SBFF number: 16
[12/08 14:32:27    716s]   Not identified MBFF number: 0
[12/08 14:32:27    716s]   Not identified SB Latch number: 0
[12/08 14:32:27    716s]   Not identified MB Latch number: 0
[12/08 14:32:27    716s]   Number of sequential cells which are not FFs: 32
[12/08 14:32:27    716s]  Visiting view : default_emulate_view
[12/08 14:32:27    716s]    : PowerDomain = none : Weighted F : unweighted  = 37.50 (1.000) with rcCorner = 0
[12/08 14:32:27    716s]    : PowerDomain = none : Weighted F : unweighted  = 14.70 (1.000) with rcCorner = -1
[12/08 14:32:27    716s]  Visiting view : default_emulate_view
[12/08 14:32:27    716s]    : PowerDomain = none : Weighted F : unweighted  = 37.50 (1.000) with rcCorner = 0
[12/08 14:32:27    716s]    : PowerDomain = none : Weighted F : unweighted  = 14.70 (1.000) with rcCorner = -1
[12/08 14:32:27    716s]  Setting StdDelay to 37.50
[12/08 14:32:27    716s] Creating Cell Server, finished. 
[12/08 14:32:27    716s] 
[12/08 14:32:27    716s] Need call spDPlaceInit before registerPrioInstLoc.
[12/08 14:32:27    716s] GigaOpt running with 1 threads.
[12/08 14:32:27    716s] Info: 1 threads available for lower-level modules during optimization.
[12/08 14:32:27    716s] OPERPROF: Starting DPlace-Init at level 1, MEM:1491.8M
[12/08 14:32:27    716s] #spOpts: N=45 mergeVia=F 
[12/08 14:32:28    716s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1491.8M
[12/08 14:32:28    716s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1491.8M
[12/08 14:32:28    716s] Core basic site is CoreSite
[12/08 14:32:28    716s] SiteArray: non-trimmed site array dimensions = 124 x 1075
[12/08 14:32:28    716s] SiteArray: use 634,880 bytes
[12/08 14:32:28    716s] SiteArray: current memory after site array memory allocation 1492.4M
[12/08 14:32:28    716s] SiteArray: FP blocked sites are writable
[12/08 14:32:28    716s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/08 14:32:28    716s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1492.4M
[12/08 14:32:28    716s] Process 381 wires and vias for routing blockage and capacity analysis
[12/08 14:32:28    716s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1492.4M
[12/08 14:32:28    716s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.110, MEM:1492.4M
[12/08 14:32:28    716s] OPERPROF:     Starting CMU at level 3, MEM:1492.4M
[12/08 14:32:28    716s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1492.4M
[12/08 14:32:28    716s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.118, MEM:1492.4M
[12/08 14:32:28    716s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1492.4MB).
[12/08 14:32:28    716s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.142, MEM:1492.4M
[12/08 14:32:28    716s] 
[12/08 14:32:28    716s] Creating Lib Analyzer ...
[12/08 14:32:28    716s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[12/08 14:32:28    716s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[12/08 14:32:28    716s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/08 14:32:28    716s] 
[12/08 14:32:29    717s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:58 mem=1498.4M
[12/08 14:32:29    717s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:58 mem=1498.4M
[12/08 14:32:29    717s] Creating Lib Analyzer, finished. 
[12/08 14:32:29    717s] Effort level <high> specified for reg2reg path_group
[12/08 14:32:29    718s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1179.2M, totSessionCpu=0:11:58 **
[12/08 14:32:29    718s] *** optDesign -postCTS ***
[12/08 14:32:29    718s] DRC Margin: user margin 0.0; extra margin 0.2
[12/08 14:32:29    718s] Hold Target Slack: user slack 0
[12/08 14:32:29    718s] Setup Target Slack: user slack 0; extra slack 0.0
[12/08 14:32:29    718s] setUsefulSkewMode -ecoRoute false
[12/08 14:32:29    718s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1498.4M
[12/08 14:32:30    718s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.065, MEM:1498.4M
[12/08 14:32:30    718s] Multi-VT timing optimization disabled based on library information.
[12/08 14:32:30    718s] Deleting Cell Server ...
[12/08 14:32:30    718s] Deleting Lib Analyzer.
[12/08 14:32:30    718s] Creating Cell Server ...(0, 0, 0, 0)
[12/08 14:32:30    718s] Summary for sequential cells identification: 
[12/08 14:32:30    718s]   Identified SBFF number: 104
[12/08 14:32:30    718s]   Identified MBFF number: 0
[12/08 14:32:30    718s]   Identified SB Latch number: 0
[12/08 14:32:30    718s]   Identified MB Latch number: 0
[12/08 14:32:30    718s]   Not identified SBFF number: 16
[12/08 14:32:30    718s]   Not identified MBFF number: 0
[12/08 14:32:30    718s]   Not identified SB Latch number: 0
[12/08 14:32:30    718s]   Not identified MB Latch number: 0
[12/08 14:32:30    718s]   Number of sequential cells which are not FFs: 32
[12/08 14:32:30    718s]  Visiting view : default_emulate_view
[12/08 14:32:30    718s]    : PowerDomain = none : Weighted F : unweighted  = 37.50 (1.000) with rcCorner = 0
[12/08 14:32:30    718s]    : PowerDomain = none : Weighted F : unweighted  = 14.70 (1.000) with rcCorner = -1
[12/08 14:32:30    718s]  Visiting view : default_emulate_view
[12/08 14:32:30    718s]    : PowerDomain = none : Weighted F : unweighted  = 37.50 (1.000) with rcCorner = 0
[12/08 14:32:30    718s]    : PowerDomain = none : Weighted F : unweighted  = 14.70 (1.000) with rcCorner = -1
[12/08 14:32:30    718s]  Setting StdDelay to 37.50
[12/08 14:32:30    718s] Creating Cell Server, finished. 
[12/08 14:32:30    718s] 
[12/08 14:32:30    718s] Deleting Cell Server ...
[12/08 14:32:30    718s] All LLGs are deleted
[12/08 14:32:30    718s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1498.4M
[12/08 14:32:30    718s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1497.8M
[12/08 14:32:30    718s] Start to check current routing status for nets...
[12/08 14:32:30    718s] All nets are already routed correctly.
[12/08 14:32:30    718s] End to check current routing status for nets (mem=1497.8M)
[12/08 14:32:30    718s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1497.8M
[12/08 14:32:30    718s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1497.8M
[12/08 14:32:30    718s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1498.4M
[12/08 14:32:30    718s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1498.4M
[12/08 14:32:30    718s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.063, MEM:1498.4M
[12/08 14:32:30    718s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.067, MEM:1498.4M
[12/08 14:32:30    719s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.507  |  1.507  |  2.789  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2408   |  2174   |  2003   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    229 (229)     |   -0.703   |    229 (229)     |
|   max_tran     |    229 (231)     |   -1.181   |    229 (231)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.797%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1173.2M, totSessionCpu=0:12:00 **
[12/08 14:32:31    719s] ** INFO : this run is activating low effort ccoptDesign flow
[12/08 14:32:31    719s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/08 14:32:31    719s] ### Creating PhyDesignMc. totSessionCpu=0:12:00 mem=1487.4M
[12/08 14:32:31    719s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/08 14:32:31    719s] OPERPROF: Starting DPlace-Init at level 1, MEM:1487.4M
[12/08 14:32:31    719s] #spOpts: N=45 mergeVia=F 
[12/08 14:32:31    719s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1487.4M
[12/08 14:32:31    719s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.105, MEM:1487.4M
[12/08 14:32:31    719s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1487.4MB).
[12/08 14:32:31    719s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.128, MEM:1487.4M
[12/08 14:32:31    719s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:00 mem=1487.4M
[12/08 14:32:31    719s] #optDebug: fT-E <X 2 0 0 1>
[12/08 14:32:31    720s] *** Starting optimizing excluded clock nets MEM= 1487.4M) ***
[12/08 14:32:31    720s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1487.4M) ***
[12/08 14:32:31    720s] *** Starting optimizing excluded clock nets MEM= 1487.4M) ***
[12/08 14:32:31    720s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1487.4M) ***
[12/08 14:32:31    720s] Info: Done creating the CCOpt slew target map.
[12/08 14:32:31    720s] Begin: GigaOpt high fanout net optimization
[12/08 14:32:31    720s] GigaOpt HFN: use maxLocalDensity 1.2
[12/08 14:32:31    720s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/08 14:32:31    720s] Info: 58 nets with fixed/cover wires excluded.
[12/08 14:32:31    720s] Info: 58 clock nets excluded from IPO operation.
[12/08 14:32:31    720s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:00.4/2:06:58.0 (0.1), mem = 1487.4M
[12/08 14:32:31    720s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94791.12
[12/08 14:32:31    720s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/08 14:32:31    720s] ### Creating PhyDesignMc. totSessionCpu=0:12:00 mem=1495.4M
[12/08 14:32:31    720s] OPERPROF: Starting DPlace-Init at level 1, MEM:1495.4M
[12/08 14:32:31    720s] #spOpts: N=45 mergeVia=F 
[12/08 14:32:31    720s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1495.4M
[12/08 14:32:32    720s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.111, MEM:1495.4M
[12/08 14:32:32    720s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1495.4MB).
[12/08 14:32:32    720s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.132, MEM:1495.4M
[12/08 14:32:32    720s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:01 mem=1495.4M
[12/08 14:32:32    720s] ### Creating LA Mngr. totSessionCpu=0:12:01 mem=1648.5M
[12/08 14:32:33    721s] ### Creating LA Mngr, finished. totSessionCpu=0:12:02 mem=1648.5M
[12/08 14:32:33    721s] 
[12/08 14:32:33    721s] Creating Lib Analyzer ...
[12/08 14:32:33    721s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[12/08 14:32:33    721s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[12/08 14:32:33    721s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/08 14:32:33    721s] 
[12/08 14:32:34    722s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:03 mem=1648.5M
[12/08 14:32:34    722s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:03 mem=1648.5M
[12/08 14:32:34    722s] Creating Lib Analyzer, finished. 
[12/08 14:32:34    722s] 
[12/08 14:32:34    722s] #optDebug: {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.7155} {8, 0.282, 0.5807} {9, 0.043, 0.3549} {10, 0.043, 0.3549} 
[12/08 14:32:34    722s] ### Creating LA Mngr. totSessionCpu=0:12:03 mem=1648.5M
[12/08 14:32:34    722s] ### Creating LA Mngr, finished. totSessionCpu=0:12:03 mem=1648.5M
[12/08 14:32:36    724s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/08 14:32:36    724s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94791.12
[12/08 14:32:36    724s] *** DrvOpt [finish] : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:12:05.0/2:07:02.6 (0.1), mem = 1648.5M
[12/08 14:32:36    724s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/08 14:32:36    724s] End: GigaOpt high fanout net optimization
[12/08 14:32:37    725s] Deleting Lib Analyzer.
[12/08 14:32:37    725s] Begin: GigaOpt DRV Optimization
[12/08 14:32:37    725s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[12/08 14:32:37    725s] Info: 58 nets with fixed/cover wires excluded.
[12/08 14:32:37    725s] Info: 58 clock nets excluded from IPO operation.
[12/08 14:32:37    725s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:05.5/2:07:03.1 (0.1), mem = 1648.5M
[12/08 14:32:37    725s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94791.13
[12/08 14:32:37    725s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/08 14:32:37    725s] ### Creating PhyDesignMc. totSessionCpu=0:12:05 mem=1648.5M
[12/08 14:32:37    725s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/08 14:32:37    725s] OPERPROF: Starting DPlace-Init at level 1, MEM:1648.5M
[12/08 14:32:37    725s] #spOpts: N=45 mergeVia=F 
[12/08 14:32:37    725s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1648.5M
[12/08 14:32:37    725s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.083, MEM:1648.5M
[12/08 14:32:37    725s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1648.5MB).
[12/08 14:32:37    725s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.099, MEM:1648.5M
[12/08 14:32:37    725s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:06 mem=1648.5M
[12/08 14:32:37    725s] 
[12/08 14:32:37    725s] Creating Lib Analyzer ...
[12/08 14:32:37    725s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[12/08 14:32:37    725s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[12/08 14:32:37    725s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/08 14:32:37    725s] 
[12/08 14:32:37    726s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:06 mem=1648.5M
[12/08 14:32:37    726s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:06 mem=1648.5M
[12/08 14:32:37    726s] Creating Lib Analyzer, finished. 
[12/08 14:32:37    726s] 
[12/08 14:32:37    726s] #optDebug: {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.7155} {8, 0.282, 0.5807} {9, 0.043, 0.3549} {10, 0.043, 0.3549} 
[12/08 14:32:37    726s] ### Creating LA Mngr. totSessionCpu=0:12:06 mem=1648.5M
[12/08 14:32:37    726s] ### Creating LA Mngr, finished. totSessionCpu=0:12:06 mem=1648.5M
[12/08 14:32:39    727s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1667.6M
[12/08 14:32:39    727s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1667.6M
[12/08 14:32:39    727s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 14:32:39    727s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/08 14:32:39    727s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 14:32:39    727s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/08 14:32:39    727s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 14:32:39    727s] Info: violation cost 1170.131958 (cap = 260.067688, tran = 910.064880, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/08 14:32:39    727s] |   229|   231|    -1.24|   229|   229|    -0.76|     0|     0|     0|     0|     1.51|     0.00|       0|       0|       0|  73.80|          |         |
[12/08 14:32:41    729s] Info: violation cost 1170.131958 (cap = 260.067688, tran = 910.064880, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/08 14:32:41    729s] |   229|   231|    -1.24|   229|   229|    -0.76|     0|     0|     0|     0|     1.51|     0.00|       0|       0|       0|  73.80| 0:00:02.0|  1630.1M|
[12/08 14:32:41    729s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 14:32:41    729s] 
[12/08 14:32:41    729s] ###############################################################################
[12/08 14:32:41    729s] #
[12/08 14:32:41    729s] #  Large fanout net report:  
[12/08 14:32:41    729s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/08 14:32:41    729s] #     - current density: 73.80
[12/08 14:32:41    729s] #
[12/08 14:32:41    729s] #  List of high fanout nets:
[12/08 14:32:41    729s] #
[12/08 14:32:41    729s] ###############################################################################
[12/08 14:32:41    729s] **** Begin NDR-Layer Usage Statistics ****
[12/08 14:32:41    729s] Layer 3 has 58 constrained nets 
[12/08 14:32:41    729s] **** End NDR-Layer Usage Statistics ****
[12/08 14:32:41    730s] 
[12/08 14:32:41    730s] 
[12/08 14:32:41    730s] =======================================================================
[12/08 14:32:41    730s]                 Reasons for remaining drv violations
[12/08 14:32:41    730s] =======================================================================
[12/08 14:32:41    730s] *info: Total 229 net(s) have violations which can't be fixed by DRV optimization.
[12/08 14:32:41    730s] 
[12/08 14:32:41    730s] MultiBuffering failure reasons
[12/08 14:32:41    730s] ------------------------------------------------
[12/08 14:32:41    730s] *info:   229 net(s): Could not be fixed because the gain is not enough.
[12/08 14:32:41    730s] 
[12/08 14:32:41    730s] 
[12/08 14:32:41    730s] *** Finish DRV Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=1630.1M) ***
[12/08 14:32:41    730s] 
[12/08 14:32:41    730s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94791.13
[12/08 14:32:41    730s] *** DrvOpt [finish] : cpu/real = 0:00:04.5/0:00:04.6 (1.0), totSession cpu/real = 0:12:10.0/2:07:07.7 (0.1), mem = 1611.0M
[12/08 14:32:41    730s] End: GigaOpt DRV Optimization
[12/08 14:32:41    730s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/08 14:32:41    730s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1573.0M
[12/08 14:32:41    730s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.063, MEM:1573.0M
[12/08 14:32:42    730s] 
------------------------------------------------------------
     Summary (cpu=0.08min real=0.07min mem=1573.0M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.507  |  1.507  |  2.789  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2408   |  2174   |  2003   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    229 (229)     |   -0.703   |    229 (229)     |
|   max_tran     |    229 (231)     |   -1.181   |    229 (231)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.797%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1260.8M, totSessionCpu=0:12:11 **
[12/08 14:32:42    730s] *** Timing Is met
[12/08 14:32:42    730s] *** Check timing (0:00:00.0)
[12/08 14:32:42    731s] Deleting Lib Analyzer.
[12/08 14:32:42    731s] **INFO: Flow update: Design timing is met.
[12/08 14:32:42    731s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/08 14:32:42    731s] **INFO: Flow update: Design timing is met.
[12/08 14:32:42    731s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/08 14:32:42    731s] Info: 58 nets with fixed/cover wires excluded.
[12/08 14:32:42    731s] Info: 58 clock nets excluded from IPO operation.
[12/08 14:32:42    731s] ### Creating LA Mngr. totSessionCpu=0:12:11 mem=1567.0M
[12/08 14:32:42    731s] ### Creating LA Mngr, finished. totSessionCpu=0:12:11 mem=1567.0M
[12/08 14:32:43    731s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/08 14:32:43    731s] ### Creating PhyDesignMc. totSessionCpu=0:12:11 mem=1586.1M
[12/08 14:32:43    731s] OPERPROF: Starting DPlace-Init at level 1, MEM:1586.1M
[12/08 14:32:43    731s] #spOpts: N=45 mergeVia=F 
[12/08 14:32:43    731s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1586.1M
[12/08 14:32:43    731s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.105, MEM:1586.1M
[12/08 14:32:43    731s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1586.1MB).
[12/08 14:32:43    731s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.129, MEM:1586.1M
[12/08 14:32:43    731s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:12 mem=1586.1M
[12/08 14:32:43    731s] Begin: Area Reclaim Optimization
[12/08 14:32:43    731s] 
[12/08 14:32:43    731s] Creating Lib Analyzer ...
[12/08 14:32:43    731s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[12/08 14:32:43    731s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[12/08 14:32:43    731s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/08 14:32:43    731s] 
[12/08 14:32:44    732s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:12 mem=1608.1M
[12/08 14:32:44    732s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:12 mem=1608.1M
[12/08 14:32:44    732s] Creating Lib Analyzer, finished. 
[12/08 14:32:44    732s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:12.4/2:07:10.2 (0.1), mem = 1608.1M
[12/08 14:32:44    732s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94791.14
[12/08 14:32:44    732s] 
[12/08 14:32:44    732s] #optDebug: {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.8500} {8, 0.282, 0.7258} {9, 0.043, 0.4437} {10, 0.043, 0.4437} 
[12/08 14:32:44    732s] ### Creating LA Mngr. totSessionCpu=0:12:12 mem=1608.1M
[12/08 14:32:44    732s] ### Creating LA Mngr, finished. totSessionCpu=0:12:12 mem=1608.1M
[12/08 14:32:44    732s] Usable buffer cells for single buffer setup transform:
[12/08 14:32:44    732s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[12/08 14:32:44    732s] Number of usable buffer cells above: 10
[12/08 14:32:44    733s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1608.1M
[12/08 14:32:44    733s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1608.1M
[12/08 14:32:44    733s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 73.80
[12/08 14:32:44    733s] +----------+---------+--------+--------+------------+--------+
[12/08 14:32:45    733s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/08 14:32:45    733s] +----------+---------+--------+--------+------------+--------+
[12/08 14:32:45    733s] |    73.80%|        -|   0.083|   0.000|   0:00:01.0| 1608.1M|
[12/08 14:32:46    734s] |    73.80%|        0|   0.083|   0.000|   0:00:01.0| 1627.2M|
[12/08 14:32:46    734s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[12/08 14:32:46    734s] |    73.80%|        0|   0.083|   0.000|   0:00:00.0| 1627.2M|
[12/08 14:32:46    735s] |    73.77%|        6|   0.083|   0.000|   0:00:00.0| 1646.3M|
[12/08 14:32:47    735s] |    73.75%|        9|   0.083|   0.000|   0:00:01.0| 1646.3M|
[12/08 14:32:47    735s] |    73.75%|        1|   0.083|   0.000|   0:00:00.0| 1646.3M|
[12/08 14:32:47    735s] |    73.75%|        0|   0.083|   0.000|   0:00:00.0| 1646.3M|
[12/08 14:32:47    735s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[12/08 14:32:47    735s] |    73.75%|        0|   0.083|   0.000|   0:00:00.0| 1646.3M|
[12/08 14:32:47    735s] +----------+---------+--------+--------+------------+--------+
[12/08 14:32:47    735s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 73.75
[12/08 14:32:47    735s] 
[12/08 14:32:47    735s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 0 Resize = 10 **
[12/08 14:32:47    735s] --------------------------------------------------------------
[12/08 14:32:47    735s] |                                   | Total     | Sequential |
[12/08 14:32:47    735s] --------------------------------------------------------------
[12/08 14:32:47    735s] | Num insts resized                 |      10  |       0    |
[12/08 14:32:47    735s] | Num insts undone                  |       0  |       0    |
[12/08 14:32:47    735s] | Num insts Downsized               |      10  |       0    |
[12/08 14:32:47    735s] | Num insts Samesized               |       0  |       0    |
[12/08 14:32:47    735s] | Num insts Upsized                 |       0  |       0    |
[12/08 14:32:47    735s] | Num multiple commits+uncommits    |       0  |       -    |
[12/08 14:32:47    735s] --------------------------------------------------------------
[12/08 14:32:47    735s] **** Begin NDR-Layer Usage Statistics ****
[12/08 14:32:47    735s] Layer 3 has 58 constrained nets 
[12/08 14:32:47    735s] **** End NDR-Layer Usage Statistics ****
[12/08 14:32:47    735s] End: Core Area Reclaim Optimization (cpu = 0:00:04.2) (real = 0:00:04.0) **
[12/08 14:32:47    735s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1646.3M
[12/08 14:32:47    735s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1646.3M
[12/08 14:32:47    735s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1646.3M
[12/08 14:32:47    736s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.084, MEM:1646.3M
[12/08 14:32:47    736s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1646.3M
[12/08 14:32:47    736s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:1646.3M
[12/08 14:32:47    736s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.090, REAL:0.100, MEM:1646.3M
[12/08 14:32:47    736s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.090, REAL:0.101, MEM:1646.3M
[12/08 14:32:47    736s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94791.12
[12/08 14:32:47    736s] OPERPROF: Starting RefinePlace at level 1, MEM:1646.3M
[12/08 14:32:47    736s] *** Starting refinePlace (0:12:16 mem=1646.3M) ***
[12/08 14:32:47    736s] Total net bbox length = 1.766e+05 (9.498e+04 8.162e+04) (ext = 8.812e+03)
[12/08 14:32:47    736s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 14:32:47    736s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1646.3M
[12/08 14:32:47    736s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1646.3M
[12/08 14:32:47    736s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1646.3M
[12/08 14:32:47    736s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1646.3M
[12/08 14:32:47    736s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1646.3M
[12/08 14:32:47    736s] Starting refinePlace ...
[12/08 14:32:47    736s] 
[12/08 14:32:47    736s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/08 14:32:48    736s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 14:32:48    736s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1646.3MB) @(0:12:16 - 0:12:16).
[12/08 14:32:48    736s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 14:32:48    736s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1646.3MB
[12/08 14:32:48    736s] Statistics of distance of Instance movement in refine placement:
[12/08 14:32:48    736s]   maximum (X+Y) =         0.00 um
[12/08 14:32:48    736s]   mean    (X+Y) =         0.00 um
[12/08 14:32:48    736s] Summary Report:
[12/08 14:32:48    736s] Instances move: 0 (out of 12085 movable)
[12/08 14:32:48    736s] Instances flipped: 0
[12/08 14:32:48    736s] Mean displacement: 0.00 um
[12/08 14:32:48    736s] Max displacement: 0.00 um 
[12/08 14:32:48    736s] Total instances moved : 0
[12/08 14:32:48    736s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.250, REAL:0.252, MEM:1646.3M
[12/08 14:32:48    736s] Total net bbox length = 1.766e+05 (9.498e+04 8.162e+04) (ext = 8.812e+03)
[12/08 14:32:48    736s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1646.3MB
[12/08 14:32:48    736s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1646.3MB) @(0:12:16 - 0:12:16).
[12/08 14:32:48    736s] *** Finished refinePlace (0:12:16 mem=1646.3M) ***
[12/08 14:32:48    736s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94791.12
[12/08 14:32:48    736s] OPERPROF: Finished RefinePlace at level 1, CPU:0.290, REAL:0.292, MEM:1646.3M
[12/08 14:32:48    736s] *** maximum move = 0.00 um ***
[12/08 14:32:48    736s] *** Finished re-routing un-routed nets (1646.3M) ***
[12/08 14:32:48    736s] OPERPROF: Starting DPlace-Init at level 1, MEM:1646.3M
[12/08 14:32:48    736s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1646.3M
[12/08 14:32:48    736s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.083, MEM:1646.3M
[12/08 14:32:48    736s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1646.3M
[12/08 14:32:48    736s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1646.3M
[12/08 14:32:48    736s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.102, MEM:1646.3M
[12/08 14:32:48    736s] 
[12/08 14:32:48    736s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1646.3M) ***
[12/08 14:32:48    736s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94791.14
[12/08 14:32:48    736s] *** AreaOpt [finish] : cpu/real = 0:00:04.3/0:00:04.4 (1.0), totSession cpu/real = 0:12:16.7/2:07:14.5 (0.1), mem = 1646.3M
[12/08 14:32:48    736s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1573.22M, totSessionCpu=0:12:17).
[12/08 14:32:48    736s] All LLGs are deleted
[12/08 14:32:48    736s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1573.2M
[12/08 14:32:48    736s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1572.6M
[12/08 14:32:48    736s] ### Creating LA Mngr. totSessionCpu=0:12:17 mem=1572.6M
[12/08 14:32:48    736s] ### Creating LA Mngr, finished. totSessionCpu=0:12:17 mem=1572.6M
[12/08 14:32:48    736s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1572.61 MB )
[12/08 14:32:48    736s] (I)       Started Loading and Dumping File ( Curr Mem: 1572.61 MB )
[12/08 14:32:48    736s] (I)       Reading DB...
[12/08 14:32:48    736s] (I)       Read data from FE... (mem=1572.6M)
[12/08 14:32:48    736s] (I)       Read nodes and places... (mem=1572.6M)
[12/08 14:32:48    736s] (I)       Done Read nodes and places (cpu=0.020s, mem=1574.7M)
[12/08 14:32:48    736s] (I)       Read nets... (mem=1574.7M)
[12/08 14:32:48    737s] (I)       Done Read nets (cpu=0.040s, mem=1578.0M)
[12/08 14:32:48    737s] (I)       Done Read data from FE (cpu=0.060s, mem=1578.0M)
[12/08 14:32:48    737s] (I)       before initializing RouteDB syMemory usage = 1578.0 MB
[12/08 14:32:48    737s] (I)       Honor MSV route constraint: false
[12/08 14:32:48    737s] (I)       Maximum routing layer  : 10
[12/08 14:32:48    737s] (I)       Minimum routing layer  : 2
[12/08 14:32:48    737s] (I)       Supply scale factor H  : 1.00
[12/08 14:32:48    737s] (I)       Supply scale factor V  : 1.00
[12/08 14:32:48    737s] (I)       Tracks used by clock wire: 0
[12/08 14:32:48    737s] (I)       Reverse direction      : 
[12/08 14:32:48    737s] (I)       Honor partition pin guides: true
[12/08 14:32:48    737s] (I)       Route selected nets only: false
[12/08 14:32:48    737s] (I)       Route secondary PG pins: false
[12/08 14:32:48    737s] (I)       Second PG max fanout   : 2147483647
[12/08 14:32:48    737s] (I)       Apply function for special wires: true
[12/08 14:32:48    737s] (I)       Layer by layer blockage reading: true
[12/08 14:32:48    737s] (I)       Offset calculation fix : true
[12/08 14:32:48    737s] (I)       Route stripe layer range: 
[12/08 14:32:48    737s] (I)       Honor partition fences : 
[12/08 14:32:48    737s] (I)       Honor partition pin    : 
[12/08 14:32:48    737s] (I)       Honor partition fences with feedthrough: 
[12/08 14:32:48    737s] (I)       Counted 2660 PG shapes. We will not process PG shapes layer by layer.
[12/08 14:32:48    737s] (I)       build grid graph
[12/08 14:32:48    737s] (I)       build grid graph start
[12/08 14:32:48    737s] [NR-eGR] Track table information for default rule: 
[12/08 14:32:48    737s] [NR-eGR] Metal1 has no routable track
[12/08 14:32:48    737s] [NR-eGR] Metal2 has single uniform track structure
[12/08 14:32:48    737s] [NR-eGR] Metal3 has single uniform track structure
[12/08 14:32:48    737s] [NR-eGR] Metal4 has single uniform track structure
[12/08 14:32:48    737s] [NR-eGR] Metal5 has single uniform track structure
[12/08 14:32:48    737s] [NR-eGR] Metal6 has single uniform track structure
[12/08 14:32:48    737s] [NR-eGR] Metal7 has single uniform track structure
[12/08 14:32:48    737s] [NR-eGR] Metal8 has single uniform track structure
[12/08 14:32:48    737s] [NR-eGR] Metal9 has single uniform track structure
[12/08 14:32:48    737s] [NR-eGR] Metal10 has single uniform track structure
[12/08 14:32:48    737s] (I)       build grid graph end
[12/08 14:32:48    737s] (I)       ===========================================================================
[12/08 14:32:48    737s] (I)       == Report All Rule Vias ==
[12/08 14:32:48    737s] (I)       ===========================================================================
[12/08 14:32:48    737s] (I)        Via Rule : (Default)
[12/08 14:32:48    737s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:32:48    737s] (I)       ---------------------------------------------------------------------------
[12/08 14:32:48    737s] (I)        1    3 : M2_M1_VH                    7 : M2_M1_1x2_HV_N           
[12/08 14:32:48    737s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[12/08 14:32:48    737s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[12/08 14:32:48    737s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[12/08 14:32:48    737s] (I)        5   41 : M6_M5_VH                   47 : M6_M5_1x2_HV_N           
[12/08 14:32:48    737s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[12/08 14:32:48    737s] (I)        7   61 : M8_M7_VH                   67 : M8_M7_1x2_HV_N           
[12/08 14:32:48    737s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[12/08 14:32:48    737s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[12/08 14:32:48    737s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[12/08 14:32:48    737s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)       ===========================================================================
[12/08 14:32:48    737s] (I)        Via Rule : LEFSpecialRouteSpec
[12/08 14:32:48    737s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:32:48    737s] (I)       ---------------------------------------------------------------------------
[12/08 14:32:48    737s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)       ===========================================================================
[12/08 14:32:48    737s] (I)        Via Rule : VLMDefaultSetup
[12/08 14:32:48    737s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:32:48    737s] (I)       ---------------------------------------------------------------------------
[12/08 14:32:48    737s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)       ===========================================================================
[12/08 14:32:48    737s] (I)        Via Rule : NDRSTEP13
[12/08 14:32:48    737s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:32:48    737s] (I)       ---------------------------------------------------------------------------
[12/08 14:32:48    737s] (I)        1    1 : M2_M1_HV                    7 : M2_M1_1x2_HV_N           
[12/08 14:32:48    737s] (I)        2    9 : M3_M2_VH                   15 : M3_M2_2x1_VH_E           
[12/08 14:32:48    737s] (I)        3   19 : M4_M3_HV                   25 : M4_M3_2x1_HV_E           
[12/08 14:32:48    737s] (I)        4   29 : M5_M4_VH                   35 : M5_M4_2x1_VH_E           
[12/08 14:32:48    737s] (I)        5   39 : M6_M5_HV                   47 : M6_M5_1x2_HV_N           
[12/08 14:32:48    737s] (I)        6   49 : M7_M6_VH                   55 : M7_M6_2x1_VH_E           
[12/08 14:32:48    737s] (I)        7   59 : M8_M7_HV                   67 : M8_M7_1x2_HV_N           
[12/08 14:32:48    737s] (I)        8   69 : M9_M8_VH                   75 : M9_M8_2x1_VH_E           
[12/08 14:32:48    737s] (I)        9   79 : M10_M9_HV                  83 : M10_M9_2x1_HV_E          
[12/08 14:32:48    737s] (I)       10   87 : M11_M10_VH                 93 : M11_M10_2x1_VH_E         
[12/08 14:32:48    737s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:32:48    737s] (I)       ===========================================================================
[12/08 14:32:48    737s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1577.99 MB )
[12/08 14:32:48    737s] (I)       Num PG vias on layer 1 : 0
[12/08 14:32:48    737s] (I)       Num PG vias on layer 2 : 0
[12/08 14:32:48    737s] (I)       Num PG vias on layer 3 : 0
[12/08 14:32:48    737s] (I)       Num PG vias on layer 4 : 0
[12/08 14:32:48    737s] (I)       Num PG vias on layer 5 : 0
[12/08 14:32:48    737s] (I)       Num PG vias on layer 6 : 0
[12/08 14:32:48    737s] (I)       Num PG vias on layer 7 : 0
[12/08 14:32:48    737s] (I)       Num PG vias on layer 8 : 0
[12/08 14:32:48    737s] (I)       Num PG vias on layer 9 : 0
[12/08 14:32:48    737s] (I)       Num PG vias on layer 10 : 0
[12/08 14:32:48    737s] [NR-eGR] Read 4275 PG shapes
[12/08 14:32:48    737s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1577.99 MB )
[12/08 14:32:48    737s] [NR-eGR] #Routing Blockages  : 0
[12/08 14:32:48    737s] [NR-eGR] #Instance Blockages : 0
[12/08 14:32:48    737s] [NR-eGR] #PG Blockages       : 4275
[12/08 14:32:48    737s] [NR-eGR] #Bump Blockages     : 0
[12/08 14:32:48    737s] [NR-eGR] #Boundary Blockages : 0
[12/08 14:32:48    737s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/08 14:32:48    737s] [NR-eGR] Num Prerouted Nets = 58  Num Prerouted Wires = 6472
[12/08 14:32:48    737s] (I)       readDataFromPlaceDB
[12/08 14:32:48    737s] (I)       Read net information..
[12/08 14:32:48    737s] [NR-eGR] Read numTotalNets=12901  numIgnoredNets=58
[12/08 14:32:48    737s] (I)       Read testcase time = 0.010 seconds
[12/08 14:32:48    737s] 
[12/08 14:32:48    737s] (I)       early_global_route_priority property id does not exist.
[12/08 14:32:48    737s] (I)       Start initializing grid graph
[12/08 14:32:48    737s] (I)       End initializing grid graph
[12/08 14:32:48    737s] (I)       Model blockages into capacity
[12/08 14:32:48    737s] (I)       Read Num Blocks=4275  Num Prerouted Wires=6472  Num CS=0
[12/08 14:32:48    737s] (I)       Started Modeling ( Curr Mem: 1580.14 MB )
[12/08 14:32:48    737s] (I)       Started Modeling Layer 1 ( Curr Mem: 1580.14 MB )
[12/08 14:32:48    737s] (I)       Started Modeling Layer 2 ( Curr Mem: 1580.14 MB )
[12/08 14:32:48    737s] (I)       Layer 1 (V) : #blockages 500 : #preroutes 2484
[12/08 14:32:48    737s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1580.14 MB )
[12/08 14:32:48    737s] (I)       Started Modeling Layer 3 ( Curr Mem: 1580.14 MB )
[12/08 14:32:48    737s] (I)       Layer 2 (H) : #blockages 500 : #preroutes 3361
[12/08 14:32:48    737s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1580.14 MB )
[12/08 14:32:48    737s] (I)       Started Modeling Layer 4 ( Curr Mem: 1580.14 MB )
[12/08 14:32:48    737s] (I)       Layer 3 (V) : #blockages 500 : #preroutes 621
[12/08 14:32:48    737s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1580.14 MB )
[12/08 14:32:48    737s] (I)       Started Modeling Layer 5 ( Curr Mem: 1580.14 MB )
[12/08 14:32:48    737s] (I)       Layer 4 (H) : #blockages 500 : #preroutes 6
[12/08 14:32:48    737s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1580.14 MB )
[12/08 14:32:48    737s] (I)       Started Modeling Layer 6 ( Curr Mem: 1580.14 MB )
[12/08 14:32:48    737s] (I)       Layer 5 (V) : #blockages 500 : #preroutes 0
[12/08 14:32:48    737s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1580.14 MB )
[12/08 14:32:48    737s] (I)       Started Modeling Layer 7 ( Curr Mem: 1580.14 MB )
[12/08 14:32:48    737s] (I)       Layer 6 (H) : #blockages 500 : #preroutes 0
[12/08 14:32:48    737s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1580.14 MB )
[12/08 14:32:48    737s] (I)       Started Modeling Layer 8 ( Curr Mem: 1580.14 MB )
[12/08 14:32:48    737s] (I)       Layer 7 (V) : #blockages 500 : #preroutes 0
[12/08 14:32:48    737s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1580.14 MB )
[12/08 14:32:48    737s] (I)       Started Modeling Layer 9 ( Curr Mem: 1580.14 MB )
[12/08 14:32:48    737s] (I)       Layer 8 (H) : #blockages 500 : #preroutes 0
[12/08 14:32:48    737s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1580.14 MB )
[12/08 14:32:48    737s] (I)       Started Modeling Layer 10 ( Curr Mem: 1580.14 MB )
[12/08 14:32:48    737s] (I)       Layer 9 (V) : #blockages 275 : #preroutes 0
[12/08 14:32:48    737s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1580.14 MB )
[12/08 14:32:48    737s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1580.14 MB )
[12/08 14:32:48    737s] (I)       Number of ignored nets = 58
[12/08 14:32:48    737s] (I)       Number of fixed nets = 58.  Ignored: Yes
[12/08 14:32:48    737s] (I)       Number of clock nets = 58.  Ignored: No
[12/08 14:32:48    737s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/08 14:32:48    737s] (I)       Number of special nets = 0.  Ignored: Yes
[12/08 14:32:48    737s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/08 14:32:48    737s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/08 14:32:48    737s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/08 14:32:48    737s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/08 14:32:48    737s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/08 14:32:48    737s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1580.1 MB
[12/08 14:32:48    737s] (I)       Ndr track 0 does not exist
[12/08 14:32:48    737s] (I)       Ndr track 0 does not exist
[12/08 14:32:48    737s] (I)       Layer1  viaCost=200.00
[12/08 14:32:48    737s] (I)       Layer2  viaCost=200.00
[12/08 14:32:48    737s] (I)       Layer3  viaCost=200.00
[12/08 14:32:48    737s] (I)       Layer4  viaCost=200.00
[12/08 14:32:48    737s] (I)       Layer5  viaCost=200.00
[12/08 14:32:48    737s] (I)       Layer6  viaCost=200.00
[12/08 14:32:48    737s] (I)       Layer7  viaCost=200.00
[12/08 14:32:48    737s] (I)       Layer8  viaCost=200.00
[12/08 14:32:48    737s] (I)       Layer9  viaCost=200.00
[12/08 14:32:48    737s] (I)       ---------------------Grid Graph Info--------------------
[12/08 14:32:48    737s] (I)       Routing area        : (0, 0) - (490000, 484120)
[12/08 14:32:48    737s] (I)       Core area           : (30000, 30020) - (460000, 454100)
[12/08 14:32:48    737s] (I)       Site width          :   400  (dbu)
[12/08 14:32:48    737s] (I)       Row height          :  3420  (dbu)
[12/08 14:32:48    737s] (I)       GCell width         :  3420  (dbu)
[12/08 14:32:48    737s] (I)       GCell height        :  3420  (dbu)
[12/08 14:32:48    737s] (I)       Grid                :   143   141    10
[12/08 14:32:48    737s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/08 14:32:48    737s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420
[12/08 14:32:48    737s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0
[12/08 14:32:49    737s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440
[12/08 14:32:49    737s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400
[12/08 14:32:49    737s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840
[12/08 14:32:49    737s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000
[12/08 14:32:49    737s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200
[12/08 14:32:49    737s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42
[12/08 14:32:49    737s] (I)       Total num of tracks :     0  1225  1274  1225  1274  1225  1274  1225  1274   489
[12/08 14:32:49    737s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/08 14:32:49    737s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/08 14:32:49    737s] (I)       --------------------------------------------------------
[12/08 14:32:49    737s] 
[12/08 14:32:49    737s] [NR-eGR] ============ Routing rule table ============
[12/08 14:32:49    737s] [NR-eGR] Rule id: 0  Nets: 12843 
[12/08 14:32:49    737s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/08 14:32:49    737s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000
[12/08 14:32:49    737s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:32:49    737s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:32:49    737s] [NR-eGR] Rule id: 1  Nets: 0 
[12/08 14:32:49    737s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/08 14:32:49    737s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000
[12/08 14:32:49    737s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[12/08 14:32:49    737s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:32:49    737s] [NR-eGR] ========================================
[12/08 14:32:49    737s] [NR-eGR] 
[12/08 14:32:49    737s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/08 14:32:49    737s] (I)       blocked tracks on layer2 : = 8500 / 172725 (4.92%)
[12/08 14:32:49    737s] (I)       blocked tracks on layer3 : = 1500 / 182182 (0.82%)
[12/08 14:32:49    737s] (I)       blocked tracks on layer4 : = 8500 / 172725 (4.92%)
[12/08 14:32:49    737s] (I)       blocked tracks on layer5 : = 1500 / 182182 (0.82%)
[12/08 14:32:49    737s] (I)       blocked tracks on layer6 : = 8500 / 172725 (4.92%)
[12/08 14:32:49    737s] (I)       blocked tracks on layer7 : = 1500 / 182182 (0.82%)
[12/08 14:32:49    737s] (I)       blocked tracks on layer8 : = 8500 / 172725 (4.92%)
[12/08 14:32:49    737s] (I)       blocked tracks on layer9 : = 3000 / 182182 (1.65%)
[12/08 14:32:49    737s] (I)       blocked tracks on layer10 : = 4370 / 68949 (6.34%)
[12/08 14:32:49    737s] (I)       After initializing earlyGlobalRoute syMemory usage = 1580.1 MB
[12/08 14:32:49    737s] (I)       Finished Loading and Dumping File ( CPU: 0.15 sec, Real: 0.24 sec, Curr Mem: 1580.14 MB )
[12/08 14:32:49    737s] (I)       Started Global Routing ( Curr Mem: 1580.14 MB )
[12/08 14:32:49    737s] (I)       ============= Initialization =============
[12/08 14:32:49    737s] (I)       totalPins=43043  totalGlobalPin=41579 (96.60%)
[12/08 14:32:49    737s] (I)       Started Build MST ( Curr Mem: 1580.14 MB )
[12/08 14:32:49    737s] (I)       Generate topology with single threads
[12/08 14:32:49    737s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1580.14 MB )
[12/08 14:32:49    737s] (I)       total 2D Cap : 1467974 = (722476 H, 745498 V)
[12/08 14:32:49    737s] [NR-eGR] Layer group 1: route 12843 net(s) in layer range [2, 10]
[12/08 14:32:49    737s] (I)       ============  Phase 1a Route ============
[12/08 14:32:49    737s] (I)       Started Phase 1a ( Curr Mem: 1580.14 MB )
[12/08 14:32:49    737s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1580.14 MB )
[12/08 14:32:49    737s] (I)       Usage: 119388 = (64392 H, 54996 V) = (8.91% H, 7.38% V) = (1.101e+05um H, 9.404e+04um V)
[12/08 14:32:49    737s] (I)       
[12/08 14:32:49    737s] (I)       ============  Phase 1b Route ============
[12/08 14:32:49    737s] (I)       Usage: 119388 = (64392 H, 54996 V) = (8.91% H, 7.38% V) = (1.101e+05um H, 9.404e+04um V)
[12/08 14:32:49    737s] (I)       
[12/08 14:32:49    737s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.041535e+05um
[12/08 14:32:49    737s] (I)       ============  Phase 1c Route ============
[12/08 14:32:49    737s] (I)       Usage: 119388 = (64392 H, 54996 V) = (8.91% H, 7.38% V) = (1.101e+05um H, 9.404e+04um V)
[12/08 14:32:49    737s] (I)       
[12/08 14:32:49    737s] (I)       ============  Phase 1d Route ============
[12/08 14:32:49    737s] (I)       Usage: 119388 = (64392 H, 54996 V) = (8.91% H, 7.38% V) = (1.101e+05um H, 9.404e+04um V)
[12/08 14:32:49    737s] (I)       
[12/08 14:32:49    737s] (I)       ============  Phase 1e Route ============
[12/08 14:32:49    737s] (I)       Started Phase 1e ( Curr Mem: 1580.14 MB )
[12/08 14:32:49    737s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1580.14 MB )
[12/08 14:32:49    737s] (I)       Usage: 119388 = (64392 H, 54996 V) = (8.91% H, 7.38% V) = (1.101e+05um H, 9.404e+04um V)
[12/08 14:32:49    737s] (I)       
[12/08 14:32:49    737s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.041535e+05um
[12/08 14:32:49    737s] [NR-eGR] 
[12/08 14:32:49    737s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1580.14 MB )
[12/08 14:32:49    737s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 14:32:49    737s] (I)       Finished Phase 1l ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1580.14 MB )
[12/08 14:32:49    737s] (I)       ============  Phase 1l Route ============
[12/08 14:32:49    737s] (I)       
[12/08 14:32:49    737s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/08 14:32:49    737s] [NR-eGR]                        OverCon            
[12/08 14:32:49    737s] [NR-eGR]                         #Gcell     %Gcell
[12/08 14:32:49    737s] [NR-eGR]       Layer                (2)    OverCon 
[12/08 14:32:49    737s] [NR-eGR] ----------------------------------------------
[12/08 14:32:49    737s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/08 14:32:49    737s] [NR-eGR]  Metal2  (2)         5( 0.02%)   ( 0.02%) 
[12/08 14:32:49    737s] [NR-eGR]  Metal3  (3)         1( 0.00%)   ( 0.00%) 
[12/08 14:32:49    737s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/08 14:32:49    737s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/08 14:32:49    737s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/08 14:32:49    737s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[12/08 14:32:49    737s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[12/08 14:32:49    737s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[12/08 14:32:49    737s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/08 14:32:49    737s] [NR-eGR] ----------------------------------------------
[12/08 14:32:49    737s] [NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[12/08 14:32:49    737s] [NR-eGR] 
[12/08 14:32:49    737s] (I)       Finished Global Routing ( CPU: 0.15 sec, Real: 0.18 sec, Curr Mem: 1580.14 MB )
[12/08 14:32:49    737s] (I)       total 2D Cap : 1468985 = (722724 H, 746261 V)
[12/08 14:32:49    737s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/08 14:32:49    737s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/08 14:32:49    737s] (I)       ============= track Assignment ============
[12/08 14:32:49    737s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1580.14 MB )
[12/08 14:32:49    737s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1580.14 MB )
[12/08 14:32:49    737s] (I)       Started Greedy Track Assignment ( Curr Mem: 1580.14 MB )
[12/08 14:32:49    737s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[12/08 14:32:49    737s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1580.14 MB )
[12/08 14:32:49    737s] (I)       Run Multi-thread track assignment
[12/08 14:32:49    737s] (I)       Finished Greedy Track Assignment ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1580.14 MB )
[12/08 14:32:49    737s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:32:49    737s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 44814
[12/08 14:32:49    737s] [NR-eGR] Metal2  (2V) length: 6.515126e+04um, number of vias: 62454
[12/08 14:32:49    737s] [NR-eGR] Metal3  (3H) length: 8.591611e+04um, number of vias: 8756
[12/08 14:32:49    737s] [NR-eGR] Metal4  (4V) length: 3.489926e+04um, number of vias: 3574
[12/08 14:32:49    737s] [NR-eGR] Metal5  (5H) length: 2.980360e+04um, number of vias: 465
[12/08 14:32:49    737s] [NR-eGR] Metal6  (6V) length: 5.254025e+03um, number of vias: 76
[12/08 14:32:49    737s] [NR-eGR] Metal7  (7H) length: 1.029170e+03um, number of vias: 30
[12/08 14:32:49    737s] [NR-eGR] Metal8  (8V) length: 3.613000e+01um, number of vias: 11
[12/08 14:32:49    737s] [NR-eGR] Metal9  (9H) length: 1.921000e+02um, number of vias: 3
[12/08 14:32:49    737s] [NR-eGR] Metal10 (10V) length: 2.275000e+00um, number of vias: 3
[12/08 14:32:49    737s] [NR-eGR] Total length: 2.222839e+05um, number of vias: 120186
[12/08 14:32:49    737s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:32:49    737s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/08 14:32:49    737s] [NR-eGR] --------------------------------------------------------------------------
[12/08 14:32:49    737s] Saved RC grid cleaned up.
[12/08 14:32:49    737s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.83 sec, Real: 0.97 sec, Curr Mem: 1557.81 MB )
[12/08 14:32:49    737s] Extraction called for design 'picorv32' of instances=12142 and nets=13143 using extraction engine 'preRoute' .
[12/08 14:32:49    737s] PreRoute RC Extraction called for design picorv32.
[12/08 14:32:49    737s] RC Extraction called in multi-corner(1) mode.
[12/08 14:32:49    737s] RCMode: PreRoute
[12/08 14:32:49    737s]       RC Corner Indexes            0   
[12/08 14:32:49    737s] Capacitance Scaling Factor   : 1.00000 
[12/08 14:32:49    737s] Resistance Scaling Factor    : 1.00000 
[12/08 14:32:49    737s] Clock Cap. Scaling Factor    : 1.00000 
[12/08 14:32:49    737s] Clock Res. Scaling Factor    : 1.00000 
[12/08 14:32:49    737s] Shrink Factor                : 1.00000
[12/08 14:32:49    737s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/08 14:32:49    737s] Using Quantus QRC technology file ...
[12/08 14:32:49    737s] LayerId::1 widthSet size::2
[12/08 14:32:49    737s] LayerId::2 widthSet size::2
[12/08 14:32:49    737s] LayerId::3 widthSet size::2
[12/08 14:32:49    737s] LayerId::4 widthSet size::2
[12/08 14:32:49    737s] LayerId::5 widthSet size::2
[12/08 14:32:49    737s] LayerId::6 widthSet size::2
[12/08 14:32:49    737s] LayerId::7 widthSet size::2
[12/08 14:32:49    737s] LayerId::8 widthSet size::2
[12/08 14:32:49    737s] LayerId::9 widthSet size::2
[12/08 14:32:49    737s] LayerId::10 widthSet size::2
[12/08 14:32:49    737s] LayerId::11 widthSet size::2
[12/08 14:32:49    737s] Updating RC grid for preRoute extraction ...
[12/08 14:32:49    737s] Initializing multi-corner resistance tables ...
[12/08 14:32:49    737s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1555.809M)
[12/08 14:32:50    738s] Compute RC Scale Done ...
[12/08 14:32:50    738s] OPERPROF: Starting HotSpotCal at level 1, MEM:1555.8M
[12/08 14:32:50    738s] [hotspot] +------------+---------------+---------------+
[12/08 14:32:50    738s] [hotspot] |            |   max hotspot | total hotspot |
[12/08 14:32:50    738s] [hotspot] +------------+---------------+---------------+
[12/08 14:32:50    738s] [hotspot] | normalized |          0.00 |          0.00 |
[12/08 14:32:50    738s] [hotspot] +------------+---------------+---------------+
[12/08 14:32:50    738s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/08 14:32:50    738s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/08 14:32:50    738s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:1555.8M
[12/08 14:32:50    738s] #################################################################################
[12/08 14:32:50    738s] # Design Stage: PreRoute
[12/08 14:32:50    738s] # Design Name: picorv32
[12/08 14:32:50    738s] # Design Mode: 45nm
[12/08 14:32:50    738s] # Analysis Mode: MMMC Non-OCV 
[12/08 14:32:50    738s] # Parasitics Mode: No SPEF/RCDB
[12/08 14:32:50    738s] # Signoff Settings: SI Off 
[12/08 14:32:50    738s] #################################################################################
[12/08 14:32:50    738s] Calculate delays in Single mode...
[12/08 14:32:50    738s] Topological Sorting (REAL = 0:00:00.0, MEM = 1557.8M, InitMEM = 1557.8M)
[12/08 14:32:50    739s] Start delay calculation (fullDC) (1 T). (MEM=1557.82)
[12/08 14:32:51    739s] End AAE Lib Interpolated Model. (MEM=1574.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 14:32:55    743s] Total number of fetched objects 12904
[12/08 14:32:55    743s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 14:32:55    743s] End delay calculation. (MEM=1621.86 CPU=0:00:03.1 REAL=0:00:03.0)
[12/08 14:32:55    743s] End delay calculation (fullDC). (MEM=1621.86 CPU=0:00:04.3 REAL=0:00:05.0)
[12/08 14:32:55    743s] *** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 1621.9M) ***
[12/08 14:32:55    743s] Begin: GigaOpt postEco DRV Optimization
[12/08 14:32:55    743s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS
[12/08 14:32:55    743s] Info: 58 nets with fixed/cover wires excluded.
[12/08 14:32:55    743s] Info: 58 clock nets excluded from IPO operation.
[12/08 14:32:55    743s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:23.7/2:07:21.8 (0.1), mem = 1621.9M
[12/08 14:32:55    743s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94791.15
[12/08 14:32:55    743s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/08 14:32:55    743s] ### Creating PhyDesignMc. totSessionCpu=0:12:24 mem=1621.9M
[12/08 14:32:55    743s] OPERPROF: Starting DPlace-Init at level 1, MEM:1621.9M
[12/08 14:32:55    743s] #spOpts: N=45 mergeVia=F 
[12/08 14:32:55    743s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1621.9M
[12/08 14:32:55    743s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1621.9M
[12/08 14:32:55    743s] Core basic site is CoreSite
[12/08 14:32:55    743s] SiteArray: non-trimmed site array dimensions = 124 x 1075
[12/08 14:32:55    743s] SiteArray: use 634,880 bytes
[12/08 14:32:55    743s] SiteArray: current memory after site array memory allocation 1622.5M
[12/08 14:32:55    743s] SiteArray: FP blocked sites are writable
[12/08 14:32:55    743s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/08 14:32:55    743s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1622.5M
[12/08 14:32:55    743s] Process 381 wires and vias for routing blockage and capacity analysis
[12/08 14:32:55    743s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1622.5M
[12/08 14:32:55    743s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.095, MEM:1622.5M
[12/08 14:32:55    743s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.100, MEM:1622.5M
[12/08 14:32:55    743s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1622.5MB).
[12/08 14:32:55    743s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.122, MEM:1622.5M
[12/08 14:32:55    743s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:24 mem=1622.5M
[12/08 14:32:56    744s] 
[12/08 14:32:56    744s] #optDebug: {2, 1.000, 0.8500} {3, 0.880, 0.8500} {4, 0.761, 0.8500} {5, 0.641, 0.8500} {6, 0.521, 0.8500} {7, 0.402, 0.7155} {8, 0.282, 0.5807} {9, 0.043, 0.3549} {10, 0.043, 0.3549} 
[12/08 14:32:56    744s] ### Creating LA Mngr. totSessionCpu=0:12:24 mem=1622.5M
[12/08 14:32:56    744s] ### Creating LA Mngr, finished. totSessionCpu=0:12:24 mem=1622.5M
[12/08 14:32:58    746s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1641.5M
[12/08 14:32:58    746s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1641.5M
[12/08 14:32:58    746s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 14:32:58    746s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/08 14:32:58    746s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 14:32:58    746s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/08 14:32:58    746s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 14:32:58    746s] Info: violation cost 1173.099487 (cap = 260.080017, tran = 913.019775, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/08 14:32:58    746s] |   240|   254|    -1.24|   229|   229|    -0.76|     0|     0|     0|     0|     1.51|     0.00|       0|       0|       0|  73.75|          |         |
[12/08 14:33:00    748s] Info: violation cost 1169.950928 (cap = 260.080017, tran = 909.871033, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/08 14:33:00    748s] |   229|   231|    -1.24|   229|   229|    -0.76|     0|     0|     0|     0|     1.51|     0.00|       7|       0|       7|  73.79| 0:00:02.0|  1641.5M|
[12/08 14:33:02    750s] Info: violation cost 1169.950928 (cap = 260.080017, tran = 909.871033, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/08 14:33:02    750s] |   229|   231|    -1.24|   229|   229|    -0.76|     0|     0|     0|     0|     1.51|     0.00|       0|       0|       0|  73.79| 0:00:02.0|  1641.5M|
[12/08 14:33:02    750s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/08 14:33:02    750s] 
[12/08 14:33:02    750s] ###############################################################################
[12/08 14:33:02    750s] #
[12/08 14:33:02    750s] #  Large fanout net report:  
[12/08 14:33:02    750s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/08 14:33:02    750s] #     - current density: 73.79
[12/08 14:33:02    750s] #
[12/08 14:33:02    750s] #  List of high fanout nets:
[12/08 14:33:02    750s] #
[12/08 14:33:02    750s] ###############################################################################
[12/08 14:33:02    750s] **** Begin NDR-Layer Usage Statistics ****
[12/08 14:33:02    750s] Layer 3 has 58 constrained nets 
[12/08 14:33:02    750s] **** End NDR-Layer Usage Statistics ****
[12/08 14:33:02    750s] 
[12/08 14:33:02    750s] 
[12/08 14:33:02    750s] =======================================================================
[12/08 14:33:02    750s]                 Reasons for remaining drv violations
[12/08 14:33:02    750s] =======================================================================
[12/08 14:33:02    750s] *info: Total 229 net(s) have violations which can't be fixed by DRV optimization.
[12/08 14:33:02    750s] 
[12/08 14:33:02    750s] MultiBuffering failure reasons
[12/08 14:33:02    750s] ------------------------------------------------
[12/08 14:33:02    750s] *info:   229 net(s): Could not be fixed because the gain is not enough.
[12/08 14:33:02    750s] 
[12/08 14:33:02    750s] 
[12/08 14:33:02    750s] *** Finish DRV Fixing (cpu=0:00:04.2 real=0:00:04.0 mem=1641.5M) ***
[12/08 14:33:02    750s] 
[12/08 14:33:02    750s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1657.5M
[12/08 14:33:02    750s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1657.5M
[12/08 14:33:02    750s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1657.5M
[12/08 14:33:02    750s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.111, MEM:1657.5M
[12/08 14:33:02    750s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1657.5M
[12/08 14:33:02    750s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:1657.5M
[12/08 14:33:02    750s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.133, MEM:1657.5M
[12/08 14:33:02    750s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.134, MEM:1657.5M
[12/08 14:33:02    750s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94791.13
[12/08 14:33:02    750s] OPERPROF: Starting RefinePlace at level 1, MEM:1657.5M
[12/08 14:33:02    750s] *** Starting refinePlace (0:12:31 mem=1657.5M) ***
[12/08 14:33:02    750s] Total net bbox length = 1.766e+05 (9.499e+04 8.162e+04) (ext = 8.812e+03)
[12/08 14:33:02    750s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/08 14:33:02    750s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1657.5M
[12/08 14:33:02    750s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1657.5M
[12/08 14:33:02    750s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1657.5M
[12/08 14:33:02    750s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1657.5M
[12/08 14:33:02    750s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1657.5M
[12/08 14:33:02    750s] Starting refinePlace ...
[12/08 14:33:02    750s] 
[12/08 14:33:02    750s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[12/08 14:33:02    750s] Move report: legalization moves 22 insts, mean move: 2.75 um, max move: 8.22 um
[12/08 14:33:02    750s] 	Max move on inst (FE_OFC620_n_6895): (102.20, 23.56) --> (97.40, 20.14)
[12/08 14:33:02    750s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1657.5MB) @(0:12:31 - 0:12:31).
[12/08 14:33:02    750s] Move report: Detail placement moves 22 insts, mean move: 2.75 um, max move: 8.22 um
[12/08 14:33:02    750s] 	Max move on inst (FE_OFC620_n_6895): (102.20, 23.56) --> (97.40, 20.14)
[12/08 14:33:02    750s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1657.5MB
[12/08 14:33:02    750s] Statistics of distance of Instance movement in refine placement:
[12/08 14:33:02    750s]   maximum (X+Y) =         8.22 um
[12/08 14:33:02    750s]   inst (FE_OFC620_n_6895) with max move: (102.2, 23.56) -> (97.4, 20.14)
[12/08 14:33:02    750s]   mean    (X+Y) =         2.75 um
[12/08 14:33:02    750s] Summary Report:
[12/08 14:33:02    750s] Instances move: 22 (out of 12092 movable)
[12/08 14:33:02    750s] Instances flipped: 0
[12/08 14:33:02    750s] Mean displacement: 2.75 um
[12/08 14:33:02    750s] Max displacement: 8.22 um (Instance: FE_OFC620_n_6895) (102.2, 23.56) -> (97.4, 20.14)
[12/08 14:33:02    750s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[12/08 14:33:02    750s] Total instances moved : 22
[12/08 14:33:02    750s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.310, REAL:0.319, MEM:1657.5M
[12/08 14:33:03    750s] Total net bbox length = 1.767e+05 (9.502e+04 8.165e+04) (ext = 8.812e+03)
[12/08 14:33:03    750s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1657.5MB
[12/08 14:33:03    750s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1657.5MB) @(0:12:31 - 0:12:31).
[12/08 14:33:03    750s] *** Finished refinePlace (0:12:31 mem=1657.5M) ***
[12/08 14:33:03    750s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94791.13
[12/08 14:33:03    750s] OPERPROF: Finished RefinePlace at level 1, CPU:0.360, REAL:0.371, MEM:1657.5M
[12/08 14:33:03    751s] *** maximum move = 8.22 um ***
[12/08 14:33:03    751s] *** Finished re-routing un-routed nets (1657.5M) ***
[12/08 14:33:03    751s] OPERPROF: Starting DPlace-Init at level 1, MEM:1657.5M
[12/08 14:33:03    751s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1657.5M
[12/08 14:33:03    751s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.111, MEM:1657.5M
[12/08 14:33:03    751s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1657.5M
[12/08 14:33:03    751s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1657.5M
[12/08 14:33:03    751s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.134, MEM:1657.5M
[12/08 14:33:03    751s] 
[12/08 14:33:03    751s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1657.5M) ***
[12/08 14:33:03    751s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94791.15
[12/08 14:33:03    751s] *** DrvOpt [finish] : cpu/real = 0:00:07.7/0:00:07.7 (1.0), totSession cpu/real = 0:12:31.4/2:07:29.5 (0.1), mem = 1622.5M
[12/08 14:33:03    751s] End: GigaOpt postEco DRV Optimization
[12/08 14:33:03    751s] **INFO: Flow update: Design timing is met.
[12/08 14:33:03    751s] **INFO: Flow update: Design timing is met.
[12/08 14:33:03    751s] **INFO: Flow update: Design timing is met.
[12/08 14:33:03    751s] *** Steiner Routed Nets: 0.023%; Threshold: 100; Threshold for Hold: 100
[12/08 14:33:03    751s] ### Creating LA Mngr. totSessionCpu=0:12:31 mem=1622.5M
[12/08 14:33:03    751s] ### Creating LA Mngr, finished. totSessionCpu=0:12:31 mem=1622.5M
[12/08 14:33:03    751s] Re-routed 0 nets
[12/08 14:33:03    751s] #optDebug: fT-D <X 1 0 0 0>
[12/08 14:33:03    751s] 
[12/08 14:33:03    751s] Active setup views:
[12/08 14:33:03    751s]  default_emulate_view
[12/08 14:33:03    751s]   Dominating endpoints: 0
[12/08 14:33:03    751s]   Dominating TNS: -0.000
[12/08 14:33:03    751s] 
[12/08 14:33:03    751s] Extraction called for design 'picorv32' of instances=12149 and nets=13150 using extraction engine 'preRoute' .
[12/08 14:33:03    751s] PreRoute RC Extraction called for design picorv32.
[12/08 14:33:03    751s] RC Extraction called in multi-corner(1) mode.
[12/08 14:33:03    751s] RCMode: PreRoute
[12/08 14:33:03    751s]       RC Corner Indexes            0   
[12/08 14:33:03    751s] Capacitance Scaling Factor   : 1.00000 
[12/08 14:33:03    751s] Resistance Scaling Factor    : 1.00000 
[12/08 14:33:03    751s] Clock Cap. Scaling Factor    : 1.00000 
[12/08 14:33:03    751s] Clock Res. Scaling Factor    : 1.00000 
[12/08 14:33:03    751s] Shrink Factor                : 1.00000
[12/08 14:33:03    751s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/08 14:33:03    751s] Using Quantus QRC technology file ...
[12/08 14:33:03    751s] RC Grid backup saved.
[12/08 14:33:03    751s] LayerId::1 widthSet size::2
[12/08 14:33:03    751s] LayerId::2 widthSet size::2
[12/08 14:33:03    751s] LayerId::3 widthSet size::2
[12/08 14:33:03    751s] LayerId::4 widthSet size::2
[12/08 14:33:03    751s] LayerId::5 widthSet size::2
[12/08 14:33:03    751s] LayerId::6 widthSet size::2
[12/08 14:33:03    751s] LayerId::7 widthSet size::2
[12/08 14:33:03    751s] LayerId::8 widthSet size::2
[12/08 14:33:03    751s] LayerId::9 widthSet size::2
[12/08 14:33:03    751s] LayerId::10 widthSet size::2
[12/08 14:33:03    751s] LayerId::11 widthSet size::2
[12/08 14:33:03    751s] Skipped RC grid update for preRoute extraction.
[12/08 14:33:03    751s] Initializing multi-corner resistance tables ...
[12/08 14:33:03    751s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1556.125M)
[12/08 14:33:03    751s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1556.12 MB )
[12/08 14:33:03    751s] (I)       Started Loading and Dumping File ( Curr Mem: 1556.12 MB )
[12/08 14:33:03    751s] (I)       Reading DB...
[12/08 14:33:03    751s] (I)       Read data from FE... (mem=1556.1M)
[12/08 14:33:03    751s] (I)       Read nodes and places... (mem=1556.1M)
[12/08 14:33:03    751s] (I)       Done Read nodes and places (cpu=0.020s, mem=1558.2M)
[12/08 14:33:03    751s] (I)       Read nets... (mem=1558.2M)
[12/08 14:33:04    751s] (I)       Done Read nets (cpu=0.050s, mem=1560.2M)
[12/08 14:33:04    751s] (I)       Done Read data from FE (cpu=0.070s, mem=1560.2M)
[12/08 14:33:04    751s] (I)       before initializing RouteDB syMemory usage = 1560.2 MB
[12/08 14:33:04    751s] (I)       Build term to term wires: false
[12/08 14:33:04    751s] (I)       Honor MSV route constraint: false
[12/08 14:33:04    751s] (I)       Maximum routing layer  : 10
[12/08 14:33:04    751s] (I)       Minimum routing layer  : 2
[12/08 14:33:04    751s] (I)       Supply scale factor H  : 1.00
[12/08 14:33:04    751s] (I)       Supply scale factor V  : 1.00
[12/08 14:33:04    751s] (I)       Tracks used by clock wire: 0
[12/08 14:33:04    751s] (I)       Reverse direction      : 
[12/08 14:33:04    751s] (I)       Honor partition pin guides: true
[12/08 14:33:04    751s] (I)       Route selected nets only: false
[12/08 14:33:04    751s] (I)       Route secondary PG pins: false
[12/08 14:33:04    751s] (I)       Second PG max fanout   : 2147483647
[12/08 14:33:04    751s] (I)       Apply function for special wires: true
[12/08 14:33:04    751s] (I)       Layer by layer blockage reading: true
[12/08 14:33:04    751s] (I)       Offset calculation fix : true
[12/08 14:33:04    751s] (I)       Route stripe layer range: 
[12/08 14:33:04    751s] (I)       Honor partition fences : 
[12/08 14:33:04    751s] (I)       Honor partition pin    : 
[12/08 14:33:04    751s] (I)       Honor partition fences with feedthrough: 
[12/08 14:33:04    751s] (I)       Counted 2660 PG shapes. We will not process PG shapes layer by layer.
[12/08 14:33:04    751s] (I)       build grid graph
[12/08 14:33:04    751s] (I)       build grid graph start
[12/08 14:33:04    751s] [NR-eGR] Track table information for default rule: 
[12/08 14:33:04    751s] [NR-eGR] Metal1 has no routable track
[12/08 14:33:04    751s] [NR-eGR] Metal2 has single uniform track structure
[12/08 14:33:04    751s] [NR-eGR] Metal3 has single uniform track structure
[12/08 14:33:04    751s] [NR-eGR] Metal4 has single uniform track structure
[12/08 14:33:04    751s] [NR-eGR] Metal5 has single uniform track structure
[12/08 14:33:04    751s] [NR-eGR] Metal6 has single uniform track structure
[12/08 14:33:04    751s] [NR-eGR] Metal7 has single uniform track structure
[12/08 14:33:04    751s] [NR-eGR] Metal8 has single uniform track structure
[12/08 14:33:04    751s] [NR-eGR] Metal9 has single uniform track structure
[12/08 14:33:04    751s] [NR-eGR] Metal10 has single uniform track structure
[12/08 14:33:04    751s] (I)       build grid graph end
[12/08 14:33:04    751s] (I)       ===========================================================================
[12/08 14:33:04    751s] (I)       == Report All Rule Vias ==
[12/08 14:33:04    751s] (I)       ===========================================================================
[12/08 14:33:04    751s] (I)        Via Rule : (Default)
[12/08 14:33:04    751s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:33:04    751s] (I)       ---------------------------------------------------------------------------
[12/08 14:33:04    751s] (I)        1    3 : M2_M1_VH                    7 : M2_M1_1x2_HV_N           
[12/08 14:33:04    751s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[12/08 14:33:04    751s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[12/08 14:33:04    751s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[12/08 14:33:04    751s] (I)        5   41 : M6_M5_VH                   47 : M6_M5_1x2_HV_N           
[12/08 14:33:04    751s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[12/08 14:33:04    751s] (I)        7   61 : M8_M7_VH                   67 : M8_M7_1x2_HV_N           
[12/08 14:33:04    751s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[12/08 14:33:04    751s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[12/08 14:33:04    751s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[12/08 14:33:04    751s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)       ===========================================================================
[12/08 14:33:04    751s] (I)        Via Rule : LEFSpecialRouteSpec
[12/08 14:33:04    751s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:33:04    751s] (I)       ---------------------------------------------------------------------------
[12/08 14:33:04    751s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)       ===========================================================================
[12/08 14:33:04    751s] (I)        Via Rule : VLMDefaultSetup
[12/08 14:33:04    751s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:33:04    751s] (I)       ---------------------------------------------------------------------------
[12/08 14:33:04    751s] (I)        1    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)        2    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)        3    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)        4    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)        5    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)        6    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)        7    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)        8    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)        9    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)       10    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)       ===========================================================================
[12/08 14:33:04    751s] (I)        Via Rule : NDRSTEP13
[12/08 14:33:04    751s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/08 14:33:04    751s] (I)       ---------------------------------------------------------------------------
[12/08 14:33:04    751s] (I)        1    1 : M2_M1_HV                    7 : M2_M1_1x2_HV_N           
[12/08 14:33:04    751s] (I)        2    9 : M3_M2_VH                   15 : M3_M2_2x1_VH_E           
[12/08 14:33:04    751s] (I)        3   19 : M4_M3_HV                   25 : M4_M3_2x1_HV_E           
[12/08 14:33:04    751s] (I)        4   29 : M5_M4_VH                   35 : M5_M4_2x1_VH_E           
[12/08 14:33:04    751s] (I)        5   39 : M6_M5_HV                   47 : M6_M5_1x2_HV_N           
[12/08 14:33:04    751s] (I)        6   49 : M7_M6_VH                   55 : M7_M6_2x1_VH_E           
[12/08 14:33:04    751s] (I)        7   59 : M8_M7_HV                   67 : M8_M7_1x2_HV_N           
[12/08 14:33:04    751s] (I)        8   69 : M9_M8_VH                   75 : M9_M8_2x1_VH_E           
[12/08 14:33:04    751s] (I)        9   79 : M10_M9_HV                  83 : M10_M9_2x1_HV_E          
[12/08 14:33:04    751s] (I)       10   87 : M11_M10_VH                 93 : M11_M10_2x1_VH_E         
[12/08 14:33:04    751s] (I)       11    0 : ---                         0 : ---                      
[12/08 14:33:04    751s] (I)       ===========================================================================
[12/08 14:33:04    751s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1560.25 MB )
[12/08 14:33:04    751s] (I)       Num PG vias on layer 1 : 0
[12/08 14:33:04    751s] (I)       Num PG vias on layer 2 : 0
[12/08 14:33:04    751s] (I)       Num PG vias on layer 3 : 0
[12/08 14:33:04    751s] (I)       Num PG vias on layer 4 : 0
[12/08 14:33:04    751s] (I)       Num PG vias on layer 5 : 0
[12/08 14:33:04    751s] (I)       Num PG vias on layer 6 : 0
[12/08 14:33:04    751s] (I)       Num PG vias on layer 7 : 0
[12/08 14:33:04    751s] (I)       Num PG vias on layer 8 : 0
[12/08 14:33:04    751s] (I)       Num PG vias on layer 9 : 0
[12/08 14:33:04    751s] (I)       Num PG vias on layer 10 : 0
[12/08 14:33:04    751s] [NR-eGR] Read 4275 PG shapes
[12/08 14:33:04    751s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1560.25 MB )
[12/08 14:33:04    751s] [NR-eGR] #Routing Blockages  : 0
[12/08 14:33:04    751s] [NR-eGR] #Instance Blockages : 0
[12/08 14:33:04    751s] [NR-eGR] #PG Blockages       : 4275
[12/08 14:33:04    751s] [NR-eGR] #Bump Blockages     : 0
[12/08 14:33:04    751s] [NR-eGR] #Boundary Blockages : 0
[12/08 14:33:04    751s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[12/08 14:33:04    751s] [NR-eGR] Num Prerouted Nets = 58  Num Prerouted Wires = 6472
[12/08 14:33:04    751s] (I)       readDataFromPlaceDB
[12/08 14:33:04    751s] (I)       Read net information..
[12/08 14:33:04    751s] [NR-eGR] Read numTotalNets=12908  numIgnoredNets=58
[12/08 14:33:04    751s] (I)       Read testcase time = 0.010 seconds
[12/08 14:33:04    751s] 
[12/08 14:33:04    751s] (I)       early_global_route_priority property id does not exist.
[12/08 14:33:04    751s] (I)       Start initializing grid graph
[12/08 14:33:04    751s] (I)       End initializing grid graph
[12/08 14:33:04    751s] (I)       Model blockages into capacity
[12/08 14:33:04    751s] (I)       Read Num Blocks=4275  Num Prerouted Wires=6472  Num CS=0
[12/08 14:33:04    751s] (I)       Started Modeling ( Curr Mem: 1562.41 MB )
[12/08 14:33:04    751s] (I)       Started Modeling Layer 1 ( Curr Mem: 1562.41 MB )
[12/08 14:33:04    751s] (I)       Started Modeling Layer 2 ( Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Layer 1 (V) : #blockages 500 : #preroutes 2484
[12/08 14:33:04    752s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Started Modeling Layer 3 ( Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Layer 2 (H) : #blockages 500 : #preroutes 3361
[12/08 14:33:04    752s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Started Modeling Layer 4 ( Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Layer 3 (V) : #blockages 500 : #preroutes 621
[12/08 14:33:04    752s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Started Modeling Layer 5 ( Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Layer 4 (H) : #blockages 500 : #preroutes 6
[12/08 14:33:04    752s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Started Modeling Layer 6 ( Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Layer 5 (V) : #blockages 500 : #preroutes 0
[12/08 14:33:04    752s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Started Modeling Layer 7 ( Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Layer 6 (H) : #blockages 500 : #preroutes 0
[12/08 14:33:04    752s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Started Modeling Layer 8 ( Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Layer 7 (V) : #blockages 500 : #preroutes 0
[12/08 14:33:04    752s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Started Modeling Layer 9 ( Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Layer 8 (H) : #blockages 500 : #preroutes 0
[12/08 14:33:04    752s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Started Modeling Layer 10 ( Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Layer 9 (V) : #blockages 275 : #preroutes 0
[12/08 14:33:04    752s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Number of ignored nets = 58
[12/08 14:33:04    752s] (I)       Number of fixed nets = 58.  Ignored: Yes
[12/08 14:33:04    752s] (I)       Number of clock nets = 58.  Ignored: No
[12/08 14:33:04    752s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/08 14:33:04    752s] (I)       Number of special nets = 0.  Ignored: Yes
[12/08 14:33:04    752s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/08 14:33:04    752s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/08 14:33:04    752s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/08 14:33:04    752s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/08 14:33:04    752s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/08 14:33:04    752s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1562.4 MB
[12/08 14:33:04    752s] (I)       Ndr track 0 does not exist
[12/08 14:33:04    752s] (I)       Ndr track 0 does not exist
[12/08 14:33:04    752s] (I)       Layer1  viaCost=200.00
[12/08 14:33:04    752s] (I)       Layer2  viaCost=200.00
[12/08 14:33:04    752s] (I)       Layer3  viaCost=200.00
[12/08 14:33:04    752s] (I)       Layer4  viaCost=200.00
[12/08 14:33:04    752s] (I)       Layer5  viaCost=200.00
[12/08 14:33:04    752s] (I)       Layer6  viaCost=200.00
[12/08 14:33:04    752s] (I)       Layer7  viaCost=200.00
[12/08 14:33:04    752s] (I)       Layer8  viaCost=200.00
[12/08 14:33:04    752s] (I)       Layer9  viaCost=200.00
[12/08 14:33:04    752s] (I)       ---------------------Grid Graph Info--------------------
[12/08 14:33:04    752s] (I)       Routing area        : (0, 0) - (490000, 484120)
[12/08 14:33:04    752s] (I)       Core area           : (30000, 30020) - (460000, 454100)
[12/08 14:33:04    752s] (I)       Site width          :   400  (dbu)
[12/08 14:33:04    752s] (I)       Row height          :  3420  (dbu)
[12/08 14:33:04    752s] (I)       GCell width         :  3420  (dbu)
[12/08 14:33:04    752s] (I)       GCell height        :  3420  (dbu)
[12/08 14:33:04    752s] (I)       Grid                :   143   141    10
[12/08 14:33:04    752s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/08 14:33:04    752s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420
[12/08 14:33:04    752s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0
[12/08 14:33:04    752s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440
[12/08 14:33:04    752s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400
[12/08 14:33:04    752s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840
[12/08 14:33:04    752s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000
[12/08 14:33:04    752s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200
[12/08 14:33:04    752s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42
[12/08 14:33:04    752s] (I)       Total num of tracks :     0  1225  1274  1225  1274  1225  1274  1225  1274   489
[12/08 14:33:04    752s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/08 14:33:04    752s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/08 14:33:04    752s] (I)       --------------------------------------------------------
[12/08 14:33:04    752s] 
[12/08 14:33:04    752s] [NR-eGR] ============ Routing rule table ============
[12/08 14:33:04    752s] [NR-eGR] Rule id: 0  Nets: 12850 
[12/08 14:33:04    752s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/08 14:33:04    752s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000
[12/08 14:33:04    752s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:33:04    752s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:33:04    752s] [NR-eGR] Rule id: 1  Nets: 0 
[12/08 14:33:04    752s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/08 14:33:04    752s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000
[12/08 14:33:04    752s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[12/08 14:33:04    752s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/08 14:33:04    752s] [NR-eGR] ========================================
[12/08 14:33:04    752s] [NR-eGR] 
[12/08 14:33:04    752s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/08 14:33:04    752s] (I)       blocked tracks on layer2 : = 8500 / 172725 (4.92%)
[12/08 14:33:04    752s] (I)       blocked tracks on layer3 : = 1500 / 182182 (0.82%)
[12/08 14:33:04    752s] (I)       blocked tracks on layer4 : = 8500 / 172725 (4.92%)
[12/08 14:33:04    752s] (I)       blocked tracks on layer5 : = 1500 / 182182 (0.82%)
[12/08 14:33:04    752s] (I)       blocked tracks on layer6 : = 8500 / 172725 (4.92%)
[12/08 14:33:04    752s] (I)       blocked tracks on layer7 : = 1500 / 182182 (0.82%)
[12/08 14:33:04    752s] (I)       blocked tracks on layer8 : = 8500 / 172725 (4.92%)
[12/08 14:33:04    752s] (I)       blocked tracks on layer9 : = 3000 / 182182 (1.65%)
[12/08 14:33:04    752s] (I)       blocked tracks on layer10 : = 4370 / 68949 (6.34%)
[12/08 14:33:04    752s] (I)       After initializing earlyGlobalRoute syMemory usage = 1562.4 MB
[12/08 14:33:04    752s] (I)       Finished Loading and Dumping File ( CPU: 0.17 sec, Real: 0.28 sec, Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Started Global Routing ( Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       ============= Initialization =============
[12/08 14:33:04    752s] (I)       totalPins=43057  totalGlobalPin=41593 (96.60%)
[12/08 14:33:04    752s] (I)       Started Build MST ( Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Generate topology with single threads
[12/08 14:33:04    752s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       total 2D Cap : 1467974 = (722476 H, 745498 V)
[12/08 14:33:04    752s] [NR-eGR] Layer group 1: route 12850 net(s) in layer range [2, 10]
[12/08 14:33:04    752s] (I)       ============  Phase 1a Route ============
[12/08 14:33:04    752s] (I)       Started Phase 1a ( Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Usage: 119433 = (64416 H, 55017 V) = (8.92% H, 7.38% V) = (1.102e+05um H, 9.408e+04um V)
[12/08 14:33:04    752s] (I)       
[12/08 14:33:04    752s] (I)       ============  Phase 1b Route ============
[12/08 14:33:04    752s] (I)       Usage: 119433 = (64416 H, 55017 V) = (8.92% H, 7.38% V) = (1.102e+05um H, 9.408e+04um V)
[12/08 14:33:04    752s] (I)       
[12/08 14:33:04    752s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.042304e+05um
[12/08 14:33:04    752s] (I)       ============  Phase 1c Route ============
[12/08 14:33:04    752s] (I)       Usage: 119433 = (64416 H, 55017 V) = (8.92% H, 7.38% V) = (1.102e+05um H, 9.408e+04um V)
[12/08 14:33:04    752s] (I)       
[12/08 14:33:04    752s] (I)       ============  Phase 1d Route ============
[12/08 14:33:04    752s] (I)       Usage: 119433 = (64416 H, 55017 V) = (8.92% H, 7.38% V) = (1.102e+05um H, 9.408e+04um V)
[12/08 14:33:04    752s] (I)       
[12/08 14:33:04    752s] (I)       ============  Phase 1e Route ============
[12/08 14:33:04    752s] (I)       Started Phase 1e ( Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Usage: 119433 = (64416 H, 55017 V) = (8.92% H, 7.38% V) = (1.102e+05um H, 9.408e+04um V)
[12/08 14:33:04    752s] (I)       
[12/08 14:33:04    752s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.042304e+05um
[12/08 14:33:04    752s] [NR-eGR] 
[12/08 14:33:04    752s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       Run Multi-thread layer assignment with 1 threads
[12/08 14:33:04    752s] (I)       Finished Phase 1l ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       ============  Phase 1l Route ============
[12/08 14:33:04    752s] (I)       
[12/08 14:33:04    752s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/08 14:33:04    752s] [NR-eGR]                        OverCon            
[12/08 14:33:04    752s] [NR-eGR]                         #Gcell     %Gcell
[12/08 14:33:04    752s] [NR-eGR]       Layer                (2)    OverCon 
[12/08 14:33:04    752s] [NR-eGR] ----------------------------------------------
[12/08 14:33:04    752s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/08 14:33:04    752s] [NR-eGR]  Metal2  (2)         6( 0.03%)   ( 0.03%) 
[12/08 14:33:04    752s] [NR-eGR]  Metal3  (3)         1( 0.00%)   ( 0.00%) 
[12/08 14:33:04    752s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/08 14:33:04    752s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/08 14:33:04    752s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/08 14:33:04    752s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[12/08 14:33:04    752s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[12/08 14:33:04    752s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[12/08 14:33:04    752s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/08 14:33:04    752s] [NR-eGR] ----------------------------------------------
[12/08 14:33:04    752s] [NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[12/08 14:33:04    752s] [NR-eGR] 
[12/08 14:33:04    752s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.19 sec, Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] (I)       total 2D Cap : 1468985 = (722724 H, 746261 V)
[12/08 14:33:04    752s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/08 14:33:04    752s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/08 14:33:04    752s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.34 sec, Real: 0.48 sec, Curr Mem: 1562.41 MB )
[12/08 14:33:04    752s] OPERPROF: Starting HotSpotCal at level 1, MEM:1562.4M
[12/08 14:33:04    752s] [hotspot] +------------+---------------+---------------+
[12/08 14:33:04    752s] [hotspot] |            |   max hotspot | total hotspot |
[12/08 14:33:04    752s] [hotspot] +------------+---------------+---------------+
[12/08 14:33:04    752s] [hotspot] | normalized |          0.00 |          0.00 |
[12/08 14:33:04    752s] [hotspot] +------------+---------------+---------------+
[12/08 14:33:04    752s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/08 14:33:04    752s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/08 14:33:04    752s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.007, MEM:1562.4M
[12/08 14:33:04    752s] Starting delay calculation for Setup views
[12/08 14:33:04    752s] #################################################################################
[12/08 14:33:04    752s] # Design Stage: PreRoute
[12/08 14:33:04    752s] # Design Name: picorv32
[12/08 14:33:04    752s] # Design Mode: 45nm
[12/08 14:33:04    752s] # Analysis Mode: MMMC Non-OCV 
[12/08 14:33:04    752s] # Parasitics Mode: No SPEF/RCDB
[12/08 14:33:04    752s] # Signoff Settings: SI Off 
[12/08 14:33:04    752s] #################################################################################
[12/08 14:33:05    752s] Calculate delays in Single mode...
[12/08 14:33:05    752s] Topological Sorting (REAL = 0:00:00.0, MEM = 1560.4M, InitMEM = 1560.4M)
[12/08 14:33:05    752s] Start delay calculation (fullDC) (1 T). (MEM=1560.41)
[12/08 14:33:05    753s] End AAE Lib Interpolated Model. (MEM=1576.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 14:33:08    756s] Total number of fetched objects 12911
[12/08 14:33:08    756s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 14:33:08    756s] End delay calculation. (MEM=1624.45 CPU=0:00:02.1 REAL=0:00:02.0)
[12/08 14:33:08    756s] End delay calculation (fullDC). (MEM=1624.45 CPU=0:00:03.4 REAL=0:00:03.0)
[12/08 14:33:08    756s] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1624.4M) ***
[12/08 14:33:08    756s] *** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:04.0 totSessionCpu=0:12:37 mem=1624.4M)
[12/08 14:33:09    756s] Reported timing to dir ./timingReports
[12/08 14:33:09    756s] **optDesign ... cpu = 0:00:40, real = 0:00:42, mem = 1265.7M, totSessionCpu=0:12:37 **
[12/08 14:33:09    756s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1575.5M
[12/08 14:33:09    756s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.108, MEM:1575.5M
[12/08 14:33:40    758s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.510  |  1.510  |  2.786  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2408   |  2174   |  2003   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    229 (229)     |   -0.703   |    229 (229)     |
|   max_tran     |    229 (231)     |   -1.181   |    229 (231)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.791%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:43, real = 0:01:13, mem = 1265.9M, totSessionCpu=0:12:39 **
[12/08 14:33:40    758s] Deleting Cell Server ...
[12/08 14:33:40    758s] Deleting Lib Analyzer.
[12/08 14:33:40    758s] *** Finished optDesign ***
[12/08 14:33:40    758s] 
[12/08 14:33:40    758s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:55.6 real=  0:01:26)
[12/08 14:33:40    758s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:05.5 real=0:00:05.6)
[12/08 14:33:40    758s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:13.0 real=0:00:13.1)
[12/08 14:33:40    758s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/08 14:33:40    758s] Info: pop threads available for lower-level modules during optimization.
[12/08 14:33:40    758s] Info: Destroy the CCOpt slew target map.
[12/08 14:33:40    758s] clean pInstBBox. size 0
[12/08 14:33:40    758s] All LLGs are deleted
[12/08 14:33:40    758s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1575.5M
[12/08 14:33:40    758s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1574.8M
[12/08 17:09:39   1292s] <CMD> report_ccopt_clock_trees > ex5.5report_ccopt_clock_trees_vima14.txt
[12/08 17:09:39   1292s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early...
[12/08 17:09:40   1293s] End AAE Lib Interpolated Model. (MEM=1574.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 17:09:40   1293s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/08 17:09:40   1293s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[12/08 17:09:40   1293s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 17:09:40   1293s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early...
[12/08 17:09:40   1293s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 17:09:40   1293s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late...
[12/08 17:09:40   1293s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Clock DAG stats:
[12/08 17:09:40   1293s] ================
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] -------------------------------------------------------------
[12/08 17:09:40   1293s] Cell type                     Count    Area       Capacitance
[12/08 17:09:40   1293s] -------------------------------------------------------------
[12/08 17:09:40   1293s] Buffers                        57      135.432       0.022
[12/08 17:09:40   1293s] Inverters                       0        0.000       0.000
[12/08 17:09:40   1293s] Integrated Clock Gates          0        0.000       0.000
[12/08 17:09:40   1293s] Non-Integrated Clock Gates      0        0.000       0.000
[12/08 17:09:40   1293s] Clock Logic                     0        0.000       0.000
[12/08 17:09:40   1293s] All                            57      135.432       0.022
[12/08 17:09:40   1293s] -------------------------------------------------------------
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Clock DAG wire lengths:
[12/08 17:09:40   1293s] =======================
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] --------------------
[12/08 17:09:40   1293s] Type     Wire Length
[12/08 17:09:40   1293s] --------------------
[12/08 17:09:40   1293s] Top          0.000
[12/08 17:09:40   1293s] Trunk     1013.230
[12/08 17:09:40   1293s] Leaf      7127.750
[12/08 17:09:40   1293s] Total     8140.980
[12/08 17:09:40   1293s] --------------------
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Clock DAG hp wire lengths:
[12/08 17:09:40   1293s] ==========================
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] -----------------------
[12/08 17:09:40   1293s] Type     hp Wire Length
[12/08 17:09:40   1293s] -----------------------
[12/08 17:09:40   1293s] Top            0.000
[12/08 17:09:40   1293s] Trunk        713.240
[12/08 17:09:40   1293s] Leaf        2885.070
[12/08 17:09:40   1293s] Total       3598.310
[12/08 17:09:40   1293s] -----------------------
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Clock DAG capacitances:
[12/08 17:09:40   1293s] =======================
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] --------------------------------
[12/08 17:09:40   1293s] Type     Gate     Wire     Total
[12/08 17:09:40   1293s] --------------------------------
[12/08 17:09:40   1293s] Top      0.000    0.000    0.000
[12/08 17:09:40   1293s] Trunk    0.022    0.070    0.092
[12/08 17:09:40   1293s] Leaf     0.412    0.546    0.958
[12/08 17:09:40   1293s] Total    0.435    0.615    1.050
[12/08 17:09:40   1293s] --------------------------------
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Clock DAG sink capacitances:
[12/08 17:09:40   1293s] ============================
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] --------------------------------------------------------
[12/08 17:09:40   1293s] Count    Total    Average    Std. Dev.    Min      Max
[12/08 17:09:40   1293s] --------------------------------------------------------
[12/08 17:09:40   1293s] 1960     0.412     0.000       0.000      0.000    0.000
[12/08 17:09:40   1293s] --------------------------------------------------------
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Clock DAG net violations:
[12/08 17:09:40   1293s] =========================
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] --------------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[12/08 17:09:40   1293s] --------------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] Remaining Transition    ns         1       0.001       0.000      0.001    [0.001]
[12/08 17:09:40   1293s] --------------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Clock DAG primary half-corner transition distribution:
[12/08 17:09:40   1293s] ======================================================
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
[12/08 17:09:40   1293s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] Trunk       0.150       7       0.112       0.022      0.073    0.134    {1 <= 0.090ns, 4 <= 0.120ns, 2 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}                                        -
[12/08 17:09:40   1293s] Leaf        0.150      51       0.135       0.006      0.123    0.150    {0 <= 0.090ns, 0 <= 0.120ns, 26 <= 0.135ns, 20 <= 0.142ns, 4 <= 0.150ns}    {1 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
[12/08 17:09:40   1293s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Clock DAG library cell distribution:
[12/08 17:09:40   1293s] ====================================
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] -----------------------------------------
[12/08 17:09:40   1293s] Name        Type      Inst     Inst Area 
[12/08 17:09:40   1293s]                       Count    (um^2)
[12/08 17:09:40   1293s] -----------------------------------------
[12/08 17:09:40   1293s] CLKBUFX4    buffer     54       129.276
[12/08 17:09:40   1293s] CLKBUFX3    buffer      3         6.156
[12/08 17:09:40   1293s] -----------------------------------------
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Clock Tree Summary:
[12/08 17:09:40   1293s] ===================
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] Clock Tree  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Max     Max      Max          Standard   Wire   Gate   Clock Tree Root
[12/08 17:09:40   1293s] Name        Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Leaf    Length   Source-sink  cell area  cap    cap    
[12/08 17:09:40   1293s]                                   Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout  (um)     Resistance   (um^2)     (pF)   (pF)   
[12/08 17:09:40   1293s]                                                                                                                                                    (Ohms)                                
[12/08 17:09:40   1293s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] clk           1960         0        0       0           0           0        0       57      0        0         0          11       46    132.635    2055.7      135.432   0.615  0.435  clk
[12/08 17:09:40   1293s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Summary across all clock trees :
[12/08 17:09:40   1293s] ================================
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
[12/08 17:09:40   1293s] Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
[12/08 17:09:40   1293s]                       Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
[12/08 17:09:40   1293s]                                                                                                                                                           (Ohms)                         
[12/08 17:09:40   1293s] ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 17:09:40   1293s]   1960         0        0       0           0           0        0       57      0        0         0          11     8.14286     46    38.4314  132.635    205.570     135.432   0.615  0.435
[12/08 17:09:40   1293s] ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Physical metrics across all clock trees
[12/08 17:09:40   1293s] =======================================
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] -----------------------------------------------------------------------
[12/08 17:09:40   1293s] Metric                               Minimum  Average  Maximum  Std.dev
[12/08 17:09:40   1293s] -----------------------------------------------------------------------
[12/08 17:09:40   1293s] Source-sink routed net length (um)   26.165    52.223  132.635  19.887
[12/08 17:09:40   1293s] Source-sink manhattan distance (um)  24.405    48.857  119.875  18.344
[12/08 17:09:40   1293s] Source-sink resistance (Ohm)         77.134   112.181  205.570  21.002
[12/08 17:09:40   1293s] -----------------------------------------------------------------------
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Transition distribution for half-corner default_emulate_delay_corner:setup.late:
[12/08 17:09:40   1293s] ================================================================================
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
[12/08 17:09:40   1293s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] Trunk       0.150       7       0.112       0.022      0.073    0.134    {1 <= 0.090ns, 4 <= 0.120ns, 2 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}                                        -
[12/08 17:09:40   1293s] Leaf        0.150      51       0.135       0.006      0.123    0.150    {0 <= 0.090ns, 0 <= 0.120ns, 26 <= 0.135ns, 20 <= 0.142ns, 4 <= 0.150ns}    {1 <= 0.158ns, 0 <= 0.165ns, 0 <= 0.180ns, 0 <= 0.225ns, 0 > 0.225ns}
[12/08 17:09:40   1293s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Count of violations across all clock trees:
[12/08 17:09:40   1293s] ===========================================
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] ---------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
[12/08 17:09:40   1293s] Name        violations         violations        violations    violations    violations
[12/08 17:09:40   1293s] ---------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] clk                 0                 0               0             0            47
[12/08 17:09:40   1293s] ---------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] Total               0                 0               0             0            47
[12/08 17:09:40   1293s] ---------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Found a total of 0 clock tree pins with max capacitance violations.
[12/08 17:09:40   1293s] Found a total of 0 clock tree nets with max resistance violations.
[12/08 17:09:40   1293s] Found a total of 0 clock tree nets with max length violations.
[12/08 17:09:40   1293s] Found a total of 0 clock tree nets with max fanout violations.
[12/08 17:09:40   1293s] Found a total of 47 clock tree pins with a slew violation.
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Slew violation summary across all clock trees - Top 10 violating pins:
[12/08 17:09:40   1293s] ======================================================================
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Target and measured clock slews (in ns):
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] ----------------------------------------------------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] Half corner                              Violation  Slew    Slew      Dont   Ideal  Target    Pin
[12/08 17:09:40   1293s]                                          amount     target  achieved  touch  net?   source    
[12/08 17:09:40   1293s]                                                                       net?                    
[12/08 17:09:40   1293s] ----------------------------------------------------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] default_emulate_delay_corner:setup.late    0.001    0.150    0.150    N      N      explicit  genblk2.pcpi_div_quotient_reg[6]/CK
[12/08 17:09:40   1293s] default_emulate_delay_corner:setup.late    0.001    0.150    0.150    N      N      explicit  genblk2.pcpi_div_quotient_reg[7]/CK
[12/08 17:09:40   1293s] default_emulate_delay_corner:setup.late    0.001    0.150    0.150    N      N      explicit  genblk2.pcpi_div_quotient_reg[8]/CK
[12/08 17:09:40   1293s] default_emulate_delay_corner:setup.late    0.001    0.150    0.150    N      N      explicit  genblk2.pcpi_div_quotient_reg[12]/CK
[12/08 17:09:40   1293s] default_emulate_delay_corner:setup.late    0.001    0.150    0.150    N      N      explicit  genblk2.pcpi_div_quotient_reg[13]/CK
[12/08 17:09:40   1293s] default_emulate_delay_corner:setup.late    0.001    0.150    0.150    N      N      explicit  genblk2.pcpi_div_quotient_reg[31]/CK
[12/08 17:09:40   1293s] default_emulate_delay_corner:setup.late    0.001    0.150    0.150    N      N      explicit  genblk2.pcpi_div_dividend_reg[3]/CK
[12/08 17:09:40   1293s] default_emulate_delay_corner:setup.late    0.001    0.150    0.150    N      N      explicit  genblk2.pcpi_div_dividend_reg[4]/CK
[12/08 17:09:40   1293s] default_emulate_delay_corner:setup.late    0.001    0.150    0.150    N      N      explicit  genblk2.pcpi_div_dividend_reg[1]/CK
[12/08 17:09:40   1293s] default_emulate_delay_corner:setup.late    0.001    0.150    0.150    N      N      explicit  CTS_ccl_a_buf_00241/Y
[12/08 17:09:40   1293s] ----------------------------------------------------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Target sources:
[12/08 17:09:40   1293s] auto extracted - target was extracted from SDC.
[12/08 17:09:40   1293s] auto computed - target was computed when balancing trees.
[12/08 17:09:40   1293s] explicit - target is explicitly set via target_max_trans property.
[12/08 17:09:40   1293s] pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[12/08 17:09:40   1293s] liberty explicit - target is explicitly set via max_transition from liberty library.
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Found 0 pins on nets marked dont_touch that have slew violations.
[12/08 17:09:40   1293s] Found 0 pins on nets marked dont_touch that do not have slew violations.
[12/08 17:09:40   1293s] Found 0 pins on nets marked ideal_network that have slew violations.
[12/08 17:09:40   1293s] Found 0 pins on nets marked ideal_network that do not have slew violations.
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Report for clock tree: clk
[12/08 17:09:40   1293s] ==========================
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Clock Tree Gating Structure (Logical):
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] # Full cycle clock gates   : 0
[12/08 17:09:40   1293s] Minimum clock gating depth : 0
[12/08 17:09:40   1293s] Maximum clock gating depth : 0
[12/08 17:09:40   1293s] Clock gate area (um^2)     : 0.000
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Clock Tree Buffering Structure (Logical):
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] # Buffers             :  57
[12/08 17:09:40   1293s] # Inverters           :   0
[12/08 17:09:40   1293s]   Total               :  57
[12/08 17:09:40   1293s] Minimum depth         :   3
[12/08 17:09:40   1293s] Maximum depth         :   3
[12/08 17:09:40   1293s] Buffering area (um^2) : 135.432
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Clock Tree Level Structure (Logical):
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] ---------------------------------------------------------------------------
[12/08 17:09:40   1293s] Level  # Full  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other
[12/08 17:09:40   1293s]        Cycle   Flops      Flops      Clock  Latch     Latch         Sinks
[12/08 17:09:40   1293s]                                      Pins   Sinks     Sinks         
[12/08 17:09:40   1293s] ---------------------------------------------------------------------------
[12/08 17:09:40   1293s] root     0       1960         0        0       0           0           0
[12/08 17:09:40   1293s] ---------------------------------------------------------------------------
[12/08 17:09:40   1293s] Total    0       1960         0        0       0           0           0
[12/08 17:09:40   1293s] ---------------------------------------------------------------------------
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] Target and measured clock slews (in ns):
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] Timing Corner                             Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
[12/08 17:09:40   1293s]                                           Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
[12/08 17:09:40   1293s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] default_emulate_delay_corner:hold.early      0.126          0.150         0.112          0.134      ignored          -      ignored          -
[12/08 17:09:40   1293s] default_emulate_delay_corner:hold.late       0.127          0.150         0.113          0.134      ignored          -      ignored          -
[12/08 17:09:40   1293s] default_emulate_delay_corner:setup.early     0.126          0.150         0.112          0.134      ignored          -      ignored          -
[12/08 17:09:40   1293s] default_emulate_delay_corner:setup.late      0.127          0.150         0.113          0.134      explicit     *0.150     explicit      0.150
[12/08 17:09:40   1293s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] * - indicates that target was not met.
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] auto extracted - target was extracted from SDC.
[12/08 17:09:40   1293s] auto computed - target was computed when balancing trees.
[12/08 17:09:40   1293s] 
[12/08 17:09:40   1293s] 
[12/08 17:10:01   1294s] <CMD> report_ccopt_skew_groups > ex5.5report_ccopt_skew_groups_vima14.txt
[12/08 17:10:01   1294s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early...
[12/08 17:10:01   1294s] End AAE Lib Interpolated Model. (MEM=1593.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 17:10:01   1295s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/08 17:10:01   1295s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[12/08 17:10:01   1295s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 17:10:01   1295s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early...
[12/08 17:10:01   1295s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 17:10:01   1295s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late...
[12/08 17:10:01   1295s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/08 17:10:01   1295s] 
[12/08 17:10:01   1295s] Skew Group Structure:
[12/08 17:10:01   1295s] =====================
[12/08 17:10:01   1295s] 
[12/08 17:10:01   1295s] ------------------------------------------------------------------------------------------
[12/08 17:10:01   1295s] Skew Group                             Sources    Constrained Sinks    Unconstrained Sinks
[12/08 17:10:01   1295s] ------------------------------------------------------------------------------------------
[12/08 17:10:01   1295s] clk/default_emulate_constraint_mode       1             1960                    0
[12/08 17:10:01   1295s] ------------------------------------------------------------------------------------------
[12/08 17:10:01   1295s] 
[12/08 17:10:01   1295s] Skew Group Summary:
[12/08 17:10:01   1295s] ===================
[12/08 17:10:01   1295s] 
[12/08 17:10:01   1295s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 17:10:01   1295s] Timing Corner                               Skew Group                             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
[12/08 17:10:01   1295s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 17:10:01   1295s] default_emulate_delay_corner:setup.early    clk/default_emulate_constraint_mode        -        0.427     0.452     0.437        0.007       ignored                  -         0.025              -
[12/08 17:10:01   1295s] default_emulate_delay_corner:setup.late     clk/default_emulate_constraint_mode    none         0.444     0.470     0.455        0.008       explicit             0.100         0.026    100% {0.444, 0.470}
[12/08 17:10:01   1295s] default_emulate_delay_corner:hold.early     clk/default_emulate_constraint_mode        -        0.427     0.452     0.437        0.007       ignored                  -         0.025              -
[12/08 17:10:01   1295s] default_emulate_delay_corner:hold.late      clk/default_emulate_constraint_mode        -        0.444     0.470     0.455        0.008       ignored                  -         0.026              -
[12/08 17:10:01   1295s] --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/08 17:10:01   1295s] 
[12/08 17:10:01   1295s] * - indicates that target was not met.
[12/08 17:10:01   1295s] 
[12/08 17:10:01   1295s] Skew Group Min/Max path pins:
[12/08 17:10:01   1295s] =============================
[12/08 17:10:01   1295s] 
[12/08 17:10:01   1295s] -----------------------------------------------------------------------------------------------------------------------
[12/08 17:10:01   1295s] Timing Corner                               Skew Group                             Min ID    PathID    Max ID    PathID
[12/08 17:10:01   1295s] -----------------------------------------------------------------------------------------------------------------------
[12/08 17:10:01   1295s] default_emulate_delay_corner:setup.early    clk/default_emulate_constraint_mode    0.427       1       0.452       2
[12/08 17:10:01   1295s] -    min reg_op2_reg[28]/CK
[12/08 17:10:01   1295s] -    max cpuregs_reg[13][9]/CK
[12/08 17:10:01   1295s] default_emulate_delay_corner:setup.late     clk/default_emulate_constraint_mode    0.444       3       0.470       4
[12/08 17:10:01   1295s] -    min reg_op2_reg[28]/CK
[12/08 17:10:01   1295s] -    max cpuregs_reg[13][9]/CK
[12/08 17:10:01   1295s] default_emulate_delay_corner:hold.early     clk/default_emulate_constraint_mode    0.427       5       0.452       6
[12/08 17:10:01   1295s] -    min reg_op2_reg[28]/CK
[12/08 17:10:01   1295s] -    max cpuregs_reg[13][9]/CK
[12/08 17:10:01   1295s] default_emulate_delay_corner:hold.late      clk/default_emulate_constraint_mode    0.444       7       0.470       8
[12/08 17:10:01   1295s] -    min reg_op2_reg[28]/CK
[12/08 17:10:01   1295s] -    max cpuregs_reg[13][9]/CK
[12/08 17:10:01   1295s] -----------------------------------------------------------------------------------------------------------------------
[12/08 17:10:01   1295s] 
[12/08 17:10:01   1295s] Timing for timing corner default_emulate_delay_corner:setup.early, min clock_path:
[12/08 17:10:01   1295s] ==================================================================================
[12/08 17:10:01   1295s] 
[12/08 17:10:01   1295s] PathID    : 1
[12/08 17:10:01   1295s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[12/08 17:10:01   1295s] Start     : clk
[12/08 17:10:01   1295s] End       : reg_op2_reg[28]/CK
[12/08 17:10:01   1295s] Delay     : 0.427
[12/08 17:10:01   1295s] 
[12/08 17:10:01   1295s] -----------------------------------------------------------------------------------------------
[12/08 17:10:01   1295s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[12/08 17:10:01   1295s]                        (ns)   (ns)     (ns)   (pF)                     (um)              
[12/08 17:10:01   1295s] -- Clockpath trace ----------------------------------------------------------------------------
[12/08 17:10:01   1295s] clk
[12/08 17:10:01   1295s] -     -         rise   -       0.000   0.031  0.005  (111.500,0.000)   -            1    
[12/08 17:10:01   1295s] CTS_ccl_a_buf_00281/A
[12/08 17:10:01   1295s] -     CLKBUFX4  rise   0.000   0.000   0.031  -      (113.630,63.740)   65.870   -       
[12/08 17:10:01   1295s] CTS_ccl_a_buf_00281/Y
[12/08 17:10:01   1295s] -     CLKBUFX4  rise   0.115   0.115   0.076  0.012  (113.360,64.120)    0.650      5    
[12/08 17:10:01   1295s] CTS_ccl_a_buf_00276/A
[12/08 17:10:01   1295s] -     CLKBUFX4  rise   0.000   0.115   0.076  -      (120.030,63.740)    7.050   -       
[12/08 17:10:01   1295s] CTS_ccl_a_buf_00276/Y
[12/08 17:10:01   1295s] -     CLKBUFX4  rise   0.146   0.262   0.092  0.015  (119.760,64.120)    0.650     11    
[12/08 17:10:01   1295s] CTS_ccl_a_buf_00201/A
[12/08 17:10:01   1295s] -     CLKBUFX4  rise   0.000   0.262   0.092  -      (121.830,60.320)    5.870   -       
[12/08 17:10:01   1295s] CTS_ccl_a_buf_00201/Y
[12/08 17:10:01   1295s] -     CLKBUFX4  rise   0.165   0.427   0.110  0.018  (121.560,60.700)    0.650     39    
[12/08 17:10:01   1295s] reg_op2_reg[28]/CK
[12/08 17:10:01   1295s] -     DFFHQX1   rise   0.000   0.427   0.110  -      (125.875,60.070)    4.945   -       
[12/08 17:10:01   1295s] -----------------------------------------------------------------------------------------------
[12/08 17:10:01   1295s] 
[12/08 17:10:01   1295s] Timing for timing corner default_emulate_delay_corner:setup.early, max clock_path:
[12/08 17:10:01   1295s] ==================================================================================
[12/08 17:10:01   1295s] 
[12/08 17:10:01   1295s] PathID    : 2
[12/08 17:10:01   1295s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[12/08 17:10:01   1295s] Start     : clk
[12/08 17:10:01   1295s] End       : cpuregs_reg[7][30]/CK
[12/08 17:10:01   1295s] Delay     : 0.452
[12/08 17:10:01   1295s] 
[12/08 17:10:01   1295s] -----------------------------------------------------------------------------------------------
[12/08 17:10:01   1295s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[12/08 17:10:01   1295s]                        (ns)   (ns)     (ns)   (pF)                     (um)              
[12/08 17:10:01   1295s] -- Clockpath trace ----------------------------------------------------------------------------
[12/08 17:10:01   1295s] clk
[12/08 17:10:01   1295s] -     -         rise   -       0.000   0.031  0.005  (111.500,0.000)   -            1    
[12/08 17:10:01   1295s] CTS_ccl_a_buf_00281/A
[12/08 17:10:01   1295s] -     CLKBUFX4  rise   0.000   0.000   0.031  -      (113.630,63.740)   65.870   -       
[12/08 17:10:01   1295s] CTS_ccl_a_buf_00281/Y
[12/08 17:10:01   1295s] -     CLKBUFX4  rise   0.115   0.115   0.076  0.012  (113.360,64.120)    0.650      5    
[12/08 17:10:01   1295s] CTS_ccl_a_buf_00272/A
[12/08 17:10:01   1295s] -     CLKBUFX4  rise   0.000   0.116   0.076  -      (126.630,82.560)   31.710   -       
[12/08 17:10:01   1295s] CTS_ccl_a_buf_00272/Y
[12/08 17:10:01   1295s] -     CLKBUFX4  rise   0.157   0.272   0.110  0.018  (126.360,82.180)    0.650     11    
[12/08 17:10:01   1295s] CTS_ccl_a_buf_00225/A
[12/08 17:10:01   1295s] -     CLKBUFX4  rise   0.001   0.273   0.110  -      (198.630,91.100)   81.190   -       
[12/08 17:10:01   1295s] CTS_ccl_a_buf_00225/Y
[12/08 17:10:01   1295s] -     CLKBUFX4  rise   0.179   0.452   0.119  0.020  (198.360,91.480)    0.650     43    
[12/08 17:10:01   1295s] cpuregs_reg[7][30]/CK
[12/08 17:10:01   1295s] -     DFFHQX1   rise   0.001   0.452   0.119  -      (218.475,77.170)   34.425   -       
[12/08 17:10:01   1295s] -----------------------------------------------------------------------------------------------
[12/08 17:10:01   1295s] 
[12/08 17:10:01   1295s] Timing for timing corner default_emulate_delay_corner:setup.late, min clock_path:
[12/08 17:10:01   1295s] =================================================================================
[12/08 17:10:01   1295s] 
[12/08 17:10:01   1295s] PathID    : 3
[12/08 17:10:01   1295s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[12/08 17:10:01   1295s] Start     : clk
[12/08 17:10:01   1295s] End       : reg_op2_reg[28]/CK
[12/08 17:10:01   1295s] Delay     : 0.444
[12/08 17:10:01   1295s] 
[12/08 17:10:01   1295s] -----------------------------------------------------------------------------------------------
[12/08 17:10:01   1295s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[12/08 17:10:01   1295s]                        (ns)   (ns)     (ns)   (pF)                     (um)              
[12/08 17:10:01   1295s] -- Clockpath trace ----------------------------------------------------------------------------
[12/08 17:10:01   1295s] clk
[12/08 17:10:01   1295s] -     -         rise   -       0.000   0.062  0.005  (111.500,0.000)   -            1    
[12/08 17:10:01   1295s] CTS_ccl_a_buf_00281/A
[12/08 17:10:01   1295s] -     CLKBUFX4  rise   0.000   0.000   0.062  -      (113.630,63.740)   65.870   -       
[12/08 17:10:01   1295s] CTS_ccl_a_buf_00281/Y
[12/08 17:10:01   1295s] -     CLKBUFX4  rise   0.131   0.131   0.077  0.012  (113.360,64.120)    0.650      5    
[12/08 17:10:01   1295s] CTS_ccl_a_buf_00276/A
[12/08 17:10:01   1295s] -     CLKBUFX4  rise   0.000   0.132   0.077  -      (120.030,63.740)    7.050   -       
[12/08 17:10:01   1295s] CTS_ccl_a_buf_00276/Y
[12/08 17:10:01   1295s] -     CLKBUFX4  rise   0.147   0.279   0.092  0.015  (119.760,64.120)    0.650     11    
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00201/A
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.000   0.279   0.092  -      (121.830,60.320)    5.870   -       
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00201/Y
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.165   0.444   0.111  0.018  (121.560,60.700)    0.650     39    
[12/08 17:10:02   1295s] reg_op2_reg[28]/CK
[12/08 17:10:02   1295s] -     DFFHQX1   rise   0.000   0.444   0.111  -      (125.875,60.070)    4.945   -       
[12/08 17:10:02   1295s] -----------------------------------------------------------------------------------------------
[12/08 17:10:02   1295s] 
[12/08 17:10:02   1295s] Timing for timing corner default_emulate_delay_corner:setup.late, max clock_path:
[12/08 17:10:02   1295s] =================================================================================
[12/08 17:10:02   1295s] 
[12/08 17:10:02   1295s] PathID    : 4
[12/08 17:10:02   1295s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[12/08 17:10:02   1295s] Start     : clk
[12/08 17:10:02   1295s] End       : cpuregs_reg[7][30]/CK
[12/08 17:10:02   1295s] Delay     : 0.470
[12/08 17:10:02   1295s] 
[12/08 17:10:02   1295s] -----------------------------------------------------------------------------------------------
[12/08 17:10:02   1295s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[12/08 17:10:02   1295s]                        (ns)   (ns)     (ns)   (pF)                     (um)              
[12/08 17:10:02   1295s] -- Clockpath trace ----------------------------------------------------------------------------
[12/08 17:10:02   1295s] clk
[12/08 17:10:02   1295s] -     -         rise   -       0.000   0.062  0.005  (111.500,0.000)   -            1    
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00281/A
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.000   0.000   0.062  -      (113.630,63.740)   65.870   -       
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00281/Y
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.131   0.131   0.077  0.012  (113.360,64.120)    0.650      5    
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00272/A
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.000   0.132   0.077  -      (126.630,82.560)   31.710   -       
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00272/Y
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.157   0.289   0.111  0.018  (126.360,82.180)    0.650     11    
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00225/A
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.001   0.290   0.111  -      (198.630,91.100)   81.190   -       
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00225/Y
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.180   0.470   0.121  0.020  (198.360,91.480)    0.650     43    
[12/08 17:10:02   1295s] cpuregs_reg[7][30]/CK
[12/08 17:10:02   1295s] -     DFFHQX1   rise   0.001   0.470   0.121  -      (218.475,77.170)   34.425   -       
[12/08 17:10:02   1295s] -----------------------------------------------------------------------------------------------
[12/08 17:10:02   1295s] 
[12/08 17:10:02   1295s] Timing for timing corner default_emulate_delay_corner:hold.early, min clock_path:
[12/08 17:10:02   1295s] =================================================================================
[12/08 17:10:02   1295s] 
[12/08 17:10:02   1295s] PathID    : 5
[12/08 17:10:02   1295s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[12/08 17:10:02   1295s] Start     : clk
[12/08 17:10:02   1295s] End       : reg_op2_reg[28]/CK
[12/08 17:10:02   1295s] Delay     : 0.427
[12/08 17:10:02   1295s] 
[12/08 17:10:02   1295s] -----------------------------------------------------------------------------------------------
[12/08 17:10:02   1295s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[12/08 17:10:02   1295s]                        (ns)   (ns)     (ns)   (pF)                     (um)              
[12/08 17:10:02   1295s] -- Clockpath trace ----------------------------------------------------------------------------
[12/08 17:10:02   1295s] clk
[12/08 17:10:02   1295s] -     -         rise   -       0.000   0.031  0.005  (111.500,0.000)   -            1    
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00281/A
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.000   0.000   0.031  -      (113.630,63.740)   65.870   -       
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00281/Y
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.115   0.115   0.076  0.012  (113.360,64.120)    0.650      5    
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00276/A
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.000   0.115   0.076  -      (120.030,63.740)    7.050   -       
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00276/Y
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.146   0.262   0.092  0.015  (119.760,64.120)    0.650     11    
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00201/A
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.000   0.262   0.092  -      (121.830,60.320)    5.870   -       
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00201/Y
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.165   0.427   0.110  0.018  (121.560,60.700)    0.650     39    
[12/08 17:10:02   1295s] reg_op2_reg[28]/CK
[12/08 17:10:02   1295s] -     DFFHQX1   rise   0.000   0.427   0.110  -      (125.875,60.070)    4.945   -       
[12/08 17:10:02   1295s] -----------------------------------------------------------------------------------------------
[12/08 17:10:02   1295s] 
[12/08 17:10:02   1295s] Timing for timing corner default_emulate_delay_corner:hold.early, max clock_path:
[12/08 17:10:02   1295s] =================================================================================
[12/08 17:10:02   1295s] 
[12/08 17:10:02   1295s] PathID    : 6
[12/08 17:10:02   1295s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[12/08 17:10:02   1295s] Start     : clk
[12/08 17:10:02   1295s] End       : cpuregs_reg[7][30]/CK
[12/08 17:10:02   1295s] Delay     : 0.452
[12/08 17:10:02   1295s] 
[12/08 17:10:02   1295s] -----------------------------------------------------------------------------------------------
[12/08 17:10:02   1295s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[12/08 17:10:02   1295s]                        (ns)   (ns)     (ns)   (pF)                     (um)              
[12/08 17:10:02   1295s] -- Clockpath trace ----------------------------------------------------------------------------
[12/08 17:10:02   1295s] clk
[12/08 17:10:02   1295s] -     -         rise   -       0.000   0.031  0.005  (111.500,0.000)   -            1    
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00281/A
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.000   0.000   0.031  -      (113.630,63.740)   65.870   -       
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00281/Y
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.115   0.115   0.076  0.012  (113.360,64.120)    0.650      5    
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00272/A
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.000   0.116   0.076  -      (126.630,82.560)   31.710   -       
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00272/Y
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.157   0.272   0.110  0.018  (126.360,82.180)    0.650     11    
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00225/A
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.001   0.273   0.110  -      (198.630,91.100)   81.190   -       
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00225/Y
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.179   0.452   0.119  0.020  (198.360,91.480)    0.650     43    
[12/08 17:10:02   1295s] cpuregs_reg[7][30]/CK
[12/08 17:10:02   1295s] -     DFFHQX1   rise   0.001   0.452   0.119  -      (218.475,77.170)   34.425   -       
[12/08 17:10:02   1295s] -----------------------------------------------------------------------------------------------
[12/08 17:10:02   1295s] 
[12/08 17:10:02   1295s] Timing for timing corner default_emulate_delay_corner:hold.late, min clock_path:
[12/08 17:10:02   1295s] ================================================================================
[12/08 17:10:02   1295s] 
[12/08 17:10:02   1295s] PathID    : 7
[12/08 17:10:02   1295s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[12/08 17:10:02   1295s] Start     : clk
[12/08 17:10:02   1295s] End       : reg_op2_reg[28]/CK
[12/08 17:10:02   1295s] Delay     : 0.444
[12/08 17:10:02   1295s] 
[12/08 17:10:02   1295s] -----------------------------------------------------------------------------------------------
[12/08 17:10:02   1295s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[12/08 17:10:02   1295s]                        (ns)   (ns)     (ns)   (pF)                     (um)              
[12/08 17:10:02   1295s] -- Clockpath trace ----------------------------------------------------------------------------
[12/08 17:10:02   1295s] clk
[12/08 17:10:02   1295s] -     -         rise   -       0.000   0.062  0.005  (111.500,0.000)   -            1    
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00281/A
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.000   0.000   0.062  -      (113.630,63.740)   65.870   -       
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00281/Y
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.131   0.131   0.077  0.012  (113.360,64.120)    0.650      5    
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00276/A
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.000   0.132   0.077  -      (120.030,63.740)    7.050   -       
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00276/Y
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.147   0.279   0.092  0.015  (119.760,64.120)    0.650     11    
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00201/A
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.000   0.279   0.092  -      (121.830,60.320)    5.870   -       
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00201/Y
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.165   0.444   0.111  0.018  (121.560,60.700)    0.650     39    
[12/08 17:10:02   1295s] reg_op2_reg[28]/CK
[12/08 17:10:02   1295s] -     DFFHQX1   rise   0.000   0.444   0.111  -      (125.875,60.070)    4.945   -       
[12/08 17:10:02   1295s] -----------------------------------------------------------------------------------------------
[12/08 17:10:02   1295s] 
[12/08 17:10:02   1295s] Timing for timing corner default_emulate_delay_corner:hold.late, max clock_path:
[12/08 17:10:02   1295s] ================================================================================
[12/08 17:10:02   1295s] 
[12/08 17:10:02   1295s] PathID    : 8
[12/08 17:10:02   1295s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[12/08 17:10:02   1295s] Start     : clk
[12/08 17:10:02   1295s] End       : cpuregs_reg[7][30]/CK
[12/08 17:10:02   1295s] Delay     : 0.470
[12/08 17:10:02   1295s] 
[12/08 17:10:02   1295s] -----------------------------------------------------------------------------------------------
[12/08 17:10:02   1295s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[12/08 17:10:02   1295s]                        (ns)   (ns)     (ns)   (pF)                     (um)              
[12/08 17:10:02   1295s] -- Clockpath trace ----------------------------------------------------------------------------
[12/08 17:10:02   1295s] clk
[12/08 17:10:02   1295s] -     -         rise   -       0.000   0.062  0.005  (111.500,0.000)   -            1    
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00281/A
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.000   0.000   0.062  -      (113.630,63.740)   65.870   -       
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00281/Y
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.131   0.131   0.077  0.012  (113.360,64.120)    0.650      5    
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00272/A
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.000   0.132   0.077  -      (126.630,82.560)   31.710   -       
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00272/Y
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.157   0.289   0.111  0.018  (126.360,82.180)    0.650     11    
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00225/A
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.001   0.290   0.111  -      (198.630,91.100)   81.190   -       
[12/08 17:10:02   1295s] CTS_ccl_a_buf_00225/Y
[12/08 17:10:02   1295s] -     CLKBUFX4  rise   0.180   0.470   0.121  0.020  (198.360,91.480)    0.650     43    
[12/08 17:10:02   1295s] cpuregs_reg[7][30]/CK
[12/08 17:10:02   1295s] -     DFFHQX1   rise   0.001   0.470   0.121  -      (218.475,77.170)   34.425   -       
[12/08 17:10:02   1295s] -----------------------------------------------------------------------------------------------
[12/08 17:10:02   1295s] 
[12/08 17:10:02   1295s] 
[12/08 17:10:17   1296s] <CMD> report_power > ex5.5report_power_vima14.txt
[12/08 17:10:18   1296s] 
[12/08 17:10:18   1296s] Begin Power Analysis
[12/08 17:10:18   1296s] 
[12/08 17:10:18   1296s]     0.00V	    VSS
[12/08 17:10:18   1296s]     0.90V	    VDD
[12/08 17:10:18   1296s] Begin Processing Timing Library for Power Calculation
[12/08 17:10:18   1296s] 
[12/08 17:10:18   1296s] Begin Processing Timing Library for Power Calculation
[12/08 17:10:18   1296s] 
[12/08 17:10:18   1296s] 
[12/08 17:10:18   1296s] 
[12/08 17:10:18   1296s] Begin Processing Power Net/Grid for Power Calculation
[12/08 17:10:18   1296s] 
[12/08 17:10:18   1296s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1262.48MB/2578.72MB/1269.11MB)
[12/08 17:10:18   1296s] 
[12/08 17:10:18   1296s] Begin Processing Timing Window Data for Power Calculation
[12/08 17:10:18   1296s] 
[12/08 17:10:18   1297s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1262.48MB/2578.72MB/1269.11MB)
[12/08 17:10:18   1297s] 
[12/08 17:10:18   1297s] Begin Processing User Attributes
[12/08 17:10:18   1297s] 
[12/08 17:10:18   1297s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1262.48MB/2578.72MB/1269.11MB)
[12/08 17:10:18   1297s] 
[12/08 17:10:18   1297s] Begin Processing Signal Activity
[12/08 17:10:18   1297s] 
[12/08 17:10:19   1298s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1262.62MB/2578.72MB/1269.11MB)
[12/08 17:10:19   1298s] 
[12/08 17:10:19   1298s] Begin Power Computation
[12/08 17:10:19   1298s] 
[12/08 17:10:19   1298s]       ----------------------------------------------------------
[12/08 17:10:19   1298s]       # of cell(s) missing both power/leakage table: 0
[12/08 17:10:19   1298s]       # of cell(s) missing power table: 0
[12/08 17:10:19   1298s]       # of cell(s) missing leakage table: 0
[12/08 17:10:19   1298s]       # of MSMV cell(s) missing power_level: 0
[12/08 17:10:19   1298s]       ----------------------------------------------------------
[12/08 17:10:19   1298s] 
[12/08 17:10:19   1298s] 
[12/08 17:10:21   1299s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1262.62MB/2578.72MB/1269.11MB)
[12/08 17:10:21   1299s] 
[12/08 17:10:21   1299s] Begin Processing User Attributes
[12/08 17:10:21   1299s] 
[12/08 17:10:21   1299s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1262.62MB/2578.72MB/1269.11MB)
[12/08 17:10:21   1299s] 
[12/08 17:10:21   1299s] Ended Power Analysis: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=1262.62MB/2578.72MB/1269.11MB)
[12/08 17:10:21   1299s] 
[12/08 17:10:21   1299s] *
[12/08 17:10:21   1299s] 
[12/08 17:10:21   1299s] 
[12/08 17:10:21   1299s] 
[12/08 17:10:21   1299s] Total Power
[12/08 17:10:21   1299s] -----------------------------------------------------------------------------------------
[12/08 17:10:21   1299s] Total Internal Power:        0.74159979 	   33.7552%%
[12/08 17:10:21   1299s] Total Switching Power:       1.45453256 	   66.2055%%
[12/08 17:10:21   1299s] Total Leakage Power:         0.00086496 	    0.0394%%
[12/08 17:10:21   1299s] Total Power:                 2.19699731
[12/08 17:10:21   1299s] -----------------------------------------------------------------------------------------
[12/08 17:10:37   1302s] <CMD> report_area > ex5.5report_area_vima14.txt
[12/08 17:10:59   1303s] <CMD> report_timing > ex5.5report_timing_vima14.txt
[12/08 17:15:53   1320s] <CMD> selectInst FE_OFC297_pcpi_rs1_28
[12/08 17:16:03   1321s] **WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/08 17:16:03   1321s] **WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/08 17:16:13   1321s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/08 17:16:13   1321s] <CMD> setEndCapMode -reset
[12/08 17:16:13   1321s] <CMD> setEndCapMode -boundary_tap false
[12/08 17:16:13   1321s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort medium
[12/08 17:16:13   1321s] **WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/08 17:16:13   1321s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[12/08 17:16:46   1324s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[12/08 17:16:46   1324s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[12/08 17:16:46   1324s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[12/08 17:16:46   1324s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[12/08 17:16:46   1324s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[12/08 17:16:46   1324s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/08 17:16:46   1324s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[12/08 17:16:46   1324s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[12/08 17:16:46   1324s] Running Native NanoRoute ...
[12/08 17:16:46   1324s] <CMD> routeDesign -globalDetail
[12/08 17:16:46   1324s] ### Time Record (routeDesign) is installed.
[12/08 17:16:46   1324s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1267.39 (MB), peak = 1280.15 (MB)
[12/08 17:16:46   1324s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/08 17:16:46   1324s] #**INFO: setDesignMode -flowEffort standard
[12/08 17:16:46   1324s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/08 17:16:46   1324s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/08 17:16:46   1324s] OPERPROF: Starting checkPlace at level 1, MEM:1593.9M
[12/08 17:16:46   1324s] #spOpts: N=45 
[12/08 17:16:46   1324s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1593.9M
[12/08 17:16:46   1324s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1593.9M
[12/08 17:16:46   1324s] Core basic site is CoreSite
[12/08 17:16:46   1324s] SiteArray: non-trimmed site array dimensions = 124 x 1075
[12/08 17:16:46   1324s] SiteArray: use 634,880 bytes
[12/08 17:16:46   1324s] SiteArray: current memory after site array memory allocation 1594.5M
[12/08 17:16:46   1324s] SiteArray: FP blocked sites are writable
[12/08 17:16:46   1324s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:1594.5M
[12/08 17:16:46   1324s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1594.5M
[12/08 17:16:46   1324s] Begin checking placement ... (start mem=1593.9M, init mem=1594.5M)
[12/08 17:16:46   1324s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1594.5M
[12/08 17:16:46   1324s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.002, MEM:1594.5M
[12/08 17:16:46   1324s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1594.5M
[12/08 17:16:46   1324s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1594.5M
[12/08 17:16:46   1324s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1594.5M
[12/08 17:16:46   1324s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.050, REAL:0.052, MEM:1594.5M
[12/08 17:16:46   1324s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1594.5M
[12/08 17:16:46   1324s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.012, MEM:1594.5M
[12/08 17:16:46   1324s] *info: Placed = 12149          (Fixed = 57)
[12/08 17:16:46   1324s] *info: Unplaced = 0           
[12/08 17:16:46   1324s] Placement Density:73.79%(33640/45589)
[12/08 17:16:46   1324s] Placement Density (including fixed std cells):73.79%(33640/45589)
[12/08 17:16:46   1324s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1594.5M
[12/08 17:16:46   1324s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1593.9M
[12/08 17:16:46   1324s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1593.9M)
[12/08 17:16:46   1324s] OPERPROF: Finished checkPlace at level 1, CPU:0.110, REAL:0.121, MEM:1593.9M
[12/08 17:16:46   1324s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[12/08 17:16:46   1324s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/08 17:16:46   1324s] 
[12/08 17:16:46   1324s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/08 17:16:46   1324s] *** Changed status on (58) nets in Clock.
[12/08 17:16:46   1324s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1593.9M) ***
[12/08 17:16:46   1324s] 
[12/08 17:16:46   1324s] globalDetailRoute
[12/08 17:16:46   1324s] 
[12/08 17:16:46   1324s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[12/08 17:16:46   1324s] #setNanoRouteMode -droutePostRouteWidenWireRule "LEFSpecialRouteSpec"
[12/08 17:16:46   1324s] #setNanoRouteMode -drouteUseMultiCutViaEffort "medium"
[12/08 17:16:46   1324s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[12/08 17:16:46   1324s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[12/08 17:16:46   1324s] #setNanoRouteMode -routeWithSiDriven true
[12/08 17:16:46   1324s] #setNanoRouteMode -routeWithTimingDriven true
[12/08 17:16:46   1324s] ### Time Record (globalDetailRoute) is installed.
[12/08 17:16:46   1324s] #Start globalDetailRoute on Thu Dec  8 17:16:46 2022
[12/08 17:16:46   1324s] #
[12/08 17:16:46   1324s] ### Time Record (Pre Callback) is installed.
[12/08 17:16:46   1324s] ### Time Record (Pre Callback) is uninstalled.
[12/08 17:16:46   1324s] ### Time Record (DB Import) is installed.
[12/08 17:16:46   1324s] ### Time Record (Timing Data Generation) is installed.
[12/08 17:16:46   1324s] #Generating timing data, please wait...
[12/08 17:16:46   1324s] #12911 total nets, 58 already routed, 58 will ignore in trialRoute
[12/08 17:16:46   1324s] ### run_trial_route starts on Thu Dec  8 17:16:46 2022 with memory = 1183.75 (MB), peak = 1280.15 (MB)
[12/08 17:16:47   1325s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:47   1325s] ### dump_timing_file starts on Thu Dec  8 17:16:47 2022 with memory = 1159.37 (MB), peak = 1280.15 (MB)
[12/08 17:16:47   1325s] ### extractRC starts on Thu Dec  8 17:16:47 2022 with memory = 1159.37 (MB), peak = 1280.15 (MB)
[12/08 17:16:48   1325s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:48   1325s] 0 out of 1 active views are pruned
[12/08 17:16:48   1325s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1159.38 (MB), peak = 1280.15 (MB)
[12/08 17:16:48   1325s] ### generate_timing_data starts on Thu Dec  8 17:16:48 2022 with memory = 1159.39 (MB), peak = 1280.15 (MB)
[12/08 17:16:48   1325s] #Reporting timing...
[12/08 17:16:48   1325s] ### report_timing starts on Thu Dec  8 17:16:48 2022 with memory = 1172.19 (MB), peak = 1280.15 (MB)
[12/08 17:16:49   1326s] End AAE Lib Interpolated Model. (MEM=1502.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 17:16:52   1329s] Total number of fetched objects 12911
[12/08 17:16:52   1329s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/08 17:16:52   1329s] End delay calculation. (MEM=1550.14 CPU=0:00:02.4 REAL=0:00:02.0)
[12/08 17:16:52   1330s] ### report_timing cpu:00:00:04, real:00:00:04, mem:1.2 GB, peak:1.3 GB
[12/08 17:16:53   1330s] #Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 10.00
[12/08 17:16:53   1330s] #Stage 1: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1203.04 (MB), peak = 1280.15 (MB)
[12/08 17:16:53   1330s] #Library Standard Delay: 41.60ps
[12/08 17:16:53   1330s] #Slack threshold: 83.20ps
[12/08 17:16:53   1330s] ### generate_cdm_net_timing starts on Thu Dec  8 17:16:53 2022 with memory = 1203.05 (MB), peak = 1280.15 (MB)
[12/08 17:16:53   1330s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:16:53   1330s] #*** Analyzed 0 timing critical paths
[12/08 17:16:53   1330s] ### get_cap_violations starts on Thu Dec  8 17:16:53 2022 with memory = 1203.22 (MB), peak = 1280.15 (MB)
[12/08 17:16:53   1330s] ### get_cap_violations cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:16:53   1330s] ### get_max_trans_slack starts on Thu Dec  8 17:16:53 2022 with memory = 1203.34 (MB), peak = 1280.15 (MB)
[12/08 17:16:53   1330s] ### get_max_trans_slack cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:16:53   1330s] #Stage 2: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1203.39 (MB), peak = 1280.15 (MB)
[12/08 17:16:53   1330s] ### Use bna from skp: 0
[12/08 17:16:54   1331s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1209.57 (MB), peak = 1280.15 (MB)
[12/08 17:16:54   1331s] #Default setup view is reset to default_emulate_view.
[12/08 17:16:54   1331s] ### cache starts on Thu Dec  8 17:16:54 2022 with memory = 1210.00 (MB), peak = 1280.15 (MB)
[12/08 17:16:54   1331s] ### cache cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:16:54   1331s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[12/08 17:16:54   1331s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1210.00 (MB), peak = 1280.15 (MB)
[12/08 17:16:54   1331s] ### generate_timing_data cpu:00:00:07, real:00:00:07, mem:1.2 GB, peak:1.3 GB
[12/08 17:16:54   1331s] #Current view: default_emulate_view 
[12/08 17:16:54   1331s] #Current enabled view: default_emulate_view 
[12/08 17:16:54   1331s] ### run_free_timing_graph starts on Thu Dec  8 17:16:54 2022 with memory = 1233.84 (MB), peak = 1280.15 (MB)
[12/08 17:16:55   1332s] ### run_free_timing_graph cpu:00:00:00, real:00:00:01, mem:1.2 GB, peak:1.3 GB
[12/08 17:16:55   1332s] ### run_build_timing_graph starts on Thu Dec  8 17:16:55 2022 with memory = 1204.48 (MB), peak = 1280.15 (MB)
[12/08 17:16:56   1332s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:56   1332s] #Generating timing data took: cpu time = 00:00:07, elapsed time = 00:00:08, memory = 1149.26 (MB), peak = 1280.15 (MB)
[12/08 17:16:56   1332s] ### dump_timing_file cpu:00:00:07, real:00:00:08, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:56   1332s] #Done generating timing data.
[12/08 17:16:56   1332s] ### Time Record (Timing Data Generation) is uninstalled.
[12/08 17:16:56   1332s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/08 17:16:56   1332s] ### Net info: total nets: 13150
[12/08 17:16:56   1332s] ### Net info: dirty nets: 3
[12/08 17:16:56   1332s] ### Net info: marked as disconnected nets: 0
[12/08 17:16:56   1332s] #num needed restored net=0
[12/08 17:16:56   1332s] #need_extraction net=0 (total=13150)
[12/08 17:16:56   1332s] ### Net info: fully routed nets: 58
[12/08 17:16:56   1332s] ### Net info: trivial (< 2 pins) nets: 242
[12/08 17:16:56   1332s] ### Net info: unrouted nets: 12850
[12/08 17:16:56   1332s] ### Net info: re-extraction nets: 0
[12/08 17:16:56   1332s] ### Net info: ignored nets: 0
[12/08 17:16:56   1332s] ### Net info: skip routing nets: 0
[12/08 17:16:56   1332s] ### Time Record (DB Import) is uninstalled.
[12/08 17:16:56   1332s] #NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
[12/08 17:16:56   1332s] #RTESIG:78da8d933d4fc330108699f915a7b4439068b87372fe5891ca840085c25a0570d3486983
[12/08 17:16:56   1332s] #       12e7ff6306b692b3275b7efcfabdafd5fa7d5b4346ae20da4ca4ec9ee0a926879678a390
[12/08 17:16:56   1332s] #       f98edc3e5ebddd67d7abf5f3cb8e99229e413e85b13bb7b7304f7e84c987104f377f8c81
[12/08 17:16:56   1332s] #       ec71fbf0faed3fbba6af8739f8dfbdf0ca326427ffd5cda765d022c2a1e9270ff9c730f4
[12/08 17:16:56   1332s] #       97198310c6790971460316c81817e4877e68c265ce59c88e5d7b5c76458855921ea162c9
[12/08 17:16:56   1332s] #       1b9152628c11b25041de9d836ffdf80f5312c4424663281a2366e034d000159c009a1254
[12/08 17:16:56   1332s] #       92a24539278e12983281a94446c5fccb4c824e194b44859633a05876ae34c95da1b44e9b
[12/08 17:16:56   1332s] #       23527102a42fab18644af76bed442d536102b39486ab1ff7e86772
[12/08 17:16:56   1332s] #
[12/08 17:16:56   1333s] #RTESIG:78da8d933d4fc330108699f915a7b4439068b87372fe5891ca840085c25a0570d3486983
[12/08 17:16:56   1333s] #       12e7ff6306b692b3275b7efcfabdafd5fa7d5b4346ae20da4ca4ec9ee0a926879678a390
[12/08 17:16:56   1333s] #       f98edc3e5ebddd67d7abf5f3cb8e99229e413e85b13bb7b7304f7e84c987104f377f8c81
[12/08 17:16:56   1333s] #       ec71fbf0faed3fbba6af8739f8dfbdf0ca326427ffd5cda765d022c2a1e9270ff9c730f4
[12/08 17:16:56   1333s] #       97198310c6790971460316c81817e4877e68c265ce59c88e5d7b5c76458855921ea162c9
[12/08 17:16:56   1333s] #       1b9152628c11b25041de9d836ffdf80f5312c4424663281a2366e034d000159c009a1254
[12/08 17:16:56   1333s] #       92a24539278e12983281a94446c5fccb4c824e194b44859633a05876ae34c95da1b44e9b
[12/08 17:16:56   1333s] #       23527102a42fab18644af76bed442d536102b39486ab1ff7e86772
[12/08 17:16:56   1333s] #
[12/08 17:16:56   1333s] ### Time Record (Data Preparation) is installed.
[12/08 17:16:56   1333s] #Start routing data preparation on Thu Dec  8 17:16:56 2022
[12/08 17:16:56   1333s] #
[12/08 17:16:56   1333s] #Minimum voltage of a net in the design = 0.000.
[12/08 17:16:56   1333s] #Maximum voltage of a net in the design = 0.900.
[12/08 17:16:56   1333s] #Voltage range [0.000 - 0.900] has 13075 nets.
[12/08 17:16:56   1333s] #Voltage range [0.000 - 0.000] has 74 nets.
[12/08 17:16:56   1333s] #Voltage range [0.900 - 0.900] has 1 net.
[12/08 17:16:56   1333s] ### Time Record (Cell Pin Access) is installed.
[12/08 17:16:56   1333s] ### Time Record (Cell Pin Access) is uninstalled.
[12/08 17:16:56   1333s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[12/08 17:16:56   1333s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/08 17:16:56   1333s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/08 17:16:56   1333s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/08 17:16:56   1333s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/08 17:16:56   1333s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/08 17:16:56   1333s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/08 17:16:56   1333s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/08 17:16:56   1333s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/08 17:16:56   1333s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[12/08 17:16:57   1333s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[12/08 17:16:57   1333s] #Regenerating Ggrids automatically.
[12/08 17:16:57   1333s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[12/08 17:16:57   1333s] #Using automatically generated G-grids.
[12/08 17:16:57   1333s] #Done routing data preparation.
[12/08 17:16:57   1333s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1167.93 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1333s] ### Time Record (Data Preparation) is uninstalled.
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] #Summary of active signal nets routing constraints set by OPT:
[12/08 17:16:57   1333s] #	preferred routing layers      : 0
[12/08 17:16:57   1333s] #	preferred routing layer effort: 0
[12/08 17:16:57   1333s] #	preferred extra space         : 0
[12/08 17:16:57   1333s] #	preferred multi-cut via       : 0
[12/08 17:16:57   1333s] #	avoid detour                  : 0
[12/08 17:16:57   1333s] #	expansion ratio               : 0
[12/08 17:16:57   1333s] #	net priority                  : 0
[12/08 17:16:57   1333s] #	s2s control                   : 0
[12/08 17:16:57   1333s] #	avoid chaining                : 0
[12/08 17:16:57   1333s] #	inst-based stacking via       : 0
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] #Summary of active signal nets routing constraints set by USER:
[12/08 17:16:57   1333s] #	preferred routing layers      : 0
[12/08 17:16:57   1333s] #	preferred routing layer effort     : 0
[12/08 17:16:57   1333s] #	preferred extra space              : 0
[12/08 17:16:57   1333s] #	preferred multi-cut via            : 0
[12/08 17:16:57   1333s] #	avoid detour                       : 0
[12/08 17:16:57   1333s] #	net weight                         : 0
[12/08 17:16:57   1333s] #	avoid chaining                     : 0
[12/08 17:16:57   1333s] #	cell-based stacking via (required) : 0
[12/08 17:16:57   1333s] #	cell-based stacking via (optional) : 0
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] #Start timing driven prevention iteration
[12/08 17:16:57   1333s] ### td_prevention_read_timing_data starts on Thu Dec  8 17:16:57 2022 with memory = 1167.98 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1333s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] #----------------------------------------------------
[12/08 17:16:57   1333s] # Summary of active signal nets routing constraints
[12/08 17:16:57   1333s] #+--------------------------+-----------+
[12/08 17:16:57   1333s] #+--------------------------+-----------+
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] #----------------------------------------------------
[12/08 17:16:57   1333s] #Done timing-driven prevention
[12/08 17:16:57   1333s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.13 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1333s] ### Time Record (Special Wire Merging) is installed.
[12/08 17:16:57   1333s] #Merging special wires: starts on Thu Dec  8 17:16:57 2022 with memory = 1171.24 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1333s] ### Time Record (Special Wire Merging) is uninstalled.
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] #Connectivity extraction summary:
[12/08 17:16:57   1333s] #58 routed net(s) are imported.
[12/08 17:16:57   1333s] #12851 (97.73%) nets are without wires.
[12/08 17:16:57   1333s] #241 nets are fixed|skipped|trivial (not extracted).
[12/08 17:16:57   1333s] #Total number of nets = 13150.
[12/08 17:16:57   1333s] ### Total number of dirty nets = 5.
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] #Finished routing data preparation on Thu Dec  8 17:16:57 2022
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] #Cpu time = 00:00:00
[12/08 17:16:57   1333s] #Elapsed time = 00:00:00
[12/08 17:16:57   1333s] #Increased memory = 0.18 (MB)
[12/08 17:16:57   1333s] #Total memory = 1171.30 (MB)
[12/08 17:16:57   1333s] #Peak memory = 1280.15 (MB)
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] ### Time Record (Global Routing) is installed.
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] #Start global routing on Thu Dec  8 17:16:57 2022
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] #Start global routing initialization on Thu Dec  8 17:16:57 2022
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] #Number of eco nets is 11
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] #Start global routing data preparation on Thu Dec  8 17:16:57 2022
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] ### build_merged_routing_blockage_rect_list starts on Thu Dec  8 17:16:57 2022 with memory = 1171.69 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1333s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1333s] #Start routing resource analysis on Thu Dec  8 17:16:57 2022
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] ### init_is_bin_blocked starts on Thu Dec  8 17:16:57 2022 with memory = 1171.69 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1333s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1333s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Dec  8 17:16:57 2022 with memory = 1173.32 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1333s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1333s] ### adjust_flow_cap starts on Thu Dec  8 17:16:57 2022 with memory = 1173.43 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1333s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1333s] ### adjust_partial_route_blockage starts on Thu Dec  8 17:16:57 2022 with memory = 1173.43 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1333s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1333s] ### set_via_blocked starts on Thu Dec  8 17:16:57 2022 with memory = 1173.43 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1333s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1333s] ### copy_flow starts on Thu Dec  8 17:16:57 2022 with memory = 1173.43 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1333s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1333s] #Routing resource analysis is done on Thu Dec  8 17:16:57 2022
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] ### report_flow_cap starts on Thu Dec  8 17:16:57 2022 with memory = 1173.43 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1333s] #  Resource Analysis:
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/08 17:16:57   1333s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/08 17:16:57   1333s] #  --------------------------------------------------------------
[12/08 17:16:57   1333s] #  Metal1         H        1274           0        7310    67.95%
[12/08 17:16:57   1333s] #  Metal2         V        1225           0        7310     1.70%
[12/08 17:16:57   1333s] #  Metal3         H        1274           0        7310     0.00%
[12/08 17:16:57   1333s] #  Metal4         V        1225           0        7310     1.70%
[12/08 17:16:57   1333s] #  Metal5         H        1274           0        7310     0.00%
[12/08 17:16:57   1333s] #  Metal6         V        1225           0        7310     1.70%
[12/08 17:16:57   1333s] #  Metal7         H        1274           0        7310     0.00%
[12/08 17:16:57   1333s] #  Metal8         V        1225           0        7310     1.70%
[12/08 17:16:57   1333s] #  Metal9         H        1274           0        7310     0.00%
[12/08 17:16:57   1333s] #  Metal10        V         454          35        7310     4.43%
[12/08 17:16:57   1333s] #  Metal11        H         413          96        7310    10.14%
[12/08 17:16:57   1333s] #  --------------------------------------------------------------
[12/08 17:16:57   1333s] #  Total                  12137       2.36%       80410     8.12%
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] #  58 nets (0.44%) with 1 preferred extra spacing.
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] #
[12/08 17:16:57   1333s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1333s] ### analyze_m2_tracks starts on Thu Dec  8 17:16:57 2022 with memory = 1173.43 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1333s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1333s] ### report_initial_resource starts on Thu Dec  8 17:16:57 2022 with memory = 1173.43 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1333s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1333s] ### mark_pg_pins_accessibility starts on Thu Dec  8 17:16:57 2022 with memory = 1173.43 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1333s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1334s] ### set_net_region starts on Thu Dec  8 17:16:57 2022 with memory = 1173.43 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1334s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1334s] #
[12/08 17:16:57   1334s] #Global routing data preparation is done on Thu Dec  8 17:16:57 2022
[12/08 17:16:57   1334s] #
[12/08 17:16:57   1334s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1173.43 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1334s] #
[12/08 17:16:57   1334s] ### prepare_level starts on Thu Dec  8 17:16:57 2022 with memory = 1173.43 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1334s] ### init level 1 starts on Thu Dec  8 17:16:57 2022 with memory = 1173.43 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1334s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1334s] ### Level 1 hgrid = 86 X 85
[12/08 17:16:57   1334s] ### prepare_level_flow starts on Thu Dec  8 17:16:57 2022 with memory = 1173.43 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1334s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1334s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1334s] #
[12/08 17:16:57   1334s] #Global routing initialization is done on Thu Dec  8 17:16:57 2022
[12/08 17:16:57   1334s] #
[12/08 17:16:57   1334s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1173.43 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1334s] #
[12/08 17:16:57   1334s] #Skip 1/3 round for no nets in the round...
[12/08 17:16:57   1334s] #Route nets in 2/3 round...
[12/08 17:16:57   1334s] #start global routing iteration 1...
[12/08 17:16:57   1334s] ### init_flow_edge starts on Thu Dec  8 17:16:57 2022 with memory = 1173.44 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1334s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1334s] ### cal_flow starts on Thu Dec  8 17:16:57 2022 with memory = 1176.76 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1334s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1334s] ### routing at level 1 (topmost level) iter 0
[12/08 17:16:57   1334s] ### measure_qor starts on Thu Dec  8 17:16:57 2022 with memory = 1176.80 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1334s] ### measure_congestion starts on Thu Dec  8 17:16:57 2022 with memory = 1176.80 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1334s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1334s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1334s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1176.80 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1334s] #
[12/08 17:16:57   1334s] #start global routing iteration 2...
[12/08 17:16:57   1334s] ### routing at level 1 (topmost level) iter 1
[12/08 17:16:57   1334s] ### measure_qor starts on Thu Dec  8 17:16:57 2022 with memory = 1176.80 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1334s] ### measure_congestion starts on Thu Dec  8 17:16:57 2022 with memory = 1176.80 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1334s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1334s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[12/08 17:16:57   1334s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1176.80 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1334s] #
[12/08 17:16:57   1334s] #Route nets in 3/3 round...
[12/08 17:16:57   1334s] #start global routing iteration 3...
[12/08 17:16:57   1334s] ### init_flow_edge starts on Thu Dec  8 17:16:57 2022 with memory = 1176.80 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1334s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:16:57   1334s] ### cal_flow starts on Thu Dec  8 17:16:57 2022 with memory = 1177.88 (MB), peak = 1280.15 (MB)
[12/08 17:16:57   1334s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:16:57   1334s] ### routing at level 1 (topmost level) iter 0
[12/08 17:17:07   1344s] ### measure_qor starts on Thu Dec  8 17:17:07 2022 with memory = 1218.44 (MB), peak = 1280.15 (MB)
[12/08 17:17:07   1344s] ### measure_congestion starts on Thu Dec  8 17:17:07 2022 with memory = 1218.44 (MB), peak = 1280.15 (MB)
[12/08 17:17:07   1344s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:07   1344s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:07   1344s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1218.44 (MB), peak = 1280.15 (MB)
[12/08 17:17:07   1344s] #
[12/08 17:17:07   1344s] #start global routing iteration 4...
[12/08 17:17:07   1344s] ### routing at level 1 (topmost level) iter 1
[12/08 17:17:12   1348s] ### measure_qor starts on Thu Dec  8 17:17:12 2022 with memory = 1221.50 (MB), peak = 1280.15 (MB)
[12/08 17:17:12   1348s] ### measure_congestion starts on Thu Dec  8 17:17:12 2022 with memory = 1221.50 (MB), peak = 1280.15 (MB)
[12/08 17:17:12   1348s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:12   1348s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:12   1348s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1221.50 (MB), peak = 1280.15 (MB)
[12/08 17:17:12   1348s] #
[12/08 17:17:12   1348s] ### route_end starts on Thu Dec  8 17:17:12 2022 with memory = 1221.50 (MB), peak = 1280.15 (MB)
[12/08 17:17:12   1348s] #
[12/08 17:17:12   1348s] #Total number of trivial nets (e.g. < 2 pins) = 241 (skipped).
[12/08 17:17:12   1348s] #Total number of routable nets = 12909.
[12/08 17:17:12   1348s] #Total number of nets in the design = 13150.
[12/08 17:17:12   1348s] #
[12/08 17:17:12   1348s] #12862 routable nets have only global wires.
[12/08 17:17:12   1348s] #47 routable nets have only detail routed wires.
[12/08 17:17:12   1348s] #11 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/08 17:17:12   1348s] #47 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/08 17:17:12   1348s] #
[12/08 17:17:12   1348s] #Routed nets constraints summary:
[12/08 17:17:12   1348s] #------------------------------------------------
[12/08 17:17:12   1348s] #        Rules   Pref Extra Space   Unconstrained  
[12/08 17:17:12   1348s] #------------------------------------------------
[12/08 17:17:12   1348s] #      Default                 11           12851  
[12/08 17:17:12   1348s] #------------------------------------------------
[12/08 17:17:12   1348s] #        Total                 11           12851  
[12/08 17:17:12   1348s] #------------------------------------------------
[12/08 17:17:12   1348s] #
[12/08 17:17:12   1348s] #Routing constraints summary of the whole design:
[12/08 17:17:12   1348s] #------------------------------------------------
[12/08 17:17:12   1348s] #        Rules   Pref Extra Space   Unconstrained  
[12/08 17:17:12   1348s] #------------------------------------------------
[12/08 17:17:12   1348s] #      Default                 58           12851  
[12/08 17:17:12   1348s] #------------------------------------------------
[12/08 17:17:12   1348s] #        Total                 58           12851  
[12/08 17:17:12   1348s] #------------------------------------------------
[12/08 17:17:12   1348s] #
[12/08 17:17:12   1348s] ### cal_base_flow starts on Thu Dec  8 17:17:12 2022 with memory = 1221.50 (MB), peak = 1280.15 (MB)
[12/08 17:17:12   1348s] ### init_flow_edge starts on Thu Dec  8 17:17:12 2022 with memory = 1221.50 (MB), peak = 1280.15 (MB)
[12/08 17:17:12   1348s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:12   1348s] ### cal_flow starts on Thu Dec  8 17:17:12 2022 with memory = 1224.43 (MB), peak = 1280.15 (MB)
[12/08 17:17:12   1348s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:12   1348s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:12   1348s] ### report_overcon starts on Thu Dec  8 17:17:12 2022 with memory = 1224.43 (MB), peak = 1280.15 (MB)
[12/08 17:17:12   1348s] #
[12/08 17:17:12   1348s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/08 17:17:12   1348s] #
[12/08 17:17:12   1348s] #                 OverCon       OverCon       OverCon          
[12/08 17:17:12   1348s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/08 17:17:12   1348s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[12/08 17:17:12   1348s] #  --------------------------------------------------------------------------
[12/08 17:17:12   1348s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.55  
[12/08 17:17:12   1348s] #  Metal2       10(0.14%)      8(0.11%)      2(0.03%)   (0.27%)     0.45  
[12/08 17:17:12   1348s] #  Metal3        4(0.05%)      0(0.00%)      0(0.00%)   (0.05%)     0.43  
[12/08 17:17:12   1348s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.26  
[12/08 17:17:12   1348s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.16  
[12/08 17:17:12   1348s] #  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.07  
[12/08 17:17:12   1348s] #  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.01  
[12/08 17:17:12   1348s] #  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.04  
[12/08 17:17:12   1348s] #  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[12/08 17:17:12   1348s] #  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/08 17:17:12   1348s] #  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/08 17:17:12   1348s] #  --------------------------------------------------------------------------
[12/08 17:17:12   1348s] #     Total     14(0.02%)      8(0.01%)      2(0.00%)   (0.03%)
[12/08 17:17:12   1348s] #
[12/08 17:17:12   1348s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[12/08 17:17:12   1348s] #  Overflow after GR: 0.01% H + 0.03% V
[12/08 17:17:12   1348s] #
[12/08 17:17:12   1348s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:12   1348s] ### cal_base_flow starts on Thu Dec  8 17:17:12 2022 with memory = 1224.43 (MB), peak = 1280.15 (MB)
[12/08 17:17:12   1348s] ### init_flow_edge starts on Thu Dec  8 17:17:12 2022 with memory = 1224.43 (MB), peak = 1280.15 (MB)
[12/08 17:17:12   1348s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:12   1348s] ### cal_flow starts on Thu Dec  8 17:17:12 2022 with memory = 1224.43 (MB), peak = 1280.15 (MB)
[12/08 17:17:12   1348s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:12   1348s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:12   1348s] ### export_cong_map starts on Thu Dec  8 17:17:12 2022 with memory = 1224.43 (MB), peak = 1280.15 (MB)
[12/08 17:17:12   1348s] ### PDZT_Export::export_cong_map starts on Thu Dec  8 17:17:12 2022 with memory = 1224.60 (MB), peak = 1280.15 (MB)
[12/08 17:17:12   1348s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:12   1348s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:12   1348s] ### import_cong_map starts on Thu Dec  8 17:17:12 2022 with memory = 1224.60 (MB), peak = 1280.15 (MB)
[12/08 17:17:12   1348s] #Hotspot report including placement blocked areas
[12/08 17:17:12   1348s] OPERPROF: Starting HotSpotCal at level 1, MEM:1517.6M
[12/08 17:17:12   1348s] [hotspot] +------------+---------------+---------------+
[12/08 17:17:12   1348s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[12/08 17:17:12   1348s] [hotspot] +------------+---------------+---------------+
[12/08 17:17:12   1348s] [hotspot] |   Metal1(H)   |        796.00 |        796.00 |
[12/08 17:17:12   1348s] [hotspot] |   Metal2(V)   |          0.00 |          0.00 |
[12/08 17:17:12   1348s] [hotspot] |   Metal3(H)   |          0.00 |          0.00 |
[12/08 17:17:12   1348s] [hotspot] |   Metal4(V)   |          0.00 |          0.00 |
[12/08 17:17:12   1348s] [hotspot] |   Metal5(H)   |          0.00 |          0.00 |
[12/08 17:17:12   1348s] [hotspot] |   Metal6(V)   |          0.00 |          0.00 |
[12/08 17:17:12   1348s] [hotspot] |   Metal7(H)   |          0.00 |          0.00 |
[12/08 17:17:12   1348s] [hotspot] |   Metal8(V)   |          0.00 |          0.00 |
[12/08 17:17:12   1348s] [hotspot] |   Metal9(H)   |          0.00 |          0.00 |
[12/08 17:17:12   1348s] [hotspot] |   Metal10(V)   |          0.00 |          0.00 |
[12/08 17:17:12   1348s] [hotspot] |   Metal11(H)   |          0.00 |          0.00 |
[12/08 17:17:12   1348s] [hotspot] +------------+---------------+---------------+
[12/08 17:17:12   1348s] [hotspot] |   worst    |(Metal1   796.00 |(Metal1   796.00 |
[12/08 17:17:12   1348s] [hotspot] +------------+---------------+---------------+
[12/08 17:17:12   1348s] [hotspot] | all layers |          0.00 |          0.00 |
[12/08 17:17:12   1348s] [hotspot] +------------+---------------+---------------+
[12/08 17:17:12   1348s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/08 17:17:12   1348s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[12/08 17:17:12   1348s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/08 17:17:12   1348s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.030, MEM:1517.6M
[12/08 17:17:12   1348s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:12   1348s] ### update starts on Thu Dec  8 17:17:12 2022 with memory = 1224.60 (MB), peak = 1280.15 (MB)
[12/08 17:17:12   1348s] #Complete Global Routing.
[12/08 17:17:12   1348s] #Total number of nets with non-default rule or having extra spacing = 58
[12/08 17:17:12   1348s] #Total wire length = 212595 um.
[12/08 17:17:12   1348s] #Total half perimeter of net bounding box = 189015 um.
[12/08 17:17:12   1348s] #Total wire length on LAYER Metal1 = 131 um.
[12/08 17:17:12   1348s] #Total wire length on LAYER Metal2 = 44569 um.
[12/08 17:17:12   1348s] #Total wire length on LAYER Metal3 = 71106 um.
[12/08 17:17:12   1348s] #Total wire length on LAYER Metal4 = 46498 um.
[12/08 17:17:12   1348s] #Total wire length on LAYER Metal5 = 41985 um.
[12/08 17:17:12   1348s] #Total wire length on LAYER Metal6 = 6687 um.
[12/08 17:17:12   1348s] #Total wire length on LAYER Metal7 = 1183 um.
[12/08 17:17:12   1348s] #Total wire length on LAYER Metal8 = 74 um.
[12/08 17:17:12   1348s] #Total wire length on LAYER Metal9 = 322 um.
[12/08 17:17:12   1348s] #Total wire length on LAYER Metal10 = 0 um.
[12/08 17:17:12   1348s] #Total wire length on LAYER Metal11 = 40 um.
[12/08 17:17:12   1348s] #Total number of vias = 86150
[12/08 17:17:12   1348s] #Up-Via Summary (total 86150):
[12/08 17:17:12   1348s] #           
[12/08 17:17:12   1348s] #-----------------------
[12/08 17:17:12   1348s] # Metal1          42924
[12/08 17:17:12   1348s] # Metal2          28828
[12/08 17:17:12   1348s] # Metal3           9738
[12/08 17:17:12   1348s] # Metal4           3985
[12/08 17:17:12   1348s] # Metal5            566
[12/08 17:17:12   1348s] # Metal6             78
[12/08 17:17:12   1348s] # Metal7             14
[12/08 17:17:12   1348s] # Metal8             11
[12/08 17:17:12   1348s] # Metal9              3
[12/08 17:17:12   1348s] # Metal10             3
[12/08 17:17:12   1348s] #-----------------------
[12/08 17:17:12   1348s] #                 86150 
[12/08 17:17:12   1348s] #
[12/08 17:17:12   1348s] #Total number of involved regular nets 1837
[12/08 17:17:12   1348s] #Maximum src to sink distance  332.8
[12/08 17:17:12   1348s] #Average of max src_to_sink distance  50.3
[12/08 17:17:12   1348s] #Average of ave src_to_sink distance  32.1
[12/08 17:17:12   1348s] #Total number of involved priority nets 11
[12/08 17:17:12   1348s] #Maximum src to sink distance for priority net 92.6
[12/08 17:17:12   1348s] #Average of max src_to_sink distance for priority net 52.0
[12/08 17:17:12   1348s] #Average of ave src_to_sink distance for priority net 27.3
[12/08 17:17:12   1348s] ### update cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:12   1348s] ### report_overcon starts on Thu Dec  8 17:17:12 2022 with memory = 1225.02 (MB), peak = 1280.15 (MB)
[12/08 17:17:12   1348s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:12   1348s] ### report_overcon starts on Thu Dec  8 17:17:12 2022 with memory = 1225.02 (MB), peak = 1280.15 (MB)
[12/08 17:17:12   1348s] #Max overcon = 3 tracks.
[12/08 17:17:12   1348s] #Total overcon = 0.03%.
[12/08 17:17:12   1348s] #Worst layer Gcell overcon rate = 0.05%.
[12/08 17:17:12   1348s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:12   1348s] ### route_end cpu:00:00:00, real:00:00:01, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:12   1348s] #
[12/08 17:17:12   1348s] #Global routing statistics:
[12/08 17:17:12   1348s] #Cpu time = 00:00:15
[12/08 17:17:12   1348s] #Elapsed time = 00:00:16
[12/08 17:17:12   1348s] #Increased memory = 53.70 (MB)
[12/08 17:17:12   1348s] #Total memory = 1225.02 (MB)
[12/08 17:17:12   1348s] #Peak memory = 1280.15 (MB)
[12/08 17:17:12   1348s] #
[12/08 17:17:12   1348s] #Finished global routing on Thu Dec  8 17:17:12 2022
[12/08 17:17:12   1348s] #
[12/08 17:17:12   1348s] #
[12/08 17:17:12   1348s] ### Time Record (Global Routing) is uninstalled.
[12/08 17:17:12   1349s] ### Time Record (Track Assignment) is installed.
[12/08 17:17:12   1349s] ### Time Record (Track Assignment) is uninstalled.
[12/08 17:17:12   1349s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1206.33 (MB), peak = 1280.15 (MB)
[12/08 17:17:12   1349s] ### Time Record (Track Assignment) is installed.
[12/08 17:17:12   1349s] #Start Track Assignment.
[12/08 17:17:14   1350s] #Done with 19372 horizontal wires in 1 hboxes and 18268 vertical wires in 1 hboxes.
[12/08 17:17:16   1352s] #Done with 4567 horizontal wires in 1 hboxes and 4373 vertical wires in 1 hboxes.
[12/08 17:17:16   1352s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[12/08 17:17:16   1352s] #
[12/08 17:17:16   1352s] #Track assignment summary:
[12/08 17:17:16   1352s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/08 17:17:16   1352s] #------------------------------------------------------------------------
[12/08 17:17:16   1352s] # Metal1       139.92 	  0.00%  	  0.00% 	  0.00%
[12/08 17:17:16   1352s] # Metal2     43455.32 	  0.09%  	  0.00% 	  0.00%
[12/08 17:17:16   1352s] # Metal3     65601.67 	  0.17%  	  0.00% 	  0.01%
[12/08 17:17:16   1352s] # Metal4     42611.54 	  0.03%  	  0.00% 	  0.00%
[12/08 17:17:16   1352s] # Metal5     41854.59 	  0.01%  	  0.00% 	  0.00%
[12/08 17:17:16   1352s] # Metal6      6663.57 	  0.00%  	  0.00% 	  0.00%
[12/08 17:17:16   1352s] # Metal7      1192.38 	  0.00%  	  0.00% 	  0.00%
[12/08 17:17:16   1352s] # Metal8        74.41 	  0.00%  	  0.00% 	  0.00%
[12/08 17:17:16   1352s] # Metal9       321.51 	  0.00%  	  0.00% 	  0.00%
[12/08 17:17:16   1352s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[12/08 17:17:16   1352s] # Metal11       40.35 	  0.00%  	  0.00% 	  0.00%
[12/08 17:17:16   1352s] #------------------------------------------------------------------------
[12/08 17:17:16   1352s] # All      201955.25  	  0.08% 	  0.00% 	  0.00%
[12/08 17:17:16   1352s] #Complete Track Assignment.
[12/08 17:17:16   1352s] #Total number of nets with non-default rule or having extra spacing = 58
[12/08 17:17:16   1352s] #Total wire length = 223582 um.
[12/08 17:17:16   1352s] #Total half perimeter of net bounding box = 189015 um.
[12/08 17:17:16   1352s] #Total wire length on LAYER Metal1 = 8290 um.
[12/08 17:17:16   1352s] #Total wire length on LAYER Metal2 = 43580 um.
[12/08 17:17:16   1352s] #Total wire length on LAYER Metal3 = 74224 um.
[12/08 17:17:16   1352s] #Total wire length on LAYER Metal4 = 46597 um.
[12/08 17:17:16   1352s] #Total wire length on LAYER Metal5 = 42513 um.
[12/08 17:17:16   1352s] #Total wire length on LAYER Metal6 = 6726 um.
[12/08 17:17:16   1352s] #Total wire length on LAYER Metal7 = 1213 um.
[12/08 17:17:16   1352s] #Total wire length on LAYER Metal8 = 74 um.
[12/08 17:17:16   1352s] #Total wire length on LAYER Metal9 = 326 um.
[12/08 17:17:16   1352s] #Total wire length on LAYER Metal10 = 0 um.
[12/08 17:17:16   1352s] #Total wire length on LAYER Metal11 = 40 um.
[12/08 17:17:16   1352s] #Total number of vias = 86150
[12/08 17:17:16   1352s] #Up-Via Summary (total 86150):
[12/08 17:17:16   1352s] #           
[12/08 17:17:16   1352s] #-----------------------
[12/08 17:17:16   1352s] # Metal1          42924
[12/08 17:17:16   1352s] # Metal2          28828
[12/08 17:17:16   1352s] # Metal3           9738
[12/08 17:17:16   1352s] # Metal4           3985
[12/08 17:17:16   1352s] # Metal5            566
[12/08 17:17:16   1352s] # Metal6             78
[12/08 17:17:16   1352s] # Metal7             14
[12/08 17:17:16   1352s] # Metal8             11
[12/08 17:17:16   1352s] # Metal9              3
[12/08 17:17:16   1352s] # Metal10             3
[12/08 17:17:16   1352s] #-----------------------
[12/08 17:17:16   1352s] #                 86150 
[12/08 17:17:16   1352s] #
[12/08 17:17:16   1352s] ### Time Record (Track Assignment) is uninstalled.
[12/08 17:17:16   1352s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1216.55 (MB), peak = 1280.15 (MB)
[12/08 17:17:16   1352s] #
[12/08 17:17:16   1352s] #number of short segments in preferred routing layers
[12/08 17:17:16   1352s] #	Metal3    Total 
[12/08 17:17:16   1352s] #	1         1         
[12/08 17:17:16   1352s] #
[12/08 17:17:16   1352s] #Start post global route fixing for timing critical nets ...
[12/08 17:17:16   1352s] #
[12/08 17:17:16   1352s] ### update_timing_after_routing starts on Thu Dec  8 17:17:16 2022 with memory = 1217.05 (MB), peak = 1280.15 (MB)
[12/08 17:17:16   1352s] ### Time Record (Timing Data Generation) is installed.
[12/08 17:17:16   1352s] #* Updating design timing data...
[12/08 17:17:16   1352s] #Extracting RC...
[12/08 17:17:16   1352s] Un-suppress "**WARN ..." messages.
[12/08 17:17:16   1352s] #
[12/08 17:17:16   1352s] #Start tQuantus RC extraction...
[12/08 17:17:16   1352s] #Extract in track assign mode
[12/08 17:17:16   1352s] #Start building rc corner(s)...
[12/08 17:17:16   1352s] #Number of RC Corner = 1
[12/08 17:17:16   1352s] #Corner default_emulate_rc_corner /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
[12/08 17:17:16   1352s] #METAL_1 -> Metal1 (1)
[12/08 17:17:16   1352s] #METAL_2 -> Metal2 (2)
[12/08 17:17:16   1352s] #METAL_3 -> Metal3 (3)
[12/08 17:17:16   1352s] #METAL_4 -> Metal4 (4)
[12/08 17:17:16   1352s] #METAL_5 -> Metal5 (5)
[12/08 17:17:16   1352s] #METAL_6 -> Metal6 (6)
[12/08 17:17:16   1352s] #METAL_7 -> Metal7 (7)
[12/08 17:17:16   1352s] #METAL_8 -> Metal8 (8)
[12/08 17:17:16   1352s] #METAL_9 -> Metal9 (9)
[12/08 17:17:16   1352s] #METAL_10 -> Metal10 (10)
[12/08 17:17:16   1352s] #METAL_11 -> Metal11 (11)
[12/08 17:17:17   1352s] #SADV_On
[12/08 17:17:17   1352s] # Corner(s) : 
[12/08 17:17:17   1352s] #default_emulate_rc_corner [125.00]
[12/08 17:17:19   1354s] # Corner id: 0
[12/08 17:17:19   1354s] # Layout Scale: 1.000000
[12/08 17:17:19   1354s] # Has Metal Fill model: yes
[12/08 17:17:19   1354s] # Temperature was set
[12/08 17:17:19   1354s] # Temperature : 125.000000
[12/08 17:17:19   1354s] # Ref. Temp   : 25.000000
[12/08 17:17:19   1354s] #SADV_Off
[12/08 17:17:19   1354s] #total pattern=286 [11, 792]
[12/08 17:17:19   1354s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/08 17:17:19   1354s] #found CAPMODEL /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[12/08 17:17:19   1354s] #found RESMODEL /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
[12/08 17:17:20   1354s] #number model r/c [1,1] [11,792] read
[12/08 17:17:21   1354s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:05, memory = 1220.70 (MB), peak = 1280.15 (MB)
[12/08 17:17:23   1356s] ### Time Record (Track Assignment) is installed.
[12/08 17:17:23   1356s] ### Time Record (Track Assignment) is uninstalled.
[12/08 17:17:23   1356s] ### Time Record (Track Assignment) is installed.
[12/08 17:17:23   1356s] #
[12/08 17:17:23   1356s] #Start Post Track Assignment Wire Spread.
[12/08 17:17:24   1357s] #Done with 5354 horizontal wires in 1 hboxes and 5105 vertical wires in 1 hboxes.
[12/08 17:17:24   1357s] #Complete Post Track Assignment Wire Spread.
[12/08 17:17:24   1357s] #
[12/08 17:17:24   1357s] ### Time Record (Track Assignment) is uninstalled.
[12/08 17:17:25   1357s] #Length limit = 200 pitches
[12/08 17:17:25   1357s] #opt mode = 2
[12/08 17:17:25   1358s] #Init Design Signature = -1892805479
[12/08 17:17:25   1358s] #Start generate extraction boxes.
[12/08 17:17:25   1358s] #
[12/08 17:17:25   1358s] #Extract using 30 x 30 Hboxes
[12/08 17:17:25   1358s] #4x4 initial hboxes
[12/08 17:17:25   1358s] #Use area based hbox pruning.
[12/08 17:17:25   1358s] #0/0 hboxes pruned.
[12/08 17:17:25   1358s] #Complete generating extraction boxes.
[12/08 17:17:25   1358s] #Extract 9 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
[12/08 17:17:25   1358s] #Process 0 special clock nets for rc extraction
[12/08 17:17:25   1358s] #0 temporary NDR added
[12/08 17:17:25   1358s] #Total 12908 nets were built. 365 nodes added to break long wires. 0 net(s) have incomplete routes.
[12/08 17:17:30   1362s] #Run Statistics for Extraction:
[12/08 17:17:30   1362s] #   Cpu time = 00:00:05, elapsed time = 00:00:05 .
[12/08 17:17:30   1362s] #   Increased memory =    62.36 (MB), total memory =  1268.58 (MB), peak memory =  1280.15 (MB)
[12/08 17:17:30   1362s] #
[12/08 17:17:30   1362s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[12/08 17:17:30   1362s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.78 (MB), peak = 1280.15 (MB)
[12/08 17:17:30   1362s] #RC Statistics: 56535 Res, 36498 Ground Cap, 5689 XCap (Edge to Edge)
[12/08 17:17:30   1362s] #RC V/H edge ratio: 0.48, Avg V/H Edge Length: 3698.07 (37334), Avg L-Edge Length: 13742.10 (10767)
[12/08 17:17:30   1362s] #Start writing rcdb into /tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_QHh0e2.rcdb.d
[12/08 17:17:35   1363s] #Finish writing rcdb with 81630 nodes, 68722 edges, and 13280 xcaps
[12/08 17:17:35   1363s] #365 inserted nodes are removed
[12/08 17:17:35   1363s] ### Time Record (Track Assignment) is installed.
[12/08 17:17:35   1363s] ### Time Record (Track Assignment) is uninstalled.
[12/08 17:17:35   1363s] ### Time Record (Track Assignment) is installed.
[12/08 17:17:35   1363s] #Remove Post Track Assignment Wire Spread
[12/08 17:17:35   1363s] ### Time Record (Track Assignment) is uninstalled.
[12/08 17:17:35   1363s] Restoring parasitic data from file '/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_QHh0e2.rcdb.d' ...
[12/08 17:17:35   1363s] Opening parasitic data file '/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_QHh0e2.rcdb.d' for reading (mem: 1583.324M)
[12/08 17:17:35   1363s] Reading RCDB with compressed RC data.
[12/08 17:17:35   1363s] Opening parasitic data file '/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_QHh0e2.rcdb.d' for content verification (mem: 1583.324M)
[12/08 17:17:35   1363s] Reading RCDB with compressed RC data.
[12/08 17:17:35   1363s] Closing parasitic data file '/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_QHh0e2.rcdb.d': 0 access done (mem: 1583.324M)
[12/08 17:17:35   1363s] Closing parasitic data file '/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_QHh0e2.rcdb.d': 0 access done (mem: 1583.324M)
[12/08 17:17:35   1363s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1583.324M)
[12/08 17:17:35   1363s] Following multi-corner parasitics specified:
[12/08 17:17:35   1363s] 	/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_QHh0e2.rcdb.d (rcdb)
[12/08 17:17:35   1363s] Opening parasitic data file '/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_QHh0e2.rcdb.d' for reading (mem: 1583.324M)
[12/08 17:17:35   1363s] Reading RCDB with compressed RC data.
[12/08 17:17:35   1363s] 		Cell picorv32 has rcdb /tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_QHh0e2.rcdb.d specified
[12/08 17:17:35   1363s] Cell picorv32, hinst 
[12/08 17:17:35   1363s] processing rcdb (/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_QHh0e2.rcdb.d) for hinst (top) of cell (picorv32);
[12/08 17:17:35   1363s] Closing parasitic data file '/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_QHh0e2.rcdb.d': 0 access done (mem: 1583.324M)
[12/08 17:17:35   1363s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1559.324M)
[12/08 17:17:35   1363s] Opening parasitic data file '/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/picorv32_94791_rnOacu.rcdb.d/picorv32.rcdb.d' for reading (mem: 1559.324M)
[12/08 17:17:35   1363s] Reading RCDB with compressed RC data.
[12/08 17:17:44   1372s] Closing parasitic data file '/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/picorv32_94791_rnOacu.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 1559.324M)
[12/08 17:17:44   1372s] Lumped Parasitic Loading Completed (total cpu=0:00:08.8, real=0:00:09.0, current mem=1559.324M)
[12/08 17:17:44   1372s] Done read_parasitics... (cpu: 0:00:09.1 real: 0:00:09.0 mem: 1559.324M)
[12/08 17:17:44   1372s] #
[12/08 17:17:44   1372s] #Restore RCDB.
[12/08 17:17:44   1372s] ### Time Record (Track Assignment) is installed.
[12/08 17:17:44   1372s] ### Time Record (Track Assignment) is uninstalled.
[12/08 17:17:44   1372s] ### Time Record (Track Assignment) is installed.
[12/08 17:17:44   1372s] #Remove Post Track Assignment Wire Spread
[12/08 17:17:44   1372s] ### Time Record (Track Assignment) is uninstalled.
[12/08 17:17:44   1372s] #Final Design Signature = -156039703
[12/08 17:17:44   1372s] #
[12/08 17:17:44   1372s] #Complete tQuantus RC extraction.
[12/08 17:17:44   1372s] #Cpu time = 00:00:20
[12/08 17:17:44   1372s] #Elapsed time = 00:00:28
[12/08 17:17:44   1372s] #Increased memory = 4.57 (MB)
[12/08 17:17:44   1372s] #Total memory = 1221.62 (MB)
[12/08 17:17:44   1372s] #Peak memory = 1280.15 (MB)
[12/08 17:17:44   1372s] #
[12/08 17:17:44   1372s] Un-suppress "**WARN ..." messages.
[12/08 17:17:44   1372s] #RC Extraction Completed...
[12/08 17:17:44   1372s] ### update_timing starts on Thu Dec  8 17:17:44 2022 with memory = 1221.62 (MB), peak = 1280.15 (MB)
[12/08 17:17:44   1372s] ### generate_timing_data starts on Thu Dec  8 17:17:44 2022 with memory = 1221.62 (MB), peak = 1280.15 (MB)
[12/08 17:17:44   1372s] #Reporting timing...
[12/08 17:17:44   1373s] ### report_timing starts on Thu Dec  8 17:17:44 2022 with memory = 1243.12 (MB), peak = 1280.15 (MB)
[12/08 17:17:45   1373s] End AAE Lib Interpolated Model. (MEM=1591.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 17:17:45   1373s] Opening parasitic data file '/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/picorv32_94791_rnOacu.rcdb.d/picorv32.rcdb.d' for reading (mem: 1591.809M)
[12/08 17:17:45   1373s] Reading RCDB with compressed RC data.
[12/08 17:17:45   1373s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1593.8M)
[12/08 17:17:49   1378s] Total number of fetched objects 12911
[12/08 17:17:49   1378s] AAE_INFO-618: Total number of nets in the design is 13150,  100.0 percent of the nets selected for SI analysis
[12/08 17:17:49   1378s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/08 17:17:49   1378s] End delay calculation. (MEM=1641.49 CPU=0:00:04.1 REAL=0:00:04.0)
[12/08 17:17:51   1380s] End AAE Lib Interpolated Model. (MEM=1616.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 17:17:51   1380s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 28. 
[12/08 17:17:51   1380s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 12911. 
[12/08 17:17:51   1380s] Total number of fetched objects 12911
[12/08 17:17:51   1380s] AAE_INFO-618: Total number of nets in the design is 13150,  0.4 percent of the nets selected for SI analysis
[12/08 17:17:51   1380s] End delay calculation. (MEM=1623.77 CPU=0:00:00.2 REAL=0:00:00.0)
[12/08 17:17:52   1380s] ### report_timing cpu:00:00:08, real:00:00:08, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:52   1380s] #Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 10.00
[12/08 17:17:52   1380s] #Stage 1: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1276.16 (MB), peak = 1309.78 (MB)
[12/08 17:17:52   1380s] #Library Standard Delay: 41.60ps
[12/08 17:17:52   1380s] #Slack threshold: 0.00ps
[12/08 17:17:52   1380s] ### generate_cdm_net_timing starts on Thu Dec  8 17:17:52 2022 with memory = 1276.16 (MB), peak = 1309.78 (MB)
[12/08 17:17:52   1381s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:52   1381s] #*** Analyzed 0 timing critical paths
[12/08 17:17:52   1381s] ### get_cap_violations starts on Thu Dec  8 17:17:52 2022 with memory = 1276.45 (MB), peak = 1309.78 (MB)
[12/08 17:17:53   1381s] ### get_cap_violations cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:53   1381s] ### get_max_trans_slack starts on Thu Dec  8 17:17:53 2022 with memory = 1276.37 (MB), peak = 1309.78 (MB)
[12/08 17:17:53   1381s] ### get_max_trans_slack cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:53   1381s] #Stage 2: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1276.37 (MB), peak = 1309.78 (MB)
[12/08 17:17:53   1381s] ### Use bna from skp: 0
[12/08 17:17:53   1381s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1276.37 (MB), peak = 1309.78 (MB)
[12/08 17:17:53   1381s] ### cache starts on Thu Dec  8 17:17:53 2022 with memory = 1276.37 (MB), peak = 1309.78 (MB)
[12/08 17:17:53   1382s] ### cache cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:53   1382s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[12/08 17:17:55   1383s] Worst slack reported in the design = 9.081684 (late)
[12/08 17:17:55   1383s] *** writeDesignTiming (0:00:01.5) ***
[12/08 17:17:55   1383s] #Stage 4: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1276.61 (MB), peak = 1309.78 (MB)
[12/08 17:17:55   1383s] Un-suppress "**WARN ..." messages.
[12/08 17:17:55   1383s] ### generate_timing_data cpu:00:00:11, real:00:00:11, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:55   1383s] ### run_free_timing_graph starts on Thu Dec  8 17:17:55 2022 with memory = 1276.61 (MB), peak = 1309.78 (MB)
[12/08 17:17:56   1384s] ### run_free_timing_graph cpu:00:00:00, real:00:00:01, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:56   1384s] ### run_build_timing_graph starts on Thu Dec  8 17:17:56 2022 with memory = 1256.07 (MB), peak = 1309.78 (MB)
[12/08 17:17:56   1384s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:56   1384s] #Number of victim nets: 0
[12/08 17:17:56   1384s] #Number of aggressor nets: 0
[12/08 17:17:56   1384s] #Number of weak nets: 0
[12/08 17:17:56   1384s] #Number of critical nets: 0
[12/08 17:17:56   1384s] #	level 1 [   0.0, -1000.0]: 0 nets
[12/08 17:17:56   1384s] #	level 2 [   0.0, -1000.0]: 0 nets
[12/08 17:17:56   1384s] #	level 3 [   0.0, -1000.0]: 0 nets
[12/08 17:17:56   1384s] #Total number of nets: 12908
[12/08 17:17:56   1384s] ### update_timing cpu:00:00:12, real:00:00:12, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:56   1384s] ### Time Record (Timing Data Generation) is uninstalled.
[12/08 17:17:56   1384s] ### update_timing_after_routing cpu:00:00:32, real:00:00:40, mem:1.2 GB, peak:1.3 GB
[12/08 17:17:56   1384s] #Total number of significant detoured timing critical nets is 0
[12/08 17:17:56   1384s] #Total number of selected detoured timing critical nets is 0
[12/08 17:17:56   1384s] #
[12/08 17:17:56   1384s] #----------------------------------------------------
[12/08 17:17:56   1384s] # Summary of active signal nets routing constraints
[12/08 17:17:56   1384s] #+--------------------------+-----------+
[12/08 17:17:56   1384s] #+--------------------------+-----------+
[12/08 17:17:56   1384s] #
[12/08 17:17:56   1384s] #----------------------------------------------------
[12/08 17:17:56   1384s] ### Time Record (Track Assignment) is installed.
[12/08 17:17:56   1384s] ### Time Record (Track Assignment) is uninstalled.
[12/08 17:17:56   1384s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1223.53 (MB), peak = 1309.78 (MB)
[12/08 17:17:56   1384s] #* Importing design timing data...
[12/08 17:17:56   1384s] #Number of victim nets: 0
[12/08 17:17:56   1384s] #Number of aggressor nets: 0
[12/08 17:17:56   1384s] #Number of weak nets: 0
[12/08 17:17:56   1384s] #Number of critical nets: 0
[12/08 17:17:56   1384s] #	level 1 [   0.0, -1000.0]: 0 nets
[12/08 17:17:56   1384s] #	level 2 [   0.0, -1000.0]: 0 nets
[12/08 17:17:56   1384s] #	level 3 [   0.0, -1000.0]: 0 nets
[12/08 17:17:56   1384s] #Total number of nets: 12908
[12/08 17:17:56   1384s] ### Time Record (Track Assignment) is installed.
[12/08 17:17:56   1384s] #
[12/08 17:17:56   1384s] #timing driven effort level: 3
[12/08 17:17:56   1384s] #Start Track Assignment With Timing Driven.
[12/08 17:17:57   1385s] #Done with 624 horizontal wires in 1 hboxes and 681 vertical wires in 1 hboxes.
[12/08 17:17:58   1386s] #Done with 110 horizontal wires in 1 hboxes and 186 vertical wires in 1 hboxes.
[12/08 17:17:59   1387s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[12/08 17:17:59   1387s] #
[12/08 17:17:59   1387s] #Track assignment summary:
[12/08 17:17:59   1387s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/08 17:17:59   1387s] #------------------------------------------------------------------------
[12/08 17:17:59   1387s] # Metal1       139.72 	  0.00%  	  0.00% 	  0.00%
[12/08 17:17:59   1387s] # Metal2     43424.75 	  0.03%  	  0.00% 	  0.00%
[12/08 17:17:59   1387s] # Metal3     65607.31 	  0.13%  	  0.00% 	  0.01%
[12/08 17:17:59   1387s] # Metal4     42594.32 	  0.02%  	  0.00% 	  0.00%
[12/08 17:17:59   1387s] # Metal5     41839.76 	  0.01%  	  0.00% 	  0.00%
[12/08 17:17:59   1387s] # Metal6      6664.36 	  0.00%  	  0.00% 	  0.00%
[12/08 17:17:59   1387s] # Metal7      1192.38 	  0.00%  	  0.00% 	  0.00%
[12/08 17:17:59   1387s] # Metal8        74.41 	  0.00%  	  0.00% 	  0.00%
[12/08 17:17:59   1387s] # Metal9       321.51 	  0.00%  	  0.00% 	  0.00%
[12/08 17:17:59   1387s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[12/08 17:17:59   1387s] # Metal11       40.35 	  0.00%  	  0.00% 	  0.00%
[12/08 17:17:59   1387s] #------------------------------------------------------------------------
[12/08 17:17:59   1387s] # All      201898.86  	  0.05% 	  0.00% 	  0.00%
[12/08 17:17:59   1387s] #Complete Track Assignment With Timing Driven.
[12/08 17:17:59   1387s] #Total number of nets with non-default rule or having extra spacing = 58
[12/08 17:17:59   1387s] #Total wire length = 223514 um.
[12/08 17:17:59   1387s] #Total half perimeter of net bounding box = 189015 um.
[12/08 17:17:59   1387s] #Total wire length on LAYER Metal1 = 8687 um.
[12/08 17:17:59   1387s] #Total wire length on LAYER Metal2 = 43732 um.
[12/08 17:17:59   1387s] #Total wire length on LAYER Metal3 = 73933 um.
[12/08 17:17:59   1387s] #Total wire length on LAYER Metal4 = 46408 um.
[12/08 17:17:59   1387s] #Total wire length on LAYER Metal5 = 42402 um.
[12/08 17:17:59   1387s] #Total wire length on LAYER Metal6 = 6703 um.
[12/08 17:17:59   1387s] #Total wire length on LAYER Metal7 = 1210 um.
[12/08 17:17:59   1387s] #Total wire length on LAYER Metal8 = 74 um.
[12/08 17:17:59   1387s] #Total wire length on LAYER Metal9 = 326 um.
[12/08 17:17:59   1387s] #Total wire length on LAYER Metal10 = 0 um.
[12/08 17:17:59   1387s] #Total wire length on LAYER Metal11 = 40 um.
[12/08 17:17:59   1387s] #Total number of vias = 86150
[12/08 17:17:59   1387s] #Up-Via Summary (total 86150):
[12/08 17:17:59   1387s] #           
[12/08 17:17:59   1387s] #-----------------------
[12/08 17:17:59   1387s] # Metal1          42924
[12/08 17:17:59   1387s] # Metal2          28828
[12/08 17:17:59   1387s] # Metal3           9738
[12/08 17:17:59   1387s] # Metal4           3985
[12/08 17:17:59   1387s] # Metal5            566
[12/08 17:17:59   1387s] # Metal6             78
[12/08 17:17:59   1387s] # Metal7             14
[12/08 17:17:59   1387s] # Metal8             11
[12/08 17:17:59   1387s] # Metal9              3
[12/08 17:17:59   1387s] # Metal10             3
[12/08 17:17:59   1387s] #-----------------------
[12/08 17:17:59   1387s] #                 86150 
[12/08 17:17:59   1387s] #
[12/08 17:17:59   1387s] ### Time Record (Track Assignment) is uninstalled.
[12/08 17:17:59   1387s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1237.30 (MB), peak = 1309.78 (MB)
[12/08 17:17:59   1387s] #
[12/08 17:17:59   1387s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/08 17:17:59   1387s] #Cpu time = 00:00:54
[12/08 17:17:59   1387s] #Elapsed time = 00:01:03
[12/08 17:17:59   1387s] #Increased memory = 69.67 (MB)
[12/08 17:17:59   1387s] #Total memory = 1223.87 (MB)
[12/08 17:17:59   1387s] #Peak memory = 1309.78 (MB)
[12/08 17:17:59   1387s] ### Time Record (Detail Routing) is installed.
[12/08 17:17:59   1387s] #Start reading timing information from file .timing_file_94791.tif.gz ...
[12/08 17:18:00   1387s] #Read in timing information for 409 ports, 12149 instances from timing file .timing_file_94791.tif.gz.
[12/08 17:18:00   1387s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[12/08 17:18:01   1388s] #
[12/08 17:18:01   1388s] #Start Detail Routing..
[12/08 17:18:01   1388s] #start initial detail routing ...
[12/08 17:18:01   1388s] ### Design has 5 dirty nets, 11629 dirty-areas)
[12/08 17:19:34   1482s] #   number of violations = 146
[12/08 17:19:34   1482s] #
[12/08 17:19:34   1482s] #    By Layer and Type :
[12/08 17:19:34   1482s] #	         MetSpc   EOLSpc    Short     Loop   Totals
[12/08 17:19:34   1482s] #	Metal1        0       78       63        0      141
[12/08 17:19:34   1482s] #	Metal2        1        0        3        1        5
[12/08 17:19:34   1482s] #	Totals        1       78       66        1      146
[12/08 17:19:34   1482s] #252 out of 12149 instances (2.1%) need to be verified(marked ipoed), dirty area = 1.5%.
[12/08 17:19:34   1482s] #25.9% of the total area is being checked for drcs
[12/08 17:19:37   1484s] #25.9% of the total area was checked
[12/08 17:19:37   1484s] #   number of violations = 146
[12/08 17:19:37   1484s] #
[12/08 17:19:37   1484s] #    By Layer and Type :
[12/08 17:19:37   1484s] #	         MetSpc   EOLSpc    Short     Loop   Totals
[12/08 17:19:37   1484s] #	Metal1        0       78       63        0      141
[12/08 17:19:37   1484s] #	Metal2        1        0        3        1        5
[12/08 17:19:37   1484s] #	Totals        1       78       66        1      146
[12/08 17:19:37   1484s] #cpu time = 00:01:36, elapsed time = 00:01:36, memory = 1288.69 (MB), peak = 1309.78 (MB)
[12/08 17:19:38   1485s] #start 1st optimization iteration ...
[12/08 17:19:38   1485s] #deterministic_schedule_search_repair_queue1
[12/08 17:19:45   1492s] #   number of violations = 7
[12/08 17:19:45   1492s] #
[12/08 17:19:45   1492s] #    By Layer and Type :
[12/08 17:19:45   1492s] #	         MetSpc    Short   Totals
[12/08 17:19:45   1492s] #	Metal1        0        3        3
[12/08 17:19:45   1492s] #	Metal2        1        3        4
[12/08 17:19:45   1492s] #	Totals        1        6        7
[12/08 17:19:45   1492s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1314.11 (MB), peak = 1317.81 (MB)
[12/08 17:19:45   1492s] #start 2nd optimization iteration ...
[12/08 17:19:45   1492s] #deterministic_schedule_search_repair_queue1
[12/08 17:19:46   1493s] #   number of violations = 3
[12/08 17:19:46   1493s] #
[12/08 17:19:46   1493s] #    By Layer and Type :
[12/08 17:19:46   1493s] #	         MetSpc    Short   Totals
[12/08 17:19:46   1493s] #	Metal1        0        0        0
[12/08 17:19:46   1493s] #	Metal2        2        1        3
[12/08 17:19:46   1493s] #	Totals        2        1        3
[12/08 17:19:46   1493s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1314.11 (MB), peak = 1317.81 (MB)
[12/08 17:19:46   1493s] #start 3rd optimization iteration ...
[12/08 17:19:46   1493s] #deterministic_schedule_search_repair_queue1
[12/08 17:19:46   1493s] #   number of violations = 0
[12/08 17:19:46   1493s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1314.56 (MB), peak = 1317.81 (MB)
[12/08 17:19:46   1494s] #Complete Detail Routing.
[12/08 17:19:46   1494s] #Total number of nets with non-default rule or having extra spacing = 58
[12/08 17:19:46   1494s] #Total wire length = 225110 um.
[12/08 17:19:46   1494s] #Total half perimeter of net bounding box = 189015 um.
[12/08 17:19:46   1494s] #Total wire length on LAYER Metal1 = 3991 um.
[12/08 17:19:46   1494s] #Total wire length on LAYER Metal2 = 55259 um.
[12/08 17:19:46   1494s] #Total wire length on LAYER Metal3 = 70760 um.
[12/08 17:19:46   1494s] #Total wire length on LAYER Metal4 = 45850 um.
[12/08 17:19:46   1494s] #Total wire length on LAYER Metal5 = 40231 um.
[12/08 17:19:46   1494s] #Total wire length on LAYER Metal6 = 7447 um.
[12/08 17:19:46   1494s] #Total wire length on LAYER Metal7 = 1144 um.
[12/08 17:19:46   1494s] #Total wire length on LAYER Metal8 = 63 um.
[12/08 17:19:46   1494s] #Total wire length on LAYER Metal9 = 293 um.
[12/08 17:19:46   1494s] #Total wire length on LAYER Metal10 = 4 um.
[12/08 17:19:46   1494s] #Total wire length on LAYER Metal11 = 69 um.
[12/08 17:19:46   1494s] #Total number of vias = 93770
[12/08 17:19:46   1494s] #Total number of multi-cut vias = 67393 ( 71.9%)
[12/08 17:19:46   1494s] #Total number of single cut vias = 26377 ( 28.1%)
[12/08 17:19:46   1494s] #Up-Via Summary (total 93770):
[12/08 17:19:46   1494s] #                   single-cut          multi-cut      Total
[12/08 17:19:46   1494s] #-----------------------------------------------------------
[12/08 17:19:46   1494s] # Metal1         13297 ( 29.6%)     31567 ( 70.4%)      44864
[12/08 17:19:46   1494s] # Metal2          8427 ( 25.9%)     24160 ( 74.1%)      32587
[12/08 17:19:46   1494s] # Metal3          3766 ( 33.7%)      7424 ( 66.3%)      11190
[12/08 17:19:46   1494s] # Metal4           725 ( 16.9%)      3573 ( 83.1%)       4298
[12/08 17:19:46   1494s] # Metal5           150 ( 21.0%)       563 ( 79.0%)        713
[12/08 17:19:46   1494s] # Metal6            10 ( 11.5%)        77 ( 88.5%)         87
[12/08 17:19:46   1494s] # Metal7             1 (  7.1%)        13 ( 92.9%)         14
[12/08 17:19:46   1494s] # Metal8             1 (  9.1%)        10 ( 90.9%)         11
[12/08 17:19:46   1494s] # Metal9             0 (  0.0%)         3 (100.0%)          3
[12/08 17:19:46   1494s] # Metal10            0 (  0.0%)         3 (100.0%)          3
[12/08 17:19:46   1494s] #-----------------------------------------------------------
[12/08 17:19:46   1494s] #                26377 ( 28.1%)     67393 ( 71.9%)      93770 
[12/08 17:19:46   1494s] #
[12/08 17:19:46   1494s] #Total number of DRC violations = 0
[12/08 17:19:46   1494s] ### Time Record (Detail Routing) is uninstalled.
[12/08 17:19:46   1494s] #Cpu time = 00:01:47
[12/08 17:19:46   1494s] #Elapsed time = 00:01:47
[12/08 17:19:46   1494s] #Increased memory = 10.65 (MB)
[12/08 17:19:46   1494s] #Total memory = 1234.52 (MB)
[12/08 17:19:46   1494s] #Peak memory = 1317.81 (MB)
[12/08 17:19:46   1494s] ### Time Record (Antenna Fixing) is installed.
[12/08 17:19:46   1494s] #
[12/08 17:19:46   1494s] #start routing for process antenna violation fix ...
[12/08 17:19:46   1494s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[12/08 17:19:47   1495s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1236.82 (MB), peak = 1317.81 (MB)
[12/08 17:19:47   1495s] #
[12/08 17:19:47   1495s] #Total number of nets with non-default rule or having extra spacing = 58
[12/08 17:19:47   1495s] #Total wire length = 225110 um.
[12/08 17:19:47   1495s] #Total half perimeter of net bounding box = 189015 um.
[12/08 17:19:47   1495s] #Total wire length on LAYER Metal1 = 3991 um.
[12/08 17:19:47   1495s] #Total wire length on LAYER Metal2 = 55259 um.
[12/08 17:19:47   1495s] #Total wire length on LAYER Metal3 = 70760 um.
[12/08 17:19:47   1495s] #Total wire length on LAYER Metal4 = 45850 um.
[12/08 17:19:47   1495s] #Total wire length on LAYER Metal5 = 40231 um.
[12/08 17:19:47   1495s] #Total wire length on LAYER Metal6 = 7447 um.
[12/08 17:19:47   1495s] #Total wire length on LAYER Metal7 = 1144 um.
[12/08 17:19:47   1495s] #Total wire length on LAYER Metal8 = 63 um.
[12/08 17:19:47   1495s] #Total wire length on LAYER Metal9 = 293 um.
[12/08 17:19:47   1495s] #Total wire length on LAYER Metal10 = 4 um.
[12/08 17:19:47   1495s] #Total wire length on LAYER Metal11 = 69 um.
[12/08 17:19:47   1495s] #Total number of vias = 93770
[12/08 17:19:47   1495s] #Total number of multi-cut vias = 67393 ( 71.9%)
[12/08 17:19:47   1495s] #Total number of single cut vias = 26377 ( 28.1%)
[12/08 17:19:47   1495s] #Up-Via Summary (total 93770):
[12/08 17:19:47   1495s] #                   single-cut          multi-cut      Total
[12/08 17:19:47   1495s] #-----------------------------------------------------------
[12/08 17:19:47   1495s] # Metal1         13297 ( 29.6%)     31567 ( 70.4%)      44864
[12/08 17:19:47   1495s] # Metal2          8427 ( 25.9%)     24160 ( 74.1%)      32587
[12/08 17:19:47   1495s] # Metal3          3766 ( 33.7%)      7424 ( 66.3%)      11190
[12/08 17:19:47   1495s] # Metal4           725 ( 16.9%)      3573 ( 83.1%)       4298
[12/08 17:19:47   1495s] # Metal5           150 ( 21.0%)       563 ( 79.0%)        713
[12/08 17:19:47   1495s] # Metal6            10 ( 11.5%)        77 ( 88.5%)         87
[12/08 17:19:47   1495s] # Metal7             1 (  7.1%)        13 ( 92.9%)         14
[12/08 17:19:47   1495s] # Metal8             1 (  9.1%)        10 ( 90.9%)         11
[12/08 17:19:47   1495s] # Metal9             0 (  0.0%)         3 (100.0%)          3
[12/08 17:19:47   1495s] # Metal10            0 (  0.0%)         3 (100.0%)          3
[12/08 17:19:47   1495s] #-----------------------------------------------------------
[12/08 17:19:47   1495s] #                26377 ( 28.1%)     67393 ( 71.9%)      93770 
[12/08 17:19:47   1495s] #
[12/08 17:19:47   1495s] #Total number of DRC violations = 0
[12/08 17:19:47   1495s] #Total number of net violated process antenna rule = 0
[12/08 17:19:47   1495s] #
[12/08 17:19:48   1495s] #
[12/08 17:19:48   1495s] #Total number of nets with non-default rule or having extra spacing = 58
[12/08 17:19:48   1495s] #Total wire length = 225110 um.
[12/08 17:19:48   1495s] #Total half perimeter of net bounding box = 189015 um.
[12/08 17:19:48   1495s] #Total wire length on LAYER Metal1 = 3991 um.
[12/08 17:19:48   1495s] #Total wire length on LAYER Metal2 = 55259 um.
[12/08 17:19:48   1495s] #Total wire length on LAYER Metal3 = 70760 um.
[12/08 17:19:48   1495s] #Total wire length on LAYER Metal4 = 45850 um.
[12/08 17:19:48   1495s] #Total wire length on LAYER Metal5 = 40231 um.
[12/08 17:19:48   1495s] #Total wire length on LAYER Metal6 = 7447 um.
[12/08 17:19:48   1495s] #Total wire length on LAYER Metal7 = 1144 um.
[12/08 17:19:48   1495s] #Total wire length on LAYER Metal8 = 63 um.
[12/08 17:19:48   1495s] #Total wire length on LAYER Metal9 = 293 um.
[12/08 17:19:48   1495s] #Total wire length on LAYER Metal10 = 4 um.
[12/08 17:19:48   1495s] #Total wire length on LAYER Metal11 = 69 um.
[12/08 17:19:48   1495s] #Total number of vias = 93770
[12/08 17:19:48   1495s] #Total number of multi-cut vias = 67393 ( 71.9%)
[12/08 17:19:48   1495s] #Total number of single cut vias = 26377 ( 28.1%)
[12/08 17:19:48   1495s] #Up-Via Summary (total 93770):
[12/08 17:19:48   1495s] #                   single-cut          multi-cut      Total
[12/08 17:19:48   1495s] #-----------------------------------------------------------
[12/08 17:19:48   1495s] # Metal1         13297 ( 29.6%)     31567 ( 70.4%)      44864
[12/08 17:19:48   1495s] # Metal2          8427 ( 25.9%)     24160 ( 74.1%)      32587
[12/08 17:19:48   1495s] # Metal3          3766 ( 33.7%)      7424 ( 66.3%)      11190
[12/08 17:19:48   1495s] # Metal4           725 ( 16.9%)      3573 ( 83.1%)       4298
[12/08 17:19:48   1495s] # Metal5           150 ( 21.0%)       563 ( 79.0%)        713
[12/08 17:19:48   1495s] # Metal6            10 ( 11.5%)        77 ( 88.5%)         87
[12/08 17:19:48   1495s] # Metal7             1 (  7.1%)        13 ( 92.9%)         14
[12/08 17:19:48   1495s] # Metal8             1 (  9.1%)        10 ( 90.9%)         11
[12/08 17:19:48   1495s] # Metal9             0 (  0.0%)         3 (100.0%)          3
[12/08 17:19:48   1495s] # Metal10            0 (  0.0%)         3 (100.0%)          3
[12/08 17:19:48   1495s] #-----------------------------------------------------------
[12/08 17:19:48   1495s] #                26377 ( 28.1%)     67393 ( 71.9%)      93770 
[12/08 17:19:48   1495s] #
[12/08 17:19:48   1495s] #Total number of DRC violations = 0
[12/08 17:19:48   1495s] #Total number of net violated process antenna rule = 0
[12/08 17:19:48   1495s] #
[12/08 17:19:48   1495s] ### Time Record (Antenna Fixing) is uninstalled.
[12/08 17:19:48   1496s] ### Time Record (Post Route Wire Spreading) is installed.
[12/08 17:19:48   1496s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[12/08 17:19:49   1496s] #
[12/08 17:19:49   1496s] #Start Post Route wire spreading..
[12/08 17:19:49   1496s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[12/08 17:19:49   1496s] #
[12/08 17:19:49   1496s] #Start DRC checking..
[12/08 17:19:56   1503s] #   number of violations = 0
[12/08 17:19:56   1503s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1287.16 (MB), peak = 1317.81 (MB)
[12/08 17:19:56   1503s] #CELL_VIEW picorv32,init has no DRC violation.
[12/08 17:19:56   1503s] #Total number of DRC violations = 0
[12/08 17:19:56   1503s] #Total number of net violated process antenna rule = 0
[12/08 17:19:56   1503s] #
[12/08 17:19:56   1503s] #Start data preparation for wire spreading...
[12/08 17:19:56   1503s] #
[12/08 17:19:56   1503s] #Data preparation is done on Thu Dec  8 17:19:56 2022
[12/08 17:19:56   1503s] #
[12/08 17:19:56   1503s] #
[12/08 17:19:56   1503s] #Start Post Route Wire Spread.
[12/08 17:19:58   1505s] #Done with 2880 horizontal wires in 2 hboxes and 2308 vertical wires in 2 hboxes.
[12/08 17:19:58   1505s] #Complete Post Route Wire Spread.
[12/08 17:19:58   1505s] #
[12/08 17:19:58   1505s] #Total number of nets with non-default rule or having extra spacing = 58
[12/08 17:19:58   1505s] #Total wire length = 227263 um.
[12/08 17:19:58   1505s] #Total half perimeter of net bounding box = 189015 um.
[12/08 17:19:58   1505s] #Total wire length on LAYER Metal1 = 4008 um.
[12/08 17:19:58   1505s] #Total wire length on LAYER Metal2 = 55522 um.
[12/08 17:19:58   1505s] #Total wire length on LAYER Metal3 = 71500 um.
[12/08 17:19:58   1505s] #Total wire length on LAYER Metal4 = 46526 um.
[12/08 17:19:58   1505s] #Total wire length on LAYER Metal5 = 40641 um.
[12/08 17:19:58   1505s] #Total wire length on LAYER Metal6 = 7491 um.
[12/08 17:19:58   1505s] #Total wire length on LAYER Metal7 = 1146 um.
[12/08 17:19:58   1505s] #Total wire length on LAYER Metal8 = 63 um.
[12/08 17:19:58   1505s] #Total wire length on LAYER Metal9 = 294 um.
[12/08 17:19:58   1505s] #Total wire length on LAYER Metal10 = 4 um.
[12/08 17:19:58   1505s] #Total wire length on LAYER Metal11 = 69 um.
[12/08 17:19:58   1505s] #Total number of vias = 93770
[12/08 17:19:58   1505s] #Total number of multi-cut vias = 67393 ( 71.9%)
[12/08 17:19:58   1505s] #Total number of single cut vias = 26377 ( 28.1%)
[12/08 17:19:58   1505s] #Up-Via Summary (total 93770):
[12/08 17:19:58   1505s] #                   single-cut          multi-cut      Total
[12/08 17:19:58   1505s] #-----------------------------------------------------------
[12/08 17:19:58   1505s] # Metal1         13297 ( 29.6%)     31567 ( 70.4%)      44864
[12/08 17:19:58   1505s] # Metal2          8427 ( 25.9%)     24160 ( 74.1%)      32587
[12/08 17:19:58   1505s] # Metal3          3766 ( 33.7%)      7424 ( 66.3%)      11190
[12/08 17:19:58   1505s] # Metal4           725 ( 16.9%)      3573 ( 83.1%)       4298
[12/08 17:19:58   1505s] # Metal5           150 ( 21.0%)       563 ( 79.0%)        713
[12/08 17:19:58   1505s] # Metal6            10 ( 11.5%)        77 ( 88.5%)         87
[12/08 17:19:58   1505s] # Metal7             1 (  7.1%)        13 ( 92.9%)         14
[12/08 17:19:58   1505s] # Metal8             1 (  9.1%)        10 ( 90.9%)         11
[12/08 17:19:58   1505s] # Metal9             0 (  0.0%)         3 (100.0%)          3
[12/08 17:19:58   1505s] # Metal10            0 (  0.0%)         3 (100.0%)          3
[12/08 17:19:58   1505s] #-----------------------------------------------------------
[12/08 17:19:58   1505s] #                26377 ( 28.1%)     67393 ( 71.9%)      93770 
[12/08 17:19:58   1505s] #
[12/08 17:19:58   1505s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[12/08 17:19:58   1505s] #
[12/08 17:19:58   1505s] #Start DRC checking..
[12/08 17:20:04   1511s] #   number of violations = 0
[12/08 17:20:04   1511s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1296.36 (MB), peak = 1317.81 (MB)
[12/08 17:20:04   1511s] #CELL_VIEW picorv32,init has no DRC violation.
[12/08 17:20:04   1511s] #Total number of DRC violations = 0
[12/08 17:20:04   1511s] #Total number of net violated process antenna rule = 0
[12/08 17:20:05   1512s] #   number of violations = 0
[12/08 17:20:05   1512s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1238.15 (MB), peak = 1317.81 (MB)
[12/08 17:20:05   1512s] #CELL_VIEW picorv32,init has no DRC violation.
[12/08 17:20:05   1512s] #Total number of DRC violations = 0
[12/08 17:20:05   1512s] #Total number of net violated process antenna rule = 0
[12/08 17:20:05   1512s] #Post Route wire spread is done.
[12/08 17:20:05   1512s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/08 17:20:05   1512s] #Total number of nets with non-default rule or having extra spacing = 58
[12/08 17:20:05   1512s] #Total wire length = 227263 um.
[12/08 17:20:05   1512s] #Total half perimeter of net bounding box = 189015 um.
[12/08 17:20:05   1512s] #Total wire length on LAYER Metal1 = 4008 um.
[12/08 17:20:05   1512s] #Total wire length on LAYER Metal2 = 55522 um.
[12/08 17:20:05   1512s] #Total wire length on LAYER Metal3 = 71500 um.
[12/08 17:20:05   1512s] #Total wire length on LAYER Metal4 = 46526 um.
[12/08 17:20:05   1512s] #Total wire length on LAYER Metal5 = 40641 um.
[12/08 17:20:05   1512s] #Total wire length on LAYER Metal6 = 7491 um.
[12/08 17:20:05   1512s] #Total wire length on LAYER Metal7 = 1146 um.
[12/08 17:20:05   1512s] #Total wire length on LAYER Metal8 = 63 um.
[12/08 17:20:05   1512s] #Total wire length on LAYER Metal9 = 294 um.
[12/08 17:20:05   1512s] #Total wire length on LAYER Metal10 = 4 um.
[12/08 17:20:05   1512s] #Total wire length on LAYER Metal11 = 69 um.
[12/08 17:20:05   1512s] #Total number of vias = 93770
[12/08 17:20:05   1512s] #Total number of multi-cut vias = 67393 ( 71.9%)
[12/08 17:20:05   1512s] #Total number of single cut vias = 26377 ( 28.1%)
[12/08 17:20:05   1512s] #Up-Via Summary (total 93770):
[12/08 17:20:05   1512s] #                   single-cut          multi-cut      Total
[12/08 17:20:05   1512s] #-----------------------------------------------------------
[12/08 17:20:05   1512s] # Metal1         13297 ( 29.6%)     31567 ( 70.4%)      44864
[12/08 17:20:05   1512s] # Metal2          8427 ( 25.9%)     24160 ( 74.1%)      32587
[12/08 17:20:05   1512s] # Metal3          3766 ( 33.7%)      7424 ( 66.3%)      11190
[12/08 17:20:05   1512s] # Metal4           725 ( 16.9%)      3573 ( 83.1%)       4298
[12/08 17:20:05   1512s] # Metal5           150 ( 21.0%)       563 ( 79.0%)        713
[12/08 17:20:05   1512s] # Metal6            10 ( 11.5%)        77 ( 88.5%)         87
[12/08 17:20:05   1512s] # Metal7             1 (  7.1%)        13 ( 92.9%)         14
[12/08 17:20:05   1512s] # Metal8             1 (  9.1%)        10 ( 90.9%)         11
[12/08 17:20:05   1512s] # Metal9             0 (  0.0%)         3 (100.0%)          3
[12/08 17:20:05   1512s] # Metal10            0 (  0.0%)         3 (100.0%)          3
[12/08 17:20:05   1512s] #-----------------------------------------------------------
[12/08 17:20:05   1512s] #                26377 ( 28.1%)     67393 ( 71.9%)      93770 
[12/08 17:20:05   1512s] #
[12/08 17:20:05   1512s] #detailRoute Statistics:
[12/08 17:20:05   1512s] #Cpu time = 00:02:05
[12/08 17:20:05   1512s] #Elapsed time = 00:02:06
[12/08 17:20:05   1512s] #Increased memory = 11.97 (MB)
[12/08 17:20:05   1512s] #Total memory = 1235.84 (MB)
[12/08 17:20:05   1512s] #Peak memory = 1317.81 (MB)
[12/08 17:20:05   1512s] ### Time Record (DB Export) is installed.
[12/08 17:20:05   1512s] ### Time Record (DB Export) is uninstalled.
[12/08 17:20:05   1512s] ### Time Record (Post Callback) is installed.
[12/08 17:20:05   1512s] ### Time Record (Post Callback) is uninstalled.
[12/08 17:20:05   1512s] #
[12/08 17:20:05   1512s] #globalDetailRoute statistics:
[12/08 17:20:05   1512s] #Cpu time = 00:03:09
[12/08 17:20:05   1512s] #Elapsed time = 00:03:19
[12/08 17:20:05   1512s] #Increased memory = -57.54 (MB)
[12/08 17:20:05   1512s] #Total memory = 1209.93 (MB)
[12/08 17:20:05   1512s] #Peak memory = 1317.81 (MB)
[12/08 17:20:05   1512s] #Number of warnings = 1
[12/08 17:20:05   1512s] #Total number of warnings = 41
[12/08 17:20:05   1512s] #Number of fails = 0
[12/08 17:20:05   1512s] #Total number of fails = 0
[12/08 17:20:05   1512s] #Complete globalDetailRoute on Thu Dec  8 17:20:05 2022
[12/08 17:20:05   1512s] #
[12/08 17:20:05   1512s] ### Time Record (globalDetailRoute) is uninstalled.
[12/08 17:20:07   1513s] #Default setup view is reset to default_emulate_view.
[12/08 17:20:07   1513s] #routeDesign: cpu time = 00:03:10, elapsed time = 00:03:21, memory = 1194.06 (MB), peak = 1317.81 (MB)
[12/08 17:20:07   1513s] 
[12/08 17:20:07   1513s] *** Summary of all messages that are not suppressed in this session:
[12/08 17:20:07   1513s] Severity  ID               Count  Summary                                  
[12/08 17:20:07   1513s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/08 17:20:07   1513s] WARNING   TCLCMD-1403          2  '%s'                                     
[12/08 17:20:07   1513s] *** Message Summary: 3 warning(s), 0 error(s)
[12/08 17:20:07   1513s] 
[12/08 17:20:07   1513s] ### Time Record (routeDesign) is uninstalled.
[12/08 17:20:07   1513s] ### 
[12/08 17:20:07   1513s] ###   Scalability Statistics
[12/08 17:20:07   1513s] ### 
[12/08 17:20:07   1513s] ### --------------------------------+----------------+----------------+----------------+
[12/08 17:20:07   1513s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/08 17:20:07   1513s] ### --------------------------------+----------------+----------------+----------------+
[12/08 17:20:07   1513s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/08 17:20:07   1513s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/08 17:20:07   1513s] ###   Timing Data Generation        |        00:00:38|        00:00:47|             0.8|
[12/08 17:20:07   1513s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/08 17:20:07   1513s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/08 17:20:07   1513s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/08 17:20:07   1513s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[12/08 17:20:07   1513s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[12/08 17:20:07   1513s] ###   Global Routing                |        00:00:15|        00:00:16|             1.0|
[12/08 17:20:07   1513s] ###   Track Assignment              |        00:00:08|        00:00:08|             1.0|
[12/08 17:20:07   1513s] ###   Post Route Wire Spreading     |        00:00:16|        00:00:16|             1.0|
[12/08 17:20:07   1513s] ###   Detail Routing                |        00:01:47|        00:01:47|             1.0|
[12/08 17:20:07   1513s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             0.9|
[12/08 17:20:07   1513s] ###   Entire Command                |        00:03:10|        00:03:21|             0.9|
[12/08 17:20:07   1513s] ### --------------------------------+----------------+----------------+----------------+
[12/08 17:20:07   1513s] ### 
[12/08 17:20:49   1516s] <CMD> report_power > ex5.5report_power_vima15.txt
[12/08 17:20:50   1516s] AAE DB initialization (MEM=1556.75 CPU=0:00:00.3 REAL=0:00:01.0) 
[12/08 17:20:50   1516s] #################################################################################
[12/08 17:20:50   1516s] # Design Stage: PostRoute
[12/08 17:20:50   1516s] # Design Name: picorv32
[12/08 17:20:50   1516s] # Design Mode: 45nm
[12/08 17:20:50   1516s] # Analysis Mode: MMMC Non-OCV 
[12/08 17:20:50   1516s] # Parasitics Mode: No SPEF/RCDB
[12/08 17:20:50   1516s] # Signoff Settings: SI Off 
[12/08 17:20:50   1516s] #################################################################################
[12/08 17:20:50   1516s] Extraction called for design 'picorv32' of instances=12149 and nets=13150 using extraction engine 'preRoute' .
[12/08 17:20:50   1516s] PreRoute RC Extraction called for design picorv32.
[12/08 17:20:50   1516s] RC Extraction called in multi-corner(1) mode.
[12/08 17:20:50   1516s] RCMode: PreRoute
[12/08 17:20:50   1516s]       RC Corner Indexes            0   
[12/08 17:20:50   1516s] Capacitance Scaling Factor   : 1.00000 
[12/08 17:20:50   1516s] Resistance Scaling Factor    : 1.00000 
[12/08 17:20:50   1516s] Clock Cap. Scaling Factor    : 1.00000 
[12/08 17:20:50   1516s] Clock Res. Scaling Factor    : 1.00000 
[12/08 17:20:50   1516s] Shrink Factor                : 1.00000
[12/08 17:20:50   1516s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/08 17:20:50   1516s] Using Quantus QRC technology file ...
[12/08 17:20:50   1516s] LayerId::1 widthSet size::2
[12/08 17:20:50   1516s] LayerId::2 widthSet size::2
[12/08 17:20:50   1516s] LayerId::3 widthSet size::2
[12/08 17:20:50   1516s] LayerId::4 widthSet size::2
[12/08 17:20:50   1516s] LayerId::5 widthSet size::2
[12/08 17:20:50   1516s] LayerId::6 widthSet size::2
[12/08 17:20:50   1516s] LayerId::7 widthSet size::2
[12/08 17:20:50   1516s] LayerId::8 widthSet size::2
[12/08 17:20:50   1516s] LayerId::9 widthSet size::2
[12/08 17:20:50   1516s] LayerId::10 widthSet size::2
[12/08 17:20:50   1516s] LayerId::11 widthSet size::2
[12/08 17:20:50   1516s] Updating RC grid for preRoute extraction ...
[12/08 17:20:50   1516s] Initializing multi-corner resistance tables ...
[12/08 17:20:50   1516s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1552.754M)
[12/08 17:20:51   1517s] Calculate delays in Single mode...
[12/08 17:20:51   1517s] Topological Sorting (REAL = 0:00:00.0, MEM = 1565.7M, InitMEM = 1563.8M)
[12/08 17:20:51   1517s] Start delay calculation (fullDC) (1 T). (MEM=1565.67)
[12/08 17:20:51   1517s] siFlow : Timing analysis mode is single, using late cdB files
[12/08 17:20:51   1517s] Start AAE Lib Loading. (MEM=1582)
[12/08 17:20:51   1517s] End AAE Lib Loading. (MEM=1591.54 CPU=0:00:00.0 Real=0:00:00.0)
[12/08 17:20:51   1517s] End AAE Lib Interpolated Model. (MEM=1591.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 17:20:51   1517s] First Iteration Infinite Tw... 
[12/08 17:20:55   1521s] Total number of fetched objects 12911
[12/08 17:20:55   1521s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 17:20:55   1521s] End delay calculation. (MEM=1647.24 CPU=0:00:03.0 REAL=0:00:03.0)
[12/08 17:20:55   1521s] End delay calculation (fullDC). (MEM=1629.7 CPU=0:00:04.4 REAL=0:00:04.0)
[12/08 17:20:55   1521s] *** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 1629.7M) ***
[12/08 17:20:55   1522s] 
[12/08 17:20:55   1522s] Begin Power Analysis
[12/08 17:20:55   1522s] 
[12/08 17:20:55   1522s]     0.00V	    VSS
[12/08 17:20:55   1522s]     0.90V	    VDD
[12/08 17:20:55   1522s] Begin Processing Timing Library for Power Calculation
[12/08 17:20:55   1522s] 
[12/08 17:20:55   1522s] Begin Processing Timing Library for Power Calculation
[12/08 17:20:55   1522s] 
[12/08 17:20:55   1522s] 
[12/08 17:20:55   1522s] 
[12/08 17:20:55   1522s] Begin Processing Power Net/Grid for Power Calculation
[12/08 17:20:55   1522s] 
[12/08 17:20:55   1522s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1242.46MB/2618.48MB/1316.52MB)
[12/08 17:20:56   1522s] 
[12/08 17:20:56   1522s] Begin Processing Timing Window Data for Power Calculation
[12/08 17:20:56   1522s] 
[12/08 17:20:56   1522s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1242.46MB/2618.48MB/1316.52MB)
[12/08 17:20:56   1522s] 
[12/08 17:20:56   1522s] Begin Processing User Attributes
[12/08 17:20:56   1522s] 
[12/08 17:20:56   1522s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1242.46MB/2618.48MB/1316.52MB)
[12/08 17:20:56   1522s] 
[12/08 17:20:56   1522s] Begin Processing Signal Activity
[12/08 17:20:56   1522s] 
[12/08 17:20:57   1523s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1242.60MB/2618.48MB/1316.52MB)
[12/08 17:20:57   1523s] 
[12/08 17:20:57   1523s] Begin Power Computation
[12/08 17:20:57   1523s] 
[12/08 17:20:57   1523s]       ----------------------------------------------------------
[12/08 17:20:57   1523s]       # of cell(s) missing both power/leakage table: 0
[12/08 17:20:57   1523s]       # of cell(s) missing power table: 0
[12/08 17:20:57   1523s]       # of cell(s) missing leakage table: 0
[12/08 17:20:57   1523s]       # of MSMV cell(s) missing power_level: 0
[12/08 17:20:57   1523s]       ----------------------------------------------------------
[12/08 17:20:57   1523s] 
[12/08 17:20:57   1523s] 
[12/08 17:20:59   1525s] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1242.63MB/2618.48MB/1316.52MB)
[12/08 17:20:59   1525s] 
[12/08 17:20:59   1525s] Begin Processing User Attributes
[12/08 17:20:59   1525s] 
[12/08 17:20:59   1525s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1242.63MB/2618.48MB/1316.52MB)
[12/08 17:20:59   1525s] 
[12/08 17:20:59   1525s] Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1242.63MB/2618.48MB/1316.52MB)
[12/08 17:20:59   1525s] 
[12/08 17:20:59   1525s] *
[12/08 17:20:59   1525s] 
[12/08 17:20:59   1525s] 
[12/08 17:20:59   1525s] 
[12/08 17:20:59   1525s] Total Power
[12/08 17:20:59   1525s] -----------------------------------------------------------------------------------------
[12/08 17:20:59   1525s] Total Internal Power:        0.74149410 	   33.7247%%
[12/08 17:20:59   1525s] Total Switching Power:       1.45630590 	   66.2359%%
[12/08 17:20:59   1525s] Total Leakage Power:         0.00086496 	    0.0393%%
[12/08 17:20:59   1525s] Total Power:                 2.19866496
[12/08 17:20:59   1525s] -----------------------------------------------------------------------------------------
[12/08 17:21:11   1527s] <CMD> report_area > ex5.5report_area_vima15.txt
[12/08 17:21:26   1528s] <CMD> report_timing > ex5.5report_timing_vima15.txt
[12/08 17:23:51   1537s] <CMD> optDesign -postRoute -setup -hold
[12/08 17:23:51   1537s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1242.1M, totSessionCpu=0:25:38 **
[12/08 17:23:51   1537s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/08 17:23:51   1537s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/08 17:23:51   1537s] Need call spDPlaceInit before registerPrioInstLoc.
[12/08 17:23:51   1537s] Switching SI Aware to true by default in postroute mode   
[12/08 17:23:51   1538s] GigaOpt running with 1 threads.
[12/08 17:23:51   1538s] Info: 1 threads available for lower-level modules during optimization.
[12/08 17:23:51   1538s] OPERPROF: Starting DPlace-Init at level 1, MEM:1589.7M
[12/08 17:23:51   1538s] #spOpts: N=45 
[12/08 17:23:51   1538s] All LLGs are deleted
[12/08 17:23:51   1538s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1589.7M
[12/08 17:23:51   1538s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1589.7M
[12/08 17:23:51   1538s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1589.7M
[12/08 17:23:51   1538s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1589.7M
[12/08 17:23:51   1538s] Core basic site is CoreSite
[12/08 17:23:51   1538s] SiteArray: non-trimmed site array dimensions = 124 x 1075
[12/08 17:23:51   1538s] SiteArray: use 634,880 bytes
[12/08 17:23:51   1538s] SiteArray: current memory after site array memory allocation 1590.3M
[12/08 17:23:51   1538s] SiteArray: FP blocked sites are writable
[12/08 17:23:51   1538s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/08 17:23:51   1538s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1590.3M
[12/08 17:23:51   1538s] Process 381 wires and vias for routing blockage and capacity analysis
[12/08 17:23:51   1538s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1590.3M
[12/08 17:23:51   1538s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.115, MEM:1590.3M
[12/08 17:23:51   1538s] OPERPROF:     Starting CMU at level 3, MEM:1590.3M
[12/08 17:23:51   1538s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1590.3M
[12/08 17:23:51   1538s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.123, MEM:1590.3M
[12/08 17:23:51   1538s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1590.3MB).
[12/08 17:23:51   1538s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.153, MEM:1590.3M
[12/08 17:23:52   1538s] Effort level <high> specified for reg2reg path_group
[12/08 17:23:52   1539s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1244.1M, totSessionCpu=0:25:39 **
[12/08 17:23:52   1539s] Existing Dirty Nets : 0
[12/08 17:23:52   1539s] New Signature Flow (optDesignCheckOptions) ....
[12/08 17:23:52   1539s] #Taking db snapshot
[12/08 17:23:53   1539s] #Taking db snapshot ... done
[12/08 17:23:53   1539s] OPERPROF: Starting checkPlace at level 1, MEM:1592.3M
[12/08 17:23:53   1539s] #spOpts: N=45 
[12/08 17:23:53   1539s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1592.3M
[12/08 17:23:53   1539s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.096, MEM:1592.3M
[12/08 17:23:53   1539s] Begin checking placement ... (start mem=1592.3M, init mem=1592.3M)
[12/08 17:23:53   1539s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1592.3M
[12/08 17:23:53   1539s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1592.3M
[12/08 17:23:53   1539s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1592.3M
[12/08 17:23:53   1539s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.050, REAL:0.050, MEM:1592.3M
[12/08 17:23:53   1539s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1592.3M
[12/08 17:23:53   1539s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.009, MEM:1592.3M
[12/08 17:23:53   1539s] *info: Placed = 12149          (Fixed = 57)
[12/08 17:23:53   1539s] *info: Unplaced = 0           
[12/08 17:23:53   1539s] Placement Density:73.79%(33640/45589)
[12/08 17:23:53   1539s] Placement Density (including fixed std cells):73.79%(33640/45589)
[12/08 17:23:53   1539s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1592.3M
[12/08 17:23:53   1539s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1591.7M
[12/08 17:23:53   1539s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1591.7M)
[12/08 17:23:53   1539s] OPERPROF: Finished checkPlace at level 1, CPU:0.220, REAL:0.225, MEM:1591.7M
[12/08 17:23:53   1539s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[12/08 17:23:53   1539s] Type 'man IMPEXT-3493' for more detail.
[12/08 17:23:53   1539s] 
[12/08 17:23:53   1539s] **ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.
[12/08 17:23:53   1539s] 
[12/08 17:23:53   1539s] Info: pop threads available for lower-level modules during optimization.
[12/08 17:23:53   1539s] Deleting Lib Analyzer.
[12/08 17:23:53   1539s] Info: Destroy the CCOpt slew target map.
[12/08 17:23:53   1539s] clean pInstBBox. size 0
[12/08 17:23:53   1539s] All LLGs are deleted
[12/08 17:23:53   1539s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1591.7M
[12/08 17:23:53   1539s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1591.7M
[12/08 17:23:53   1539s] 
[12/08 17:23:53   1539s] =============================================================================================
[12/08 17:23:53   1539s]  Final TAT Report for optDesign
[12/08 17:23:53   1539s] =============================================================================================
[12/08 17:23:53   1539s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/08 17:23:53   1539s] ---------------------------------------------------------------------------------------------
[12/08 17:23:53   1539s] [ CheckPlace             ]      1   0:00:00.2  (  13.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/08 17:23:53   1539s] [ MISC                   ]          0:00:01.4  (  86.1 % )     0:00:01.4 /  0:00:01.4    1.0
[12/08 17:23:53   1539s] ---------------------------------------------------------------------------------------------
[12/08 17:23:53   1539s]  optDesign TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/08 17:23:53   1539s] ---------------------------------------------------------------------------------------------
[12/08 17:23:53   1539s] 
[12/08 17:23:53   1539s] 0
[12/08 17:23:58   1540s] <CMD> report_timing > ex5.5report_timing_vima15.txt
[12/08 17:23:58   1540s] Starting SI iteration 1 using Infinite Timing Windows
[12/08 17:23:59   1540s] #################################################################################
[12/08 17:23:59   1540s] # Design Stage: PostRoute
[12/08 17:23:59   1540s] # Design Name: picorv32
[12/08 17:23:59   1540s] # Design Mode: 45nm
[12/08 17:23:59   1540s] # Analysis Mode: MMMC Non-OCV 
[12/08 17:23:59   1540s] # Parasitics Mode: No SPEF/RCDB
[12/08 17:23:59   1540s] # Signoff Settings: SI On 
[12/08 17:23:59   1540s] #################################################################################
[12/08 17:23:59   1540s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[12/08 17:23:59   1540s] ### Net info: total nets: 13150
[12/08 17:23:59   1540s] ### Net info: dirty nets: 0
[12/08 17:23:59   1540s] ### Net info: marked as disconnected nets: 0
[12/08 17:23:59   1541s] #num needed restored net=0
[12/08 17:23:59   1541s] #need_extraction net=0 (total=13150)
[12/08 17:23:59   1541s] ### Net info: fully routed nets: 12909
[12/08 17:23:59   1541s] ### Net info: trivial (< 2 pins) nets: 241
[12/08 17:23:59   1541s] ### Net info: unrouted nets: 0
[12/08 17:23:59   1541s] ### Net info: re-extraction nets: 0
[12/08 17:23:59   1541s] ### Net info: ignored nets: 0
[12/08 17:23:59   1541s] ### Net info: skip routing nets: 0
[12/08 17:24:00   1541s] #Start routing data preparation on Thu Dec  8 17:24:00 2022
[12/08 17:24:00   1541s] #
[12/08 17:24:00   1541s] #Minimum voltage of a net in the design = 0.000.
[12/08 17:24:00   1541s] #Maximum voltage of a net in the design = 0.900.
[12/08 17:24:00   1541s] #Voltage range [0.000 - 0.900] has 13075 nets.
[12/08 17:24:00   1541s] #Voltage range [0.000 - 0.000] has 74 nets.
[12/08 17:24:00   1541s] #Voltage range [0.900 - 0.900] has 1 net.
[12/08 17:24:00   1541s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[12/08 17:24:00   1541s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/08 17:24:00   1541s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/08 17:24:00   1541s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/08 17:24:00   1541s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/08 17:24:00   1541s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/08 17:24:00   1541s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/08 17:24:00   1541s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/08 17:24:00   1541s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/08 17:24:00   1541s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[12/08 17:24:00   1541s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[12/08 17:24:00   1542s] #Regenerating Ggrids automatically.
[12/08 17:24:00   1542s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[12/08 17:24:00   1542s] #Using automatically generated G-grids.
[12/08 17:24:00   1542s] #Done routing data preparation.
[12/08 17:24:00   1542s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1229.27 (MB), peak = 1317.81 (MB)
[12/08 17:24:00   1542s] #Extract in post route mode
[12/08 17:24:00   1542s] #
[12/08 17:24:00   1542s] #Start tQuantus RC extraction...
[12/08 17:24:00   1542s] #Start building rc corner(s)...
[12/08 17:24:00   1542s] #Number of RC Corner = 1
[12/08 17:24:00   1542s] #Corner default_emulate_rc_corner /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
[12/08 17:24:00   1542s] #METAL_1 -> Metal1 (1)
[12/08 17:24:00   1542s] #METAL_2 -> Metal2 (2)
[12/08 17:24:00   1542s] #METAL_3 -> Metal3 (3)
[12/08 17:24:00   1542s] #METAL_4 -> Metal4 (4)
[12/08 17:24:00   1542s] #METAL_5 -> Metal5 (5)
[12/08 17:24:00   1542s] #METAL_6 -> Metal6 (6)
[12/08 17:24:00   1542s] #METAL_7 -> Metal7 (7)
[12/08 17:24:00   1542s] #METAL_8 -> Metal8 (8)
[12/08 17:24:00   1542s] #METAL_9 -> Metal9 (9)
[12/08 17:24:00   1542s] #METAL_10 -> Metal10 (10)
[12/08 17:24:00   1542s] #METAL_11 -> Metal11 (11)
[12/08 17:24:01   1542s] #SADV_On
[12/08 17:24:01   1542s] # Corner(s) : 
[12/08 17:24:01   1542s] #default_emulate_rc_corner [125.00]
[12/08 17:24:03   1543s] # Corner id: 0
[12/08 17:24:03   1543s] # Layout Scale: 1.000000
[12/08 17:24:03   1543s] # Has Metal Fill model: yes
[12/08 17:24:03   1543s] # Temperature was set
[12/08 17:24:03   1543s] # Temperature : 125.000000
[12/08 17:24:03   1543s] # Ref. Temp   : 25.000000
[12/08 17:24:03   1543s] #SADV_Off
[12/08 17:24:03   1543s] #total pattern=286 [11, 792]
[12/08 17:24:03   1543s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/08 17:24:03   1543s] #found CAPMODEL /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[12/08 17:24:03   1543s] #found RESMODEL /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
[12/08 17:24:03   1543s] #number model r/c [1,1] [11,792] read
[12/08 17:24:05   1543s] #0 rcmodel(s) requires rebuild
[12/08 17:24:05   1543s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:05, memory = 1250.19 (MB), peak = 1317.81 (MB)
[12/08 17:24:07   1545s] #Start building rc corner(s)...
[12/08 17:24:07   1545s] #Number of RC Corner = 1
[12/08 17:24:07   1545s] #Corner default_emulate_rc_corner /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
[12/08 17:24:07   1545s] #METAL_1 -> Metal1 (1)
[12/08 17:24:07   1545s] #METAL_2 -> Metal2 (2)
[12/08 17:24:07   1545s] #METAL_3 -> Metal3 (3)
[12/08 17:24:07   1545s] #METAL_4 -> Metal4 (4)
[12/08 17:24:07   1545s] #METAL_5 -> Metal5 (5)
[12/08 17:24:07   1545s] #METAL_6 -> Metal6 (6)
[12/08 17:24:07   1545s] #METAL_7 -> Metal7 (7)
[12/08 17:24:07   1545s] #METAL_8 -> Metal8 (8)
[12/08 17:24:07   1545s] #METAL_9 -> Metal9 (9)
[12/08 17:24:07   1545s] #METAL_10 -> Metal10 (10)
[12/08 17:24:07   1545s] #METAL_11 -> Metal11 (11)
[12/08 17:24:07   1545s] #SADV_On
[12/08 17:24:07   1545s] # Corner(s) : 
[12/08 17:24:07   1545s] #default_emulate_rc_corner [125.00]
[12/08 17:24:10   1547s] # Corner id: 0
[12/08 17:24:10   1547s] # Layout Scale: 1.000000
[12/08 17:24:10   1547s] # Has Metal Fill model: yes
[12/08 17:24:10   1547s] # Temperature was set
[12/08 17:24:10   1547s] # Temperature : 125.000000
[12/08 17:24:10   1547s] # Ref. Temp   : 25.000000
[12/08 17:24:10   1547s] #SADV_Off
[12/08 17:24:10   1547s] #total pattern=286 [11, 792]
[12/08 17:24:10   1547s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/08 17:24:10   1547s] #found CAPMODEL /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[12/08 17:24:10   1547s] #found RESMODEL /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
[12/08 17:24:10   1547s] #number model r/c [1,1] [11,792] read
[12/08 17:24:11   1547s] #0 rcmodel(s) requires rebuild
[12/08 17:24:11   1547s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:05, memory = 1255.47 (MB), peak = 1317.81 (MB)
[12/08 17:24:13   1549s] #Length limit = 200 pitches
[12/08 17:24:13   1549s] #opt mode = 2
[12/08 17:24:14   1549s] #Start routing data preparation on Thu Dec  8 17:24:14 2022
[12/08 17:24:14   1549s] #
[12/08 17:24:14   1549s] #Minimum voltage of a net in the design = 0.000.
[12/08 17:24:14   1549s] #Maximum voltage of a net in the design = 0.900.
[12/08 17:24:14   1549s] #Voltage range [0.000 - 0.900] has 13075 nets.
[12/08 17:24:14   1549s] #Voltage range [0.000 - 0.000] has 74 nets.
[12/08 17:24:14   1549s] #Voltage range [0.900 - 0.900] has 1 net.
[12/08 17:24:14   1549s] #Regenerating Ggrids automatically.
[12/08 17:24:14   1549s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[12/08 17:24:14   1549s] #Using automatically generated G-grids.
[12/08 17:24:14   1549s] #Done routing data preparation.
[12/08 17:24:14   1549s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1244.30 (MB), peak = 1317.81 (MB)
[12/08 17:24:14   1549s] #Start routing data preparation on Thu Dec  8 17:24:14 2022
[12/08 17:24:14   1549s] #
[12/08 17:24:14   1549s] #Minimum voltage of a net in the design = 0.000.
[12/08 17:24:14   1549s] #Maximum voltage of a net in the design = 0.900.
[12/08 17:24:14   1549s] #Voltage range [0.000 - 0.900] has 13075 nets.
[12/08 17:24:14   1549s] #Voltage range [0.000 - 0.000] has 74 nets.
[12/08 17:24:14   1549s] #Voltage range [0.900 - 0.900] has 1 net.
[12/08 17:24:14   1549s] #Regenerating Ggrids automatically.
[12/08 17:24:14   1549s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[12/08 17:24:14   1549s] #Using automatically generated G-grids.
[12/08 17:24:14   1549s] #Done routing data preparation.
[12/08 17:24:14   1549s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1244.30 (MB), peak = 1317.81 (MB)
[12/08 17:24:14   1550s] #Init Design Signature = 1731455613
[12/08 17:24:14   1550s] #Start generate extraction boxes.
[12/08 17:24:14   1550s] #
[12/08 17:24:14   1550s] #Extract using 30 x 30 Hboxes
[12/08 17:24:14   1550s] #4x4 initial hboxes
[12/08 17:24:14   1550s] #Use area based hbox pruning.
[12/08 17:24:14   1550s] #0/0 hboxes pruned.
[12/08 17:24:14   1550s] #Complete generating extraction boxes.
[12/08 17:24:14   1550s] #Extract 9 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
[12/08 17:24:14   1550s] #Process 0 special clock nets for rc extraction
[12/08 17:24:14   1550s] #0 temporary NDR added
[12/08 17:24:15   1550s] #Total 12908 nets were built. 214 nodes added to break long wires. 0 net(s) have incomplete routes.
[12/08 17:24:23   1558s] #Run Statistics for Extraction:
[12/08 17:24:23   1558s] #   Cpu time = 00:00:09, elapsed time = 00:00:09 .
[12/08 17:24:23   1558s] #   Increased memory =    86.54 (MB), total memory =  1331.32 (MB), peak memory =  1331.45 (MB)
[12/08 17:24:24   1559s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1294.11 (MB), peak = 1331.45 (MB)
[12/08 17:24:24   1559s] #RC Statistics: 70845 Res, 38914 Ground Cap, 13524 XCap (Edge to Edge)
[12/08 17:24:24   1559s] #RC V/H edge ratio: 0.44, Avg V/H Edge Length: 3507.19 (40551), Avg L-Edge Length: 8032.34 (22148)
[12/08 17:24:24   1559s] #Start writing rcdb into /tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_k6suM4.rcdb.d
[12/08 17:24:28   1559s] #Finish writing rcdb with 84046 nodes, 71138 edges, and 28110 xcaps
[12/08 17:24:28   1559s] #cpu time = 00:00:01, elapsed time = 00:00:04, memory = 1298.66 (MB), peak = 1331.45 (MB)
[12/08 17:24:28   1559s] Restoring parasitic data from file '/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_k6suM4.rcdb.d' ...
[12/08 17:24:28   1559s] Opening parasitic data file '/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_k6suM4.rcdb.d' for reading (mem: 1669.676M)
[12/08 17:24:28   1559s] Reading RCDB with compressed RC data.
[12/08 17:24:28   1559s] Opening parasitic data file '/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_k6suM4.rcdb.d' for content verification (mem: 1669.676M)
[12/08 17:24:28   1559s] Reading RCDB with compressed RC data.
[12/08 17:24:28   1559s] Closing parasitic data file '/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_k6suM4.rcdb.d': 0 access done (mem: 1669.676M)
[12/08 17:24:28   1559s] Closing parasitic data file '/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_k6suM4.rcdb.d': 0 access done (mem: 1669.676M)
[12/08 17:24:28   1559s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1669.676M)
[12/08 17:24:28   1559s] Following multi-corner parasitics specified:
[12/08 17:24:28   1559s] 	/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_k6suM4.rcdb.d (rcdb)
[12/08 17:24:28   1559s] Opening parasitic data file '/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_k6suM4.rcdb.d' for reading (mem: 1669.676M)
[12/08 17:24:28   1559s] Reading RCDB with compressed RC data.
[12/08 17:24:28   1559s] 		Cell picorv32 has rcdb /tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_k6suM4.rcdb.d specified
[12/08 17:24:28   1559s] Cell picorv32, hinst 
[12/08 17:24:28   1559s] processing rcdb (/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_k6suM4.rcdb.d) for hinst (top) of cell (picorv32);
[12/08 17:24:29   1560s] Closing parasitic data file '/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/nr94791_k6suM4.rcdb.d': 0 access done (mem: 1669.676M)
[12/08 17:24:29   1560s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1641.676M)
[12/08 17:24:29   1560s] Opening parasitic data file '/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/picorv32_94791_WPBN0e.rcdb.d/picorv32.rcdb.d' for reading (mem: 1641.676M)
[12/08 17:24:29   1560s] Reading RCDB with compressed RC data.
[12/08 17:24:41   1572s] Closing parasitic data file '/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/picorv32_94791_WPBN0e.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 1641.676M)
[12/08 17:24:41   1572s] Lumped Parasitic Loading Completed (total cpu=0:00:12.2, real=0:00:12.0, current mem=1641.676M)
[12/08 17:24:41   1572s] Done read_parasitics... (cpu: 0:00:12.6 real: 0:00:13.0 mem: 1641.676M)
[12/08 17:24:41   1572s] #
[12/08 17:24:41   1572s] #Restore RCDB.
[12/08 17:24:41   1572s] #
[12/08 17:24:41   1572s] #Complete tQuantus RC extraction.
[12/08 17:24:41   1572s] #Cpu time = 00:00:30
[12/08 17:24:41   1572s] #Elapsed time = 00:00:40
[12/08 17:24:41   1572s] #Increased memory = 56.57 (MB)
[12/08 17:24:41   1572s] #Total memory = 1285.83 (MB)
[12/08 17:24:41   1572s] #Peak memory = 1331.45 (MB)
[12/08 17:24:41   1572s] #
[12/08 17:24:41   1572s] #214 inserted nodes are removed
[12/08 17:24:41   1572s] #Final Design Signature = 1731455613
[12/08 17:24:42   1573s] AAE_INFO: 1 threads acquired from CTE.
[12/08 17:24:42   1574s] Setting infinite Tws ...
[12/08 17:24:42   1574s] First Iteration Infinite Tw... 
[12/08 17:24:42   1574s] Calculate delays in Single mode...
[12/08 17:24:42   1574s] Topological Sorting (REAL = 0:00:00.0, MEM = 1589.2M, InitMEM = 1587.3M)
[12/08 17:24:42   1574s] Start delay calculation (fullDC) (1 T). (MEM=1589.21)
[12/08 17:24:43   1574s] End AAE Lib Interpolated Model. (MEM=1603.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 17:24:43   1574s] Opening parasitic data file '/tmp/innovus_temp_94791_cn93.it.auth.gr_karamitopp_VWMpNi/picorv32_94791_WPBN0e.rcdb.d/picorv32.rcdb.d' for reading (mem: 1603.543M)
[12/08 17:24:43   1574s] Reading RCDB with compressed RC data.
[12/08 17:24:43   1574s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1605.6M)
[12/08 17:24:46   1577s] Total number of fetched objects 12911
[12/08 17:24:46   1577s] AAE_INFO-618: Total number of nets in the design is 13150,  98.2 percent of the nets selected for SI analysis
[12/08 17:24:46   1577s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 17:24:46   1577s] End delay calculation. (MEM=1653.24 CPU=0:00:02.6 REAL=0:00:03.0)
[12/08 17:24:46   1577s] End delay calculation (fullDC). (MEM=1653.24 CPU=0:00:03.3 REAL=0:00:04.0)
[12/08 17:24:46   1577s] *** CDM Built up (cpu=0:00:37.0  real=0:00:47.0  mem= 1653.2M) ***
[12/08 17:24:46   1578s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1653.2M)
[12/08 17:24:46   1578s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/08 17:24:47   1578s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1653.2M)
[12/08 17:24:47   1578s] Starting SI iteration 2
[12/08 17:24:47   1578s] Calculate delays in Single mode...
[12/08 17:24:47   1578s] Start delay calculation (fullDC) (1 T). (MEM=1606.24)
[12/08 17:24:47   1578s] End AAE Lib Interpolated Model. (MEM=1606.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 17:24:47   1578s] Total number of fetched objects 12911
[12/08 17:24:47   1578s] AAE_INFO-618: Total number of nets in the design is 13150,  0.4 percent of the nets selected for SI analysis
[12/08 17:24:47   1578s] End delay calculation. (MEM=1593.39 CPU=0:00:00.2 REAL=0:00:00.0)
[12/08 17:24:47   1578s] End delay calculation (fullDC). (MEM=1593.39 CPU=0:00:00.3 REAL=0:00:00.0)
[12/08 17:24:47   1578s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1593.4M) ***
[12/08 17:24:52   1579s] <CMD> report_timing > ex5.5report_timing_vima15.txt
[12/08 17:25:00   1579s] <CMD> report_area > ex5.5report_area_vima15.txt
[12/08 17:25:12   1580s] <CMD> report_power > ex5.5report_power_vima15.txt
[12/08 17:25:12   1580s] 
[12/08 17:25:12   1580s] Begin Power Analysis
[12/08 17:25:12   1580s] 
[12/08 17:25:12   1580s]     0.00V	    VSS
[12/08 17:25:12   1580s]     0.90V	    VDD
[12/08 17:25:12   1580s] Begin Processing Timing Library for Power Calculation
[12/08 17:25:12   1580s] 
[12/08 17:25:12   1580s] Begin Processing Timing Library for Power Calculation
[12/08 17:25:12   1580s] 
[12/08 17:25:12   1580s] 
[12/08 17:25:12   1580s] 
[12/08 17:25:12   1580s] Begin Processing Power Net/Grid for Power Calculation
[12/08 17:25:12   1580s] 
[12/08 17:25:12   1580s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1260.12MB/2584.45MB/1316.52MB)
[12/08 17:25:12   1580s] 
[12/08 17:25:12   1580s] Begin Processing Timing Window Data for Power Calculation
[12/08 17:25:12   1580s] 
[12/08 17:25:12   1580s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1260.12MB/2584.45MB/1316.52MB)
[12/08 17:25:12   1580s] 
[12/08 17:25:12   1580s] Begin Processing User Attributes
[12/08 17:25:12   1580s] 
[12/08 17:25:12   1580s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1260.12MB/2584.45MB/1316.52MB)
[12/08 17:25:12   1580s] 
[12/08 17:25:12   1580s] Begin Processing Signal Activity
[12/08 17:25:12   1580s] 
[12/08 17:25:13   1581s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1260.39MB/2584.45MB/1316.52MB)
[12/08 17:25:13   1581s] 
[12/08 17:25:13   1581s] Begin Power Computation
[12/08 17:25:13   1581s] 
[12/08 17:25:13   1581s]       ----------------------------------------------------------
[12/08 17:25:13   1581s]       # of cell(s) missing both power/leakage table: 0
[12/08 17:25:13   1581s]       # of cell(s) missing power table: 0
[12/08 17:25:13   1581s]       # of cell(s) missing leakage table: 0
[12/08 17:25:13   1581s]       # of MSMV cell(s) missing power_level: 0
[12/08 17:25:13   1581s]       ----------------------------------------------------------
[12/08 17:25:13   1581s] 
[12/08 17:25:13   1581s] 
[12/08 17:25:14   1582s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1260.44MB/2584.45MB/1316.52MB)
[12/08 17:25:14   1582s] 
[12/08 17:25:14   1582s] Begin Processing User Attributes
[12/08 17:25:14   1582s] 
[12/08 17:25:14   1582s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1260.44MB/2584.45MB/1316.52MB)
[12/08 17:25:14   1582s] 
[12/08 17:25:14   1582s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1260.44MB/2584.45MB/1316.52MB)
[12/08 17:25:14   1582s] 
[12/08 17:25:14   1583s] *
[12/08 17:25:14   1583s] 
[12/08 17:25:14   1583s] 
[12/08 17:25:14   1583s] 
[12/08 17:25:14   1583s] Total Power
[12/08 17:25:14   1583s] -----------------------------------------------------------------------------------------
[12/08 17:25:14   1583s] Total Internal Power:        0.74175550 	   33.8848%%
[12/08 17:25:14   1583s] Total Switching Power:       1.44642810 	   66.0757%%
[12/08 17:25:14   1583s] Total Leakage Power:         0.00086496 	    0.0395%%
[12/08 17:25:14   1583s] Total Power:                 2.18904855
[12/08 17:25:14   1583s] -----------------------------------------------------------------------------------------
[12/08 17:29:15   1599s] <CMD> deselectAll
[12/08 17:29:15   1599s] <CMD> selectWire 230.0000 138.0700 236.0000 138.1900 1 VDD
[12/08 17:29:22   1599s] <CMD> getMultiCpuUsage -localCpu
[12/08 17:29:22   1599s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/08 17:29:22   1599s] <CMD> get_verify_drc_mode -quiet -area
[12/08 17:29:22   1599s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/08 17:29:22   1599s] <CMD> get_verify_drc_mode -check_implant -quiet
[12/08 17:29:22   1599s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[12/08 17:29:22   1599s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/08 17:29:22   1599s] <CMD> get_verify_drc_mode -check_only -quiet
[12/08 17:29:22   1599s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/08 17:29:22   1599s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/08 17:29:22   1599s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/08 17:29:22   1599s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/08 17:29:22   1599s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/08 17:29:22   1599s] <CMD> get_verify_drc_mode -limit -quiet
[12/08 17:29:25   1599s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -use_min_spacing_on_block_obs auto -report picorv32.drc.rpt -limit 1000
[12/08 17:29:25   1599s] <CMD> verify_drc
[12/08 17:29:25   1599s] #-report picorv32.drc.rpt                # string, default="", user setting
[12/08 17:29:25   1599s]  *** Starting Verify DRC (MEM: 1593.4) ***
[12/08 17:29:25   1599s] 
[12/08 17:29:25   1599s]   VERIFY DRC ...... Starting Verification
[12/08 17:29:25   1599s]   VERIFY DRC ...... Initializing
[12/08 17:29:25   1599s]   VERIFY DRC ...... Deleting Existing Violations
[12/08 17:29:25   1599s]   VERIFY DRC ...... Creating Sub-Areas
[12/08 17:29:25   1599s]   VERIFY DRC ...... Using new threading
[12/08 17:29:25   1599s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 82.560 81.600} 1 of 9
[12/08 17:29:26   1600s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/08 17:29:26   1600s]   VERIFY DRC ...... Sub-Area: {82.560 0.000 165.120 81.600} 2 of 9
[12/08 17:29:27   1601s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/08 17:29:27   1601s]   VERIFY DRC ...... Sub-Area: {165.120 0.000 245.000 81.600} 3 of 9
[12/08 17:29:27   1601s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/08 17:29:27   1601s]   VERIFY DRC ...... Sub-Area: {0.000 81.600 82.560 163.200} 4 of 9
[12/08 17:29:28   1602s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/08 17:29:28   1602s]   VERIFY DRC ...... Sub-Area: {82.560 81.600 165.120 163.200} 5 of 9
[12/08 17:29:28   1603s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/08 17:29:28   1603s]   VERIFY DRC ...... Sub-Area: {165.120 81.600 245.000 163.200} 6 of 9
[12/08 17:29:29   1603s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/08 17:29:29   1603s]   VERIFY DRC ...... Sub-Area: {0.000 163.200 82.560 242.060} 7 of 9
[12/08 17:29:29   1603s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/08 17:29:29   1603s]   VERIFY DRC ...... Sub-Area: {82.560 163.200 165.120 242.060} 8 of 9
[12/08 17:29:30   1604s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/08 17:29:30   1604s]   VERIFY DRC ...... Sub-Area: {165.120 163.200 245.000 242.060} 9 of 9
[12/08 17:29:30   1604s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/08 17:29:30   1604s] 
[12/08 17:29:30   1604s]   Verification Complete : 0 Viols.
[12/08 17:29:30   1604s] 
[12/08 17:29:30   1604s]  *** End Verify DRC (CPU: 0:00:04.9  ELAPSED TIME: 5.00  MEM: 0.0M) ***
[12/08 17:29:30   1604s] 
[12/08 17:29:30   1604s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/08 17:29:53   1606s] <CMD> deselectAll
[12/08 17:30:01   1606s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[12/08 17:30:01   1606s] VERIFY_CONNECTIVITY use new engine.
[12/08 17:30:01   1606s] 
[12/08 17:30:01   1606s] ******** Start: VERIFY CONNECTIVITY ********
[12/08 17:30:01   1606s] Start Time: Thu Dec  8 17:30:01 2022
[12/08 17:30:01   1606s] 
[12/08 17:30:01   1606s] Design Name: picorv32
[12/08 17:30:01   1606s] Database Units: 2000
[12/08 17:30:01   1606s] Design Boundary: (0.0000, 0.0000) (245.0000, 242.0600)
[12/08 17:30:01   1606s] Error Limit = 1000; Warning Limit = 50
[12/08 17:30:01   1606s] Check all nets
[12/08 17:30:01   1607s] **** 17:30:01 **** Processed 5000 nets.
[12/08 17:30:02   1607s] **** 17:30:02 **** Processed 10000 nets.
[12/08 17:30:02   1608s] 
[12/08 17:30:02   1608s] Begin Summary 
[12/08 17:30:02   1608s]   Found no problems or warnings.
[12/08 17:30:02   1608s] End Summary
[12/08 17:30:02   1608s] 
[12/08 17:30:02   1608s] End Time: Thu Dec  8 17:30:02 2022
[12/08 17:30:02   1608s] Time Elapsed: 0:00:01.0
[12/08 17:30:02   1608s] 
[12/08 17:30:02   1608s] ******** End: VERIFY CONNECTIVITY ********
[12/08 17:30:02   1608s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/08 17:30:02   1608s]   (CPU Time: 0:00:01.2  MEM: 0.000M)
[12/08 17:30:02   1608s] 
[12/08 17:31:13   1613s] <CMD> setMetalFill -layer Metal1 -opcActiveSpacing 0.060 -minDensity 10.00
[12/08 17:31:13   1613s] <CMD> setMetalFill -layer Metal2 -opcActiveSpacing 0.070 -minDensity 10.00
[12/08 17:31:13   1613s] <CMD> setMetalFill -layer Metal3 -opcActiveSpacing 0.070 -minDensity 10.00
[12/08 17:31:13   1613s] <CMD> setMetalFill -layer Metal4 -opcActiveSpacing 0.070 -minDensity 10.00
[12/08 17:31:13   1613s] <CMD> setMetalFill -layer Metal5 -opcActiveSpacing 0.070 -minDensity 10.00
[12/08 17:31:13   1613s] <CMD> setMetalFill -layer Metal6 -opcActiveSpacing 0.070 -minDensity 10.00
[12/08 17:31:13   1613s] <CMD> setMetalFill -layer Metal7 -opcActiveSpacing 0.070 -minDensity 10.00
[12/08 17:31:13   1613s] <CMD> setMetalFill -layer Metal8 -opcActiveSpacing 0.070 -minDensity 10.00
[12/08 17:31:13   1613s] <CMD> setMetalFill -layer Metal9 -opcActiveSpacing 0.070 -minDensity 10.00
[12/08 17:31:13   1613s] <CMD> setMetalFill -layer Metal10 -opcActiveSpacing 0.200 -minDensity 10.00
[12/08 17:31:13   1613s] <CMD> setMetalFill -layer Metal11 -opcActiveSpacing 0.200 -minDensity 10.00
[12/08 17:31:41   1615s] <CMD> addMetalFill -layer { Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11 } -nets { VSS VDD }
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '2'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '0'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '2'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '0'!
[12/08 17:31:41   1615s] **WARN: '0.0' is not an integer!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '2'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '0'!
[12/08 17:31:41   1615s] **WARN: '0.0' is not an integer!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '2'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '0'!
[12/08 17:31:41   1615s] **WARN: '0.0' is not an integer!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '2'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '0'!
[12/08 17:31:41   1615s] **WARN: '0.0' is not an integer!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.6'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '2'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.6'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '0'!
[12/08 17:31:41   1615s] **WARN: '0.0' is not an integer!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.7'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '2'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.7'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '0'!
[12/08 17:31:41   1615s] **WARN: '0.0' is not an integer!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.8'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '2'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.8'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '0'!
[12/08 17:31:41   1615s] **WARN: '0.0' is not an integer!
[12/08 17:31:41   1615s] **WARN: '0.0' is not an integer!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.9'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '2'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.9'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '0'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.10'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '2'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.10'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '0'!
[12/08 17:31:41   1615s] **WARN: '0.0' is not an integer!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.11'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '2'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.11'!
[12/08 17:31:41   1615s] **WARN: (from .metalfill_94791.conf) Unknown option '0'!
[12/08 17:31:41   1615s] **WARN: '0.0' is not an integer!
[12/08 17:31:41   1615s] **WARN: (IMPMF-141):	Layer [1] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[12/08 17:31:41   1615s] **WARN: (IMPMF-141):	Layer [2] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[12/08 17:31:41   1615s] **WARN: (IMPMF-141):	Layer [3] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[12/08 17:31:41   1615s] **WARN: (IMPMF-141):	Layer [4] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[12/08 17:31:41   1615s] **WARN: (IMPMF-141):	Layer [5] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[12/08 17:31:41   1615s] **WARN: (IMPMF-141):	Layer [6] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[12/08 17:31:41   1615s] **WARN: (IMPMF-141):	Layer [7] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[12/08 17:31:41   1615s] **WARN: (IMPMF-141):	Layer [8] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[12/08 17:31:41   1615s] **WARN: (IMPMF-141):	Layer [9] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[12/08 17:31:41   1615s] **WARN: (IMPMF-141):	Layer [10] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[12/08 17:31:41   1615s] **WARN: (IMPMF-141):	Layer [11] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[12/08 17:31:41   1615s] ************************
[12/08 17:31:41   1615s] Timing Aware on 
[12/08 17:31:41   1615s] P/G Nets: 75
[12/08 17:31:41   1615s] Signal Nets: 13017
[12/08 17:31:41   1615s] Clock Nets: 58
[12/08 17:31:41   1615s] ************************
[12/08 17:31:41   1615s] Density calculation ...... Slot :   1 of   1
[12/08 17:31:44   1618s] Density calculation ...... Slot :   1 of   1
[12/08 17:31:47   1620s] End of Density Calculation : cpu time : 0:00:05.5, real time : 0:00:06.0, peak mem : 1659.41 megs
[12/08 17:31:47   1620s] Process data during iteration   1 in region   0 of 4.
[12/08 17:31:49   1622s] Process data during iteration   1 in region   1 of 4.
[12/08 17:31:49   1623s] Process data during iteration   1 in region   2 of 4.
[12/08 17:31:50   1623s] Process data during iteration   1 in region   3 of 4.
[12/08 17:31:50   1623s] End metal filling: cpu:  0:00:08.6,  real:  0:00:09.0,  peak mem:  1701.60  megs.
[12/08 17:33:02   1629s] <CMD> saveDesign innovus_picorv32_ex5.5_vima16
[12/08 17:33:02   1629s] The in-memory database contained RC information but was not saved. To save 
[12/08 17:33:02   1629s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/08 17:33:02   1629s] so it should only be saved when it is really desired.
[12/08 17:33:02   1629s] #% Begin save design ... (date=12/08 17:33:02, mem=1405.3M)
[12/08 17:33:02   1629s] % Begin Save ccopt configuration ... (date=12/08 17:33:02, mem=1408.3M)
[12/08 17:33:02   1629s] % End Save ccopt configuration ... (date=12/08 17:33:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=1409.6M, current mem=1409.6M)
[12/08 17:33:02   1629s] % Begin Save netlist data ... (date=12/08 17:33:02, mem=1409.6M)
[12/08 17:33:02   1629s] Writing Binary DB to innovus_picorv32_ex5.5_vima16.dat/picorv32.v.bin in single-threaded mode...
[12/08 17:33:02   1629s] % End Save netlist data ... (date=12/08 17:33:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=1409.7M, current mem=1409.7M)
[12/08 17:33:07   1629s] Saving congestion map file innovus_picorv32_ex5.5_vima16.dat/picorv32.route.congmap.gz ...
[12/08 17:33:11   1629s] % Begin Save AAE data ... (date=12/08 17:33:11, mem=1409.8M)
[12/08 17:33:11   1629s] Saving AAE Data ...
[12/08 17:33:11   1629s] % End Save AAE data ... (date=12/08 17:33:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1409.9M, current mem=1409.9M)
[12/08 17:33:11   1629s] % Begin Save clock tree data ... (date=12/08 17:33:11, mem=1411.4M)
[12/08 17:33:11   1629s] % End Save clock tree data ... (date=12/08 17:33:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1411.4M, current mem=1411.4M)
[12/08 17:33:11   1629s] Saving preference file innovus_picorv32_ex5.5_vima16.dat/gui.pref.tcl ...
[12/08 17:33:12   1629s] Saving mode setting ...
[12/08 17:33:12   1629s] Saving global file ...
[12/08 17:33:16   1629s] % Begin Save floorplan data ... (date=12/08 17:33:16, mem=1411.5M)
[12/08 17:33:16   1629s] Saving floorplan file ...
[12/08 17:33:20   1629s] % End Save floorplan data ... (date=12/08 17:33:20, total cpu=0:00:00.2, real=0:00:04.0, peak res=1412.1M, current mem=1411.5M)
[12/08 17:33:20   1629s] Saving PG file innovus_picorv32_ex5.5_vima16.dat/picorv32.pg.gz
[12/08 17:33:25   1630s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:05.0 mem=1687.6M) ***
[12/08 17:33:25   1630s] Saving Drc markers ...
[12/08 17:33:25   1630s] ... No Drc file written since there is no markers found.
[12/08 17:33:25   1630s] % Begin Save placement data ... (date=12/08 17:33:25, mem=1411.9M)
[12/08 17:33:25   1630s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/08 17:33:25   1630s] Save Adaptive View Pruing View Names to Binary file
[12/08 17:33:25   1630s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1690.6M) ***
[12/08 17:33:25   1630s] % End Save placement data ... (date=12/08 17:33:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1411.9M, current mem=1411.9M)
[12/08 17:33:25   1630s] % Begin Save routing data ... (date=12/08 17:33:25, mem=1411.9M)
[12/08 17:33:25   1630s] Saving route file ...
[12/08 17:33:29   1630s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:04.0 mem=1687.6M) ***
[12/08 17:33:29   1630s] % End Save routing data ... (date=12/08 17:33:29, total cpu=0:00:00.2, real=0:00:04.0, peak res=1411.9M, current mem=1411.9M)
[12/08 17:33:29   1630s] Saving property file innovus_picorv32_ex5.5_vima16.dat/picorv32.prop
[12/08 17:33:29   1630s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1690.6M) ***
[12/08 17:33:30   1630s] #Saving pin access data to file innovus_picorv32_ex5.5_vima16.dat/picorv32.apa ...
[12/08 17:33:30   1631s] #
[12/08 17:33:30   1631s] Saving preRoute extracted patterns in file 'innovus_picorv32_ex5.5_vima16.dat/picorv32.techData.gz' ...
[12/08 17:33:31   1631s] Saving preRoute extraction data in directory 'innovus_picorv32_ex5.5_vima16.dat/extraction/' ...
[12/08 17:33:31   1631s] Checksum of RCGrid density data::220
[12/08 17:33:31   1631s] % Begin Save power constraints data ... (date=12/08 17:33:31, mem=1413.6M)
[12/08 17:33:31   1631s] % End Save power constraints data ... (date=12/08 17:33:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1413.6M, current mem=1413.6M)
[12/08 17:33:42   1633s] Generated self-contained design innovus_picorv32_ex5.5_vima16.dat
[12/08 17:33:43   1633s] #% End save design ... (date=12/08 17:33:43, total cpu=0:00:04.2, real=0:00:41.0, peak res=1416.7M, current mem=1416.7M)
[12/08 17:33:43   1633s] *** Message Summary: 0 warning(s), 0 error(s)
[12/08 17:33:43   1633s] 
[12/08 18:15:15   1804s] 
[12/08 18:15:15   1804s] *** Memory Usage v#1 (Current mem = 1720.301M, initial mem = 256.805M) ***
[12/08 18:15:15   1804s] 
[12/08 18:15:15   1804s] *** Summary of all messages that are not suppressed in this session:
[12/08 18:15:15   1804s] Severity  ID               Count  Summary                                  
[12/08 18:15:15   1804s] WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
[12/08 18:15:15   1804s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/08 18:15:15   1804s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/08 18:15:15   1804s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[12/08 18:15:15   1804s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
