\documentclass[10pt,landscape]{article}
\usepackage{multicol}
\usepackage[landscape]{geometry}
\usepackage[procnames]{listings}
\usepackage[parfill]{parskip}
\usepackage{fixltx2e}
\usepackage[T1]{fontenc}
\usepackage{lmodern}
\usepackage{graphicx}

\input{scala.tex}

% Remove section numbering
\setcounter{secnumdepth}{0}

\geometry{top=.75cm,left=.75cm,right=.75cm,bottom=.75cm}


\pagestyle{empty}
\setlength{\parskip}{0cm}

\makeatletter
\renewcommand{\section}{\@startsection{section}{1}{0mm}%
                                {-0.5ex plus 4ex}%
                                {-0.01ex plus .01ex}%
                                {\normalfont\large\bfseries}}
\renewcommand{\subsection}{\@startsection{subsection}{2}{0mm}%
                                {-0.5ex plus 4ex}%
                                {-0.01ex plus .01ex}%
                                {\normalfont\normalsize\bfseries}}
\renewcommand{\subsubsection}{\@startsection{subsubsection}{3}{0mm}%
                                {-0.01ex plus 0.01ex}%
                                {-0.01ex plus .01ex}%
                                {\normalfont\small\bfseries}}
\makeatother

\begin{document}
\begin{multicols}{3}

\newcommand*\ruleline[1]{\par\noindent\raisebox{.8ex}{\makebox[\linewidth]{\hrulefill\hspace{1ex}\raisebox{-.8ex}{#1}\hspace{1ex}\hrulefill}}}
\renewcommand{\tabcolsep}{.5mm}

\ruleline{\Large{\textbf{Chisel3 Cheat Sheet}}}
\begin{center}
Version 0.5.3 (beta): \today
\end{center}

\fbox{ \parbox{0.95\columnwidth} {
\subsection{Notation In This Document}:
\subsubsection{For Functions and Constructors}: \newline
Arguments given as \texttt{kwd:type} (name and type(s)) \newline
Arguments in brackets (\texttt{[...]}) are optional.
\subsubsection{For Operators}: \newline
\texttt{c}, \texttt{x}, \texttt{y} are Chisel \texttt{Data};
\texttt{n}, \texttt{m} are Scala \texttt{Int} \newline
\texttt{w(x)}, \texttt{w(y)} are the widths of \texttt{x}, \texttt{y} (respectively) \newline
\texttt{minVal(x)}, \texttt{maxVal(x)} are the minimum or \newline
\phantom{x} maximum possible values of \texttt{x}
} }

\section{Basic Chisel Constructs } \hrulefill
\subsection{Chisel Wire Operators}:
\begin{scala}
// Allocate a as wire of type UInt()
val x = Wire(UInt())
x := y	// Connect wire y to wire x
\end{scala}

\subsection{When } executes blocks conditionally by \verb$Bool$, \newline
\phantom{x} and is equivalent to Verilog \verb$if$
\begin{scala}
when(condition1) {
  // run if condition1 true and skip rest
} .elsewhen(condition2) {
  // run if condition2 true and skip rest
} .otherwise {
  // run if none of the above ran
}
\end{scala}

\subsection{Switch } executes blocks conditionally by data
\begin{scala}
switch(x) {
  is(value1) {
    // run if x === value1
  }
  is(value2) {
    // run if x === value2
  }
}
\end{scala}

\subsection{Enum } generates value literals for enumerations \newline
\verb$val s1::s2::$ ... \verb$::sn::Nil$ \newline
\verb$    = Enum(nodeType:UInt, n:Int)$ \newline
\begin{tabular}{l l l}
& \verb$s1$, \verb$s2$, ..., \verb$sn$ & will be created as \verb$nodeType$ literals \\
& & with distinct values \\
& \verb$nodeType$ & type of \verb$s1$, \verb$s2$, ..., \verb$sn$ \\
& \verb$n$ & element count \\
\end{tabular}

\subsection{Math Helpers}: \newline
\begin{tabular}{l l}
\verb$log2Ceil(in:Int): Int$ & $log_2(\texttt{in})$ rounded up \\
\verb$log2Floor(in:Int): Int$ & $log_2(\texttt{in})$ rounded down \\
\verb$isPow2(in:Int): Boolean$ & \verb$True$ if \verb$in$ is a power of 2 \\
\end{tabular}

\columnbreak

\section{Basic Data Types } \hrulefill
\subsubsection{Constructors}: \newline
\begin{tabular*}{\columnwidth}{@{\extracolsep{\fill} } l l}
\verb$Bool()$ & type, boolean value \\
\verb$true.B$ or \verb$false.B$ & literal values \\
\verb$UInt(32.W)$ & type 32-bit unsigned \\
\verb$UInt()$ & type, width inferred \\
\verb$77.U$ or \verb$"hdead".U$ & unsigned literals \\
\verb$1.U(16.W)$ & literal with forced width \\
\verb$SInt()$ or \verb$SInt(64.W)$ & like UInt \\
\verb$-3.S$  & signed literals \\
\verb$3.S(2.W)$ & signed 2-bits wide {\em value -1} \\
\end{tabular*}

\subsubsection{Bits, UInt, SInt Casts}: reinterpret cast except for:\newline
\begin{tabular*}{\columnwidth}{@{\extracolsep{\fill} } l l l}
\verb$UInt$ $\rightarrow$ \verb$SInt$ & Zero-extend to SInt & \\
\end{tabular*}

\section{State Elements } \hrulefill\
\subsection{Registers } retain state until updated \newline
\verb$val my_reg = Reg(UInt(32.W))$ \newline
Flavors \newline
\begin{tabular}{l l l}
& \verb$RegInit(7.U(32.w))$ & reg with initial value 7 \\
& \verb$RegNext(next_val)$ & update each clock, no init\\
& \verb$RegNext(next, init)$ & update, with init\\
& \verb$RegEnable(next, enable)$ & update, with enable gate \\
\end{tabular}
\subsubsection{Updating}: assign to latch new value on next clock: \newline
\verb$my_reg := next_val$

\subsection{Read-Write Memory } provide addressable memories \newline
\verb$val my_mem = Mem(n:Int, out:Data)$ \newline
\begin{tabular}{l l l}
& \verb$out$ & memory element type \\
& \verb$n$ & memory depth (elements) \\
\end{tabular}
\subsubsection{Using}: access elements by indexing: \newline
\verb$val readVal = my_mem(addr:UInt/Int)$ \newline
\phantom{x} for synchronous read: assign output to \verb$Reg$ \newline
\verb$my_mem(addr:UInt/Int) := y$

\section{Modules } \hrulefill
\subsubsection{Defining}: subclass \verb$Module$ with elements, code:
\begin{scala}
class Accum(width:Int) extends Module {
  val io = IO(new Bundle {
    val in = Input(UInt(width.W))
    val out  = Output(UInt(width.W))
  })
  val sum = Reg(UInt())
  sum := sum + io.in
  io.out := sum
}
\end{scala}
\subsubsection{Usage}: access elements using dot notation: \newline
\phantom{x} (code inside a \verb$Module$ is always running)
\begin{scala}
val my_module = Module(new Accum(32))
my_module.io.in := some_data
val sum := my_module.io.out
\end{scala}

\columnbreak

\subsubsection{Operators}: \newline
\begin{tabular*}{\columnwidth}{@{\extracolsep{\fill} } l l l}
Chisel & Explanation & Width \\
\hline
\hline
\verb$!x$ & Logical NOT & \verb$1$ \\
\verb$x && y$ & Logical AND & \verb$1$ \\
\verb$x || y$ & Logical OR & \verb$1$ \\
\hline
\verb$x(n)$ & Extract bit, \verb$0$ is LSB & \verb$1$ \\
\verb$x(n, m)$ & Extract bitfield & \verb$n - m + 1$ \\
\verb$x << y$ & Dynamic left shift & \verb$w(x) + maxVal(y)$ \\
\verb$x >> y$ & Dynamic right shift & \verb$w(x) - minVal(y)$ \\
\verb$x << n$ & Static left shift & \verb$w(x) + n$ \\
\verb$x >> n$ & Static right shift & \verb$w(x) - n$ \\
\verb$Fill(n, x)$ & Replicate \verb$x$, \verb$n$ times & \verb$n * w(x)$ \\
\verb$Cat(x, y)$ & Concatenate bits & \verb$w(x) + w(y)$ \\
\verb$Mux(c, x, y)$ & If \verb$c$, then \verb$x$; else \verb$y$ & \verb$max(w(x), w(y))$ \\
\hline
\verb$~x$ & Bitwise NOT & \verb$w(x)$ \\
\verb$x & y$ & Bitwise AND & \verb$max(w(x), w(y))$ \\
\verb$x | y$ & Bitwise OR & \verb$max(w(x), w(y))$ \\
\verb$x ^ y$ & Bitwise XOR & \verb$max(w(x), w(y))$ \\
\hline
\verb$x === y$ & Equality{\small\textcolor{red}{(triple equals)}} & \verb$1$ \\
\verb$x =/= y$ & Inequality & \verb$1$ \\
\hline
\verb$x + y$ & Addition & \verb$max(w(x),w(y))$ \\
\verb$x +% y$ & Addition & \verb$max(w(x),w(y))$ \\
\verb$x +& y$ & Addition & \verb$max(w(x),w(y))+1$ \\
\verb$x - y$ & Subtraction & \verb$max(w(x),w(y))$ \\
\verb$x -% y$ & Subtraction & \verb$max(w(x),w(y))$ \\
\verb$x -& y$ & Subtraction & \verb$max(w(x),w(y))+1$ \\
\verb$x * y$ & Multiplication & \verb$w(x)+w(y)$ \\
\verb$x / y$ & Division & \verb$w(x)$ \\
\verb$x % y$ & Modulus & \verb$bits(maxVal(y)-1)$ \\
\hline
\verb$x > y$ & Greater than & \verb$1$ \\
\verb$x >= y$ & Greater than or equal & \verb$1$ \\
\verb$x < y$ & Less than & \verb$1$ \\
\verb$x <= y$ & Less than or equal & \verb$1$ \\
\hline
\verb$x >> y$ & Arithmetic right shift & \verb$w(x) - minVal(y)$ \\
\verb$x >> n$ & Arithmetic right shift & \verb$w(x) - n$ \\
\end{tabular*}

\subsubsection{UInt bit-reduction methods}: \newline
\begin{tabular*}{\columnwidth}{@{\extracolsep{\fill} } l l l}
Chisel & Explanation & Width \\
\hline
\hline
\verb$x.andR$ & AND-reduce & \verb$1$ \\
\verb$x.orR$ & OR-reduce & \verb$1$ \\
\verb$x.xorR$ & XOR-reduce & \verb$1$ \\
\end{tabular*}
 \newline
As an example to apply the andR method to an SInt use
x.asUInt.andR
 \newline \newline \newline
\columnbreak

\section{Hardware Generation } \hrulefill
\subsection{Functions } provide block abstractions for code.  Scala
functions that instantiate or return Chisel types are code generators.
\subsection{Also}: Scala's \verb$if$ and \verb$for$ can be used to control hardware generation
and are equivalent to Verilog \verb$generate if$/\verb$for$
\begin{scala}
val number = Reg(if(can_be_negative) SInt()
                 else UInt())
\end{scala}
will create a Register of type SInt or UInt depending on the value of a
Scala variable

\section{Aggregate Types } \hrulefill
\subsection{Bundle } contains \verb$Data$ types indexed by name
\subsubsection{Defining}: subclass \verb$Bundle$, define components:
\begin{scala}
class MyBundle extends Bundle {
  val a = Bool()
  val b = UInt(32.W)
}
\end{scala}
\subsubsection{Constructor}: instantiate \verb$Bundle$ subclass: \newline
\verb$val my_bundle = new MyBundle()$
\subsubsection{Inline defining}: define a \verb$Bundle$ type:
\begin{scala}
val my_bundle = new Bundle {
  val a = Bool()
  val b = UInt(32.W)
}
\end{scala}
\subsubsection{Using}: access elements through dot notation: \newline
\verb$val bundleVal = my_bundle.a$ \newline
\verb$my_bundle.a := true.B$

\subsection{Vec } is an indexable vector of \verb$Data$ types \newline
\verb$val myVec = Vec(elts:Iterable[Data])$ \newline
\begin{tabular}{l l l}
& \verb$elts$ & initial element \verb$Data$ (vector depth inferred) \\
\end{tabular}

\verb$val myVec = Vec.fill(n:Int) {gen:Data}$ \newline
\begin{tabular}{l l l}
& \verb$n$ & vector depth (elements) \\
& \verb$gen$ & initial element \verb$Data$, called once per element \\
\end{tabular}
\subsubsection{Using}: access elements by dynamic or static indexing: \newline
\verb$readVal := myVec(ind: UInt / idx: Int)$ \newline
\verb$myVec(ind: UInt / idx: Int) := writeVal$
\subsubsection{Functions}: (\verb$T$ is the \verb$Vec$ element's type) \newline
\begin{tabular}{l l l}
& \verb$.forall(p:T=>Bool): Bool$ & AND-reduce \verb$p$ on all elts \\
& \verb$.exists(p:T=>Bool): Bool$ & OR-reduce \verb$p$ on all elts \\
& \verb$.contains(x:T): Bool$ & \verb$True$ if this contains \verb$x$ \\
& \verb$.count(p:T=>Bool): UInt$ & count elts where \verb$p$ is \verb$True$ \\
\end{tabular}
\begin{tabular}{l l l}
& \verb$.indexWhere(p:T=>Bool): UInt$ & \\
& \verb$.lastIndexWhere(p:T=>Bool): UInt$ & \\
& \verb$.onlyIndexWhere(p:T=>Bool): UInt$ & \\
\end{tabular}

\section{Standard Library: Function Blocks } \hrulefill
\subsection{Stateless}: \newline
\verb$PopCount(in:Bits/Seq[Bool]): UInt$ \newline
\phantom{x} Returns number of hot (= 1) bits in \verb$in$

\verb$Reverse(in:UInt): UInt$ \newline
\phantom{x} Reverses the bit order of \verb$in$

\verb$UIntToOH(in:UInt, [width:Int]): Bits$ \newline
\begin{tabular}{l l l}
& \multicolumn{2}{l}{Returns the one-hot encoding of \texttt{in}} \\
& \verb$width$ & {\em(optional, else inferred)} output width \\
\end{tabular}

\verb$OHToUInt(in:Bits/Seq[Bool]): UInt$ \newline
\phantom{x} Returns the \verb$UInt$ representation of one-hot \verb$in$

\verb$PriorityEncoder(in:Bits/Iterable[Bool]): UInt$ \newline
\phantom{x} Returns the position the least significant \verb$1$ in \verb$in$

\verb$PriorityEncoderOH(in:Bits): UInt$ \newline
\phantom{x} Returns the position of the hot bit in \verb$in$

\verb$Mux1H(in:Iterable[(Data, Bool]): Data$ \newline
\verb$Mux1H(sel:Bits/Iterable[Bool],$ \newline
\verb$      in:Iterable[Data]): Data$ \newline
\verb$PriorityMux(in:Iterable[(Bool, Bits]): Bits$ \newline
\verb$PriorityMux(sel:Bits/Iterable[Bool],$ \newline
\verb$                  in:Iterable[Bits]): Bits$ \newline
\begin{tabular}{l l l}
& \multicolumn{2}{l}{A mux tree with either a one-hot select or multiple} \\
& \multicolumn{2}{l}{\phantom{x} selects (where the first inputs are prioritized)} \\
& \verb$in$ & iterable of combined input and select \verb$(Bool, Bits)$ \\
& & tuples or just mux input \verb$Bits$ \\
& \verb$sel$ & select signals or bitvector, one per input \\
\end{tabular}

\subsection{Stateful}: \newline

\verb$Counter(n:Int): UInt$ \newline
\phantom{x} .inc() bumps counter returning true when n reached \newline
\phantom{x} .value returns current value

\verb$LFSR16([increment:Bool]): UInt$ \newline
\begin{tabular}{l l l}
& \multicolumn{2}{l}{16-bit LFSR (to generate pseudorandom numbers)} \\
& \verb$increment$ & {\em(optional, default True)} shift on next clock \\
\end{tabular}

\verb$ShiftRegister(in:Data, n:Int, [en:Bool]): Data$ \newline
\begin{tabular}{l l l}
& \multicolumn{2}{l}{Shift register, returns \texttt{n}-cycle delayed input \texttt{in}} \\
& \verb$en$ & {\em(optional, default True)} enable \\
\end{tabular}

\section{Standard Library: Interfaces } \hrulefill
\subsection{DecoupledIO } \mbox{is a \texttt{Bundle} with a ready-valid interface}
\subsubsection{Constructor}: \newline
\verb$Decoupled(gen:Data)$ \newline
\begin{tabular}{l l l}
& \verb$gen$ & Chisel \verb$Data$ to wrap ready-valid protocol around \\
\end{tabular}
\subsubsection{Interface}: \newline
\begin{tabular}{c c l l}
& (in) & \verb$.ready$ & ready \verb$Bool$ \\
& (out) & \verb$.valid$ & valid \verb$Bool$ \\
& (out) & \verb$.bits$ & data \\
\end{tabular}

\subsection{ValidIO } is a \verb$Bundle$ with a valid interface
\subsubsection{Constructor}: \newline
\verb$Valid(gen:Data)$ \newline
\begin{tabular}{l l l}
& \verb$gen$ & Chisel \verb$Data$ to wrap valid protocol around \\
\end{tabular}
\subsubsection{Interface}: \newline
\begin{tabular}{c c l l}
& (out) & \verb$.valid$ & valid \verb$Bool$ \\
& (out) & \verb$.bits$ & data \\
\end{tabular}

\subsection{Queue } is a \verb$Module$ providing a hardware queue
\subsubsection{Constructor}: \newline
\verb$Queue(enq:DecoupledIO, entries:Int)$ \newline
\begin{tabular}{l l l}
& \verb$enq$ & \verb$DecoupledIO$ source for the queue \\
& \verb$entries$ & size of queue \\
\end{tabular}
\subsubsection{Interface}: \newline
\begin{tabular}{l l l}
& \verb$.io.enq$ & \verb$DecoupledIO$ source (flipped) \\
& \verb$.io.deq$ & \verb$DecoupledIO$ sink \\
& \verb$.io.count$ & \verb$UInt$ count of elements in the queue \\
\end{tabular}

\subsection{Pipe } is a \verb$Module$ delaying input data
\subsubsection{Constructor}: \newline
\verb$Pipe(enqValid:Bool, enqBits:Data, [latency:Int])$ \newline
\verb$Pipe(enq:ValidIO, [latency:Int])$ \newline
\begin{tabular}{l l l}
& \verb$enqValid$ & input data, valid component \\
& \verb$enqBits$ & input data, data component \\
& \verb$enq$ & input data as \verb$ValidIO$ \\
& \verb$latency$ & {\em(optional, default 1)} cycles to delay data by \\
\end{tabular}
\subsubsection{Interface}: \newline
\begin{tabular}{l l l}
& \verb$.io.enq$ & \verb$ValidIO$ source (flipped) \\
& \verb$.io.deq$ & \verb$ValidIO$ sink \\
\end{tabular}

\subsection{Arbiters } are \verb$Module$s connecting multiple producers\newline
\phantom{x} to one consumer \newline
\verb$Arbiter$ prioritizes lower producers \newline
\verb$RRArbiter$ runs in round-robin order
\subsubsection{Constructor}: \newline
\verb$Arbiter(gen:Data, n:Int)$ \newline
\begin{tabular}{l l l}
& \verb$gen$ & data type \\
& \verb$n$ & number of producers \\
\end{tabular}
\subsubsection{Interface}: \newline
\begin{tabular}{l l l}
& \verb$.io.in$ & \verb$Vec$ of \verb$DecoupledIO$ inputs (flipped) \\
& \verb$.io.out$ & \verb$DecoupledIO$ output \\
& \verb$.io.chosen$ & \verb$UInt$ input index on \verb$.io.out$, \\
& & does not imply output is valid \\
\end{tabular}

\end{multicols}
\end{document}
