{
 "Files" : [
  {
   "Path" : "C:/Users/gay_n/Documents/FPGA_PROJECTS/HDMI_NIC/hDMI/FPGA_HDMI/src/dvi_tx/dvi_tx.v",
   "Type" : "verilog"
  },
  {
   "Library" : "work",
   "Path" : "C:/Users/gay_n/Documents/FPGA_PROJECTS/HDMI_NIC/hDMI/FPGA_HDMI/src/dvi_tx/dvi_tx.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "C:/Users/gay_n/Documents/FPGA_PROJECTS/HDMI_NIC/hDMI/FPGA_HDMI/src/gowin_rpll/gowin_rpll.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "C:/Users/gay_n/Documents/FPGA_PROJECTS/HDMI_NIC/hDMI/FPGA_HDMI/src/hw_image_generator.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "C:/Users/gay_n/Documents/FPGA_PROJECTS/HDMI_NIC/hDMI/FPGA_HDMI/src/top.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "C:/Users/gay_n/Documents/FPGA_PROJECTS/HDMI_NIC/hDMI/FPGA_HDMI/src/vga_controller.vhd",
   "Type" : "vhdl"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/gay_n/Documents/FPGA_PROJECTS/HDMI_NIC/hDMI/FPGA_HDMI/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}