module PWM(CLK, RESET, LEDR);

parameter SEC1_MAX = 50000000;

input CLK, RESET;
output reg [9:0] LEDR;]
reg [25:0] tmp_count;
reg [15:0] cnt;

wire ENABLE;

initial
begin
	cnt = 16'h0;
	LEDR = 10'h0;
end

always @(posedge CLK)
begin
	if (RESET == 1'b1)
		tmp_count <= 26'h0;
	else if (ENABLE == 1'b1)
		tmp_count <= 26'h0;
	else
		tmp_count <= tmp_count + 26'h1;
end

always @(posedge CLK)
begin
	
end
	
endmodule