

================================================================
== Vitis HLS Report for 'getSolveNextPatchPairWhileCondition'
================================================================
* Date:           Sun Jul 28 01:28:48 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  1.802 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.000 ns|  3.000 ns|    1|    1|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%white_space_height_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %white_space_height"   --->   Operation 3 'read' 'white_space_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%lastPatchIndex_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %lastPatchIndex"   --->   Operation 4 'read' 'lastPatchIndex_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.14ns)   --->   "%sub_ln180 = sub i64 0, i64 %white_space_height_read" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 5 'sub' 'sub_ln180' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln894 = zext i5 %lastPatchIndex_read" [patchMaker.cpp:894]   --->   Operation 6 'zext' 'zext_ln894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%patches_parameters21056_addr = getelementptr i32 %patches_parameters21056, i64 0, i64 %zext_ln894"   --->   Operation 7 'getelementptr' 'patches_parameters21056_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.69ns)   --->   "%patches_parameters21056_load = load i5 %patches_parameters21056_addr"   --->   Operation 8 'load' 'patches_parameters21056_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 1.80>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%current_z_top_index_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %current_z_top_index"   --->   Operation 9 'read' 'current_z_top_index_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%previous_white_space_height_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %previous_white_space_height"   --->   Operation 10 'read' 'previous_white_space_height_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%repeat_original_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %repeat_original"   --->   Operation 11 'read' 'repeat_original_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_27075 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 12 'read' 'p_read_27075' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln893)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %white_space_height_read, i32 63" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln893)   --->   "%select_ln180 = select i1 %tmp, i64 %sub_ln180, i64 %white_space_height_read" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 14 'select' 'select_ln180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln893 = icmp_sgt  i64 %select_ln180, i64 5" [patchMaker.cpp:893]   --->   Operation 15 'icmp' 'icmp_ln893' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/2] (0.69ns)   --->   "%patches_parameters21056_load = load i5 %patches_parameters21056_addr"   --->   Operation 16 'load' 'patches_parameters21056_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 17 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_sgt  i32 %patches_parameters21056_load, i32 4244967196"   --->   Operation 17 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.06ns)   --->   "%icmp_ln895 = icmp_sgt  i64 %white_space_height_read, i64 5" [patchMaker.cpp:895]   --->   Operation 18 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node and_ln894_2)   --->   "%or_ln894 = or i1 %icmp_ln886, i1 %icmp_ln895" [patchMaker.cpp:894]   --->   Operation 19 'or' 'or_ln894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln896 = icmp_sgt  i32 %p_read_27075, i32 %current_z_top_index_read" [patchMaker.cpp:896]   --->   Operation 20 'icmp' 'icmp_ln896' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node and_ln894_2)   --->   "%xor_ln897 = xor i1 %repeat_original_read, i1 1" [patchMaker.cpp:897]   --->   Operation 21 'xor' 'xor_ln897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.06ns)   --->   "%icmp_ln893_1 = icmp_sgt  i64 %white_space_height_read, i64 0" [patchMaker.cpp:893]   --->   Operation 22 'icmp' 'icmp_ln893_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node and_ln894_3)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %previous_white_space_height_read, i32 63" [patchMaker.cpp:893]   --->   Operation 23 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln894_3)   --->   "%or_ln893 = or i1 %tmp_32, i1 %icmp_ln893_1" [patchMaker.cpp:893]   --->   Operation 24 'or' 'or_ln893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node and_ln894_3)   --->   "%and_ln894 = and i1 %or_ln893, i1 %icmp_ln893" [patchMaker.cpp:894]   --->   Operation 25 'and' 'and_ln894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node and_ln894_2)   --->   "%and_ln894_1 = and i1 %icmp_ln896, i1 %xor_ln897" [patchMaker.cpp:894]   --->   Operation 26 'and' 'and_ln894_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln894_2 = and i1 %and_ln894_1, i1 %or_ln894" [patchMaker.cpp:894]   --->   Operation 27 'and' 'and_ln894_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln894_3 = and i1 %and_ln894_2, i1 %and_ln894" [patchMaker.cpp:894]   --->   Operation 28 'and' 'and_ln894_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln893 = ret i1 %and_ln894_3" [patchMaker.cpp:893]   --->   Operation 29 'ret' 'ret_ln893' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lastPatchIndex]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ repeat_original]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ white_space_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ previous_white_space_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ current_z_top_index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patches_parameters21056]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
white_space_height_read          (read         ) [ 001]
lastPatchIndex_read              (read         ) [ 000]
sub_ln180                        (sub          ) [ 001]
zext_ln894                       (zext         ) [ 000]
patches_parameters21056_addr     (getelementptr) [ 001]
current_z_top_index_read         (read         ) [ 000]
previous_white_space_height_read (read         ) [ 000]
repeat_original_read             (read         ) [ 000]
p_read_27075                     (read         ) [ 000]
tmp                              (bitselect    ) [ 000]
select_ln180                     (select       ) [ 000]
icmp_ln893                       (icmp         ) [ 000]
patches_parameters21056_load     (load         ) [ 000]
icmp_ln886                       (icmp         ) [ 000]
icmp_ln895                       (icmp         ) [ 000]
or_ln894                         (or           ) [ 000]
icmp_ln896                       (icmp         ) [ 000]
xor_ln897                        (xor          ) [ 000]
icmp_ln893_1                     (icmp         ) [ 000]
tmp_32                           (bitselect    ) [ 000]
or_ln893                         (or           ) [ 000]
and_ln894                        (and          ) [ 000]
and_ln894_1                      (and          ) [ 000]
and_ln894_2                      (and          ) [ 000]
and_ln894_3                      (and          ) [ 000]
ret_ln893                        (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lastPatchIndex">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lastPatchIndex"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="repeat_original">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="repeat_original"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="white_space_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="white_space_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="previous_white_space_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="previous_white_space_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="current_z_top_index">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_z_top_index"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="patches_parameters21056">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters21056"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="white_space_height_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="64" slack="0"/>
<pin id="36" dir="0" index="1" bw="64" slack="0"/>
<pin id="37" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="white_space_height_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="lastPatchIndex_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="5" slack="0"/>
<pin id="42" dir="0" index="1" bw="5" slack="0"/>
<pin id="43" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lastPatchIndex_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="current_z_top_index_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="current_z_top_index_read/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="previous_white_space_height_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="previous_white_space_height_read/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="repeat_original_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="repeat_original_read/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read_27075_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_27075/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="patches_parameters21056_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="5" slack="0"/>
<pin id="74" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters21056_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="5" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="patches_parameters21056_load/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="sub_ln180_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="64" slack="0"/>
<pin id="86" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln180/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="zext_ln894_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="0"/>
<pin id="91" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln894/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="1"/>
<pin id="97" dir="0" index="2" bw="7" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="select_ln180_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="64" slack="1"/>
<pin id="104" dir="0" index="2" bw="64" slack="1"/>
<pin id="105" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln893_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="0"/>
<pin id="109" dir="0" index="1" bw="4" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln893/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln886_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="27" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln895_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="1"/>
<pin id="121" dir="0" index="1" bw="4" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="or_ln894_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln894/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln896_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln896/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="xor_ln897_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln897/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln893_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="1"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln893_1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_32_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="or_ln893_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln893/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="and_ln894_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln894/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="and_ln894_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln894_1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="and_ln894_2_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln894_2/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="and_ln894_3_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln894_3/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="white_space_height_read_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="1"/>
<pin id="187" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="white_space_height_read "/>
</bind>
</comp>

<comp id="193" class="1005" name="sub_ln180_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="1"/>
<pin id="195" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln180 "/>
</bind>
</comp>

<comp id="198" class="1005" name="patches_parameters21056_addr_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="1"/>
<pin id="200" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="patches_parameters21056_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="14" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="16" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="20" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="34" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="92"><net_src comp="40" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="77" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="113" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="119" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="64" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="46" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="58" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="52" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="142" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="107" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="130" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="136" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="124" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="161" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="34" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="191"><net_src comp="185" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="196"><net_src comp="83" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="201"><net_src comp="70" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="77" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: getSolveNextPatchPairWhileCondition : p_read | {2 }
	Port: getSolveNextPatchPairWhileCondition : lastPatchIndex | {1 }
	Port: getSolveNextPatchPairWhileCondition : repeat_original | {2 }
	Port: getSolveNextPatchPairWhileCondition : white_space_height | {1 }
	Port: getSolveNextPatchPairWhileCondition : previous_white_space_height | {2 }
	Port: getSolveNextPatchPairWhileCondition : current_z_top_index | {2 }
	Port: getSolveNextPatchPairWhileCondition : patches_parameters21056 | {1 2 }
  - Chain level:
	State 1
		patches_parameters21056_addr : 1
		patches_parameters21056_load : 2
	State 2
		select_ln180 : 1
		icmp_ln893 : 2
		icmp_ln886 : 1
		or_ln894 : 2
		or_ln893 : 1
		and_ln894 : 3
		and_ln894_1 : 1
		and_ln894_2 : 2
		and_ln894_3 : 2
		ret_ln893 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
|          |              icmp_ln893_fu_107              |    0    |    29   |
|          |              icmp_ln886_fu_113              |    0    |    20   |
|   icmp   |              icmp_ln895_fu_119              |    0    |    29   |
|          |              icmp_ln896_fu_130              |    0    |    20   |
|          |             icmp_ln893_1_fu_142             |    0    |    29   |
|----------|---------------------------------------------|---------|---------|
|    sub   |               sub_ln180_fu_83               |    0    |    71   |
|----------|---------------------------------------------|---------|---------|
|  select  |             select_ln180_fu_101             |    0    |    63   |
|----------|---------------------------------------------|---------|---------|
|          |               and_ln894_fu_161              |    0    |    2    |
|    and   |              and_ln894_1_fu_167             |    0    |    2    |
|          |              and_ln894_2_fu_173             |    0    |    2    |
|          |              and_ln894_3_fu_179             |    0    |    2    |
|----------|---------------------------------------------|---------|---------|
|    or    |               or_ln894_fu_124               |    0    |    2    |
|          |               or_ln893_fu_155               |    0    |    2    |
|----------|---------------------------------------------|---------|---------|
|    xor   |               xor_ln897_fu_136              |    0    |    2    |
|----------|---------------------------------------------|---------|---------|
|          |      white_space_height_read_read_fu_34     |    0    |    0    |
|          |        lastPatchIndex_read_read_fu_40       |    0    |    0    |
|   read   |     current_z_top_index_read_read_fu_46     |    0    |    0    |
|          | previous_white_space_height_read_read_fu_52 |    0    |    0    |
|          |       repeat_original_read_read_fu_58       |    0    |    0    |
|          |           p_read_27075_read_fu_64           |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   zext   |               zext_ln894_fu_89              |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
| bitselect|                  tmp_fu_94                  |    0    |    0    |
|          |                tmp_32_fu_147                |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |   275   |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|patches_parameters21056_addr_reg_198|    5   |
|          sub_ln180_reg_193         |   64   |
|   white_space_height_read_reg_185  |   64   |
+------------------------------------+--------+
|                Total               |   133  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   275  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   133  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   133  |   284  |
+-----------+--------+--------+--------+
