v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 45000 47300 1 0 0 7486-1.sym
{
T 45700 48200 5 10 0 0 0 0 1
device=7486
T 45700 49600 5 10 0 0 0 0 1
footprint=DIP14
}
C 48300 44100 1 0 0 7486-1.sym
{
T 49000 45000 5 10 0 0 0 0 1
device=7486
T 49000 46400 5 10 0 0 0 0 1
footprint=DIP14
}
C 48400 47100 1 0 0 7408-1.sym
{
T 49100 48000 5 10 0 0 0 0 1
device=7408
T 49100 49400 5 10 0 0 0 0 1
footprint=DIP14
}
C 48400 46000 1 0 0 7408-1.sym
{
T 49100 46900 5 10 0 0 0 0 1
device=7408
T 49100 48300 5 10 0 0 0 0 1
footprint=DIP14
}
C 50900 46600 1 0 0 7432-3.sym
{
T 51500 48900 5 10 0 0 0 0 1
footprint=DIP14
T 51200 46600 5 10 1 1 0 0 1
device=7432
}
N 46300 47800 48400 47800 4
N 49700 47600 50900 47600 4
N 50900 47600 50900 47300 4
N 49700 46500 50900 46500 4
N 50900 46500 50900 46900 4
N 52200 47100 53300 47100 4
N 49600 44600 50800 44600 4
N 45000 48000 43000 48000 4
N 45000 47600 43000 47600 4
N 44300 48000 44300 46700 4
N 44300 46700 48400 46700 4
N 48400 46300 43700 46300 4
N 43700 46300 43700 47600 4
N 47100 47800 47100 44800 4
N 47100 44800 48300 44800 4
N 48400 47400 46300 47400 4
N 46300 47400 46300 44400 4
N 46300 44400 48300 44400 4
N 46300 45300 43000 45300 4
T 42700 47900 9 10 1 0 0 0 1
X
T 42700 47500 9 10 1 0 0 0 1
Y
T 42500 45200 9 10 1 0 0 0 1
Cin
T 53500 47000 9 10 1 0 0 0 1
Cout
T 51000 44500 9 10 1 0 0 0 1
S
T 50000 40700 9 10 1 0 0 0 1
Full Adder Implementation
