
GL_Project_Gen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003490  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08003550  08003550  00004550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080035c4  080035c4  00005064  2**0
                  CONTENTS
  4 .ARM          00000000  080035c4  080035c4  00005064  2**0
                  CONTENTS
  5 .preinit_array 00000000  080035c4  080035c4  00005064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080035c4  080035c4  000045c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080035c8  080035c8  000045c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  080035cc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000238  20000064  08003630  00005064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000029c  08003630  0000529c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00005064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008f90  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a66  00000000  00000000  0000e01c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000708  00000000  00000000  0000fa88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000055e  00000000  00000000  00010190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000120f4  00000000  00000000  000106ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a271  00000000  00000000  000227e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00069ff6  00000000  00000000  0002ca53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00096a49  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c3c  00000000  00000000  00096a8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000986c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000064 	.word	0x20000064
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003538 	.word	0x08003538

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000068 	.word	0x20000068
 8000104:	08003538 	.word	0x08003538

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <UART_Transmit>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void UART_Transmit(uint16_t byte_count, uint8_t *data_buffer_ptr)
{
 8000244:	b590      	push	{r4, r7, lr}
 8000246:	b083      	sub	sp, #12
 8000248:	af00      	add	r7, sp, #0
 800024a:	0002      	movs	r2, r0
 800024c:	6039      	str	r1, [r7, #0]
 800024e:	1dbb      	adds	r3, r7, #6
 8000250:	801a      	strh	r2, [r3, #0]
    HAL_UART_Transmit(&huart1, data_buffer_ptr, byte_count, HAL_MAX_DELAY);
 8000252:	2301      	movs	r3, #1
 8000254:	425c      	negs	r4, r3
 8000256:	1dbb      	adds	r3, r7, #6
 8000258:	881a      	ldrh	r2, [r3, #0]
 800025a:	6839      	ldr	r1, [r7, #0]
 800025c:	4803      	ldr	r0, [pc, #12]	@ (800026c <UART_Transmit+0x28>)
 800025e:	0023      	movs	r3, r4
 8000260:	f001 fc8e 	bl	8001b80 <HAL_UART_Transmit>
}
 8000264:	46c0      	nop			@ (mov r8, r8)
 8000266:	46bd      	mov	sp, r7
 8000268:	b003      	add	sp, #12
 800026a:	bd90      	pop	{r4, r7, pc}
 800026c:	20000080 	.word	0x20000080

08000270 <UART_Data>:
{
    HAL_UART_Receive(&huart1, data_buffer_ptr, byte_count, HAL_MAX_DELAY);
}

void UART_Data()
{
 8000270:	b5b0      	push	{r4, r5, r7, lr}
 8000272:	b088      	sub	sp, #32
 8000274:	af00      	add	r7, sp, #0
    uint8_t Data_Numbers[SIZE_OF_ARRAY] = {0};  // Очищений буфер
 8000276:	2310      	movs	r3, #16
 8000278:	18fb      	adds	r3, r7, r3
 800027a:	2200      	movs	r2, #0
 800027c:	601a      	str	r2, [r3, #0]
 800027e:	2200      	movs	r2, #0
 8000280:	711a      	strb	r2, [r3, #4]
    HAL_StatusTypeDef status;

    // Очікуємо перший байт (блокує програму, поки немає вводу)
    uint8_t first_byte;
    status = HAL_UART_Receive(&huart1, &first_byte, 1, HAL_MAX_DELAY);
 8000282:	2517      	movs	r5, #23
 8000284:	197c      	adds	r4, r7, r5
 8000286:	2301      	movs	r3, #1
 8000288:	425b      	negs	r3, r3
 800028a:	220f      	movs	r2, #15
 800028c:	18b9      	adds	r1, r7, r2
 800028e:	483d      	ldr	r0, [pc, #244]	@ (8000384 <UART_Data+0x114>)
 8000290:	2201      	movs	r2, #1
 8000292:	f001 fd15 	bl	8001cc0 <HAL_UART_Receive>
 8000296:	0003      	movs	r3, r0
 8000298:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK) {
 800029a:	197b      	adds	r3, r7, r5
 800029c:	781b      	ldrb	r3, [r3, #0]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d00b      	beq.n	80002ba <UART_Data+0x4a>
        UART_Transmit(strlen((char*)Error_Receive), Error_Receive);
 80002a2:	4b39      	ldr	r3, [pc, #228]	@ (8000388 <UART_Data+0x118>)
 80002a4:	0018      	movs	r0, r3
 80002a6:	f7ff ff2f 	bl	8000108 <strlen>
 80002aa:	0003      	movs	r3, r0
 80002ac:	b29b      	uxth	r3, r3
 80002ae:	4a36      	ldr	r2, [pc, #216]	@ (8000388 <UART_Data+0x118>)
 80002b0:	0011      	movs	r1, r2
 80002b2:	0018      	movs	r0, r3
 80002b4:	f7ff ffc6 	bl	8000244 <UART_Transmit>
        return;
 80002b8:	e060      	b.n	800037c <UART_Data+0x10c>
    }

    // Отримуємо решту 4 байтів (оскільки перший уже є)
    Data_Numbers[0] = first_byte;
 80002ba:	230f      	movs	r3, #15
 80002bc:	18fb      	adds	r3, r7, r3
 80002be:	781a      	ldrb	r2, [r3, #0]
 80002c0:	2110      	movs	r1, #16
 80002c2:	187b      	adds	r3, r7, r1
 80002c4:	701a      	strb	r2, [r3, #0]
    status = HAL_UART_Receive(&huart1, &Data_Numbers[1], SIZE_OF_ARRAY - 1, 100);
 80002c6:	2517      	movs	r5, #23
 80002c8:	197c      	adds	r4, r7, r5
 80002ca:	187b      	adds	r3, r7, r1
 80002cc:	1c59      	adds	r1, r3, #1
 80002ce:	482d      	ldr	r0, [pc, #180]	@ (8000384 <UART_Data+0x114>)
 80002d0:	2364      	movs	r3, #100	@ 0x64
 80002d2:	2204      	movs	r2, #4
 80002d4:	f001 fcf4 	bl	8001cc0 <HAL_UART_Receive>
 80002d8:	0003      	movs	r3, r0
 80002da:	7023      	strb	r3, [r4, #0]

    if (status != HAL_OK) {
 80002dc:	197b      	adds	r3, r7, r5
 80002de:	781b      	ldrb	r3, [r3, #0]
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d00b      	beq.n	80002fc <UART_Data+0x8c>
        UART_Transmit(strlen((char*)Error_Receive), Error_Receive);
 80002e4:	4b28      	ldr	r3, [pc, #160]	@ (8000388 <UART_Data+0x118>)
 80002e6:	0018      	movs	r0, r3
 80002e8:	f7ff ff0e 	bl	8000108 <strlen>
 80002ec:	0003      	movs	r3, r0
 80002ee:	b29b      	uxth	r3, r3
 80002f0:	4a25      	ldr	r2, [pc, #148]	@ (8000388 <UART_Data+0x118>)
 80002f2:	0011      	movs	r1, r2
 80002f4:	0018      	movs	r0, r3
 80002f6:	f7ff ffa5 	bl	8000244 <UART_Transmit>
        return;
 80002fa:	e03f      	b.n	800037c <UART_Data+0x10c>
    }

    // Перевіряємо, чи є зайві байти (якщо ввели більше 5)
    uint8_t extra_byte;
    if (HAL_UART_Receive(&huart1, &extra_byte, 1, 10) == HAL_OK) {
 80002fc:	230e      	movs	r3, #14
 80002fe:	18f9      	adds	r1, r7, r3
 8000300:	4820      	ldr	r0, [pc, #128]	@ (8000384 <UART_Data+0x114>)
 8000302:	230a      	movs	r3, #10
 8000304:	2201      	movs	r2, #1
 8000306:	f001 fcdb 	bl	8001cc0 <HAL_UART_Receive>
 800030a:	1e03      	subs	r3, r0, #0
 800030c:	d10b      	bne.n	8000326 <UART_Data+0xb6>
        UART_Transmit(strlen((char*)Error_Receive), Error_Receive);
 800030e:	4b1e      	ldr	r3, [pc, #120]	@ (8000388 <UART_Data+0x118>)
 8000310:	0018      	movs	r0, r3
 8000312:	f7ff fef9 	bl	8000108 <strlen>
 8000316:	0003      	movs	r3, r0
 8000318:	b29b      	uxth	r3, r3
 800031a:	4a1b      	ldr	r2, [pc, #108]	@ (8000388 <UART_Data+0x118>)
 800031c:	0011      	movs	r1, r2
 800031e:	0018      	movs	r0, r3
 8000320:	f7ff ff90 	bl	8000244 <UART_Transmit>
        return;
 8000324:	e02a      	b.n	800037c <UART_Data+0x10c>
    }

    // Якщо рівно 5 байтів, рахуємо XOR
    uint8_t xorsum = 0;
 8000326:	231f      	movs	r3, #31
 8000328:	18fb      	adds	r3, r7, r3
 800032a:	2200      	movs	r2, #0
 800032c:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < SIZE_OF_ARRAY; i++) {
 800032e:	2300      	movs	r3, #0
 8000330:	61bb      	str	r3, [r7, #24]
 8000332:	e00d      	b.n	8000350 <UART_Data+0xe0>
        xorsum ^= Data_Numbers[i];
 8000334:	2310      	movs	r3, #16
 8000336:	18fa      	adds	r2, r7, r3
 8000338:	69bb      	ldr	r3, [r7, #24]
 800033a:	18d3      	adds	r3, r2, r3
 800033c:	7819      	ldrb	r1, [r3, #0]
 800033e:	221f      	movs	r2, #31
 8000340:	18bb      	adds	r3, r7, r2
 8000342:	18ba      	adds	r2, r7, r2
 8000344:	7812      	ldrb	r2, [r2, #0]
 8000346:	404a      	eors	r2, r1
 8000348:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < SIZE_OF_ARRAY; i++) {
 800034a:	69bb      	ldr	r3, [r7, #24]
 800034c:	3301      	adds	r3, #1
 800034e:	61bb      	str	r3, [r7, #24]
 8000350:	69bb      	ldr	r3, [r7, #24]
 8000352:	2b04      	cmp	r3, #4
 8000354:	ddee      	ble.n	8000334 <UART_Data+0xc4>
    }

    char output[10];
    snprintf(output, sizeof(output), "0x%02X", xorsum);
 8000356:	231f      	movs	r3, #31
 8000358:	18fb      	adds	r3, r7, r3
 800035a:	781b      	ldrb	r3, [r3, #0]
 800035c:	4a0b      	ldr	r2, [pc, #44]	@ (800038c <UART_Data+0x11c>)
 800035e:	1d38      	adds	r0, r7, #4
 8000360:	210a      	movs	r1, #10
 8000362:	f002 fc37 	bl	8002bd4 <sniprintf>
    UART_Transmit(strlen(output), (uint8_t*)output);
 8000366:	1d3b      	adds	r3, r7, #4
 8000368:	0018      	movs	r0, r3
 800036a:	f7ff fecd 	bl	8000108 <strlen>
 800036e:	0003      	movs	r3, r0
 8000370:	b29b      	uxth	r3, r3
 8000372:	1d3a      	adds	r2, r7, #4
 8000374:	0011      	movs	r1, r2
 8000376:	0018      	movs	r0, r3
 8000378:	f7ff ff64 	bl	8000244 <UART_Transmit>
}
 800037c:	46bd      	mov	sp, r7
 800037e:	b008      	add	sp, #32
 8000380:	bdb0      	pop	{r4, r5, r7, pc}
 8000382:	46c0      	nop			@ (mov r8, r8)
 8000384:	20000080 	.word	0x20000080
 8000388:	20000000 	.word	0x20000000
 800038c:	08003550 	.word	0x08003550

08000390 <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void) {
 8000390:	b580      	push	{r7, lr}
 8000392:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000394:	f000 fa2e 	bl	80007f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000398:	f000 f809 	bl	80003ae <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800039c:	f000 f8b4 	bl	8000508 <MX_GPIO_Init>
  MX_DMA_Init();
 80003a0:	f000 f894 	bl	80004cc <MX_DMA_Init>
  MX_USART1_UART_Init();
 80003a4:	f000 f862 	bl	800046c <MX_USART1_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  UART_Data ();
 80003a8:	f7ff ff62 	bl	8000270 <UART_Data>
 80003ac:	e7fc      	b.n	80003a8 <main+0x18>

080003ae <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003ae:	b590      	push	{r4, r7, lr}
 80003b0:	b097      	sub	sp, #92	@ 0x5c
 80003b2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003b4:	2428      	movs	r4, #40	@ 0x28
 80003b6:	193b      	adds	r3, r7, r4
 80003b8:	0018      	movs	r0, r3
 80003ba:	2330      	movs	r3, #48	@ 0x30
 80003bc:	001a      	movs	r2, r3
 80003be:	2100      	movs	r1, #0
 80003c0:	f002 fc3c 	bl	8002c3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003c4:	2318      	movs	r3, #24
 80003c6:	18fb      	adds	r3, r7, r3
 80003c8:	0018      	movs	r0, r3
 80003ca:	2310      	movs	r3, #16
 80003cc:	001a      	movs	r2, r3
 80003ce:	2100      	movs	r1, #0
 80003d0:	f002 fc34 	bl	8002c3c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003d4:	1d3b      	adds	r3, r7, #4
 80003d6:	0018      	movs	r0, r3
 80003d8:	2314      	movs	r3, #20
 80003da:	001a      	movs	r2, r3
 80003dc:	2100      	movs	r1, #0
 80003de:	f002 fc2d 	bl	8002c3c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003e2:	0021      	movs	r1, r4
 80003e4:	187b      	adds	r3, r7, r1
 80003e6:	2201      	movs	r2, #1
 80003e8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003ea:	187b      	adds	r3, r7, r1
 80003ec:	2201      	movs	r2, #1
 80003ee:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003f0:	187b      	adds	r3, r7, r1
 80003f2:	2202      	movs	r2, #2
 80003f4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003f6:	187b      	adds	r3, r7, r1
 80003f8:	2280      	movs	r2, #128	@ 0x80
 80003fa:	0252      	lsls	r2, r2, #9
 80003fc:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80003fe:	187b      	adds	r3, r7, r1
 8000400:	2280      	movs	r2, #128	@ 0x80
 8000402:	0352      	lsls	r2, r2, #13
 8000404:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000406:	187b      	adds	r3, r7, r1
 8000408:	2200      	movs	r2, #0
 800040a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800040c:	187b      	adds	r3, r7, r1
 800040e:	0018      	movs	r0, r3
 8000410:	f000 fe26 	bl	8001060 <HAL_RCC_OscConfig>
 8000414:	1e03      	subs	r3, r0, #0
 8000416:	d001      	beq.n	800041c <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000418:	f000 f8aa 	bl	8000570 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800041c:	2118      	movs	r1, #24
 800041e:	187b      	adds	r3, r7, r1
 8000420:	2207      	movs	r2, #7
 8000422:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000424:	187b      	adds	r3, r7, r1
 8000426:	2202      	movs	r2, #2
 8000428:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800042a:	187b      	adds	r3, r7, r1
 800042c:	2200      	movs	r2, #0
 800042e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000430:	187b      	adds	r3, r7, r1
 8000432:	2200      	movs	r2, #0
 8000434:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000436:	187b      	adds	r3, r7, r1
 8000438:	2101      	movs	r1, #1
 800043a:	0018      	movs	r0, r3
 800043c:	f001 f92a 	bl	8001694 <HAL_RCC_ClockConfig>
 8000440:	1e03      	subs	r3, r0, #0
 8000442:	d001      	beq.n	8000448 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000444:	f000 f894 	bl	8000570 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000448:	1d3b      	adds	r3, r7, #4
 800044a:	2201      	movs	r2, #1
 800044c:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800044e:	1d3b      	adds	r3, r7, #4
 8000450:	2200      	movs	r2, #0
 8000452:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000454:	1d3b      	adds	r3, r7, #4
 8000456:	0018      	movs	r0, r3
 8000458:	f001 fa60 	bl	800191c <HAL_RCCEx_PeriphCLKConfig>
 800045c:	1e03      	subs	r3, r0, #0
 800045e:	d001      	beq.n	8000464 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000460:	f000 f886 	bl	8000570 <Error_Handler>
  }
}
 8000464:	46c0      	nop			@ (mov r8, r8)
 8000466:	46bd      	mov	sp, r7
 8000468:	b017      	add	sp, #92	@ 0x5c
 800046a:	bd90      	pop	{r4, r7, pc}

0800046c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000470:	4b14      	ldr	r3, [pc, #80]	@ (80004c4 <MX_USART1_UART_Init+0x58>)
 8000472:	4a15      	ldr	r2, [pc, #84]	@ (80004c8 <MX_USART1_UART_Init+0x5c>)
 8000474:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000476:	4b13      	ldr	r3, [pc, #76]	@ (80004c4 <MX_USART1_UART_Init+0x58>)
 8000478:	22e1      	movs	r2, #225	@ 0xe1
 800047a:	0252      	lsls	r2, r2, #9
 800047c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800047e:	4b11      	ldr	r3, [pc, #68]	@ (80004c4 <MX_USART1_UART_Init+0x58>)
 8000480:	2200      	movs	r2, #0
 8000482:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000484:	4b0f      	ldr	r3, [pc, #60]	@ (80004c4 <MX_USART1_UART_Init+0x58>)
 8000486:	2200      	movs	r2, #0
 8000488:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800048a:	4b0e      	ldr	r3, [pc, #56]	@ (80004c4 <MX_USART1_UART_Init+0x58>)
 800048c:	2200      	movs	r2, #0
 800048e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000490:	4b0c      	ldr	r3, [pc, #48]	@ (80004c4 <MX_USART1_UART_Init+0x58>)
 8000492:	220c      	movs	r2, #12
 8000494:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000496:	4b0b      	ldr	r3, [pc, #44]	@ (80004c4 <MX_USART1_UART_Init+0x58>)
 8000498:	2200      	movs	r2, #0
 800049a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800049c:	4b09      	ldr	r3, [pc, #36]	@ (80004c4 <MX_USART1_UART_Init+0x58>)
 800049e:	2200      	movs	r2, #0
 80004a0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004a2:	4b08      	ldr	r3, [pc, #32]	@ (80004c4 <MX_USART1_UART_Init+0x58>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004a8:	4b06      	ldr	r3, [pc, #24]	@ (80004c4 <MX_USART1_UART_Init+0x58>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80004ae:	4b05      	ldr	r3, [pc, #20]	@ (80004c4 <MX_USART1_UART_Init+0x58>)
 80004b0:	0018      	movs	r0, r3
 80004b2:	f001 fb11 	bl	8001ad8 <HAL_UART_Init>
 80004b6:	1e03      	subs	r3, r0, #0
 80004b8:	d001      	beq.n	80004be <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80004ba:	f000 f859 	bl	8000570 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80004be:	46c0      	nop			@ (mov r8, r8)
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bd80      	pop	{r7, pc}
 80004c4:	20000080 	.word	0x20000080
 80004c8:	40013800 	.word	0x40013800

080004cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80004d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000504 <MX_DMA_Init+0x38>)
 80004d4:	695a      	ldr	r2, [r3, #20]
 80004d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000504 <MX_DMA_Init+0x38>)
 80004d8:	2101      	movs	r1, #1
 80004da:	430a      	orrs	r2, r1
 80004dc:	615a      	str	r2, [r3, #20]
 80004de:	4b09      	ldr	r3, [pc, #36]	@ (8000504 <MX_DMA_Init+0x38>)
 80004e0:	695b      	ldr	r3, [r3, #20]
 80004e2:	2201      	movs	r2, #1
 80004e4:	4013      	ands	r3, r2
 80004e6:	607b      	str	r3, [r7, #4]
 80004e8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 80004ea:	2200      	movs	r2, #0
 80004ec:	2100      	movs	r1, #0
 80004ee:	200b      	movs	r0, #11
 80004f0:	f000 fa90 	bl	8000a14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 80004f4:	200b      	movs	r0, #11
 80004f6:	f000 faa2 	bl	8000a3e <HAL_NVIC_EnableIRQ>

}
 80004fa:	46c0      	nop			@ (mov r8, r8)
 80004fc:	46bd      	mov	sp, r7
 80004fe:	b002      	add	sp, #8
 8000500:	bd80      	pop	{r7, pc}
 8000502:	46c0      	nop			@ (mov r8, r8)
 8000504:	40021000 	.word	0x40021000

08000508 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b084      	sub	sp, #16
 800050c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800050e:	4b17      	ldr	r3, [pc, #92]	@ (800056c <MX_GPIO_Init+0x64>)
 8000510:	695a      	ldr	r2, [r3, #20]
 8000512:	4b16      	ldr	r3, [pc, #88]	@ (800056c <MX_GPIO_Init+0x64>)
 8000514:	2180      	movs	r1, #128	@ 0x80
 8000516:	0309      	lsls	r1, r1, #12
 8000518:	430a      	orrs	r2, r1
 800051a:	615a      	str	r2, [r3, #20]
 800051c:	4b13      	ldr	r3, [pc, #76]	@ (800056c <MX_GPIO_Init+0x64>)
 800051e:	695a      	ldr	r2, [r3, #20]
 8000520:	2380      	movs	r3, #128	@ 0x80
 8000522:	031b      	lsls	r3, r3, #12
 8000524:	4013      	ands	r3, r2
 8000526:	60fb      	str	r3, [r7, #12]
 8000528:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800052a:	4b10      	ldr	r3, [pc, #64]	@ (800056c <MX_GPIO_Init+0x64>)
 800052c:	695a      	ldr	r2, [r3, #20]
 800052e:	4b0f      	ldr	r3, [pc, #60]	@ (800056c <MX_GPIO_Init+0x64>)
 8000530:	2180      	movs	r1, #128	@ 0x80
 8000532:	03c9      	lsls	r1, r1, #15
 8000534:	430a      	orrs	r2, r1
 8000536:	615a      	str	r2, [r3, #20]
 8000538:	4b0c      	ldr	r3, [pc, #48]	@ (800056c <MX_GPIO_Init+0x64>)
 800053a:	695a      	ldr	r2, [r3, #20]
 800053c:	2380      	movs	r3, #128	@ 0x80
 800053e:	03db      	lsls	r3, r3, #15
 8000540:	4013      	ands	r3, r2
 8000542:	60bb      	str	r3, [r7, #8]
 8000544:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000546:	4b09      	ldr	r3, [pc, #36]	@ (800056c <MX_GPIO_Init+0x64>)
 8000548:	695a      	ldr	r2, [r3, #20]
 800054a:	4b08      	ldr	r3, [pc, #32]	@ (800056c <MX_GPIO_Init+0x64>)
 800054c:	2180      	movs	r1, #128	@ 0x80
 800054e:	0289      	lsls	r1, r1, #10
 8000550:	430a      	orrs	r2, r1
 8000552:	615a      	str	r2, [r3, #20]
 8000554:	4b05      	ldr	r3, [pc, #20]	@ (800056c <MX_GPIO_Init+0x64>)
 8000556:	695a      	ldr	r2, [r3, #20]
 8000558:	2380      	movs	r3, #128	@ 0x80
 800055a:	029b      	lsls	r3, r3, #10
 800055c:	4013      	ands	r3, r2
 800055e:	607b      	str	r3, [r7, #4]
 8000560:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000562:	46c0      	nop			@ (mov r8, r8)
 8000564:	46bd      	mov	sp, r7
 8000566:	b004      	add	sp, #16
 8000568:	bd80      	pop	{r7, pc}
 800056a:	46c0      	nop			@ (mov r8, r8)
 800056c:	40021000 	.word	0x40021000

08000570 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000574:	b672      	cpsid	i
}
 8000576:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000578:	46c0      	nop			@ (mov r8, r8)
 800057a:	e7fd      	b.n	8000578 <Error_Handler+0x8>

0800057c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000582:	4b0f      	ldr	r3, [pc, #60]	@ (80005c0 <HAL_MspInit+0x44>)
 8000584:	699a      	ldr	r2, [r3, #24]
 8000586:	4b0e      	ldr	r3, [pc, #56]	@ (80005c0 <HAL_MspInit+0x44>)
 8000588:	2101      	movs	r1, #1
 800058a:	430a      	orrs	r2, r1
 800058c:	619a      	str	r2, [r3, #24]
 800058e:	4b0c      	ldr	r3, [pc, #48]	@ (80005c0 <HAL_MspInit+0x44>)
 8000590:	699b      	ldr	r3, [r3, #24]
 8000592:	2201      	movs	r2, #1
 8000594:	4013      	ands	r3, r2
 8000596:	607b      	str	r3, [r7, #4]
 8000598:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800059a:	4b09      	ldr	r3, [pc, #36]	@ (80005c0 <HAL_MspInit+0x44>)
 800059c:	69da      	ldr	r2, [r3, #28]
 800059e:	4b08      	ldr	r3, [pc, #32]	@ (80005c0 <HAL_MspInit+0x44>)
 80005a0:	2180      	movs	r1, #128	@ 0x80
 80005a2:	0549      	lsls	r1, r1, #21
 80005a4:	430a      	orrs	r2, r1
 80005a6:	61da      	str	r2, [r3, #28]
 80005a8:	4b05      	ldr	r3, [pc, #20]	@ (80005c0 <HAL_MspInit+0x44>)
 80005aa:	69da      	ldr	r2, [r3, #28]
 80005ac:	2380      	movs	r3, #128	@ 0x80
 80005ae:	055b      	lsls	r3, r3, #21
 80005b0:	4013      	ands	r3, r2
 80005b2:	603b      	str	r3, [r7, #0]
 80005b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005b6:	46c0      	nop			@ (mov r8, r8)
 80005b8:	46bd      	mov	sp, r7
 80005ba:	b002      	add	sp, #8
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	46c0      	nop			@ (mov r8, r8)
 80005c0:	40021000 	.word	0x40021000

080005c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005c4:	b590      	push	{r4, r7, lr}
 80005c6:	b08b      	sub	sp, #44	@ 0x2c
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005cc:	2414      	movs	r4, #20
 80005ce:	193b      	adds	r3, r7, r4
 80005d0:	0018      	movs	r0, r3
 80005d2:	2314      	movs	r3, #20
 80005d4:	001a      	movs	r2, r3
 80005d6:	2100      	movs	r1, #0
 80005d8:	f002 fb30 	bl	8002c3c <memset>
  if(huart->Instance==USART1)
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a34      	ldr	r2, [pc, #208]	@ (80006b4 <HAL_UART_MspInit+0xf0>)
 80005e2:	4293      	cmp	r3, r2
 80005e4:	d161      	bne.n	80006aa <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80005e6:	4b34      	ldr	r3, [pc, #208]	@ (80006b8 <HAL_UART_MspInit+0xf4>)
 80005e8:	699a      	ldr	r2, [r3, #24]
 80005ea:	4b33      	ldr	r3, [pc, #204]	@ (80006b8 <HAL_UART_MspInit+0xf4>)
 80005ec:	2180      	movs	r1, #128	@ 0x80
 80005ee:	01c9      	lsls	r1, r1, #7
 80005f0:	430a      	orrs	r2, r1
 80005f2:	619a      	str	r2, [r3, #24]
 80005f4:	4b30      	ldr	r3, [pc, #192]	@ (80006b8 <HAL_UART_MspInit+0xf4>)
 80005f6:	699a      	ldr	r2, [r3, #24]
 80005f8:	2380      	movs	r3, #128	@ 0x80
 80005fa:	01db      	lsls	r3, r3, #7
 80005fc:	4013      	ands	r3, r2
 80005fe:	613b      	str	r3, [r7, #16]
 8000600:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000602:	4b2d      	ldr	r3, [pc, #180]	@ (80006b8 <HAL_UART_MspInit+0xf4>)
 8000604:	695a      	ldr	r2, [r3, #20]
 8000606:	4b2c      	ldr	r3, [pc, #176]	@ (80006b8 <HAL_UART_MspInit+0xf4>)
 8000608:	2180      	movs	r1, #128	@ 0x80
 800060a:	0289      	lsls	r1, r1, #10
 800060c:	430a      	orrs	r2, r1
 800060e:	615a      	str	r2, [r3, #20]
 8000610:	4b29      	ldr	r3, [pc, #164]	@ (80006b8 <HAL_UART_MspInit+0xf4>)
 8000612:	695a      	ldr	r2, [r3, #20]
 8000614:	2380      	movs	r3, #128	@ 0x80
 8000616:	029b      	lsls	r3, r3, #10
 8000618:	4013      	ands	r3, r2
 800061a:	60fb      	str	r3, [r7, #12]
 800061c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 800061e:	193b      	adds	r3, r7, r4
 8000620:	22c0      	movs	r2, #192	@ 0xc0
 8000622:	00d2      	lsls	r2, r2, #3
 8000624:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000626:	0021      	movs	r1, r4
 8000628:	187b      	adds	r3, r7, r1
 800062a:	2202      	movs	r2, #2
 800062c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062e:	187b      	adds	r3, r7, r1
 8000630:	2200      	movs	r2, #0
 8000632:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000634:	187b      	adds	r3, r7, r1
 8000636:	2203      	movs	r2, #3
 8000638:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800063a:	187b      	adds	r3, r7, r1
 800063c:	2201      	movs	r2, #1
 800063e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000640:	187a      	adds	r2, r7, r1
 8000642:	2390      	movs	r3, #144	@ 0x90
 8000644:	05db      	lsls	r3, r3, #23
 8000646:	0011      	movs	r1, r2
 8000648:	0018      	movs	r0, r3
 800064a:	f000 fb99 	bl	8000d80 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 800064e:	4b1b      	ldr	r3, [pc, #108]	@ (80006bc <HAL_UART_MspInit+0xf8>)
 8000650:	4a1b      	ldr	r2, [pc, #108]	@ (80006c0 <HAL_UART_MspInit+0xfc>)
 8000652:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000654:	4b19      	ldr	r3, [pc, #100]	@ (80006bc <HAL_UART_MspInit+0xf8>)
 8000656:	2200      	movs	r2, #0
 8000658:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800065a:	4b18      	ldr	r3, [pc, #96]	@ (80006bc <HAL_UART_MspInit+0xf8>)
 800065c:	2200      	movs	r2, #0
 800065e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000660:	4b16      	ldr	r3, [pc, #88]	@ (80006bc <HAL_UART_MspInit+0xf8>)
 8000662:	2280      	movs	r2, #128	@ 0x80
 8000664:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000666:	4b15      	ldr	r3, [pc, #84]	@ (80006bc <HAL_UART_MspInit+0xf8>)
 8000668:	2200      	movs	r2, #0
 800066a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800066c:	4b13      	ldr	r3, [pc, #76]	@ (80006bc <HAL_UART_MspInit+0xf8>)
 800066e:	2200      	movs	r2, #0
 8000670:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000672:	4b12      	ldr	r3, [pc, #72]	@ (80006bc <HAL_UART_MspInit+0xf8>)
 8000674:	2200      	movs	r2, #0
 8000676:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000678:	4b10      	ldr	r3, [pc, #64]	@ (80006bc <HAL_UART_MspInit+0xf8>)
 800067a:	2200      	movs	r2, #0
 800067c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800067e:	4b0f      	ldr	r3, [pc, #60]	@ (80006bc <HAL_UART_MspInit+0xf8>)
 8000680:	0018      	movs	r0, r3
 8000682:	f000 f9f9 	bl	8000a78 <HAL_DMA_Init>
 8000686:	1e03      	subs	r3, r0, #0
 8000688:	d001      	beq.n	800068e <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 800068a:	f7ff ff71 	bl	8000570 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	4a0a      	ldr	r2, [pc, #40]	@ (80006bc <HAL_UART_MspInit+0xf8>)
 8000692:	675a      	str	r2, [r3, #116]	@ 0x74
 8000694:	4b09      	ldr	r3, [pc, #36]	@ (80006bc <HAL_UART_MspInit+0xf8>)
 8000696:	687a      	ldr	r2, [r7, #4]
 8000698:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800069a:	2200      	movs	r2, #0
 800069c:	2100      	movs	r1, #0
 800069e:	201b      	movs	r0, #27
 80006a0:	f000 f9b8 	bl	8000a14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80006a4:	201b      	movs	r0, #27
 80006a6:	f000 f9ca 	bl	8000a3e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80006aa:	46c0      	nop			@ (mov r8, r8)
 80006ac:	46bd      	mov	sp, r7
 80006ae:	b00b      	add	sp, #44	@ 0x2c
 80006b0:	bd90      	pop	{r4, r7, pc}
 80006b2:	46c0      	nop			@ (mov r8, r8)
 80006b4:	40013800 	.word	0x40013800
 80006b8:	40021000 	.word	0x40021000
 80006bc:	20000108 	.word	0x20000108
 80006c0:	40020030 	.word	0x40020030

080006c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006c8:	46c0      	nop			@ (mov r8, r8)
 80006ca:	e7fd      	b.n	80006c8 <NMI_Handler+0x4>

080006cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006d0:	46c0      	nop			@ (mov r8, r8)
 80006d2:	e7fd      	b.n	80006d0 <HardFault_Handler+0x4>

080006d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006d8:	46c0      	nop			@ (mov r8, r8)
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}

080006de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006de:	b580      	push	{r7, lr}
 80006e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006e2:	46c0      	nop			@ (mov r8, r8)
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}

080006e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006ec:	f000 f8ca 	bl	8000884 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006f0:	46c0      	nop			@ (mov r8, r8)
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
	...

080006f8 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80006fc:	4b03      	ldr	r3, [pc, #12]	@ (800070c <DMA1_Channel2_3_IRQHandler+0x14>)
 80006fe:	0018      	movs	r0, r3
 8000700:	f000 fa7f 	bl	8000c02 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000704:	46c0      	nop			@ (mov r8, r8)
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	46c0      	nop			@ (mov r8, r8)
 800070c:	20000108 	.word	0x20000108

08000710 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000714:	4b03      	ldr	r3, [pc, #12]	@ (8000724 <USART1_IRQHandler+0x14>)
 8000716:	0018      	movs	r0, r3
 8000718:	f001 fba6 	bl	8001e68 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800071c:	46c0      	nop			@ (mov r8, r8)
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	46c0      	nop			@ (mov r8, r8)
 8000724:	20000080 	.word	0x20000080

08000728 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b086      	sub	sp, #24
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000730:	4a14      	ldr	r2, [pc, #80]	@ (8000784 <_sbrk+0x5c>)
 8000732:	4b15      	ldr	r3, [pc, #84]	@ (8000788 <_sbrk+0x60>)
 8000734:	1ad3      	subs	r3, r2, r3
 8000736:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000738:	697b      	ldr	r3, [r7, #20]
 800073a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800073c:	4b13      	ldr	r3, [pc, #76]	@ (800078c <_sbrk+0x64>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	2b00      	cmp	r3, #0
 8000742:	d102      	bne.n	800074a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000744:	4b11      	ldr	r3, [pc, #68]	@ (800078c <_sbrk+0x64>)
 8000746:	4a12      	ldr	r2, [pc, #72]	@ (8000790 <_sbrk+0x68>)
 8000748:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800074a:	4b10      	ldr	r3, [pc, #64]	@ (800078c <_sbrk+0x64>)
 800074c:	681a      	ldr	r2, [r3, #0]
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	18d3      	adds	r3, r2, r3
 8000752:	693a      	ldr	r2, [r7, #16]
 8000754:	429a      	cmp	r2, r3
 8000756:	d207      	bcs.n	8000768 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000758:	f002 fa78 	bl	8002c4c <__errno>
 800075c:	0003      	movs	r3, r0
 800075e:	220c      	movs	r2, #12
 8000760:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000762:	2301      	movs	r3, #1
 8000764:	425b      	negs	r3, r3
 8000766:	e009      	b.n	800077c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000768:	4b08      	ldr	r3, [pc, #32]	@ (800078c <_sbrk+0x64>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800076e:	4b07      	ldr	r3, [pc, #28]	@ (800078c <_sbrk+0x64>)
 8000770:	681a      	ldr	r2, [r3, #0]
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	18d2      	adds	r2, r2, r3
 8000776:	4b05      	ldr	r3, [pc, #20]	@ (800078c <_sbrk+0x64>)
 8000778:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800077a:	68fb      	ldr	r3, [r7, #12]
}
 800077c:	0018      	movs	r0, r3
 800077e:	46bd      	mov	sp, r7
 8000780:	b006      	add	sp, #24
 8000782:	bd80      	pop	{r7, pc}
 8000784:	20002000 	.word	0x20002000
 8000788:	00000400 	.word	0x00000400
 800078c:	2000014c 	.word	0x2000014c
 8000790:	200002a0 	.word	0x200002a0

08000794 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000798:	46c0      	nop			@ (mov r8, r8)
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
	...

080007a0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80007a0:	480d      	ldr	r0, [pc, #52]	@ (80007d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80007a2:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 80007a4:	f7ff fff6 	bl	8000794 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007a8:	480c      	ldr	r0, [pc, #48]	@ (80007dc <LoopForever+0x6>)
  ldr r1, =_edata
 80007aa:	490d      	ldr	r1, [pc, #52]	@ (80007e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007ac:	4a0d      	ldr	r2, [pc, #52]	@ (80007e4 <LoopForever+0xe>)
  movs r3, #0
 80007ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007b0:	e002      	b.n	80007b8 <LoopCopyDataInit>

080007b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007b6:	3304      	adds	r3, #4

080007b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007bc:	d3f9      	bcc.n	80007b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007be:	4a0a      	ldr	r2, [pc, #40]	@ (80007e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007c0:	4c0a      	ldr	r4, [pc, #40]	@ (80007ec <LoopForever+0x16>)
  movs r3, #0
 80007c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007c4:	e001      	b.n	80007ca <LoopFillZerobss>

080007c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007c8:	3204      	adds	r2, #4

080007ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007cc:	d3fb      	bcc.n	80007c6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80007ce:	f002 fa43 	bl	8002c58 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007d2:	f7ff fddd 	bl	8000390 <main>

080007d6 <LoopForever>:

LoopForever:
    b LoopForever
 80007d6:	e7fe      	b.n	80007d6 <LoopForever>
  ldr   r0, =_estack
 80007d8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80007dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007e0:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80007e4:	080035cc 	.word	0x080035cc
  ldr r2, =_sbss
 80007e8:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80007ec:	2000029c 	.word	0x2000029c

080007f0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007f0:	e7fe      	b.n	80007f0 <ADC1_COMP_IRQHandler>
	...

080007f4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007f8:	4b07      	ldr	r3, [pc, #28]	@ (8000818 <HAL_Init+0x24>)
 80007fa:	681a      	ldr	r2, [r3, #0]
 80007fc:	4b06      	ldr	r3, [pc, #24]	@ (8000818 <HAL_Init+0x24>)
 80007fe:	2110      	movs	r1, #16
 8000800:	430a      	orrs	r2, r1
 8000802:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000804:	2003      	movs	r0, #3
 8000806:	f000 f809 	bl	800081c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800080a:	f7ff feb7 	bl	800057c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800080e:	2300      	movs	r3, #0
}
 8000810:	0018      	movs	r0, r3
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	46c0      	nop			@ (mov r8, r8)
 8000818:	40022000 	.word	0x40022000

0800081c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800081c:	b590      	push	{r4, r7, lr}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000824:	4b14      	ldr	r3, [pc, #80]	@ (8000878 <HAL_InitTick+0x5c>)
 8000826:	681c      	ldr	r4, [r3, #0]
 8000828:	4b14      	ldr	r3, [pc, #80]	@ (800087c <HAL_InitTick+0x60>)
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	0019      	movs	r1, r3
 800082e:	23fa      	movs	r3, #250	@ 0xfa
 8000830:	0098      	lsls	r0, r3, #2
 8000832:	f7ff fc7b 	bl	800012c <__udivsi3>
 8000836:	0003      	movs	r3, r0
 8000838:	0019      	movs	r1, r3
 800083a:	0020      	movs	r0, r4
 800083c:	f7ff fc76 	bl	800012c <__udivsi3>
 8000840:	0003      	movs	r3, r0
 8000842:	0018      	movs	r0, r3
 8000844:	f000 f90b 	bl	8000a5e <HAL_SYSTICK_Config>
 8000848:	1e03      	subs	r3, r0, #0
 800084a:	d001      	beq.n	8000850 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800084c:	2301      	movs	r3, #1
 800084e:	e00f      	b.n	8000870 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	2b03      	cmp	r3, #3
 8000854:	d80b      	bhi.n	800086e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000856:	6879      	ldr	r1, [r7, #4]
 8000858:	2301      	movs	r3, #1
 800085a:	425b      	negs	r3, r3
 800085c:	2200      	movs	r2, #0
 800085e:	0018      	movs	r0, r3
 8000860:	f000 f8d8 	bl	8000a14 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000864:	4b06      	ldr	r3, [pc, #24]	@ (8000880 <HAL_InitTick+0x64>)
 8000866:	687a      	ldr	r2, [r7, #4]
 8000868:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800086a:	2300      	movs	r3, #0
 800086c:	e000      	b.n	8000870 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800086e:	2301      	movs	r3, #1
}
 8000870:	0018      	movs	r0, r3
 8000872:	46bd      	mov	sp, r7
 8000874:	b003      	add	sp, #12
 8000876:	bd90      	pop	{r4, r7, pc}
 8000878:	20000008 	.word	0x20000008
 800087c:	20000010 	.word	0x20000010
 8000880:	2000000c 	.word	0x2000000c

08000884 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000888:	4b05      	ldr	r3, [pc, #20]	@ (80008a0 <HAL_IncTick+0x1c>)
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	001a      	movs	r2, r3
 800088e:	4b05      	ldr	r3, [pc, #20]	@ (80008a4 <HAL_IncTick+0x20>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	18d2      	adds	r2, r2, r3
 8000894:	4b03      	ldr	r3, [pc, #12]	@ (80008a4 <HAL_IncTick+0x20>)
 8000896:	601a      	str	r2, [r3, #0]
}
 8000898:	46c0      	nop			@ (mov r8, r8)
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	46c0      	nop			@ (mov r8, r8)
 80008a0:	20000010 	.word	0x20000010
 80008a4:	20000150 	.word	0x20000150

080008a8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  return uwTick;
 80008ac:	4b02      	ldr	r3, [pc, #8]	@ (80008b8 <HAL_GetTick+0x10>)
 80008ae:	681b      	ldr	r3, [r3, #0]
}
 80008b0:	0018      	movs	r0, r3
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	46c0      	nop			@ (mov r8, r8)
 80008b8:	20000150 	.word	0x20000150

080008bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	0002      	movs	r2, r0
 80008c4:	1dfb      	adds	r3, r7, #7
 80008c6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008c8:	1dfb      	adds	r3, r7, #7
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	2b7f      	cmp	r3, #127	@ 0x7f
 80008ce:	d809      	bhi.n	80008e4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008d0:	1dfb      	adds	r3, r7, #7
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	001a      	movs	r2, r3
 80008d6:	231f      	movs	r3, #31
 80008d8:	401a      	ands	r2, r3
 80008da:	4b04      	ldr	r3, [pc, #16]	@ (80008ec <__NVIC_EnableIRQ+0x30>)
 80008dc:	2101      	movs	r1, #1
 80008de:	4091      	lsls	r1, r2
 80008e0:	000a      	movs	r2, r1
 80008e2:	601a      	str	r2, [r3, #0]
  }
}
 80008e4:	46c0      	nop			@ (mov r8, r8)
 80008e6:	46bd      	mov	sp, r7
 80008e8:	b002      	add	sp, #8
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	e000e100 	.word	0xe000e100

080008f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008f0:	b590      	push	{r4, r7, lr}
 80008f2:	b083      	sub	sp, #12
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	0002      	movs	r2, r0
 80008f8:	6039      	str	r1, [r7, #0]
 80008fa:	1dfb      	adds	r3, r7, #7
 80008fc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008fe:	1dfb      	adds	r3, r7, #7
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	2b7f      	cmp	r3, #127	@ 0x7f
 8000904:	d828      	bhi.n	8000958 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000906:	4a2f      	ldr	r2, [pc, #188]	@ (80009c4 <__NVIC_SetPriority+0xd4>)
 8000908:	1dfb      	adds	r3, r7, #7
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	b25b      	sxtb	r3, r3
 800090e:	089b      	lsrs	r3, r3, #2
 8000910:	33c0      	adds	r3, #192	@ 0xc0
 8000912:	009b      	lsls	r3, r3, #2
 8000914:	589b      	ldr	r3, [r3, r2]
 8000916:	1dfa      	adds	r2, r7, #7
 8000918:	7812      	ldrb	r2, [r2, #0]
 800091a:	0011      	movs	r1, r2
 800091c:	2203      	movs	r2, #3
 800091e:	400a      	ands	r2, r1
 8000920:	00d2      	lsls	r2, r2, #3
 8000922:	21ff      	movs	r1, #255	@ 0xff
 8000924:	4091      	lsls	r1, r2
 8000926:	000a      	movs	r2, r1
 8000928:	43d2      	mvns	r2, r2
 800092a:	401a      	ands	r2, r3
 800092c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	019b      	lsls	r3, r3, #6
 8000932:	22ff      	movs	r2, #255	@ 0xff
 8000934:	401a      	ands	r2, r3
 8000936:	1dfb      	adds	r3, r7, #7
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	0018      	movs	r0, r3
 800093c:	2303      	movs	r3, #3
 800093e:	4003      	ands	r3, r0
 8000940:	00db      	lsls	r3, r3, #3
 8000942:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000944:	481f      	ldr	r0, [pc, #124]	@ (80009c4 <__NVIC_SetPriority+0xd4>)
 8000946:	1dfb      	adds	r3, r7, #7
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	b25b      	sxtb	r3, r3
 800094c:	089b      	lsrs	r3, r3, #2
 800094e:	430a      	orrs	r2, r1
 8000950:	33c0      	adds	r3, #192	@ 0xc0
 8000952:	009b      	lsls	r3, r3, #2
 8000954:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000956:	e031      	b.n	80009bc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000958:	4a1b      	ldr	r2, [pc, #108]	@ (80009c8 <__NVIC_SetPriority+0xd8>)
 800095a:	1dfb      	adds	r3, r7, #7
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	0019      	movs	r1, r3
 8000960:	230f      	movs	r3, #15
 8000962:	400b      	ands	r3, r1
 8000964:	3b08      	subs	r3, #8
 8000966:	089b      	lsrs	r3, r3, #2
 8000968:	3306      	adds	r3, #6
 800096a:	009b      	lsls	r3, r3, #2
 800096c:	18d3      	adds	r3, r2, r3
 800096e:	3304      	adds	r3, #4
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	1dfa      	adds	r2, r7, #7
 8000974:	7812      	ldrb	r2, [r2, #0]
 8000976:	0011      	movs	r1, r2
 8000978:	2203      	movs	r2, #3
 800097a:	400a      	ands	r2, r1
 800097c:	00d2      	lsls	r2, r2, #3
 800097e:	21ff      	movs	r1, #255	@ 0xff
 8000980:	4091      	lsls	r1, r2
 8000982:	000a      	movs	r2, r1
 8000984:	43d2      	mvns	r2, r2
 8000986:	401a      	ands	r2, r3
 8000988:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	019b      	lsls	r3, r3, #6
 800098e:	22ff      	movs	r2, #255	@ 0xff
 8000990:	401a      	ands	r2, r3
 8000992:	1dfb      	adds	r3, r7, #7
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	0018      	movs	r0, r3
 8000998:	2303      	movs	r3, #3
 800099a:	4003      	ands	r3, r0
 800099c:	00db      	lsls	r3, r3, #3
 800099e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009a0:	4809      	ldr	r0, [pc, #36]	@ (80009c8 <__NVIC_SetPriority+0xd8>)
 80009a2:	1dfb      	adds	r3, r7, #7
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	001c      	movs	r4, r3
 80009a8:	230f      	movs	r3, #15
 80009aa:	4023      	ands	r3, r4
 80009ac:	3b08      	subs	r3, #8
 80009ae:	089b      	lsrs	r3, r3, #2
 80009b0:	430a      	orrs	r2, r1
 80009b2:	3306      	adds	r3, #6
 80009b4:	009b      	lsls	r3, r3, #2
 80009b6:	18c3      	adds	r3, r0, r3
 80009b8:	3304      	adds	r3, #4
 80009ba:	601a      	str	r2, [r3, #0]
}
 80009bc:	46c0      	nop			@ (mov r8, r8)
 80009be:	46bd      	mov	sp, r7
 80009c0:	b003      	add	sp, #12
 80009c2:	bd90      	pop	{r4, r7, pc}
 80009c4:	e000e100 	.word	0xe000e100
 80009c8:	e000ed00 	.word	0xe000ed00

080009cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	1e5a      	subs	r2, r3, #1
 80009d8:	2380      	movs	r3, #128	@ 0x80
 80009da:	045b      	lsls	r3, r3, #17
 80009dc:	429a      	cmp	r2, r3
 80009de:	d301      	bcc.n	80009e4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009e0:	2301      	movs	r3, #1
 80009e2:	e010      	b.n	8000a06 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000a10 <SysTick_Config+0x44>)
 80009e6:	687a      	ldr	r2, [r7, #4]
 80009e8:	3a01      	subs	r2, #1
 80009ea:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009ec:	2301      	movs	r3, #1
 80009ee:	425b      	negs	r3, r3
 80009f0:	2103      	movs	r1, #3
 80009f2:	0018      	movs	r0, r3
 80009f4:	f7ff ff7c 	bl	80008f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009f8:	4b05      	ldr	r3, [pc, #20]	@ (8000a10 <SysTick_Config+0x44>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009fe:	4b04      	ldr	r3, [pc, #16]	@ (8000a10 <SysTick_Config+0x44>)
 8000a00:	2207      	movs	r2, #7
 8000a02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a04:	2300      	movs	r3, #0
}
 8000a06:	0018      	movs	r0, r3
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	b002      	add	sp, #8
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	46c0      	nop			@ (mov r8, r8)
 8000a10:	e000e010 	.word	0xe000e010

08000a14 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b084      	sub	sp, #16
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	60b9      	str	r1, [r7, #8]
 8000a1c:	607a      	str	r2, [r7, #4]
 8000a1e:	210f      	movs	r1, #15
 8000a20:	187b      	adds	r3, r7, r1
 8000a22:	1c02      	adds	r2, r0, #0
 8000a24:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000a26:	68ba      	ldr	r2, [r7, #8]
 8000a28:	187b      	adds	r3, r7, r1
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	b25b      	sxtb	r3, r3
 8000a2e:	0011      	movs	r1, r2
 8000a30:	0018      	movs	r0, r3
 8000a32:	f7ff ff5d 	bl	80008f0 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000a36:	46c0      	nop			@ (mov r8, r8)
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	b004      	add	sp, #16
 8000a3c:	bd80      	pop	{r7, pc}

08000a3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a3e:	b580      	push	{r7, lr}
 8000a40:	b082      	sub	sp, #8
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	0002      	movs	r2, r0
 8000a46:	1dfb      	adds	r3, r7, #7
 8000a48:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a4a:	1dfb      	adds	r3, r7, #7
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	b25b      	sxtb	r3, r3
 8000a50:	0018      	movs	r0, r3
 8000a52:	f7ff ff33 	bl	80008bc <__NVIC_EnableIRQ>
}
 8000a56:	46c0      	nop			@ (mov r8, r8)
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	b002      	add	sp, #8
 8000a5c:	bd80      	pop	{r7, pc}

08000a5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a5e:	b580      	push	{r7, lr}
 8000a60:	b082      	sub	sp, #8
 8000a62:	af00      	add	r7, sp, #0
 8000a64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	0018      	movs	r0, r3
 8000a6a:	f7ff ffaf 	bl	80009cc <SysTick_Config>
 8000a6e:	0003      	movs	r3, r0
}
 8000a70:	0018      	movs	r0, r3
 8000a72:	46bd      	mov	sp, r7
 8000a74:	b002      	add	sp, #8
 8000a76:	bd80      	pop	{r7, pc}

08000a78 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b084      	sub	sp, #16
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000a80:	2300      	movs	r3, #0
 8000a82:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d101      	bne.n	8000a8e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	e036      	b.n	8000afc <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	2221      	movs	r2, #33	@ 0x21
 8000a92:	2102      	movs	r1, #2
 8000a94:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	4a18      	ldr	r2, [pc, #96]	@ (8000b04 <HAL_DMA_Init+0x8c>)
 8000aa2:	4013      	ands	r3, r2
 8000aa4:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000aae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	68db      	ldr	r3, [r3, #12]
 8000ab4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000aba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	695b      	ldr	r3, [r3, #20]
 8000ac0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ac6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	69db      	ldr	r3, [r3, #28]
 8000acc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000ace:	68fa      	ldr	r2, [r7, #12]
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	68fa      	ldr	r2, [r7, #12]
 8000ada:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	0018      	movs	r0, r3
 8000ae0:	f000 f932 	bl	8000d48 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	2221      	movs	r2, #33	@ 0x21
 8000aee:	2101      	movs	r1, #1
 8000af0:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	2220      	movs	r2, #32
 8000af6:	2100      	movs	r1, #0
 8000af8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000afa:	2300      	movs	r3, #0
}
 8000afc:	0018      	movs	r0, r3
 8000afe:	46bd      	mov	sp, r7
 8000b00:	b004      	add	sp, #16
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	ffffc00f 	.word	0xffffc00f

08000b08 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2221      	movs	r2, #33	@ 0x21
 8000b14:	5c9b      	ldrb	r3, [r3, r2]
 8000b16:	b2db      	uxtb	r3, r3
 8000b18:	2b02      	cmp	r3, #2
 8000b1a:	d008      	beq.n	8000b2e <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	2204      	movs	r2, #4
 8000b20:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	2220      	movs	r2, #32
 8000b26:	2100      	movs	r1, #0
 8000b28:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	e020      	b.n	8000b70 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	681a      	ldr	r2, [r3, #0]
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	210e      	movs	r1, #14
 8000b3a:	438a      	bics	r2, r1
 8000b3c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	681a      	ldr	r2, [r3, #0]
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	2101      	movs	r1, #1
 8000b4a:	438a      	bics	r2, r1
 8000b4c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b56:	2101      	movs	r1, #1
 8000b58:	4091      	lsls	r1, r2
 8000b5a:	000a      	movs	r2, r1
 8000b5c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2221      	movs	r2, #33	@ 0x21
 8000b62:	2101      	movs	r1, #1
 8000b64:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	2220      	movs	r2, #32
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000b6e:	2300      	movs	r3, #0
}
 8000b70:	0018      	movs	r0, r3
 8000b72:	46bd      	mov	sp, r7
 8000b74:	b002      	add	sp, #8
 8000b76:	bd80      	pop	{r7, pc}

08000b78 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b084      	sub	sp, #16
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b80:	210f      	movs	r1, #15
 8000b82:	187b      	adds	r3, r7, r1
 8000b84:	2200      	movs	r2, #0
 8000b86:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	2221      	movs	r2, #33	@ 0x21
 8000b8c:	5c9b      	ldrb	r3, [r3, r2]
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	2b02      	cmp	r3, #2
 8000b92:	d006      	beq.n	8000ba2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	2204      	movs	r2, #4
 8000b98:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8000b9a:	187b      	adds	r3, r7, r1
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	701a      	strb	r2, [r3, #0]
 8000ba0:	e028      	b.n	8000bf4 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	681a      	ldr	r2, [r3, #0]
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	210e      	movs	r1, #14
 8000bae:	438a      	bics	r2, r1
 8000bb0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	2101      	movs	r1, #1
 8000bbe:	438a      	bics	r2, r1
 8000bc0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000bca:	2101      	movs	r1, #1
 8000bcc:	4091      	lsls	r1, r2
 8000bce:	000a      	movs	r2, r1
 8000bd0:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	2221      	movs	r2, #33	@ 0x21
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	2220      	movs	r2, #32
 8000bde:	2100      	movs	r1, #0
 8000be0:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d004      	beq.n	8000bf4 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bee:	687a      	ldr	r2, [r7, #4]
 8000bf0:	0010      	movs	r0, r2
 8000bf2:	4798      	blx	r3
    }
  }
  return status;
 8000bf4:	230f      	movs	r3, #15
 8000bf6:	18fb      	adds	r3, r7, r3
 8000bf8:	781b      	ldrb	r3, [r3, #0]
}
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	b004      	add	sp, #16
 8000c00:	bd80      	pop	{r7, pc}

08000c02 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000c02:	b580      	push	{r7, lr}
 8000c04:	b084      	sub	sp, #16
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c1e:	2204      	movs	r2, #4
 8000c20:	409a      	lsls	r2, r3
 8000c22:	0013      	movs	r3, r2
 8000c24:	68fa      	ldr	r2, [r7, #12]
 8000c26:	4013      	ands	r3, r2
 8000c28:	d024      	beq.n	8000c74 <HAL_DMA_IRQHandler+0x72>
 8000c2a:	68bb      	ldr	r3, [r7, #8]
 8000c2c:	2204      	movs	r2, #4
 8000c2e:	4013      	ands	r3, r2
 8000c30:	d020      	beq.n	8000c74 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	2220      	movs	r2, #32
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	d107      	bne.n	8000c4e <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	681a      	ldr	r2, [r3, #0]
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	2104      	movs	r1, #4
 8000c4a:	438a      	bics	r2, r1
 8000c4c:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c56:	2104      	movs	r1, #4
 8000c58:	4091      	lsls	r1, r2
 8000c5a:	000a      	movs	r2, r1
 8000c5c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d100      	bne.n	8000c68 <HAL_DMA_IRQHandler+0x66>
 8000c66:	e06a      	b.n	8000d3e <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c6c:	687a      	ldr	r2, [r7, #4]
 8000c6e:	0010      	movs	r0, r2
 8000c70:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8000c72:	e064      	b.n	8000d3e <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c78:	2202      	movs	r2, #2
 8000c7a:	409a      	lsls	r2, r3
 8000c7c:	0013      	movs	r3, r2
 8000c7e:	68fa      	ldr	r2, [r7, #12]
 8000c80:	4013      	ands	r3, r2
 8000c82:	d02b      	beq.n	8000cdc <HAL_DMA_IRQHandler+0xda>
 8000c84:	68bb      	ldr	r3, [r7, #8]
 8000c86:	2202      	movs	r2, #2
 8000c88:	4013      	ands	r3, r2
 8000c8a:	d027      	beq.n	8000cdc <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	2220      	movs	r2, #32
 8000c94:	4013      	ands	r3, r2
 8000c96:	d10b      	bne.n	8000cb0 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	681a      	ldr	r2, [r3, #0]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	210a      	movs	r1, #10
 8000ca4:	438a      	bics	r2, r1
 8000ca6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	2221      	movs	r2, #33	@ 0x21
 8000cac:	2101      	movs	r1, #1
 8000cae:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000cb8:	2102      	movs	r1, #2
 8000cba:	4091      	lsls	r1, r2
 8000cbc:	000a      	movs	r2, r1
 8000cbe:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2220      	movs	r2, #32
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d036      	beq.n	8000d3e <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cd4:	687a      	ldr	r2, [r7, #4]
 8000cd6:	0010      	movs	r0, r2
 8000cd8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8000cda:	e030      	b.n	8000d3e <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce0:	2208      	movs	r2, #8
 8000ce2:	409a      	lsls	r2, r3
 8000ce4:	0013      	movs	r3, r2
 8000ce6:	68fa      	ldr	r2, [r7, #12]
 8000ce8:	4013      	ands	r3, r2
 8000cea:	d028      	beq.n	8000d3e <HAL_DMA_IRQHandler+0x13c>
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	2208      	movs	r2, #8
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	d024      	beq.n	8000d3e <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	210e      	movs	r1, #14
 8000d00:	438a      	bics	r2, r1
 8000d02:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d0c:	2101      	movs	r1, #1
 8000d0e:	4091      	lsls	r1, r2
 8000d10:	000a      	movs	r2, r1
 8000d12:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	2201      	movs	r2, #1
 8000d18:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	2221      	movs	r2, #33	@ 0x21
 8000d1e:	2101      	movs	r1, #1
 8000d20:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	2220      	movs	r2, #32
 8000d26:	2100      	movs	r1, #0
 8000d28:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d005      	beq.n	8000d3e <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d36:	687a      	ldr	r2, [r7, #4]
 8000d38:	0010      	movs	r0, r2
 8000d3a:	4798      	blx	r3
    }
  }
}
 8000d3c:	e7ff      	b.n	8000d3e <HAL_DMA_IRQHandler+0x13c>
 8000d3e:	46c0      	nop			@ (mov r8, r8)
 8000d40:	46bd      	mov	sp, r7
 8000d42:	b004      	add	sp, #16
 8000d44:	bd80      	pop	{r7, pc}
	...

08000d48 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a08      	ldr	r2, [pc, #32]	@ (8000d78 <DMA_CalcBaseAndBitshift+0x30>)
 8000d56:	4694      	mov	ip, r2
 8000d58:	4463      	add	r3, ip
 8000d5a:	2114      	movs	r1, #20
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	f7ff f9e5 	bl	800012c <__udivsi3>
 8000d62:	0003      	movs	r3, r0
 8000d64:	009a      	lsls	r2, r3, #2
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	4a03      	ldr	r2, [pc, #12]	@ (8000d7c <DMA_CalcBaseAndBitshift+0x34>)
 8000d6e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8000d70:	46c0      	nop			@ (mov r8, r8)
 8000d72:	46bd      	mov	sp, r7
 8000d74:	b002      	add	sp, #8
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	bffdfff8 	.word	0xbffdfff8
 8000d7c:	40020000 	.word	0x40020000

08000d80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b086      	sub	sp, #24
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d8e:	e14f      	b.n	8001030 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	2101      	movs	r1, #1
 8000d96:	697a      	ldr	r2, [r7, #20]
 8000d98:	4091      	lsls	r1, r2
 8000d9a:	000a      	movs	r2, r1
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d100      	bne.n	8000da8 <HAL_GPIO_Init+0x28>
 8000da6:	e140      	b.n	800102a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	2203      	movs	r2, #3
 8000dae:	4013      	ands	r3, r2
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d005      	beq.n	8000dc0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	2203      	movs	r2, #3
 8000dba:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000dbc:	2b02      	cmp	r3, #2
 8000dbe:	d130      	bne.n	8000e22 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	689b      	ldr	r3, [r3, #8]
 8000dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	005b      	lsls	r3, r3, #1
 8000dca:	2203      	movs	r2, #3
 8000dcc:	409a      	lsls	r2, r3
 8000dce:	0013      	movs	r3, r2
 8000dd0:	43da      	mvns	r2, r3
 8000dd2:	693b      	ldr	r3, [r7, #16]
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	68da      	ldr	r2, [r3, #12]
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	005b      	lsls	r3, r3, #1
 8000de0:	409a      	lsls	r2, r3
 8000de2:	0013      	movs	r3, r2
 8000de4:	693a      	ldr	r2, [r7, #16]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	693a      	ldr	r2, [r7, #16]
 8000dee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000df6:	2201      	movs	r2, #1
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	409a      	lsls	r2, r3
 8000dfc:	0013      	movs	r3, r2
 8000dfe:	43da      	mvns	r2, r3
 8000e00:	693b      	ldr	r3, [r7, #16]
 8000e02:	4013      	ands	r3, r2
 8000e04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	091b      	lsrs	r3, r3, #4
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	401a      	ands	r2, r3
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	409a      	lsls	r2, r3
 8000e14:	0013      	movs	r3, r2
 8000e16:	693a      	ldr	r2, [r7, #16]
 8000e18:	4313      	orrs	r3, r2
 8000e1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	2203      	movs	r2, #3
 8000e28:	4013      	ands	r3, r2
 8000e2a:	2b03      	cmp	r3, #3
 8000e2c:	d017      	beq.n	8000e5e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	68db      	ldr	r3, [r3, #12]
 8000e32:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	005b      	lsls	r3, r3, #1
 8000e38:	2203      	movs	r2, #3
 8000e3a:	409a      	lsls	r2, r3
 8000e3c:	0013      	movs	r3, r2
 8000e3e:	43da      	mvns	r2, r3
 8000e40:	693b      	ldr	r3, [r7, #16]
 8000e42:	4013      	ands	r3, r2
 8000e44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	689a      	ldr	r2, [r3, #8]
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	005b      	lsls	r3, r3, #1
 8000e4e:	409a      	lsls	r2, r3
 8000e50:	0013      	movs	r3, r2
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	4313      	orrs	r3, r2
 8000e56:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	693a      	ldr	r2, [r7, #16]
 8000e5c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	2203      	movs	r2, #3
 8000e64:	4013      	ands	r3, r2
 8000e66:	2b02      	cmp	r3, #2
 8000e68:	d123      	bne.n	8000eb2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	08da      	lsrs	r2, r3, #3
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	3208      	adds	r2, #8
 8000e72:	0092      	lsls	r2, r2, #2
 8000e74:	58d3      	ldr	r3, [r2, r3]
 8000e76:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	2207      	movs	r2, #7
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	009b      	lsls	r3, r3, #2
 8000e80:	220f      	movs	r2, #15
 8000e82:	409a      	lsls	r2, r3
 8000e84:	0013      	movs	r3, r2
 8000e86:	43da      	mvns	r2, r3
 8000e88:	693b      	ldr	r3, [r7, #16]
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	691a      	ldr	r2, [r3, #16]
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	2107      	movs	r1, #7
 8000e96:	400b      	ands	r3, r1
 8000e98:	009b      	lsls	r3, r3, #2
 8000e9a:	409a      	lsls	r2, r3
 8000e9c:	0013      	movs	r3, r2
 8000e9e:	693a      	ldr	r2, [r7, #16]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	08da      	lsrs	r2, r3, #3
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	3208      	adds	r2, #8
 8000eac:	0092      	lsls	r2, r2, #2
 8000eae:	6939      	ldr	r1, [r7, #16]
 8000eb0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	2203      	movs	r2, #3
 8000ebe:	409a      	lsls	r2, r3
 8000ec0:	0013      	movs	r3, r2
 8000ec2:	43da      	mvns	r2, r3
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	2203      	movs	r2, #3
 8000ed0:	401a      	ands	r2, r3
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	005b      	lsls	r3, r3, #1
 8000ed6:	409a      	lsls	r2, r3
 8000ed8:	0013      	movs	r3, r2
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	4313      	orrs	r3, r2
 8000ede:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	693a      	ldr	r2, [r7, #16]
 8000ee4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	685a      	ldr	r2, [r3, #4]
 8000eea:	23c0      	movs	r3, #192	@ 0xc0
 8000eec:	029b      	lsls	r3, r3, #10
 8000eee:	4013      	ands	r3, r2
 8000ef0:	d100      	bne.n	8000ef4 <HAL_GPIO_Init+0x174>
 8000ef2:	e09a      	b.n	800102a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef4:	4b54      	ldr	r3, [pc, #336]	@ (8001048 <HAL_GPIO_Init+0x2c8>)
 8000ef6:	699a      	ldr	r2, [r3, #24]
 8000ef8:	4b53      	ldr	r3, [pc, #332]	@ (8001048 <HAL_GPIO_Init+0x2c8>)
 8000efa:	2101      	movs	r1, #1
 8000efc:	430a      	orrs	r2, r1
 8000efe:	619a      	str	r2, [r3, #24]
 8000f00:	4b51      	ldr	r3, [pc, #324]	@ (8001048 <HAL_GPIO_Init+0x2c8>)
 8000f02:	699b      	ldr	r3, [r3, #24]
 8000f04:	2201      	movs	r2, #1
 8000f06:	4013      	ands	r3, r2
 8000f08:	60bb      	str	r3, [r7, #8]
 8000f0a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f0c:	4a4f      	ldr	r2, [pc, #316]	@ (800104c <HAL_GPIO_Init+0x2cc>)
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	089b      	lsrs	r3, r3, #2
 8000f12:	3302      	adds	r3, #2
 8000f14:	009b      	lsls	r3, r3, #2
 8000f16:	589b      	ldr	r3, [r3, r2]
 8000f18:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	2203      	movs	r2, #3
 8000f1e:	4013      	ands	r3, r2
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	220f      	movs	r2, #15
 8000f24:	409a      	lsls	r2, r3
 8000f26:	0013      	movs	r3, r2
 8000f28:	43da      	mvns	r2, r3
 8000f2a:	693b      	ldr	r3, [r7, #16]
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f30:	687a      	ldr	r2, [r7, #4]
 8000f32:	2390      	movs	r3, #144	@ 0x90
 8000f34:	05db      	lsls	r3, r3, #23
 8000f36:	429a      	cmp	r2, r3
 8000f38:	d013      	beq.n	8000f62 <HAL_GPIO_Init+0x1e2>
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	4a44      	ldr	r2, [pc, #272]	@ (8001050 <HAL_GPIO_Init+0x2d0>)
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d00d      	beq.n	8000f5e <HAL_GPIO_Init+0x1de>
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4a43      	ldr	r2, [pc, #268]	@ (8001054 <HAL_GPIO_Init+0x2d4>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d007      	beq.n	8000f5a <HAL_GPIO_Init+0x1da>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	4a42      	ldr	r2, [pc, #264]	@ (8001058 <HAL_GPIO_Init+0x2d8>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d101      	bne.n	8000f56 <HAL_GPIO_Init+0x1d6>
 8000f52:	2303      	movs	r3, #3
 8000f54:	e006      	b.n	8000f64 <HAL_GPIO_Init+0x1e4>
 8000f56:	2305      	movs	r3, #5
 8000f58:	e004      	b.n	8000f64 <HAL_GPIO_Init+0x1e4>
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	e002      	b.n	8000f64 <HAL_GPIO_Init+0x1e4>
 8000f5e:	2301      	movs	r3, #1
 8000f60:	e000      	b.n	8000f64 <HAL_GPIO_Init+0x1e4>
 8000f62:	2300      	movs	r3, #0
 8000f64:	697a      	ldr	r2, [r7, #20]
 8000f66:	2103      	movs	r1, #3
 8000f68:	400a      	ands	r2, r1
 8000f6a:	0092      	lsls	r2, r2, #2
 8000f6c:	4093      	lsls	r3, r2
 8000f6e:	693a      	ldr	r2, [r7, #16]
 8000f70:	4313      	orrs	r3, r2
 8000f72:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f74:	4935      	ldr	r1, [pc, #212]	@ (800104c <HAL_GPIO_Init+0x2cc>)
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	089b      	lsrs	r3, r3, #2
 8000f7a:	3302      	adds	r3, #2
 8000f7c:	009b      	lsls	r3, r3, #2
 8000f7e:	693a      	ldr	r2, [r7, #16]
 8000f80:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f82:	4b36      	ldr	r3, [pc, #216]	@ (800105c <HAL_GPIO_Init+0x2dc>)
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	43da      	mvns	r2, r3
 8000f8c:	693b      	ldr	r3, [r7, #16]
 8000f8e:	4013      	ands	r3, r2
 8000f90:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	685a      	ldr	r2, [r3, #4]
 8000f96:	2380      	movs	r3, #128	@ 0x80
 8000f98:	035b      	lsls	r3, r3, #13
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	d003      	beq.n	8000fa6 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000fa6:	4b2d      	ldr	r3, [pc, #180]	@ (800105c <HAL_GPIO_Init+0x2dc>)
 8000fa8:	693a      	ldr	r2, [r7, #16]
 8000faa:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000fac:	4b2b      	ldr	r3, [pc, #172]	@ (800105c <HAL_GPIO_Init+0x2dc>)
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	43da      	mvns	r2, r3
 8000fb6:	693b      	ldr	r3, [r7, #16]
 8000fb8:	4013      	ands	r3, r2
 8000fba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685a      	ldr	r2, [r3, #4]
 8000fc0:	2380      	movs	r3, #128	@ 0x80
 8000fc2:	039b      	lsls	r3, r3, #14
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	d003      	beq.n	8000fd0 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000fc8:	693a      	ldr	r2, [r7, #16]
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000fd0:	4b22      	ldr	r3, [pc, #136]	@ (800105c <HAL_GPIO_Init+0x2dc>)
 8000fd2:	693a      	ldr	r2, [r7, #16]
 8000fd4:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000fd6:	4b21      	ldr	r3, [pc, #132]	@ (800105c <HAL_GPIO_Init+0x2dc>)
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	43da      	mvns	r2, r3
 8000fe0:	693b      	ldr	r3, [r7, #16]
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	685a      	ldr	r2, [r3, #4]
 8000fea:	2380      	movs	r3, #128	@ 0x80
 8000fec:	029b      	lsls	r3, r3, #10
 8000fee:	4013      	ands	r3, r2
 8000ff0:	d003      	beq.n	8000ffa <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000ff2:	693a      	ldr	r2, [r7, #16]
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ffa:	4b18      	ldr	r3, [pc, #96]	@ (800105c <HAL_GPIO_Init+0x2dc>)
 8000ffc:	693a      	ldr	r2, [r7, #16]
 8000ffe:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001000:	4b16      	ldr	r3, [pc, #88]	@ (800105c <HAL_GPIO_Init+0x2dc>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	43da      	mvns	r2, r3
 800100a:	693b      	ldr	r3, [r7, #16]
 800100c:	4013      	ands	r3, r2
 800100e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	685a      	ldr	r2, [r3, #4]
 8001014:	2380      	movs	r3, #128	@ 0x80
 8001016:	025b      	lsls	r3, r3, #9
 8001018:	4013      	ands	r3, r2
 800101a:	d003      	beq.n	8001024 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 800101c:	693a      	ldr	r2, [r7, #16]
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	4313      	orrs	r3, r2
 8001022:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001024:	4b0d      	ldr	r3, [pc, #52]	@ (800105c <HAL_GPIO_Init+0x2dc>)
 8001026:	693a      	ldr	r2, [r7, #16]
 8001028:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	3301      	adds	r3, #1
 800102e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	40da      	lsrs	r2, r3
 8001038:	1e13      	subs	r3, r2, #0
 800103a:	d000      	beq.n	800103e <HAL_GPIO_Init+0x2be>
 800103c:	e6a8      	b.n	8000d90 <HAL_GPIO_Init+0x10>
  } 
}
 800103e:	46c0      	nop			@ (mov r8, r8)
 8001040:	46c0      	nop			@ (mov r8, r8)
 8001042:	46bd      	mov	sp, r7
 8001044:	b006      	add	sp, #24
 8001046:	bd80      	pop	{r7, pc}
 8001048:	40021000 	.word	0x40021000
 800104c:	40010000 	.word	0x40010000
 8001050:	48000400 	.word	0x48000400
 8001054:	48000800 	.word	0x48000800
 8001058:	48000c00 	.word	0x48000c00
 800105c:	40010400 	.word	0x40010400

08001060 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b088      	sub	sp, #32
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d101      	bne.n	8001072 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800106e:	2301      	movs	r3, #1
 8001070:	e301      	b.n	8001676 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	2201      	movs	r2, #1
 8001078:	4013      	ands	r3, r2
 800107a:	d100      	bne.n	800107e <HAL_RCC_OscConfig+0x1e>
 800107c:	e08d      	b.n	800119a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800107e:	4bc3      	ldr	r3, [pc, #780]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	220c      	movs	r2, #12
 8001084:	4013      	ands	r3, r2
 8001086:	2b04      	cmp	r3, #4
 8001088:	d00e      	beq.n	80010a8 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800108a:	4bc0      	ldr	r3, [pc, #768]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	220c      	movs	r2, #12
 8001090:	4013      	ands	r3, r2
 8001092:	2b08      	cmp	r3, #8
 8001094:	d116      	bne.n	80010c4 <HAL_RCC_OscConfig+0x64>
 8001096:	4bbd      	ldr	r3, [pc, #756]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001098:	685a      	ldr	r2, [r3, #4]
 800109a:	2380      	movs	r3, #128	@ 0x80
 800109c:	025b      	lsls	r3, r3, #9
 800109e:	401a      	ands	r2, r3
 80010a0:	2380      	movs	r3, #128	@ 0x80
 80010a2:	025b      	lsls	r3, r3, #9
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d10d      	bne.n	80010c4 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010a8:	4bb8      	ldr	r3, [pc, #736]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	2380      	movs	r3, #128	@ 0x80
 80010ae:	029b      	lsls	r3, r3, #10
 80010b0:	4013      	ands	r3, r2
 80010b2:	d100      	bne.n	80010b6 <HAL_RCC_OscConfig+0x56>
 80010b4:	e070      	b.n	8001198 <HAL_RCC_OscConfig+0x138>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d000      	beq.n	80010c0 <HAL_RCC_OscConfig+0x60>
 80010be:	e06b      	b.n	8001198 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80010c0:	2301      	movs	r3, #1
 80010c2:	e2d8      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d107      	bne.n	80010dc <HAL_RCC_OscConfig+0x7c>
 80010cc:	4baf      	ldr	r3, [pc, #700]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	4bae      	ldr	r3, [pc, #696]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80010d2:	2180      	movs	r1, #128	@ 0x80
 80010d4:	0249      	lsls	r1, r1, #9
 80010d6:	430a      	orrs	r2, r1
 80010d8:	601a      	str	r2, [r3, #0]
 80010da:	e02f      	b.n	800113c <HAL_RCC_OscConfig+0xdc>
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d10c      	bne.n	80010fe <HAL_RCC_OscConfig+0x9e>
 80010e4:	4ba9      	ldr	r3, [pc, #676]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	4ba8      	ldr	r3, [pc, #672]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80010ea:	49a9      	ldr	r1, [pc, #676]	@ (8001390 <HAL_RCC_OscConfig+0x330>)
 80010ec:	400a      	ands	r2, r1
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	4ba6      	ldr	r3, [pc, #664]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	4ba5      	ldr	r3, [pc, #660]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80010f6:	49a7      	ldr	r1, [pc, #668]	@ (8001394 <HAL_RCC_OscConfig+0x334>)
 80010f8:	400a      	ands	r2, r1
 80010fa:	601a      	str	r2, [r3, #0]
 80010fc:	e01e      	b.n	800113c <HAL_RCC_OscConfig+0xdc>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	2b05      	cmp	r3, #5
 8001104:	d10e      	bne.n	8001124 <HAL_RCC_OscConfig+0xc4>
 8001106:	4ba1      	ldr	r3, [pc, #644]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	4ba0      	ldr	r3, [pc, #640]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 800110c:	2180      	movs	r1, #128	@ 0x80
 800110e:	02c9      	lsls	r1, r1, #11
 8001110:	430a      	orrs	r2, r1
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	4b9d      	ldr	r3, [pc, #628]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	4b9c      	ldr	r3, [pc, #624]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 800111a:	2180      	movs	r1, #128	@ 0x80
 800111c:	0249      	lsls	r1, r1, #9
 800111e:	430a      	orrs	r2, r1
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	e00b      	b.n	800113c <HAL_RCC_OscConfig+0xdc>
 8001124:	4b99      	ldr	r3, [pc, #612]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001126:	681a      	ldr	r2, [r3, #0]
 8001128:	4b98      	ldr	r3, [pc, #608]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 800112a:	4999      	ldr	r1, [pc, #612]	@ (8001390 <HAL_RCC_OscConfig+0x330>)
 800112c:	400a      	ands	r2, r1
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	4b96      	ldr	r3, [pc, #600]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	4b95      	ldr	r3, [pc, #596]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001136:	4997      	ldr	r1, [pc, #604]	@ (8001394 <HAL_RCC_OscConfig+0x334>)
 8001138:	400a      	ands	r2, r1
 800113a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d014      	beq.n	800116e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001144:	f7ff fbb0 	bl	80008a8 <HAL_GetTick>
 8001148:	0003      	movs	r3, r0
 800114a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800114c:	e008      	b.n	8001160 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800114e:	f7ff fbab 	bl	80008a8 <HAL_GetTick>
 8001152:	0002      	movs	r2, r0
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	1ad3      	subs	r3, r2, r3
 8001158:	2b64      	cmp	r3, #100	@ 0x64
 800115a:	d901      	bls.n	8001160 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 800115c:	2303      	movs	r3, #3
 800115e:	e28a      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001160:	4b8a      	ldr	r3, [pc, #552]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	2380      	movs	r3, #128	@ 0x80
 8001166:	029b      	lsls	r3, r3, #10
 8001168:	4013      	ands	r3, r2
 800116a:	d0f0      	beq.n	800114e <HAL_RCC_OscConfig+0xee>
 800116c:	e015      	b.n	800119a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800116e:	f7ff fb9b 	bl	80008a8 <HAL_GetTick>
 8001172:	0003      	movs	r3, r0
 8001174:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001176:	e008      	b.n	800118a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001178:	f7ff fb96 	bl	80008a8 <HAL_GetTick>
 800117c:	0002      	movs	r2, r0
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	2b64      	cmp	r3, #100	@ 0x64
 8001184:	d901      	bls.n	800118a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001186:	2303      	movs	r3, #3
 8001188:	e275      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800118a:	4b80      	ldr	r3, [pc, #512]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	2380      	movs	r3, #128	@ 0x80
 8001190:	029b      	lsls	r3, r3, #10
 8001192:	4013      	ands	r3, r2
 8001194:	d1f0      	bne.n	8001178 <HAL_RCC_OscConfig+0x118>
 8001196:	e000      	b.n	800119a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001198:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	2202      	movs	r2, #2
 80011a0:	4013      	ands	r3, r2
 80011a2:	d100      	bne.n	80011a6 <HAL_RCC_OscConfig+0x146>
 80011a4:	e069      	b.n	800127a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80011a6:	4b79      	ldr	r3, [pc, #484]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	220c      	movs	r2, #12
 80011ac:	4013      	ands	r3, r2
 80011ae:	d00b      	beq.n	80011c8 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80011b0:	4b76      	ldr	r3, [pc, #472]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	220c      	movs	r2, #12
 80011b6:	4013      	ands	r3, r2
 80011b8:	2b08      	cmp	r3, #8
 80011ba:	d11c      	bne.n	80011f6 <HAL_RCC_OscConfig+0x196>
 80011bc:	4b73      	ldr	r3, [pc, #460]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80011be:	685a      	ldr	r2, [r3, #4]
 80011c0:	2380      	movs	r3, #128	@ 0x80
 80011c2:	025b      	lsls	r3, r3, #9
 80011c4:	4013      	ands	r3, r2
 80011c6:	d116      	bne.n	80011f6 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011c8:	4b70      	ldr	r3, [pc, #448]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	2202      	movs	r2, #2
 80011ce:	4013      	ands	r3, r2
 80011d0:	d005      	beq.n	80011de <HAL_RCC_OscConfig+0x17e>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	68db      	ldr	r3, [r3, #12]
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	d001      	beq.n	80011de <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e24b      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011de:	4b6b      	ldr	r3, [pc, #428]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	22f8      	movs	r2, #248	@ 0xf8
 80011e4:	4393      	bics	r3, r2
 80011e6:	0019      	movs	r1, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	691b      	ldr	r3, [r3, #16]
 80011ec:	00da      	lsls	r2, r3, #3
 80011ee:	4b67      	ldr	r3, [pc, #412]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80011f0:	430a      	orrs	r2, r1
 80011f2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011f4:	e041      	b.n	800127a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	68db      	ldr	r3, [r3, #12]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d024      	beq.n	8001248 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011fe:	4b63      	ldr	r3, [pc, #396]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	4b62      	ldr	r3, [pc, #392]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001204:	2101      	movs	r1, #1
 8001206:	430a      	orrs	r2, r1
 8001208:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800120a:	f7ff fb4d 	bl	80008a8 <HAL_GetTick>
 800120e:	0003      	movs	r3, r0
 8001210:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001212:	e008      	b.n	8001226 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001214:	f7ff fb48 	bl	80008a8 <HAL_GetTick>
 8001218:	0002      	movs	r2, r0
 800121a:	69bb      	ldr	r3, [r7, #24]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	2b02      	cmp	r3, #2
 8001220:	d901      	bls.n	8001226 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001222:	2303      	movs	r3, #3
 8001224:	e227      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001226:	4b59      	ldr	r3, [pc, #356]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	2202      	movs	r2, #2
 800122c:	4013      	ands	r3, r2
 800122e:	d0f1      	beq.n	8001214 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001230:	4b56      	ldr	r3, [pc, #344]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	22f8      	movs	r2, #248	@ 0xf8
 8001236:	4393      	bics	r3, r2
 8001238:	0019      	movs	r1, r3
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	691b      	ldr	r3, [r3, #16]
 800123e:	00da      	lsls	r2, r3, #3
 8001240:	4b52      	ldr	r3, [pc, #328]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001242:	430a      	orrs	r2, r1
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	e018      	b.n	800127a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001248:	4b50      	ldr	r3, [pc, #320]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 800124a:	681a      	ldr	r2, [r3, #0]
 800124c:	4b4f      	ldr	r3, [pc, #316]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 800124e:	2101      	movs	r1, #1
 8001250:	438a      	bics	r2, r1
 8001252:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001254:	f7ff fb28 	bl	80008a8 <HAL_GetTick>
 8001258:	0003      	movs	r3, r0
 800125a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800125c:	e008      	b.n	8001270 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800125e:	f7ff fb23 	bl	80008a8 <HAL_GetTick>
 8001262:	0002      	movs	r2, r0
 8001264:	69bb      	ldr	r3, [r7, #24]
 8001266:	1ad3      	subs	r3, r2, r3
 8001268:	2b02      	cmp	r3, #2
 800126a:	d901      	bls.n	8001270 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 800126c:	2303      	movs	r3, #3
 800126e:	e202      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001270:	4b46      	ldr	r3, [pc, #280]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	2202      	movs	r2, #2
 8001276:	4013      	ands	r3, r2
 8001278:	d1f1      	bne.n	800125e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	2208      	movs	r2, #8
 8001280:	4013      	ands	r3, r2
 8001282:	d036      	beq.n	80012f2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	69db      	ldr	r3, [r3, #28]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d019      	beq.n	80012c0 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800128c:	4b3f      	ldr	r3, [pc, #252]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 800128e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001290:	4b3e      	ldr	r3, [pc, #248]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001292:	2101      	movs	r1, #1
 8001294:	430a      	orrs	r2, r1
 8001296:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001298:	f7ff fb06 	bl	80008a8 <HAL_GetTick>
 800129c:	0003      	movs	r3, r0
 800129e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012a0:	e008      	b.n	80012b4 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012a2:	f7ff fb01 	bl	80008a8 <HAL_GetTick>
 80012a6:	0002      	movs	r2, r0
 80012a8:	69bb      	ldr	r3, [r7, #24]
 80012aa:	1ad3      	subs	r3, r2, r3
 80012ac:	2b02      	cmp	r3, #2
 80012ae:	d901      	bls.n	80012b4 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80012b0:	2303      	movs	r3, #3
 80012b2:	e1e0      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012b4:	4b35      	ldr	r3, [pc, #212]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80012b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012b8:	2202      	movs	r2, #2
 80012ba:	4013      	ands	r3, r2
 80012bc:	d0f1      	beq.n	80012a2 <HAL_RCC_OscConfig+0x242>
 80012be:	e018      	b.n	80012f2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012c0:	4b32      	ldr	r3, [pc, #200]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80012c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80012c4:	4b31      	ldr	r3, [pc, #196]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80012c6:	2101      	movs	r1, #1
 80012c8:	438a      	bics	r2, r1
 80012ca:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012cc:	f7ff faec 	bl	80008a8 <HAL_GetTick>
 80012d0:	0003      	movs	r3, r0
 80012d2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012d4:	e008      	b.n	80012e8 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012d6:	f7ff fae7 	bl	80008a8 <HAL_GetTick>
 80012da:	0002      	movs	r2, r0
 80012dc:	69bb      	ldr	r3, [r7, #24]
 80012de:	1ad3      	subs	r3, r2, r3
 80012e0:	2b02      	cmp	r3, #2
 80012e2:	d901      	bls.n	80012e8 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80012e4:	2303      	movs	r3, #3
 80012e6:	e1c6      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012e8:	4b28      	ldr	r3, [pc, #160]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 80012ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012ec:	2202      	movs	r2, #2
 80012ee:	4013      	ands	r3, r2
 80012f0:	d1f1      	bne.n	80012d6 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	2204      	movs	r2, #4
 80012f8:	4013      	ands	r3, r2
 80012fa:	d100      	bne.n	80012fe <HAL_RCC_OscConfig+0x29e>
 80012fc:	e0b4      	b.n	8001468 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012fe:	201f      	movs	r0, #31
 8001300:	183b      	adds	r3, r7, r0
 8001302:	2200      	movs	r2, #0
 8001304:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001306:	4b21      	ldr	r3, [pc, #132]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001308:	69da      	ldr	r2, [r3, #28]
 800130a:	2380      	movs	r3, #128	@ 0x80
 800130c:	055b      	lsls	r3, r3, #21
 800130e:	4013      	ands	r3, r2
 8001310:	d110      	bne.n	8001334 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001312:	4b1e      	ldr	r3, [pc, #120]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001314:	69da      	ldr	r2, [r3, #28]
 8001316:	4b1d      	ldr	r3, [pc, #116]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001318:	2180      	movs	r1, #128	@ 0x80
 800131a:	0549      	lsls	r1, r1, #21
 800131c:	430a      	orrs	r2, r1
 800131e:	61da      	str	r2, [r3, #28]
 8001320:	4b1a      	ldr	r3, [pc, #104]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001322:	69da      	ldr	r2, [r3, #28]
 8001324:	2380      	movs	r3, #128	@ 0x80
 8001326:	055b      	lsls	r3, r3, #21
 8001328:	4013      	ands	r3, r2
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800132e:	183b      	adds	r3, r7, r0
 8001330:	2201      	movs	r2, #1
 8001332:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001334:	4b18      	ldr	r3, [pc, #96]	@ (8001398 <HAL_RCC_OscConfig+0x338>)
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	2380      	movs	r3, #128	@ 0x80
 800133a:	005b      	lsls	r3, r3, #1
 800133c:	4013      	ands	r3, r2
 800133e:	d11a      	bne.n	8001376 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001340:	4b15      	ldr	r3, [pc, #84]	@ (8001398 <HAL_RCC_OscConfig+0x338>)
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	4b14      	ldr	r3, [pc, #80]	@ (8001398 <HAL_RCC_OscConfig+0x338>)
 8001346:	2180      	movs	r1, #128	@ 0x80
 8001348:	0049      	lsls	r1, r1, #1
 800134a:	430a      	orrs	r2, r1
 800134c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800134e:	f7ff faab 	bl	80008a8 <HAL_GetTick>
 8001352:	0003      	movs	r3, r0
 8001354:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001356:	e008      	b.n	800136a <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001358:	f7ff faa6 	bl	80008a8 <HAL_GetTick>
 800135c:	0002      	movs	r2, r0
 800135e:	69bb      	ldr	r3, [r7, #24]
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	2b64      	cmp	r3, #100	@ 0x64
 8001364:	d901      	bls.n	800136a <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001366:	2303      	movs	r3, #3
 8001368:	e185      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800136a:	4b0b      	ldr	r3, [pc, #44]	@ (8001398 <HAL_RCC_OscConfig+0x338>)
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	2380      	movs	r3, #128	@ 0x80
 8001370:	005b      	lsls	r3, r3, #1
 8001372:	4013      	ands	r3, r2
 8001374:	d0f0      	beq.n	8001358 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	2b01      	cmp	r3, #1
 800137c:	d10e      	bne.n	800139c <HAL_RCC_OscConfig+0x33c>
 800137e:	4b03      	ldr	r3, [pc, #12]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001380:	6a1a      	ldr	r2, [r3, #32]
 8001382:	4b02      	ldr	r3, [pc, #8]	@ (800138c <HAL_RCC_OscConfig+0x32c>)
 8001384:	2101      	movs	r1, #1
 8001386:	430a      	orrs	r2, r1
 8001388:	621a      	str	r2, [r3, #32]
 800138a:	e035      	b.n	80013f8 <HAL_RCC_OscConfig+0x398>
 800138c:	40021000 	.word	0x40021000
 8001390:	fffeffff 	.word	0xfffeffff
 8001394:	fffbffff 	.word	0xfffbffff
 8001398:	40007000 	.word	0x40007000
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d10c      	bne.n	80013be <HAL_RCC_OscConfig+0x35e>
 80013a4:	4bb6      	ldr	r3, [pc, #728]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013a6:	6a1a      	ldr	r2, [r3, #32]
 80013a8:	4bb5      	ldr	r3, [pc, #724]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013aa:	2101      	movs	r1, #1
 80013ac:	438a      	bics	r2, r1
 80013ae:	621a      	str	r2, [r3, #32]
 80013b0:	4bb3      	ldr	r3, [pc, #716]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013b2:	6a1a      	ldr	r2, [r3, #32]
 80013b4:	4bb2      	ldr	r3, [pc, #712]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013b6:	2104      	movs	r1, #4
 80013b8:	438a      	bics	r2, r1
 80013ba:	621a      	str	r2, [r3, #32]
 80013bc:	e01c      	b.n	80013f8 <HAL_RCC_OscConfig+0x398>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	2b05      	cmp	r3, #5
 80013c4:	d10c      	bne.n	80013e0 <HAL_RCC_OscConfig+0x380>
 80013c6:	4bae      	ldr	r3, [pc, #696]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013c8:	6a1a      	ldr	r2, [r3, #32]
 80013ca:	4bad      	ldr	r3, [pc, #692]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013cc:	2104      	movs	r1, #4
 80013ce:	430a      	orrs	r2, r1
 80013d0:	621a      	str	r2, [r3, #32]
 80013d2:	4bab      	ldr	r3, [pc, #684]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013d4:	6a1a      	ldr	r2, [r3, #32]
 80013d6:	4baa      	ldr	r3, [pc, #680]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013d8:	2101      	movs	r1, #1
 80013da:	430a      	orrs	r2, r1
 80013dc:	621a      	str	r2, [r3, #32]
 80013de:	e00b      	b.n	80013f8 <HAL_RCC_OscConfig+0x398>
 80013e0:	4ba7      	ldr	r3, [pc, #668]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013e2:	6a1a      	ldr	r2, [r3, #32]
 80013e4:	4ba6      	ldr	r3, [pc, #664]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013e6:	2101      	movs	r1, #1
 80013e8:	438a      	bics	r2, r1
 80013ea:	621a      	str	r2, [r3, #32]
 80013ec:	4ba4      	ldr	r3, [pc, #656]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013ee:	6a1a      	ldr	r2, [r3, #32]
 80013f0:	4ba3      	ldr	r3, [pc, #652]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80013f2:	2104      	movs	r1, #4
 80013f4:	438a      	bics	r2, r1
 80013f6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d014      	beq.n	800142a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001400:	f7ff fa52 	bl	80008a8 <HAL_GetTick>
 8001404:	0003      	movs	r3, r0
 8001406:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001408:	e009      	b.n	800141e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800140a:	f7ff fa4d 	bl	80008a8 <HAL_GetTick>
 800140e:	0002      	movs	r2, r0
 8001410:	69bb      	ldr	r3, [r7, #24]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	4a9b      	ldr	r2, [pc, #620]	@ (8001684 <HAL_RCC_OscConfig+0x624>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d901      	bls.n	800141e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e12b      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800141e:	4b98      	ldr	r3, [pc, #608]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001420:	6a1b      	ldr	r3, [r3, #32]
 8001422:	2202      	movs	r2, #2
 8001424:	4013      	ands	r3, r2
 8001426:	d0f0      	beq.n	800140a <HAL_RCC_OscConfig+0x3aa>
 8001428:	e013      	b.n	8001452 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800142a:	f7ff fa3d 	bl	80008a8 <HAL_GetTick>
 800142e:	0003      	movs	r3, r0
 8001430:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001432:	e009      	b.n	8001448 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001434:	f7ff fa38 	bl	80008a8 <HAL_GetTick>
 8001438:	0002      	movs	r2, r0
 800143a:	69bb      	ldr	r3, [r7, #24]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	4a91      	ldr	r2, [pc, #580]	@ (8001684 <HAL_RCC_OscConfig+0x624>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d901      	bls.n	8001448 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001444:	2303      	movs	r3, #3
 8001446:	e116      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001448:	4b8d      	ldr	r3, [pc, #564]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 800144a:	6a1b      	ldr	r3, [r3, #32]
 800144c:	2202      	movs	r2, #2
 800144e:	4013      	ands	r3, r2
 8001450:	d1f0      	bne.n	8001434 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001452:	231f      	movs	r3, #31
 8001454:	18fb      	adds	r3, r7, r3
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	2b01      	cmp	r3, #1
 800145a:	d105      	bne.n	8001468 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800145c:	4b88      	ldr	r3, [pc, #544]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 800145e:	69da      	ldr	r2, [r3, #28]
 8001460:	4b87      	ldr	r3, [pc, #540]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001462:	4989      	ldr	r1, [pc, #548]	@ (8001688 <HAL_RCC_OscConfig+0x628>)
 8001464:	400a      	ands	r2, r1
 8001466:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2210      	movs	r2, #16
 800146e:	4013      	ands	r3, r2
 8001470:	d063      	beq.n	800153a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	695b      	ldr	r3, [r3, #20]
 8001476:	2b01      	cmp	r3, #1
 8001478:	d12a      	bne.n	80014d0 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800147a:	4b81      	ldr	r3, [pc, #516]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 800147c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800147e:	4b80      	ldr	r3, [pc, #512]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001480:	2104      	movs	r1, #4
 8001482:	430a      	orrs	r2, r1
 8001484:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001486:	4b7e      	ldr	r3, [pc, #504]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001488:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800148a:	4b7d      	ldr	r3, [pc, #500]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 800148c:	2101      	movs	r1, #1
 800148e:	430a      	orrs	r2, r1
 8001490:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001492:	f7ff fa09 	bl	80008a8 <HAL_GetTick>
 8001496:	0003      	movs	r3, r0
 8001498:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800149a:	e008      	b.n	80014ae <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800149c:	f7ff fa04 	bl	80008a8 <HAL_GetTick>
 80014a0:	0002      	movs	r2, r0
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d901      	bls.n	80014ae <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e0e3      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80014ae:	4b74      	ldr	r3, [pc, #464]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80014b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014b2:	2202      	movs	r2, #2
 80014b4:	4013      	ands	r3, r2
 80014b6:	d0f1      	beq.n	800149c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80014b8:	4b71      	ldr	r3, [pc, #452]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80014ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014bc:	22f8      	movs	r2, #248	@ 0xf8
 80014be:	4393      	bics	r3, r2
 80014c0:	0019      	movs	r1, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	699b      	ldr	r3, [r3, #24]
 80014c6:	00da      	lsls	r2, r3, #3
 80014c8:	4b6d      	ldr	r3, [pc, #436]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80014ca:	430a      	orrs	r2, r1
 80014cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80014ce:	e034      	b.n	800153a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	695b      	ldr	r3, [r3, #20]
 80014d4:	3305      	adds	r3, #5
 80014d6:	d111      	bne.n	80014fc <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80014d8:	4b69      	ldr	r3, [pc, #420]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80014da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80014dc:	4b68      	ldr	r3, [pc, #416]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80014de:	2104      	movs	r1, #4
 80014e0:	438a      	bics	r2, r1
 80014e2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80014e4:	4b66      	ldr	r3, [pc, #408]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80014e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014e8:	22f8      	movs	r2, #248	@ 0xf8
 80014ea:	4393      	bics	r3, r2
 80014ec:	0019      	movs	r1, r3
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	699b      	ldr	r3, [r3, #24]
 80014f2:	00da      	lsls	r2, r3, #3
 80014f4:	4b62      	ldr	r3, [pc, #392]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80014f6:	430a      	orrs	r2, r1
 80014f8:	635a      	str	r2, [r3, #52]	@ 0x34
 80014fa:	e01e      	b.n	800153a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80014fc:	4b60      	ldr	r3, [pc, #384]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80014fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001500:	4b5f      	ldr	r3, [pc, #380]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001502:	2104      	movs	r1, #4
 8001504:	430a      	orrs	r2, r1
 8001506:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001508:	4b5d      	ldr	r3, [pc, #372]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 800150a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800150c:	4b5c      	ldr	r3, [pc, #368]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 800150e:	2101      	movs	r1, #1
 8001510:	438a      	bics	r2, r1
 8001512:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001514:	f7ff f9c8 	bl	80008a8 <HAL_GetTick>
 8001518:	0003      	movs	r3, r0
 800151a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800151c:	e008      	b.n	8001530 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800151e:	f7ff f9c3 	bl	80008a8 <HAL_GetTick>
 8001522:	0002      	movs	r2, r0
 8001524:	69bb      	ldr	r3, [r7, #24]
 8001526:	1ad3      	subs	r3, r2, r3
 8001528:	2b02      	cmp	r3, #2
 800152a:	d901      	bls.n	8001530 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 800152c:	2303      	movs	r3, #3
 800152e:	e0a2      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001530:	4b53      	ldr	r3, [pc, #332]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001532:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001534:	2202      	movs	r2, #2
 8001536:	4013      	ands	r3, r2
 8001538:	d1f1      	bne.n	800151e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6a1b      	ldr	r3, [r3, #32]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d100      	bne.n	8001544 <HAL_RCC_OscConfig+0x4e4>
 8001542:	e097      	b.n	8001674 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001544:	4b4e      	ldr	r3, [pc, #312]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	220c      	movs	r2, #12
 800154a:	4013      	ands	r3, r2
 800154c:	2b08      	cmp	r3, #8
 800154e:	d100      	bne.n	8001552 <HAL_RCC_OscConfig+0x4f2>
 8001550:	e06b      	b.n	800162a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6a1b      	ldr	r3, [r3, #32]
 8001556:	2b02      	cmp	r3, #2
 8001558:	d14c      	bne.n	80015f4 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800155a:	4b49      	ldr	r3, [pc, #292]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	4b48      	ldr	r3, [pc, #288]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001560:	494a      	ldr	r1, [pc, #296]	@ (800168c <HAL_RCC_OscConfig+0x62c>)
 8001562:	400a      	ands	r2, r1
 8001564:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001566:	f7ff f99f 	bl	80008a8 <HAL_GetTick>
 800156a:	0003      	movs	r3, r0
 800156c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800156e:	e008      	b.n	8001582 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001570:	f7ff f99a 	bl	80008a8 <HAL_GetTick>
 8001574:	0002      	movs	r2, r0
 8001576:	69bb      	ldr	r3, [r7, #24]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	2b02      	cmp	r3, #2
 800157c:	d901      	bls.n	8001582 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800157e:	2303      	movs	r3, #3
 8001580:	e079      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001582:	4b3f      	ldr	r3, [pc, #252]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	2380      	movs	r3, #128	@ 0x80
 8001588:	049b      	lsls	r3, r3, #18
 800158a:	4013      	ands	r3, r2
 800158c:	d1f0      	bne.n	8001570 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800158e:	4b3c      	ldr	r3, [pc, #240]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001592:	220f      	movs	r2, #15
 8001594:	4393      	bics	r3, r2
 8001596:	0019      	movs	r1, r3
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800159c:	4b38      	ldr	r3, [pc, #224]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 800159e:	430a      	orrs	r2, r1
 80015a0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80015a2:	4b37      	ldr	r3, [pc, #220]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	4a3a      	ldr	r2, [pc, #232]	@ (8001690 <HAL_RCC_OscConfig+0x630>)
 80015a8:	4013      	ands	r3, r2
 80015aa:	0019      	movs	r1, r3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015b4:	431a      	orrs	r2, r3
 80015b6:	4b32      	ldr	r3, [pc, #200]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80015b8:	430a      	orrs	r2, r1
 80015ba:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015bc:	4b30      	ldr	r3, [pc, #192]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	4b2f      	ldr	r3, [pc, #188]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80015c2:	2180      	movs	r1, #128	@ 0x80
 80015c4:	0449      	lsls	r1, r1, #17
 80015c6:	430a      	orrs	r2, r1
 80015c8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ca:	f7ff f96d 	bl	80008a8 <HAL_GetTick>
 80015ce:	0003      	movs	r3, r0
 80015d0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015d2:	e008      	b.n	80015e6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015d4:	f7ff f968 	bl	80008a8 <HAL_GetTick>
 80015d8:	0002      	movs	r2, r0
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	2b02      	cmp	r3, #2
 80015e0:	d901      	bls.n	80015e6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80015e2:	2303      	movs	r3, #3
 80015e4:	e047      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015e6:	4b26      	ldr	r3, [pc, #152]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	2380      	movs	r3, #128	@ 0x80
 80015ec:	049b      	lsls	r3, r3, #18
 80015ee:	4013      	ands	r3, r2
 80015f0:	d0f0      	beq.n	80015d4 <HAL_RCC_OscConfig+0x574>
 80015f2:	e03f      	b.n	8001674 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015f4:	4b22      	ldr	r3, [pc, #136]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	4b21      	ldr	r3, [pc, #132]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 80015fa:	4924      	ldr	r1, [pc, #144]	@ (800168c <HAL_RCC_OscConfig+0x62c>)
 80015fc:	400a      	ands	r2, r1
 80015fe:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001600:	f7ff f952 	bl	80008a8 <HAL_GetTick>
 8001604:	0003      	movs	r3, r0
 8001606:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001608:	e008      	b.n	800161c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800160a:	f7ff f94d 	bl	80008a8 <HAL_GetTick>
 800160e:	0002      	movs	r2, r0
 8001610:	69bb      	ldr	r3, [r7, #24]
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	2b02      	cmp	r3, #2
 8001616:	d901      	bls.n	800161c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001618:	2303      	movs	r3, #3
 800161a:	e02c      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800161c:	4b18      	ldr	r3, [pc, #96]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	2380      	movs	r3, #128	@ 0x80
 8001622:	049b      	lsls	r3, r3, #18
 8001624:	4013      	ands	r3, r2
 8001626:	d1f0      	bne.n	800160a <HAL_RCC_OscConfig+0x5aa>
 8001628:	e024      	b.n	8001674 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6a1b      	ldr	r3, [r3, #32]
 800162e:	2b01      	cmp	r3, #1
 8001630:	d101      	bne.n	8001636 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	e01f      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001636:	4b12      	ldr	r3, [pc, #72]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800163c:	4b10      	ldr	r3, [pc, #64]	@ (8001680 <HAL_RCC_OscConfig+0x620>)
 800163e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001640:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001642:	697a      	ldr	r2, [r7, #20]
 8001644:	2380      	movs	r3, #128	@ 0x80
 8001646:	025b      	lsls	r3, r3, #9
 8001648:	401a      	ands	r2, r3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800164e:	429a      	cmp	r2, r3
 8001650:	d10e      	bne.n	8001670 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	220f      	movs	r2, #15
 8001656:	401a      	ands	r2, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800165c:	429a      	cmp	r2, r3
 800165e:	d107      	bne.n	8001670 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001660:	697a      	ldr	r2, [r7, #20]
 8001662:	23f0      	movs	r3, #240	@ 0xf0
 8001664:	039b      	lsls	r3, r3, #14
 8001666:	401a      	ands	r2, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800166c:	429a      	cmp	r2, r3
 800166e:	d001      	beq.n	8001674 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001670:	2301      	movs	r3, #1
 8001672:	e000      	b.n	8001676 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001674:	2300      	movs	r3, #0
}
 8001676:	0018      	movs	r0, r3
 8001678:	46bd      	mov	sp, r7
 800167a:	b008      	add	sp, #32
 800167c:	bd80      	pop	{r7, pc}
 800167e:	46c0      	nop			@ (mov r8, r8)
 8001680:	40021000 	.word	0x40021000
 8001684:	00001388 	.word	0x00001388
 8001688:	efffffff 	.word	0xefffffff
 800168c:	feffffff 	.word	0xfeffffff
 8001690:	ffc2ffff 	.word	0xffc2ffff

08001694 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d101      	bne.n	80016a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e0b3      	b.n	8001810 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016a8:	4b5b      	ldr	r3, [pc, #364]	@ (8001818 <HAL_RCC_ClockConfig+0x184>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2201      	movs	r2, #1
 80016ae:	4013      	ands	r3, r2
 80016b0:	683a      	ldr	r2, [r7, #0]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d911      	bls.n	80016da <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016b6:	4b58      	ldr	r3, [pc, #352]	@ (8001818 <HAL_RCC_ClockConfig+0x184>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	2201      	movs	r2, #1
 80016bc:	4393      	bics	r3, r2
 80016be:	0019      	movs	r1, r3
 80016c0:	4b55      	ldr	r3, [pc, #340]	@ (8001818 <HAL_RCC_ClockConfig+0x184>)
 80016c2:	683a      	ldr	r2, [r7, #0]
 80016c4:	430a      	orrs	r2, r1
 80016c6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016c8:	4b53      	ldr	r3, [pc, #332]	@ (8001818 <HAL_RCC_ClockConfig+0x184>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2201      	movs	r2, #1
 80016ce:	4013      	ands	r3, r2
 80016d0:	683a      	ldr	r2, [r7, #0]
 80016d2:	429a      	cmp	r2, r3
 80016d4:	d001      	beq.n	80016da <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80016d6:	2301      	movs	r3, #1
 80016d8:	e09a      	b.n	8001810 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2202      	movs	r2, #2
 80016e0:	4013      	ands	r3, r2
 80016e2:	d015      	beq.n	8001710 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2204      	movs	r2, #4
 80016ea:	4013      	ands	r3, r2
 80016ec:	d006      	beq.n	80016fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80016ee:	4b4b      	ldr	r3, [pc, #300]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 80016f0:	685a      	ldr	r2, [r3, #4]
 80016f2:	4b4a      	ldr	r3, [pc, #296]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 80016f4:	21e0      	movs	r1, #224	@ 0xe0
 80016f6:	00c9      	lsls	r1, r1, #3
 80016f8:	430a      	orrs	r2, r1
 80016fa:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016fc:	4b47      	ldr	r3, [pc, #284]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	22f0      	movs	r2, #240	@ 0xf0
 8001702:	4393      	bics	r3, r2
 8001704:	0019      	movs	r1, r3
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	689a      	ldr	r2, [r3, #8]
 800170a:	4b44      	ldr	r3, [pc, #272]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 800170c:	430a      	orrs	r2, r1
 800170e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2201      	movs	r2, #1
 8001716:	4013      	ands	r3, r2
 8001718:	d040      	beq.n	800179c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d107      	bne.n	8001732 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001722:	4b3e      	ldr	r3, [pc, #248]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	2380      	movs	r3, #128	@ 0x80
 8001728:	029b      	lsls	r3, r3, #10
 800172a:	4013      	ands	r3, r2
 800172c:	d114      	bne.n	8001758 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e06e      	b.n	8001810 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	2b02      	cmp	r3, #2
 8001738:	d107      	bne.n	800174a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800173a:	4b38      	ldr	r3, [pc, #224]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	2380      	movs	r3, #128	@ 0x80
 8001740:	049b      	lsls	r3, r3, #18
 8001742:	4013      	ands	r3, r2
 8001744:	d108      	bne.n	8001758 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e062      	b.n	8001810 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800174a:	4b34      	ldr	r3, [pc, #208]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	2202      	movs	r2, #2
 8001750:	4013      	ands	r3, r2
 8001752:	d101      	bne.n	8001758 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e05b      	b.n	8001810 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001758:	4b30      	ldr	r3, [pc, #192]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	2203      	movs	r2, #3
 800175e:	4393      	bics	r3, r2
 8001760:	0019      	movs	r1, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685a      	ldr	r2, [r3, #4]
 8001766:	4b2d      	ldr	r3, [pc, #180]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 8001768:	430a      	orrs	r2, r1
 800176a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800176c:	f7ff f89c 	bl	80008a8 <HAL_GetTick>
 8001770:	0003      	movs	r3, r0
 8001772:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001774:	e009      	b.n	800178a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001776:	f7ff f897 	bl	80008a8 <HAL_GetTick>
 800177a:	0002      	movs	r2, r0
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	4a27      	ldr	r2, [pc, #156]	@ (8001820 <HAL_RCC_ClockConfig+0x18c>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d901      	bls.n	800178a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e042      	b.n	8001810 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800178a:	4b24      	ldr	r3, [pc, #144]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	220c      	movs	r2, #12
 8001790:	401a      	ands	r2, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	429a      	cmp	r2, r3
 800179a:	d1ec      	bne.n	8001776 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800179c:	4b1e      	ldr	r3, [pc, #120]	@ (8001818 <HAL_RCC_ClockConfig+0x184>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	2201      	movs	r2, #1
 80017a2:	4013      	ands	r3, r2
 80017a4:	683a      	ldr	r2, [r7, #0]
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d211      	bcs.n	80017ce <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001818 <HAL_RCC_ClockConfig+0x184>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	2201      	movs	r2, #1
 80017b0:	4393      	bics	r3, r2
 80017b2:	0019      	movs	r1, r3
 80017b4:	4b18      	ldr	r3, [pc, #96]	@ (8001818 <HAL_RCC_ClockConfig+0x184>)
 80017b6:	683a      	ldr	r2, [r7, #0]
 80017b8:	430a      	orrs	r2, r1
 80017ba:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017bc:	4b16      	ldr	r3, [pc, #88]	@ (8001818 <HAL_RCC_ClockConfig+0x184>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	2201      	movs	r2, #1
 80017c2:	4013      	ands	r3, r2
 80017c4:	683a      	ldr	r2, [r7, #0]
 80017c6:	429a      	cmp	r2, r3
 80017c8:	d001      	beq.n	80017ce <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e020      	b.n	8001810 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2204      	movs	r2, #4
 80017d4:	4013      	ands	r3, r2
 80017d6:	d009      	beq.n	80017ec <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80017d8:	4b10      	ldr	r3, [pc, #64]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	4a11      	ldr	r2, [pc, #68]	@ (8001824 <HAL_RCC_ClockConfig+0x190>)
 80017de:	4013      	ands	r3, r2
 80017e0:	0019      	movs	r1, r3
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	68da      	ldr	r2, [r3, #12]
 80017e6:	4b0d      	ldr	r3, [pc, #52]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 80017e8:	430a      	orrs	r2, r1
 80017ea:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80017ec:	f000 f820 	bl	8001830 <HAL_RCC_GetSysClockFreq>
 80017f0:	0001      	movs	r1, r0
 80017f2:	4b0a      	ldr	r3, [pc, #40]	@ (800181c <HAL_RCC_ClockConfig+0x188>)
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	091b      	lsrs	r3, r3, #4
 80017f8:	220f      	movs	r2, #15
 80017fa:	4013      	ands	r3, r2
 80017fc:	4a0a      	ldr	r2, [pc, #40]	@ (8001828 <HAL_RCC_ClockConfig+0x194>)
 80017fe:	5cd3      	ldrb	r3, [r2, r3]
 8001800:	000a      	movs	r2, r1
 8001802:	40da      	lsrs	r2, r3
 8001804:	4b09      	ldr	r3, [pc, #36]	@ (800182c <HAL_RCC_ClockConfig+0x198>)
 8001806:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001808:	2003      	movs	r0, #3
 800180a:	f7ff f807 	bl	800081c <HAL_InitTick>
  
  return HAL_OK;
 800180e:	2300      	movs	r3, #0
}
 8001810:	0018      	movs	r0, r3
 8001812:	46bd      	mov	sp, r7
 8001814:	b004      	add	sp, #16
 8001816:	bd80      	pop	{r7, pc}
 8001818:	40022000 	.word	0x40022000
 800181c:	40021000 	.word	0x40021000
 8001820:	00001388 	.word	0x00001388
 8001824:	fffff8ff 	.word	0xfffff8ff
 8001828:	08003558 	.word	0x08003558
 800182c:	20000008 	.word	0x20000008

08001830 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001836:	2300      	movs	r3, #0
 8001838:	60fb      	str	r3, [r7, #12]
 800183a:	2300      	movs	r3, #0
 800183c:	60bb      	str	r3, [r7, #8]
 800183e:	2300      	movs	r3, #0
 8001840:	617b      	str	r3, [r7, #20]
 8001842:	2300      	movs	r3, #0
 8001844:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001846:	2300      	movs	r3, #0
 8001848:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800184a:	4b20      	ldr	r3, [pc, #128]	@ (80018cc <HAL_RCC_GetSysClockFreq+0x9c>)
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	220c      	movs	r2, #12
 8001854:	4013      	ands	r3, r2
 8001856:	2b04      	cmp	r3, #4
 8001858:	d002      	beq.n	8001860 <HAL_RCC_GetSysClockFreq+0x30>
 800185a:	2b08      	cmp	r3, #8
 800185c:	d003      	beq.n	8001866 <HAL_RCC_GetSysClockFreq+0x36>
 800185e:	e02c      	b.n	80018ba <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001860:	4b1b      	ldr	r3, [pc, #108]	@ (80018d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001862:	613b      	str	r3, [r7, #16]
      break;
 8001864:	e02c      	b.n	80018c0 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	0c9b      	lsrs	r3, r3, #18
 800186a:	220f      	movs	r2, #15
 800186c:	4013      	ands	r3, r2
 800186e:	4a19      	ldr	r2, [pc, #100]	@ (80018d4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001870:	5cd3      	ldrb	r3, [r2, r3]
 8001872:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001874:	4b15      	ldr	r3, [pc, #84]	@ (80018cc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001878:	220f      	movs	r2, #15
 800187a:	4013      	ands	r3, r2
 800187c:	4a16      	ldr	r2, [pc, #88]	@ (80018d8 <HAL_RCC_GetSysClockFreq+0xa8>)
 800187e:	5cd3      	ldrb	r3, [r2, r3]
 8001880:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001882:	68fa      	ldr	r2, [r7, #12]
 8001884:	2380      	movs	r3, #128	@ 0x80
 8001886:	025b      	lsls	r3, r3, #9
 8001888:	4013      	ands	r3, r2
 800188a:	d009      	beq.n	80018a0 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800188c:	68b9      	ldr	r1, [r7, #8]
 800188e:	4810      	ldr	r0, [pc, #64]	@ (80018d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001890:	f7fe fc4c 	bl	800012c <__udivsi3>
 8001894:	0003      	movs	r3, r0
 8001896:	001a      	movs	r2, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	4353      	muls	r3, r2
 800189c:	617b      	str	r3, [r7, #20]
 800189e:	e009      	b.n	80018b4 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80018a0:	6879      	ldr	r1, [r7, #4]
 80018a2:	000a      	movs	r2, r1
 80018a4:	0152      	lsls	r2, r2, #5
 80018a6:	1a52      	subs	r2, r2, r1
 80018a8:	0193      	lsls	r3, r2, #6
 80018aa:	1a9b      	subs	r3, r3, r2
 80018ac:	00db      	lsls	r3, r3, #3
 80018ae:	185b      	adds	r3, r3, r1
 80018b0:	021b      	lsls	r3, r3, #8
 80018b2:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	613b      	str	r3, [r7, #16]
      break;
 80018b8:	e002      	b.n	80018c0 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80018ba:	4b05      	ldr	r3, [pc, #20]	@ (80018d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 80018bc:	613b      	str	r3, [r7, #16]
      break;
 80018be:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80018c0:	693b      	ldr	r3, [r7, #16]
}
 80018c2:	0018      	movs	r0, r3
 80018c4:	46bd      	mov	sp, r7
 80018c6:	b006      	add	sp, #24
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	46c0      	nop			@ (mov r8, r8)
 80018cc:	40021000 	.word	0x40021000
 80018d0:	007a1200 	.word	0x007a1200
 80018d4:	08003570 	.word	0x08003570
 80018d8:	08003580 	.word	0x08003580

080018dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018e0:	4b02      	ldr	r3, [pc, #8]	@ (80018ec <HAL_RCC_GetHCLKFreq+0x10>)
 80018e2:	681b      	ldr	r3, [r3, #0]
}
 80018e4:	0018      	movs	r0, r3
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	46c0      	nop			@ (mov r8, r8)
 80018ec:	20000008 	.word	0x20000008

080018f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80018f4:	f7ff fff2 	bl	80018dc <HAL_RCC_GetHCLKFreq>
 80018f8:	0001      	movs	r1, r0
 80018fa:	4b06      	ldr	r3, [pc, #24]	@ (8001914 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	0a1b      	lsrs	r3, r3, #8
 8001900:	2207      	movs	r2, #7
 8001902:	4013      	ands	r3, r2
 8001904:	4a04      	ldr	r2, [pc, #16]	@ (8001918 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001906:	5cd3      	ldrb	r3, [r2, r3]
 8001908:	40d9      	lsrs	r1, r3
 800190a:	000b      	movs	r3, r1
}    
 800190c:	0018      	movs	r0, r3
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	46c0      	nop			@ (mov r8, r8)
 8001914:	40021000 	.word	0x40021000
 8001918:	08003568 	.word	0x08003568

0800191c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b086      	sub	sp, #24
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001924:	2300      	movs	r3, #0
 8001926:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001928:	2300      	movs	r3, #0
 800192a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	2380      	movs	r3, #128	@ 0x80
 8001932:	025b      	lsls	r3, r3, #9
 8001934:	4013      	ands	r3, r2
 8001936:	d100      	bne.n	800193a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001938:	e08e      	b.n	8001a58 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800193a:	2017      	movs	r0, #23
 800193c:	183b      	adds	r3, r7, r0
 800193e:	2200      	movs	r2, #0
 8001940:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001942:	4b5f      	ldr	r3, [pc, #380]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001944:	69da      	ldr	r2, [r3, #28]
 8001946:	2380      	movs	r3, #128	@ 0x80
 8001948:	055b      	lsls	r3, r3, #21
 800194a:	4013      	ands	r3, r2
 800194c:	d110      	bne.n	8001970 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800194e:	4b5c      	ldr	r3, [pc, #368]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001950:	69da      	ldr	r2, [r3, #28]
 8001952:	4b5b      	ldr	r3, [pc, #364]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001954:	2180      	movs	r1, #128	@ 0x80
 8001956:	0549      	lsls	r1, r1, #21
 8001958:	430a      	orrs	r2, r1
 800195a:	61da      	str	r2, [r3, #28]
 800195c:	4b58      	ldr	r3, [pc, #352]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800195e:	69da      	ldr	r2, [r3, #28]
 8001960:	2380      	movs	r3, #128	@ 0x80
 8001962:	055b      	lsls	r3, r3, #21
 8001964:	4013      	ands	r3, r2
 8001966:	60bb      	str	r3, [r7, #8]
 8001968:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800196a:	183b      	adds	r3, r7, r0
 800196c:	2201      	movs	r2, #1
 800196e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001970:	4b54      	ldr	r3, [pc, #336]	@ (8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	2380      	movs	r3, #128	@ 0x80
 8001976:	005b      	lsls	r3, r3, #1
 8001978:	4013      	ands	r3, r2
 800197a:	d11a      	bne.n	80019b2 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800197c:	4b51      	ldr	r3, [pc, #324]	@ (8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	4b50      	ldr	r3, [pc, #320]	@ (8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001982:	2180      	movs	r1, #128	@ 0x80
 8001984:	0049      	lsls	r1, r1, #1
 8001986:	430a      	orrs	r2, r1
 8001988:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800198a:	f7fe ff8d 	bl	80008a8 <HAL_GetTick>
 800198e:	0003      	movs	r3, r0
 8001990:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001992:	e008      	b.n	80019a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001994:	f7fe ff88 	bl	80008a8 <HAL_GetTick>
 8001998:	0002      	movs	r2, r0
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	2b64      	cmp	r3, #100	@ 0x64
 80019a0:	d901      	bls.n	80019a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80019a2:	2303      	movs	r3, #3
 80019a4:	e087      	b.n	8001ab6 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019a6:	4b47      	ldr	r3, [pc, #284]	@ (8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	2380      	movs	r3, #128	@ 0x80
 80019ac:	005b      	lsls	r3, r3, #1
 80019ae:	4013      	ands	r3, r2
 80019b0:	d0f0      	beq.n	8001994 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80019b2:	4b43      	ldr	r3, [pc, #268]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019b4:	6a1a      	ldr	r2, [r3, #32]
 80019b6:	23c0      	movs	r3, #192	@ 0xc0
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	4013      	ands	r3, r2
 80019bc:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d034      	beq.n	8001a2e <HAL_RCCEx_PeriphCLKConfig+0x112>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	685a      	ldr	r2, [r3, #4]
 80019c8:	23c0      	movs	r3, #192	@ 0xc0
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	4013      	ands	r3, r2
 80019ce:	68fa      	ldr	r2, [r7, #12]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d02c      	beq.n	8001a2e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80019d4:	4b3a      	ldr	r3, [pc, #232]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019d6:	6a1b      	ldr	r3, [r3, #32]
 80019d8:	4a3b      	ldr	r2, [pc, #236]	@ (8001ac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80019da:	4013      	ands	r3, r2
 80019dc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80019de:	4b38      	ldr	r3, [pc, #224]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019e0:	6a1a      	ldr	r2, [r3, #32]
 80019e2:	4b37      	ldr	r3, [pc, #220]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019e4:	2180      	movs	r1, #128	@ 0x80
 80019e6:	0249      	lsls	r1, r1, #9
 80019e8:	430a      	orrs	r2, r1
 80019ea:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80019ec:	4b34      	ldr	r3, [pc, #208]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019ee:	6a1a      	ldr	r2, [r3, #32]
 80019f0:	4b33      	ldr	r3, [pc, #204]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019f2:	4936      	ldr	r1, [pc, #216]	@ (8001acc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80019f4:	400a      	ands	r2, r1
 80019f6:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80019f8:	4b31      	ldr	r3, [pc, #196]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019fa:	68fa      	ldr	r2, [r7, #12]
 80019fc:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	2201      	movs	r2, #1
 8001a02:	4013      	ands	r3, r2
 8001a04:	d013      	beq.n	8001a2e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a06:	f7fe ff4f 	bl	80008a8 <HAL_GetTick>
 8001a0a:	0003      	movs	r3, r0
 8001a0c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a0e:	e009      	b.n	8001a24 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a10:	f7fe ff4a 	bl	80008a8 <HAL_GetTick>
 8001a14:	0002      	movs	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	4a2d      	ldr	r2, [pc, #180]	@ (8001ad0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d901      	bls.n	8001a24 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001a20:	2303      	movs	r3, #3
 8001a22:	e048      	b.n	8001ab6 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a24:	4b26      	ldr	r3, [pc, #152]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a26:	6a1b      	ldr	r3, [r3, #32]
 8001a28:	2202      	movs	r2, #2
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	d0f0      	beq.n	8001a10 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001a2e:	4b24      	ldr	r3, [pc, #144]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a30:	6a1b      	ldr	r3, [r3, #32]
 8001a32:	4a25      	ldr	r2, [pc, #148]	@ (8001ac8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001a34:	4013      	ands	r3, r2
 8001a36:	0019      	movs	r1, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	685a      	ldr	r2, [r3, #4]
 8001a3c:	4b20      	ldr	r3, [pc, #128]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a3e:	430a      	orrs	r2, r1
 8001a40:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a42:	2317      	movs	r3, #23
 8001a44:	18fb      	adds	r3, r7, r3
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d105      	bne.n	8001a58 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a4c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a4e:	69da      	ldr	r2, [r3, #28]
 8001a50:	4b1b      	ldr	r3, [pc, #108]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a52:	4920      	ldr	r1, [pc, #128]	@ (8001ad4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001a54:	400a      	ands	r2, r1
 8001a56:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	4013      	ands	r3, r2
 8001a60:	d009      	beq.n	8001a76 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001a62:	4b17      	ldr	r3, [pc, #92]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a66:	2203      	movs	r2, #3
 8001a68:	4393      	bics	r3, r2
 8001a6a:	0019      	movs	r1, r3
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	689a      	ldr	r2, [r3, #8]
 8001a70:	4b13      	ldr	r3, [pc, #76]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a72:	430a      	orrs	r2, r1
 8001a74:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2220      	movs	r2, #32
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	d009      	beq.n	8001a94 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001a80:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a84:	2210      	movs	r2, #16
 8001a86:	4393      	bics	r3, r2
 8001a88:	0019      	movs	r1, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	68da      	ldr	r2, [r3, #12]
 8001a8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a90:	430a      	orrs	r2, r1
 8001a92:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	2380      	movs	r3, #128	@ 0x80
 8001a9a:	00db      	lsls	r3, r3, #3
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	d009      	beq.n	8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001aa0:	4b07      	ldr	r3, [pc, #28]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa4:	2240      	movs	r2, #64	@ 0x40
 8001aa6:	4393      	bics	r3, r2
 8001aa8:	0019      	movs	r1, r3
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	691a      	ldr	r2, [r3, #16]
 8001aae:	4b04      	ldr	r3, [pc, #16]	@ (8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001ab0:	430a      	orrs	r2, r1
 8001ab2:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001ab4:	2300      	movs	r3, #0
}
 8001ab6:	0018      	movs	r0, r3
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	b006      	add	sp, #24
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	46c0      	nop			@ (mov r8, r8)
 8001ac0:	40021000 	.word	0x40021000
 8001ac4:	40007000 	.word	0x40007000
 8001ac8:	fffffcff 	.word	0xfffffcff
 8001acc:	fffeffff 	.word	0xfffeffff
 8001ad0:	00001388 	.word	0x00001388
 8001ad4:	efffffff 	.word	0xefffffff

08001ad8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d101      	bne.n	8001aea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e044      	b.n	8001b74 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d107      	bne.n	8001b02 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2278      	movs	r2, #120	@ 0x78
 8001af6:	2100      	movs	r1, #0
 8001af8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	0018      	movs	r0, r3
 8001afe:	f7fe fd61 	bl	80005c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2224      	movs	r2, #36	@ 0x24
 8001b06:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2101      	movs	r1, #1
 8001b14:	438a      	bics	r2, r1
 8001b16:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d003      	beq.n	8001b28 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	0018      	movs	r0, r3
 8001b24:	f000 fddc 	bl	80026e0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	0018      	movs	r0, r3
 8001b2c:	f000 fc98 	bl	8002460 <UART_SetConfig>
 8001b30:	0003      	movs	r3, r0
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d101      	bne.n	8001b3a <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e01c      	b.n	8001b74 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	685a      	ldr	r2, [r3, #4]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	490d      	ldr	r1, [pc, #52]	@ (8001b7c <HAL_UART_Init+0xa4>)
 8001b46:	400a      	ands	r2, r1
 8001b48:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	689a      	ldr	r2, [r3, #8]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	212a      	movs	r1, #42	@ 0x2a
 8001b56:	438a      	bics	r2, r1
 8001b58:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	2101      	movs	r1, #1
 8001b66:	430a      	orrs	r2, r1
 8001b68:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	0018      	movs	r0, r3
 8001b6e:	f000 fe6b 	bl	8002848 <UART_CheckIdleState>
 8001b72:	0003      	movs	r3, r0
}
 8001b74:	0018      	movs	r0, r3
 8001b76:	46bd      	mov	sp, r7
 8001b78:	b002      	add	sp, #8
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	ffffb7ff 	.word	0xffffb7ff

08001b80 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b08a      	sub	sp, #40	@ 0x28
 8001b84:	af02      	add	r7, sp, #8
 8001b86:	60f8      	str	r0, [r7, #12]
 8001b88:	60b9      	str	r1, [r7, #8]
 8001b8a:	603b      	str	r3, [r7, #0]
 8001b8c:	1dbb      	adds	r3, r7, #6
 8001b8e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001b94:	2b20      	cmp	r3, #32
 8001b96:	d000      	beq.n	8001b9a <HAL_UART_Transmit+0x1a>
 8001b98:	e08c      	b.n	8001cb4 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d003      	beq.n	8001ba8 <HAL_UART_Transmit+0x28>
 8001ba0:	1dbb      	adds	r3, r7, #6
 8001ba2:	881b      	ldrh	r3, [r3, #0]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d101      	bne.n	8001bac <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e084      	b.n	8001cb6 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	689a      	ldr	r2, [r3, #8]
 8001bb0:	2380      	movs	r3, #128	@ 0x80
 8001bb2:	015b      	lsls	r3, r3, #5
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d109      	bne.n	8001bcc <HAL_UART_Transmit+0x4c>
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	691b      	ldr	r3, [r3, #16]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d105      	bne.n	8001bcc <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	d001      	beq.n	8001bcc <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e074      	b.n	8001cb6 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	2284      	movs	r2, #132	@ 0x84
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	2221      	movs	r2, #33	@ 0x21
 8001bd8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001bda:	f7fe fe65 	bl	80008a8 <HAL_GetTick>
 8001bde:	0003      	movs	r3, r0
 8001be0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	1dba      	adds	r2, r7, #6
 8001be6:	2150      	movs	r1, #80	@ 0x50
 8001be8:	8812      	ldrh	r2, [r2, #0]
 8001bea:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	1dba      	adds	r2, r7, #6
 8001bf0:	2152      	movs	r1, #82	@ 0x52
 8001bf2:	8812      	ldrh	r2, [r2, #0]
 8001bf4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	689a      	ldr	r2, [r3, #8]
 8001bfa:	2380      	movs	r3, #128	@ 0x80
 8001bfc:	015b      	lsls	r3, r3, #5
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d108      	bne.n	8001c14 <HAL_UART_Transmit+0x94>
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	691b      	ldr	r3, [r3, #16]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d104      	bne.n	8001c14 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	61bb      	str	r3, [r7, #24]
 8001c12:	e003      	b.n	8001c1c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001c1c:	e02f      	b.n	8001c7e <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001c1e:	697a      	ldr	r2, [r7, #20]
 8001c20:	68f8      	ldr	r0, [r7, #12]
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	9300      	str	r3, [sp, #0]
 8001c26:	0013      	movs	r3, r2
 8001c28:	2200      	movs	r2, #0
 8001c2a:	2180      	movs	r1, #128	@ 0x80
 8001c2c:	f000 feb4 	bl	8002998 <UART_WaitOnFlagUntilTimeout>
 8001c30:	1e03      	subs	r3, r0, #0
 8001c32:	d004      	beq.n	8001c3e <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	2220      	movs	r2, #32
 8001c38:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e03b      	b.n	8001cb6 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d10b      	bne.n	8001c5c <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001c44:	69bb      	ldr	r3, [r7, #24]
 8001c46:	881a      	ldrh	r2, [r3, #0]
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	05d2      	lsls	r2, r2, #23
 8001c4e:	0dd2      	lsrs	r2, r2, #23
 8001c50:	b292      	uxth	r2, r2
 8001c52:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8001c54:	69bb      	ldr	r3, [r7, #24]
 8001c56:	3302      	adds	r3, #2
 8001c58:	61bb      	str	r3, [r7, #24]
 8001c5a:	e007      	b.n	8001c6c <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001c5c:	69fb      	ldr	r3, [r7, #28]
 8001c5e:	781a      	ldrb	r2, [r3, #0]
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	3301      	adds	r3, #1
 8001c6a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2252      	movs	r2, #82	@ 0x52
 8001c70:	5a9b      	ldrh	r3, [r3, r2]
 8001c72:	b29b      	uxth	r3, r3
 8001c74:	3b01      	subs	r3, #1
 8001c76:	b299      	uxth	r1, r3
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2252      	movs	r2, #82	@ 0x52
 8001c7c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	2252      	movs	r2, #82	@ 0x52
 8001c82:	5a9b      	ldrh	r3, [r3, r2]
 8001c84:	b29b      	uxth	r3, r3
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d1c9      	bne.n	8001c1e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001c8a:	697a      	ldr	r2, [r7, #20]
 8001c8c:	68f8      	ldr	r0, [r7, #12]
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	9300      	str	r3, [sp, #0]
 8001c92:	0013      	movs	r3, r2
 8001c94:	2200      	movs	r2, #0
 8001c96:	2140      	movs	r1, #64	@ 0x40
 8001c98:	f000 fe7e 	bl	8002998 <UART_WaitOnFlagUntilTimeout>
 8001c9c:	1e03      	subs	r3, r0, #0
 8001c9e:	d004      	beq.n	8001caa <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	2220      	movs	r2, #32
 8001ca4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e005      	b.n	8001cb6 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	2220      	movs	r2, #32
 8001cae:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	e000      	b.n	8001cb6 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8001cb4:	2302      	movs	r3, #2
  }
}
 8001cb6:	0018      	movs	r0, r3
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	b008      	add	sp, #32
 8001cbc:	bd80      	pop	{r7, pc}
	...

08001cc0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b08a      	sub	sp, #40	@ 0x28
 8001cc4:	af02      	add	r7, sp, #8
 8001cc6:	60f8      	str	r0, [r7, #12]
 8001cc8:	60b9      	str	r1, [r7, #8]
 8001cca:	603b      	str	r3, [r7, #0]
 8001ccc:	1dbb      	adds	r3, r7, #6
 8001cce:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	2280      	movs	r2, #128	@ 0x80
 8001cd4:	589b      	ldr	r3, [r3, r2]
 8001cd6:	2b20      	cmp	r3, #32
 8001cd8:	d000      	beq.n	8001cdc <HAL_UART_Receive+0x1c>
 8001cda:	e0bd      	b.n	8001e58 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d003      	beq.n	8001cea <HAL_UART_Receive+0x2a>
 8001ce2:	1dbb      	adds	r3, r7, #6
 8001ce4:	881b      	ldrh	r3, [r3, #0]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d101      	bne.n	8001cee <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e0b5      	b.n	8001e5a <HAL_UART_Receive+0x19a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	689a      	ldr	r2, [r3, #8]
 8001cf2:	2380      	movs	r3, #128	@ 0x80
 8001cf4:	015b      	lsls	r3, r3, #5
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d109      	bne.n	8001d0e <HAL_UART_Receive+0x4e>
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	691b      	ldr	r3, [r3, #16]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d105      	bne.n	8001d0e <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	2201      	movs	r2, #1
 8001d06:	4013      	ands	r3, r2
 8001d08:	d001      	beq.n	8001d0e <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e0a5      	b.n	8001e5a <HAL_UART_Receive+0x19a>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	2284      	movs	r2, #132	@ 0x84
 8001d12:	2100      	movs	r1, #0
 8001d14:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	2280      	movs	r2, #128	@ 0x80
 8001d1a:	2122      	movs	r1, #34	@ 0x22
 8001d1c:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2200      	movs	r2, #0
 8001d22:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001d24:	f7fe fdc0 	bl	80008a8 <HAL_GetTick>
 8001d28:	0003      	movs	r3, r0
 8001d2a:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	1dba      	adds	r2, r7, #6
 8001d30:	2158      	movs	r1, #88	@ 0x58
 8001d32:	8812      	ldrh	r2, [r2, #0]
 8001d34:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	1dba      	adds	r2, r7, #6
 8001d3a:	215a      	movs	r1, #90	@ 0x5a
 8001d3c:	8812      	ldrh	r2, [r2, #0]
 8001d3e:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	689a      	ldr	r2, [r3, #8]
 8001d44:	2380      	movs	r3, #128	@ 0x80
 8001d46:	015b      	lsls	r3, r3, #5
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d10d      	bne.n	8001d68 <HAL_UART_Receive+0xa8>
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	691b      	ldr	r3, [r3, #16]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d104      	bne.n	8001d5e <HAL_UART_Receive+0x9e>
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	225c      	movs	r2, #92	@ 0x5c
 8001d58:	4942      	ldr	r1, [pc, #264]	@ (8001e64 <HAL_UART_Receive+0x1a4>)
 8001d5a:	5299      	strh	r1, [r3, r2]
 8001d5c:	e01a      	b.n	8001d94 <HAL_UART_Receive+0xd4>
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	225c      	movs	r2, #92	@ 0x5c
 8001d62:	21ff      	movs	r1, #255	@ 0xff
 8001d64:	5299      	strh	r1, [r3, r2]
 8001d66:	e015      	b.n	8001d94 <HAL_UART_Receive+0xd4>
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d10d      	bne.n	8001d8c <HAL_UART_Receive+0xcc>
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	691b      	ldr	r3, [r3, #16]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d104      	bne.n	8001d82 <HAL_UART_Receive+0xc2>
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	225c      	movs	r2, #92	@ 0x5c
 8001d7c:	21ff      	movs	r1, #255	@ 0xff
 8001d7e:	5299      	strh	r1, [r3, r2]
 8001d80:	e008      	b.n	8001d94 <HAL_UART_Receive+0xd4>
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	225c      	movs	r2, #92	@ 0x5c
 8001d86:	217f      	movs	r1, #127	@ 0x7f
 8001d88:	5299      	strh	r1, [r3, r2]
 8001d8a:	e003      	b.n	8001d94 <HAL_UART_Receive+0xd4>
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	225c      	movs	r2, #92	@ 0x5c
 8001d90:	2100      	movs	r1, #0
 8001d92:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8001d94:	2312      	movs	r3, #18
 8001d96:	18fb      	adds	r3, r7, r3
 8001d98:	68fa      	ldr	r2, [r7, #12]
 8001d9a:	215c      	movs	r1, #92	@ 0x5c
 8001d9c:	5a52      	ldrh	r2, [r2, r1]
 8001d9e:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	689a      	ldr	r2, [r3, #8]
 8001da4:	2380      	movs	r3, #128	@ 0x80
 8001da6:	015b      	lsls	r3, r3, #5
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d108      	bne.n	8001dbe <HAL_UART_Receive+0xfe>
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	691b      	ldr	r3, [r3, #16]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d104      	bne.n	8001dbe <HAL_UART_Receive+0xfe>
    {
      pdata8bits  = NULL;
 8001db4:	2300      	movs	r3, #0
 8001db6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	61bb      	str	r3, [r7, #24]
 8001dbc:	e003      	b.n	8001dc6 <HAL_UART_Receive+0x106>
    }
    else
    {
      pdata8bits  = pData;
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8001dc6:	e03b      	b.n	8001e40 <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001dc8:	697a      	ldr	r2, [r7, #20]
 8001dca:	68f8      	ldr	r0, [r7, #12]
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	9300      	str	r3, [sp, #0]
 8001dd0:	0013      	movs	r3, r2
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	2120      	movs	r1, #32
 8001dd6:	f000 fddf 	bl	8002998 <UART_WaitOnFlagUntilTimeout>
 8001dda:	1e03      	subs	r3, r0, #0
 8001ddc:	d005      	beq.n	8001dea <HAL_UART_Receive+0x12a>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	2280      	movs	r2, #128	@ 0x80
 8001de2:	2120      	movs	r1, #32
 8001de4:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	e037      	b.n	8001e5a <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d10e      	bne.n	8001e0e <HAL_UART_Receive+0x14e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	2212      	movs	r2, #18
 8001dfa:	18ba      	adds	r2, r7, r2
 8001dfc:	8812      	ldrh	r2, [r2, #0]
 8001dfe:	4013      	ands	r3, r2
 8001e00:	b29a      	uxth	r2, r3
 8001e02:	69bb      	ldr	r3, [r7, #24]
 8001e04:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8001e06:	69bb      	ldr	r3, [r7, #24]
 8001e08:	3302      	adds	r3, #2
 8001e0a:	61bb      	str	r3, [r7, #24]
 8001e0c:	e00f      	b.n	8001e2e <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001e14:	b29b      	uxth	r3, r3
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	2212      	movs	r2, #18
 8001e1a:	18ba      	adds	r2, r7, r2
 8001e1c:	8812      	ldrh	r2, [r2, #0]
 8001e1e:	b2d2      	uxtb	r2, r2
 8001e20:	4013      	ands	r3, r2
 8001e22:	b2da      	uxtb	r2, r3
 8001e24:	69fb      	ldr	r3, [r7, #28]
 8001e26:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	225a      	movs	r2, #90	@ 0x5a
 8001e32:	5a9b      	ldrh	r3, [r3, r2]
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	3b01      	subs	r3, #1
 8001e38:	b299      	uxth	r1, r3
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	225a      	movs	r2, #90	@ 0x5a
 8001e3e:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	225a      	movs	r2, #90	@ 0x5a
 8001e44:	5a9b      	ldrh	r3, [r3, r2]
 8001e46:	b29b      	uxth	r3, r3
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d1bd      	bne.n	8001dc8 <HAL_UART_Receive+0x108>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2280      	movs	r2, #128	@ 0x80
 8001e50:	2120      	movs	r1, #32
 8001e52:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8001e54:	2300      	movs	r3, #0
 8001e56:	e000      	b.n	8001e5a <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8001e58:	2302      	movs	r3, #2
  }
}
 8001e5a:	0018      	movs	r0, r3
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	b008      	add	sp, #32
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	46c0      	nop			@ (mov r8, r8)
 8001e64:	000001ff 	.word	0x000001ff

08001e68 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001e68:	b590      	push	{r4, r7, lr}
 8001e6a:	b0ab      	sub	sp, #172	@ 0xac
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	69db      	ldr	r3, [r3, #28]
 8001e76:	22a4      	movs	r2, #164	@ 0xa4
 8001e78:	18b9      	adds	r1, r7, r2
 8001e7a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	20a0      	movs	r0, #160	@ 0xa0
 8001e84:	1839      	adds	r1, r7, r0
 8001e86:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	219c      	movs	r1, #156	@ 0x9c
 8001e90:	1879      	adds	r1, r7, r1
 8001e92:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8001e94:	0011      	movs	r1, r2
 8001e96:	18bb      	adds	r3, r7, r2
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a99      	ldr	r2, [pc, #612]	@ (8002100 <HAL_UART_IRQHandler+0x298>)
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	2298      	movs	r2, #152	@ 0x98
 8001ea0:	18bc      	adds	r4, r7, r2
 8001ea2:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8001ea4:	18bb      	adds	r3, r7, r2
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d114      	bne.n	8001ed6 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8001eac:	187b      	adds	r3, r7, r1
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	2220      	movs	r2, #32
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	d00f      	beq.n	8001ed6 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001eb6:	183b      	adds	r3, r7, r0
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2220      	movs	r2, #32
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	d00a      	beq.n	8001ed6 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d100      	bne.n	8001eca <HAL_UART_IRQHandler+0x62>
 8001ec8:	e29e      	b.n	8002408 <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001ece:	687a      	ldr	r2, [r7, #4]
 8001ed0:	0010      	movs	r0, r2
 8001ed2:	4798      	blx	r3
      }
      return;
 8001ed4:	e298      	b.n	8002408 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8001ed6:	2398      	movs	r3, #152	@ 0x98
 8001ed8:	18fb      	adds	r3, r7, r3
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d100      	bne.n	8001ee2 <HAL_UART_IRQHandler+0x7a>
 8001ee0:	e114      	b.n	800210c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8001ee2:	239c      	movs	r3, #156	@ 0x9c
 8001ee4:	18fb      	adds	r3, r7, r3
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	2201      	movs	r2, #1
 8001eea:	4013      	ands	r3, r2
 8001eec:	d106      	bne.n	8001efc <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8001eee:	23a0      	movs	r3, #160	@ 0xa0
 8001ef0:	18fb      	adds	r3, r7, r3
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a83      	ldr	r2, [pc, #524]	@ (8002104 <HAL_UART_IRQHandler+0x29c>)
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	d100      	bne.n	8001efc <HAL_UART_IRQHandler+0x94>
 8001efa:	e107      	b.n	800210c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8001efc:	23a4      	movs	r3, #164	@ 0xa4
 8001efe:	18fb      	adds	r3, r7, r3
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2201      	movs	r2, #1
 8001f04:	4013      	ands	r3, r2
 8001f06:	d012      	beq.n	8001f2e <HAL_UART_IRQHandler+0xc6>
 8001f08:	23a0      	movs	r3, #160	@ 0xa0
 8001f0a:	18fb      	adds	r3, r7, r3
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	2380      	movs	r3, #128	@ 0x80
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	4013      	ands	r3, r2
 8001f14:	d00b      	beq.n	8001f2e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2284      	movs	r2, #132	@ 0x84
 8001f22:	589b      	ldr	r3, [r3, r2]
 8001f24:	2201      	movs	r2, #1
 8001f26:	431a      	orrs	r2, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2184      	movs	r1, #132	@ 0x84
 8001f2c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001f2e:	23a4      	movs	r3, #164	@ 0xa4
 8001f30:	18fb      	adds	r3, r7, r3
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	2202      	movs	r2, #2
 8001f36:	4013      	ands	r3, r2
 8001f38:	d011      	beq.n	8001f5e <HAL_UART_IRQHandler+0xf6>
 8001f3a:	239c      	movs	r3, #156	@ 0x9c
 8001f3c:	18fb      	adds	r3, r7, r3
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	2201      	movs	r2, #1
 8001f42:	4013      	ands	r3, r2
 8001f44:	d00b      	beq.n	8001f5e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	2202      	movs	r2, #2
 8001f4c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2284      	movs	r2, #132	@ 0x84
 8001f52:	589b      	ldr	r3, [r3, r2]
 8001f54:	2204      	movs	r2, #4
 8001f56:	431a      	orrs	r2, r3
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2184      	movs	r1, #132	@ 0x84
 8001f5c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001f5e:	23a4      	movs	r3, #164	@ 0xa4
 8001f60:	18fb      	adds	r3, r7, r3
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2204      	movs	r2, #4
 8001f66:	4013      	ands	r3, r2
 8001f68:	d011      	beq.n	8001f8e <HAL_UART_IRQHandler+0x126>
 8001f6a:	239c      	movs	r3, #156	@ 0x9c
 8001f6c:	18fb      	adds	r3, r7, r3
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2201      	movs	r2, #1
 8001f72:	4013      	ands	r3, r2
 8001f74:	d00b      	beq.n	8001f8e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	2204      	movs	r2, #4
 8001f7c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2284      	movs	r2, #132	@ 0x84
 8001f82:	589b      	ldr	r3, [r3, r2]
 8001f84:	2202      	movs	r2, #2
 8001f86:	431a      	orrs	r2, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2184      	movs	r1, #132	@ 0x84
 8001f8c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8001f8e:	23a4      	movs	r3, #164	@ 0xa4
 8001f90:	18fb      	adds	r3, r7, r3
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2208      	movs	r2, #8
 8001f96:	4013      	ands	r3, r2
 8001f98:	d017      	beq.n	8001fca <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001f9a:	23a0      	movs	r3, #160	@ 0xa0
 8001f9c:	18fb      	adds	r3, r7, r3
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2220      	movs	r2, #32
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	d105      	bne.n	8001fb2 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8001fa6:	239c      	movs	r3, #156	@ 0x9c
 8001fa8:	18fb      	adds	r3, r7, r3
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2201      	movs	r2, #1
 8001fae:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001fb0:	d00b      	beq.n	8001fca <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2208      	movs	r2, #8
 8001fb8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2284      	movs	r2, #132	@ 0x84
 8001fbe:	589b      	ldr	r3, [r3, r2]
 8001fc0:	2208      	movs	r2, #8
 8001fc2:	431a      	orrs	r2, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2184      	movs	r1, #132	@ 0x84
 8001fc8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8001fca:	23a4      	movs	r3, #164	@ 0xa4
 8001fcc:	18fb      	adds	r3, r7, r3
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	2380      	movs	r3, #128	@ 0x80
 8001fd2:	011b      	lsls	r3, r3, #4
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	d013      	beq.n	8002000 <HAL_UART_IRQHandler+0x198>
 8001fd8:	23a0      	movs	r3, #160	@ 0xa0
 8001fda:	18fb      	adds	r3, r7, r3
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	2380      	movs	r3, #128	@ 0x80
 8001fe0:	04db      	lsls	r3, r3, #19
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	d00c      	beq.n	8002000 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	2280      	movs	r2, #128	@ 0x80
 8001fec:	0112      	lsls	r2, r2, #4
 8001fee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2284      	movs	r2, #132	@ 0x84
 8001ff4:	589b      	ldr	r3, [r3, r2]
 8001ff6:	2220      	movs	r2, #32
 8001ff8:	431a      	orrs	r2, r3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2184      	movs	r1, #132	@ 0x84
 8001ffe:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2284      	movs	r2, #132	@ 0x84
 8002004:	589b      	ldr	r3, [r3, r2]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d100      	bne.n	800200c <HAL_UART_IRQHandler+0x1a4>
 800200a:	e1ff      	b.n	800240c <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800200c:	23a4      	movs	r3, #164	@ 0xa4
 800200e:	18fb      	adds	r3, r7, r3
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2220      	movs	r2, #32
 8002014:	4013      	ands	r3, r2
 8002016:	d00e      	beq.n	8002036 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002018:	23a0      	movs	r3, #160	@ 0xa0
 800201a:	18fb      	adds	r3, r7, r3
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2220      	movs	r2, #32
 8002020:	4013      	ands	r3, r2
 8002022:	d008      	beq.n	8002036 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002028:	2b00      	cmp	r3, #0
 800202a:	d004      	beq.n	8002036 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	0010      	movs	r0, r2
 8002034:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2284      	movs	r2, #132	@ 0x84
 800203a:	589b      	ldr	r3, [r3, r2]
 800203c:	2194      	movs	r1, #148	@ 0x94
 800203e:	187a      	adds	r2, r7, r1
 8002040:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	2240      	movs	r2, #64	@ 0x40
 800204a:	4013      	ands	r3, r2
 800204c:	2b40      	cmp	r3, #64	@ 0x40
 800204e:	d004      	beq.n	800205a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002050:	187b      	adds	r3, r7, r1
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2228      	movs	r2, #40	@ 0x28
 8002056:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002058:	d047      	beq.n	80020ea <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	0018      	movs	r0, r3
 800205e:	f000 fd0b 	bl	8002a78 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	2240      	movs	r2, #64	@ 0x40
 800206a:	4013      	ands	r3, r2
 800206c:	2b40      	cmp	r3, #64	@ 0x40
 800206e:	d137      	bne.n	80020e0 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002070:	f3ef 8310 	mrs	r3, PRIMASK
 8002074:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8002076:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002078:	2090      	movs	r0, #144	@ 0x90
 800207a:	183a      	adds	r2, r7, r0
 800207c:	6013      	str	r3, [r2, #0]
 800207e:	2301      	movs	r3, #1
 8002080:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002082:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002084:	f383 8810 	msr	PRIMASK, r3
}
 8002088:	46c0      	nop			@ (mov r8, r8)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	689a      	ldr	r2, [r3, #8]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2140      	movs	r1, #64	@ 0x40
 8002096:	438a      	bics	r2, r1
 8002098:	609a      	str	r2, [r3, #8]
 800209a:	183b      	adds	r3, r7, r0
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80020a2:	f383 8810 	msr	PRIMASK, r3
}
 80020a6:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d012      	beq.n	80020d6 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020b4:	4a14      	ldr	r2, [pc, #80]	@ (8002108 <HAL_UART_IRQHandler+0x2a0>)
 80020b6:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020bc:	0018      	movs	r0, r3
 80020be:	f7fe fd5b 	bl	8000b78 <HAL_DMA_Abort_IT>
 80020c2:	1e03      	subs	r3, r0, #0
 80020c4:	d01a      	beq.n	80020fc <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020d0:	0018      	movs	r0, r3
 80020d2:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020d4:	e012      	b.n	80020fc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	0018      	movs	r0, r3
 80020da:	f000 f9ad 	bl	8002438 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020de:	e00d      	b.n	80020fc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	0018      	movs	r0, r3
 80020e4:	f000 f9a8 	bl	8002438 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020e8:	e008      	b.n	80020fc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	0018      	movs	r0, r3
 80020ee:	f000 f9a3 	bl	8002438 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2284      	movs	r2, #132	@ 0x84
 80020f6:	2100      	movs	r1, #0
 80020f8:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80020fa:	e187      	b.n	800240c <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020fc:	46c0      	nop			@ (mov r8, r8)
    return;
 80020fe:	e185      	b.n	800240c <HAL_UART_IRQHandler+0x5a4>
 8002100:	0000080f 	.word	0x0000080f
 8002104:	04000120 	.word	0x04000120
 8002108:	08002b41 	.word	0x08002b41

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002110:	2b01      	cmp	r3, #1
 8002112:	d000      	beq.n	8002116 <HAL_UART_IRQHandler+0x2ae>
 8002114:	e139      	b.n	800238a <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002116:	23a4      	movs	r3, #164	@ 0xa4
 8002118:	18fb      	adds	r3, r7, r3
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2210      	movs	r2, #16
 800211e:	4013      	ands	r3, r2
 8002120:	d100      	bne.n	8002124 <HAL_UART_IRQHandler+0x2bc>
 8002122:	e132      	b.n	800238a <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002124:	23a0      	movs	r3, #160	@ 0xa0
 8002126:	18fb      	adds	r3, r7, r3
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	2210      	movs	r2, #16
 800212c:	4013      	ands	r3, r2
 800212e:	d100      	bne.n	8002132 <HAL_UART_IRQHandler+0x2ca>
 8002130:	e12b      	b.n	800238a <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	2210      	movs	r2, #16
 8002138:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	2240      	movs	r2, #64	@ 0x40
 8002142:	4013      	ands	r3, r2
 8002144:	2b40      	cmp	r3, #64	@ 0x40
 8002146:	d000      	beq.n	800214a <HAL_UART_IRQHandler+0x2e2>
 8002148:	e09f      	b.n	800228a <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	685a      	ldr	r2, [r3, #4]
 8002152:	217e      	movs	r1, #126	@ 0x7e
 8002154:	187b      	adds	r3, r7, r1
 8002156:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002158:	187b      	adds	r3, r7, r1
 800215a:	881b      	ldrh	r3, [r3, #0]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d100      	bne.n	8002162 <HAL_UART_IRQHandler+0x2fa>
 8002160:	e156      	b.n	8002410 <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2258      	movs	r2, #88	@ 0x58
 8002166:	5a9b      	ldrh	r3, [r3, r2]
 8002168:	187a      	adds	r2, r7, r1
 800216a:	8812      	ldrh	r2, [r2, #0]
 800216c:	429a      	cmp	r2, r3
 800216e:	d300      	bcc.n	8002172 <HAL_UART_IRQHandler+0x30a>
 8002170:	e14e      	b.n	8002410 <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	187a      	adds	r2, r7, r1
 8002176:	215a      	movs	r1, #90	@ 0x5a
 8002178:	8812      	ldrh	r2, [r2, #0]
 800217a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002180:	699b      	ldr	r3, [r3, #24]
 8002182:	2b20      	cmp	r3, #32
 8002184:	d06f      	beq.n	8002266 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002186:	f3ef 8310 	mrs	r3, PRIMASK
 800218a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800218c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800218e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002190:	2301      	movs	r3, #1
 8002192:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002194:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002196:	f383 8810 	msr	PRIMASK, r3
}
 800219a:	46c0      	nop			@ (mov r8, r8)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	499e      	ldr	r1, [pc, #632]	@ (8002420 <HAL_UART_IRQHandler+0x5b8>)
 80021a8:	400a      	ands	r2, r1
 80021aa:	601a      	str	r2, [r3, #0]
 80021ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80021ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021b2:	f383 8810 	msr	PRIMASK, r3
}
 80021b6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021b8:	f3ef 8310 	mrs	r3, PRIMASK
 80021bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80021be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021c0:	677b      	str	r3, [r7, #116]	@ 0x74
 80021c2:	2301      	movs	r3, #1
 80021c4:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021c8:	f383 8810 	msr	PRIMASK, r3
}
 80021cc:	46c0      	nop			@ (mov r8, r8)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	689a      	ldr	r2, [r3, #8]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2101      	movs	r1, #1
 80021da:	438a      	bics	r2, r1
 80021dc:	609a      	str	r2, [r3, #8]
 80021de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80021e0:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80021e4:	f383 8810 	msr	PRIMASK, r3
}
 80021e8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021ea:	f3ef 8310 	mrs	r3, PRIMASK
 80021ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80021f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80021f2:	673b      	str	r3, [r7, #112]	@ 0x70
 80021f4:	2301      	movs	r3, #1
 80021f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80021fa:	f383 8810 	msr	PRIMASK, r3
}
 80021fe:	46c0      	nop			@ (mov r8, r8)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	689a      	ldr	r2, [r3, #8]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2140      	movs	r1, #64	@ 0x40
 800220c:	438a      	bics	r2, r1
 800220e:	609a      	str	r2, [r3, #8]
 8002210:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002212:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002214:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002216:	f383 8810 	msr	PRIMASK, r3
}
 800221a:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2280      	movs	r2, #128	@ 0x80
 8002220:	2120      	movs	r1, #32
 8002222:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2200      	movs	r2, #0
 8002228:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800222a:	f3ef 8310 	mrs	r3, PRIMASK
 800222e:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8002230:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002232:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002234:	2301      	movs	r3, #1
 8002236:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002238:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800223a:	f383 8810 	msr	PRIMASK, r3
}
 800223e:	46c0      	nop			@ (mov r8, r8)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	2110      	movs	r1, #16
 800224c:	438a      	bics	r2, r1
 800224e:	601a      	str	r2, [r3, #0]
 8002250:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002252:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002254:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002256:	f383 8810 	msr	PRIMASK, r3
}
 800225a:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002260:	0018      	movs	r0, r3
 8002262:	f7fe fc51 	bl	8000b08 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2202      	movs	r2, #2
 800226a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2258      	movs	r2, #88	@ 0x58
 8002270:	5a9a      	ldrh	r2, [r3, r2]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	215a      	movs	r1, #90	@ 0x5a
 8002276:	5a5b      	ldrh	r3, [r3, r1]
 8002278:	b29b      	uxth	r3, r3
 800227a:	1ad3      	subs	r3, r2, r3
 800227c:	b29a      	uxth	r2, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	0011      	movs	r1, r2
 8002282:	0018      	movs	r0, r3
 8002284:	f000 f8e0 	bl	8002448 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002288:	e0c2      	b.n	8002410 <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2258      	movs	r2, #88	@ 0x58
 800228e:	5a99      	ldrh	r1, [r3, r2]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	225a      	movs	r2, #90	@ 0x5a
 8002294:	5a9b      	ldrh	r3, [r3, r2]
 8002296:	b29a      	uxth	r2, r3
 8002298:	208e      	movs	r0, #142	@ 0x8e
 800229a:	183b      	adds	r3, r7, r0
 800229c:	1a8a      	subs	r2, r1, r2
 800229e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	225a      	movs	r2, #90	@ 0x5a
 80022a4:	5a9b      	ldrh	r3, [r3, r2]
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d100      	bne.n	80022ae <HAL_UART_IRQHandler+0x446>
 80022ac:	e0b2      	b.n	8002414 <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 80022ae:	183b      	adds	r3, r7, r0
 80022b0:	881b      	ldrh	r3, [r3, #0]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d100      	bne.n	80022b8 <HAL_UART_IRQHandler+0x450>
 80022b6:	e0ad      	b.n	8002414 <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022b8:	f3ef 8310 	mrs	r3, PRIMASK
 80022bc:	60fb      	str	r3, [r7, #12]
  return(result);
 80022be:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80022c0:	2488      	movs	r4, #136	@ 0x88
 80022c2:	193a      	adds	r2, r7, r4
 80022c4:	6013      	str	r3, [r2, #0]
 80022c6:	2301      	movs	r3, #1
 80022c8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	f383 8810 	msr	PRIMASK, r3
}
 80022d0:	46c0      	nop			@ (mov r8, r8)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4951      	ldr	r1, [pc, #324]	@ (8002424 <HAL_UART_IRQHandler+0x5bc>)
 80022de:	400a      	ands	r2, r1
 80022e0:	601a      	str	r2, [r3, #0]
 80022e2:	193b      	adds	r3, r7, r4
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	f383 8810 	msr	PRIMASK, r3
}
 80022ee:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022f0:	f3ef 8310 	mrs	r3, PRIMASK
 80022f4:	61bb      	str	r3, [r7, #24]
  return(result);
 80022f6:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022f8:	2484      	movs	r4, #132	@ 0x84
 80022fa:	193a      	adds	r2, r7, r4
 80022fc:	6013      	str	r3, [r2, #0]
 80022fe:	2301      	movs	r3, #1
 8002300:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	f383 8810 	msr	PRIMASK, r3
}
 8002308:	46c0      	nop			@ (mov r8, r8)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	689a      	ldr	r2, [r3, #8]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2101      	movs	r1, #1
 8002316:	438a      	bics	r2, r1
 8002318:	609a      	str	r2, [r3, #8]
 800231a:	193b      	adds	r3, r7, r4
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002320:	6a3b      	ldr	r3, [r7, #32]
 8002322:	f383 8810 	msr	PRIMASK, r3
}
 8002326:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2280      	movs	r2, #128	@ 0x80
 800232c:	2120      	movs	r1, #32
 800232e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2200      	movs	r2, #0
 800233a:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800233c:	f3ef 8310 	mrs	r3, PRIMASK
 8002340:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002344:	2480      	movs	r4, #128	@ 0x80
 8002346:	193a      	adds	r2, r7, r4
 8002348:	6013      	str	r3, [r2, #0]
 800234a:	2301      	movs	r3, #1
 800234c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800234e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002350:	f383 8810 	msr	PRIMASK, r3
}
 8002354:	46c0      	nop			@ (mov r8, r8)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	2110      	movs	r1, #16
 8002362:	438a      	bics	r2, r1
 8002364:	601a      	str	r2, [r3, #0]
 8002366:	193b      	adds	r3, r7, r4
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800236c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800236e:	f383 8810 	msr	PRIMASK, r3
}
 8002372:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2202      	movs	r2, #2
 8002378:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800237a:	183b      	adds	r3, r7, r0
 800237c:	881a      	ldrh	r2, [r3, #0]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	0011      	movs	r1, r2
 8002382:	0018      	movs	r0, r3
 8002384:	f000 f860 	bl	8002448 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002388:	e044      	b.n	8002414 <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800238a:	23a4      	movs	r3, #164	@ 0xa4
 800238c:	18fb      	adds	r3, r7, r3
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	2380      	movs	r3, #128	@ 0x80
 8002392:	035b      	lsls	r3, r3, #13
 8002394:	4013      	ands	r3, r2
 8002396:	d010      	beq.n	80023ba <HAL_UART_IRQHandler+0x552>
 8002398:	239c      	movs	r3, #156	@ 0x9c
 800239a:	18fb      	adds	r3, r7, r3
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	2380      	movs	r3, #128	@ 0x80
 80023a0:	03db      	lsls	r3, r3, #15
 80023a2:	4013      	ands	r3, r2
 80023a4:	d009      	beq.n	80023ba <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	2280      	movs	r2, #128	@ 0x80
 80023ac:	0352      	lsls	r2, r2, #13
 80023ae:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	0018      	movs	r0, r3
 80023b4:	f000 fc06 	bl	8002bc4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80023b8:	e02f      	b.n	800241a <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80023ba:	23a4      	movs	r3, #164	@ 0xa4
 80023bc:	18fb      	adds	r3, r7, r3
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	2280      	movs	r2, #128	@ 0x80
 80023c2:	4013      	ands	r3, r2
 80023c4:	d00f      	beq.n	80023e6 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80023c6:	23a0      	movs	r3, #160	@ 0xa0
 80023c8:	18fb      	adds	r3, r7, r3
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2280      	movs	r2, #128	@ 0x80
 80023ce:	4013      	ands	r3, r2
 80023d0:	d009      	beq.n	80023e6 <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d01e      	beq.n	8002418 <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80023de:	687a      	ldr	r2, [r7, #4]
 80023e0:	0010      	movs	r0, r2
 80023e2:	4798      	blx	r3
    }
    return;
 80023e4:	e018      	b.n	8002418 <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80023e6:	23a4      	movs	r3, #164	@ 0xa4
 80023e8:	18fb      	adds	r3, r7, r3
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2240      	movs	r2, #64	@ 0x40
 80023ee:	4013      	ands	r3, r2
 80023f0:	d013      	beq.n	800241a <HAL_UART_IRQHandler+0x5b2>
 80023f2:	23a0      	movs	r3, #160	@ 0xa0
 80023f4:	18fb      	adds	r3, r7, r3
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2240      	movs	r2, #64	@ 0x40
 80023fa:	4013      	ands	r3, r2
 80023fc:	d00d      	beq.n	800241a <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	0018      	movs	r0, r3
 8002402:	f000 fbb4 	bl	8002b6e <UART_EndTransmit_IT>
    return;
 8002406:	e008      	b.n	800241a <HAL_UART_IRQHandler+0x5b2>
      return;
 8002408:	46c0      	nop			@ (mov r8, r8)
 800240a:	e006      	b.n	800241a <HAL_UART_IRQHandler+0x5b2>
    return;
 800240c:	46c0      	nop			@ (mov r8, r8)
 800240e:	e004      	b.n	800241a <HAL_UART_IRQHandler+0x5b2>
      return;
 8002410:	46c0      	nop			@ (mov r8, r8)
 8002412:	e002      	b.n	800241a <HAL_UART_IRQHandler+0x5b2>
      return;
 8002414:	46c0      	nop			@ (mov r8, r8)
 8002416:	e000      	b.n	800241a <HAL_UART_IRQHandler+0x5b2>
    return;
 8002418:	46c0      	nop			@ (mov r8, r8)
  }

}
 800241a:	46bd      	mov	sp, r7
 800241c:	b02b      	add	sp, #172	@ 0xac
 800241e:	bd90      	pop	{r4, r7, pc}
 8002420:	fffffeff 	.word	0xfffffeff
 8002424:	fffffedf 	.word	0xfffffedf

08002428 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002430:	46c0      	nop			@ (mov r8, r8)
 8002432:	46bd      	mov	sp, r7
 8002434:	b002      	add	sp, #8
 8002436:	bd80      	pop	{r7, pc}

08002438 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002440:	46c0      	nop			@ (mov r8, r8)
 8002442:	46bd      	mov	sp, r7
 8002444:	b002      	add	sp, #8
 8002446:	bd80      	pop	{r7, pc}

08002448 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	000a      	movs	r2, r1
 8002452:	1cbb      	adds	r3, r7, #2
 8002454:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002456:	46c0      	nop			@ (mov r8, r8)
 8002458:	46bd      	mov	sp, r7
 800245a:	b002      	add	sp, #8
 800245c:	bd80      	pop	{r7, pc}
	...

08002460 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b088      	sub	sp, #32
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002468:	231e      	movs	r3, #30
 800246a:	18fb      	adds	r3, r7, r3
 800246c:	2200      	movs	r2, #0
 800246e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689a      	ldr	r2, [r3, #8]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	691b      	ldr	r3, [r3, #16]
 8002478:	431a      	orrs	r2, r3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	695b      	ldr	r3, [r3, #20]
 800247e:	431a      	orrs	r2, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	69db      	ldr	r3, [r3, #28]
 8002484:	4313      	orrs	r3, r2
 8002486:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a8d      	ldr	r2, [pc, #564]	@ (80026c4 <UART_SetConfig+0x264>)
 8002490:	4013      	ands	r3, r2
 8002492:	0019      	movs	r1, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	697a      	ldr	r2, [r7, #20]
 800249a:	430a      	orrs	r2, r1
 800249c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	4a88      	ldr	r2, [pc, #544]	@ (80026c8 <UART_SetConfig+0x268>)
 80024a6:	4013      	ands	r3, r2
 80024a8:	0019      	movs	r1, r3
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	68da      	ldr	r2, [r3, #12]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	430a      	orrs	r2, r1
 80024b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	699b      	ldr	r3, [r3, #24]
 80024ba:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6a1b      	ldr	r3, [r3, #32]
 80024c0:	697a      	ldr	r2, [r7, #20]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	4a7f      	ldr	r2, [pc, #508]	@ (80026cc <UART_SetConfig+0x26c>)
 80024ce:	4013      	ands	r3, r2
 80024d0:	0019      	movs	r1, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	697a      	ldr	r2, [r7, #20]
 80024d8:	430a      	orrs	r2, r1
 80024da:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a7b      	ldr	r2, [pc, #492]	@ (80026d0 <UART_SetConfig+0x270>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d127      	bne.n	8002536 <UART_SetConfig+0xd6>
 80024e6:	4b7b      	ldr	r3, [pc, #492]	@ (80026d4 <UART_SetConfig+0x274>)
 80024e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ea:	2203      	movs	r2, #3
 80024ec:	4013      	ands	r3, r2
 80024ee:	2b03      	cmp	r3, #3
 80024f0:	d00d      	beq.n	800250e <UART_SetConfig+0xae>
 80024f2:	d81b      	bhi.n	800252c <UART_SetConfig+0xcc>
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d014      	beq.n	8002522 <UART_SetConfig+0xc2>
 80024f8:	d818      	bhi.n	800252c <UART_SetConfig+0xcc>
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d002      	beq.n	8002504 <UART_SetConfig+0xa4>
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d00a      	beq.n	8002518 <UART_SetConfig+0xb8>
 8002502:	e013      	b.n	800252c <UART_SetConfig+0xcc>
 8002504:	231f      	movs	r3, #31
 8002506:	18fb      	adds	r3, r7, r3
 8002508:	2200      	movs	r2, #0
 800250a:	701a      	strb	r2, [r3, #0]
 800250c:	e021      	b.n	8002552 <UART_SetConfig+0xf2>
 800250e:	231f      	movs	r3, #31
 8002510:	18fb      	adds	r3, r7, r3
 8002512:	2202      	movs	r2, #2
 8002514:	701a      	strb	r2, [r3, #0]
 8002516:	e01c      	b.n	8002552 <UART_SetConfig+0xf2>
 8002518:	231f      	movs	r3, #31
 800251a:	18fb      	adds	r3, r7, r3
 800251c:	2204      	movs	r2, #4
 800251e:	701a      	strb	r2, [r3, #0]
 8002520:	e017      	b.n	8002552 <UART_SetConfig+0xf2>
 8002522:	231f      	movs	r3, #31
 8002524:	18fb      	adds	r3, r7, r3
 8002526:	2208      	movs	r2, #8
 8002528:	701a      	strb	r2, [r3, #0]
 800252a:	e012      	b.n	8002552 <UART_SetConfig+0xf2>
 800252c:	231f      	movs	r3, #31
 800252e:	18fb      	adds	r3, r7, r3
 8002530:	2210      	movs	r2, #16
 8002532:	701a      	strb	r2, [r3, #0]
 8002534:	e00d      	b.n	8002552 <UART_SetConfig+0xf2>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a67      	ldr	r2, [pc, #412]	@ (80026d8 <UART_SetConfig+0x278>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d104      	bne.n	800254a <UART_SetConfig+0xea>
 8002540:	231f      	movs	r3, #31
 8002542:	18fb      	adds	r3, r7, r3
 8002544:	2200      	movs	r2, #0
 8002546:	701a      	strb	r2, [r3, #0]
 8002548:	e003      	b.n	8002552 <UART_SetConfig+0xf2>
 800254a:	231f      	movs	r3, #31
 800254c:	18fb      	adds	r3, r7, r3
 800254e:	2210      	movs	r2, #16
 8002550:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	69da      	ldr	r2, [r3, #28]
 8002556:	2380      	movs	r3, #128	@ 0x80
 8002558:	021b      	lsls	r3, r3, #8
 800255a:	429a      	cmp	r2, r3
 800255c:	d15c      	bne.n	8002618 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 800255e:	231f      	movs	r3, #31
 8002560:	18fb      	adds	r3, r7, r3
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	2b08      	cmp	r3, #8
 8002566:	d015      	beq.n	8002594 <UART_SetConfig+0x134>
 8002568:	dc18      	bgt.n	800259c <UART_SetConfig+0x13c>
 800256a:	2b04      	cmp	r3, #4
 800256c:	d00d      	beq.n	800258a <UART_SetConfig+0x12a>
 800256e:	dc15      	bgt.n	800259c <UART_SetConfig+0x13c>
 8002570:	2b00      	cmp	r3, #0
 8002572:	d002      	beq.n	800257a <UART_SetConfig+0x11a>
 8002574:	2b02      	cmp	r3, #2
 8002576:	d005      	beq.n	8002584 <UART_SetConfig+0x124>
 8002578:	e010      	b.n	800259c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800257a:	f7ff f9b9 	bl	80018f0 <HAL_RCC_GetPCLK1Freq>
 800257e:	0003      	movs	r3, r0
 8002580:	61bb      	str	r3, [r7, #24]
        break;
 8002582:	e012      	b.n	80025aa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002584:	4b55      	ldr	r3, [pc, #340]	@ (80026dc <UART_SetConfig+0x27c>)
 8002586:	61bb      	str	r3, [r7, #24]
        break;
 8002588:	e00f      	b.n	80025aa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800258a:	f7ff f951 	bl	8001830 <HAL_RCC_GetSysClockFreq>
 800258e:	0003      	movs	r3, r0
 8002590:	61bb      	str	r3, [r7, #24]
        break;
 8002592:	e00a      	b.n	80025aa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002594:	2380      	movs	r3, #128	@ 0x80
 8002596:	021b      	lsls	r3, r3, #8
 8002598:	61bb      	str	r3, [r7, #24]
        break;
 800259a:	e006      	b.n	80025aa <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 800259c:	2300      	movs	r3, #0
 800259e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80025a0:	231e      	movs	r3, #30
 80025a2:	18fb      	adds	r3, r7, r3
 80025a4:	2201      	movs	r2, #1
 80025a6:	701a      	strb	r2, [r3, #0]
        break;
 80025a8:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80025aa:	69bb      	ldr	r3, [r7, #24]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d100      	bne.n	80025b2 <UART_SetConfig+0x152>
 80025b0:	e07a      	b.n	80026a8 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80025b2:	69bb      	ldr	r3, [r7, #24]
 80025b4:	005a      	lsls	r2, r3, #1
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	085b      	lsrs	r3, r3, #1
 80025bc:	18d2      	adds	r2, r2, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	0019      	movs	r1, r3
 80025c4:	0010      	movs	r0, r2
 80025c6:	f7fd fdb1 	bl	800012c <__udivsi3>
 80025ca:	0003      	movs	r3, r0
 80025cc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	2b0f      	cmp	r3, #15
 80025d2:	d91c      	bls.n	800260e <UART_SetConfig+0x1ae>
 80025d4:	693a      	ldr	r2, [r7, #16]
 80025d6:	2380      	movs	r3, #128	@ 0x80
 80025d8:	025b      	lsls	r3, r3, #9
 80025da:	429a      	cmp	r2, r3
 80025dc:	d217      	bcs.n	800260e <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	b29a      	uxth	r2, r3
 80025e2:	200e      	movs	r0, #14
 80025e4:	183b      	adds	r3, r7, r0
 80025e6:	210f      	movs	r1, #15
 80025e8:	438a      	bics	r2, r1
 80025ea:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	085b      	lsrs	r3, r3, #1
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	2207      	movs	r2, #7
 80025f4:	4013      	ands	r3, r2
 80025f6:	b299      	uxth	r1, r3
 80025f8:	183b      	adds	r3, r7, r0
 80025fa:	183a      	adds	r2, r7, r0
 80025fc:	8812      	ldrh	r2, [r2, #0]
 80025fe:	430a      	orrs	r2, r1
 8002600:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	183a      	adds	r2, r7, r0
 8002608:	8812      	ldrh	r2, [r2, #0]
 800260a:	60da      	str	r2, [r3, #12]
 800260c:	e04c      	b.n	80026a8 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800260e:	231e      	movs	r3, #30
 8002610:	18fb      	adds	r3, r7, r3
 8002612:	2201      	movs	r2, #1
 8002614:	701a      	strb	r2, [r3, #0]
 8002616:	e047      	b.n	80026a8 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002618:	231f      	movs	r3, #31
 800261a:	18fb      	adds	r3, r7, r3
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	2b08      	cmp	r3, #8
 8002620:	d015      	beq.n	800264e <UART_SetConfig+0x1ee>
 8002622:	dc18      	bgt.n	8002656 <UART_SetConfig+0x1f6>
 8002624:	2b04      	cmp	r3, #4
 8002626:	d00d      	beq.n	8002644 <UART_SetConfig+0x1e4>
 8002628:	dc15      	bgt.n	8002656 <UART_SetConfig+0x1f6>
 800262a:	2b00      	cmp	r3, #0
 800262c:	d002      	beq.n	8002634 <UART_SetConfig+0x1d4>
 800262e:	2b02      	cmp	r3, #2
 8002630:	d005      	beq.n	800263e <UART_SetConfig+0x1de>
 8002632:	e010      	b.n	8002656 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002634:	f7ff f95c 	bl	80018f0 <HAL_RCC_GetPCLK1Freq>
 8002638:	0003      	movs	r3, r0
 800263a:	61bb      	str	r3, [r7, #24]
        break;
 800263c:	e012      	b.n	8002664 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800263e:	4b27      	ldr	r3, [pc, #156]	@ (80026dc <UART_SetConfig+0x27c>)
 8002640:	61bb      	str	r3, [r7, #24]
        break;
 8002642:	e00f      	b.n	8002664 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002644:	f7ff f8f4 	bl	8001830 <HAL_RCC_GetSysClockFreq>
 8002648:	0003      	movs	r3, r0
 800264a:	61bb      	str	r3, [r7, #24]
        break;
 800264c:	e00a      	b.n	8002664 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800264e:	2380      	movs	r3, #128	@ 0x80
 8002650:	021b      	lsls	r3, r3, #8
 8002652:	61bb      	str	r3, [r7, #24]
        break;
 8002654:	e006      	b.n	8002664 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002656:	2300      	movs	r3, #0
 8002658:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800265a:	231e      	movs	r3, #30
 800265c:	18fb      	adds	r3, r7, r3
 800265e:	2201      	movs	r2, #1
 8002660:	701a      	strb	r2, [r3, #0]
        break;
 8002662:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002664:	69bb      	ldr	r3, [r7, #24]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d01e      	beq.n	80026a8 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	085a      	lsrs	r2, r3, #1
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	18d2      	adds	r2, r2, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	0019      	movs	r1, r3
 800267a:	0010      	movs	r0, r2
 800267c:	f7fd fd56 	bl	800012c <__udivsi3>
 8002680:	0003      	movs	r3, r0
 8002682:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	2b0f      	cmp	r3, #15
 8002688:	d90a      	bls.n	80026a0 <UART_SetConfig+0x240>
 800268a:	693a      	ldr	r2, [r7, #16]
 800268c:	2380      	movs	r3, #128	@ 0x80
 800268e:	025b      	lsls	r3, r3, #9
 8002690:	429a      	cmp	r2, r3
 8002692:	d205      	bcs.n	80026a0 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	b29a      	uxth	r2, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	60da      	str	r2, [r3, #12]
 800269e:	e003      	b.n	80026a8 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80026a0:	231e      	movs	r3, #30
 80026a2:	18fb      	adds	r3, r7, r3
 80026a4:	2201      	movs	r2, #1
 80026a6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2200      	movs	r2, #0
 80026b2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80026b4:	231e      	movs	r3, #30
 80026b6:	18fb      	adds	r3, r7, r3
 80026b8:	781b      	ldrb	r3, [r3, #0]
}
 80026ba:	0018      	movs	r0, r3
 80026bc:	46bd      	mov	sp, r7
 80026be:	b008      	add	sp, #32
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	46c0      	nop			@ (mov r8, r8)
 80026c4:	ffff69f3 	.word	0xffff69f3
 80026c8:	ffffcfff 	.word	0xffffcfff
 80026cc:	fffff4ff 	.word	0xfffff4ff
 80026d0:	40013800 	.word	0x40013800
 80026d4:	40021000 	.word	0x40021000
 80026d8:	40004400 	.word	0x40004400
 80026dc:	007a1200 	.word	0x007a1200

080026e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ec:	2208      	movs	r2, #8
 80026ee:	4013      	ands	r3, r2
 80026f0:	d00b      	beq.n	800270a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	4a4a      	ldr	r2, [pc, #296]	@ (8002824 <UART_AdvFeatureConfig+0x144>)
 80026fa:	4013      	ands	r3, r2
 80026fc:	0019      	movs	r1, r3
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	430a      	orrs	r2, r1
 8002708:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800270e:	2201      	movs	r2, #1
 8002710:	4013      	ands	r3, r2
 8002712:	d00b      	beq.n	800272c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	4a43      	ldr	r2, [pc, #268]	@ (8002828 <UART_AdvFeatureConfig+0x148>)
 800271c:	4013      	ands	r3, r2
 800271e:	0019      	movs	r1, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	430a      	orrs	r2, r1
 800272a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002730:	2202      	movs	r2, #2
 8002732:	4013      	ands	r3, r2
 8002734:	d00b      	beq.n	800274e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	4a3b      	ldr	r2, [pc, #236]	@ (800282c <UART_AdvFeatureConfig+0x14c>)
 800273e:	4013      	ands	r3, r2
 8002740:	0019      	movs	r1, r3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	430a      	orrs	r2, r1
 800274c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002752:	2204      	movs	r2, #4
 8002754:	4013      	ands	r3, r2
 8002756:	d00b      	beq.n	8002770 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	4a34      	ldr	r2, [pc, #208]	@ (8002830 <UART_AdvFeatureConfig+0x150>)
 8002760:	4013      	ands	r3, r2
 8002762:	0019      	movs	r1, r3
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	430a      	orrs	r2, r1
 800276e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002774:	2210      	movs	r2, #16
 8002776:	4013      	ands	r3, r2
 8002778:	d00b      	beq.n	8002792 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	4a2c      	ldr	r2, [pc, #176]	@ (8002834 <UART_AdvFeatureConfig+0x154>)
 8002782:	4013      	ands	r3, r2
 8002784:	0019      	movs	r1, r3
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	430a      	orrs	r2, r1
 8002790:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002796:	2220      	movs	r2, #32
 8002798:	4013      	ands	r3, r2
 800279a:	d00b      	beq.n	80027b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	4a25      	ldr	r2, [pc, #148]	@ (8002838 <UART_AdvFeatureConfig+0x158>)
 80027a4:	4013      	ands	r3, r2
 80027a6:	0019      	movs	r1, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	430a      	orrs	r2, r1
 80027b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027b8:	2240      	movs	r2, #64	@ 0x40
 80027ba:	4013      	ands	r3, r2
 80027bc:	d01d      	beq.n	80027fa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	4a1d      	ldr	r2, [pc, #116]	@ (800283c <UART_AdvFeatureConfig+0x15c>)
 80027c6:	4013      	ands	r3, r2
 80027c8:	0019      	movs	r1, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	430a      	orrs	r2, r1
 80027d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80027da:	2380      	movs	r3, #128	@ 0x80
 80027dc:	035b      	lsls	r3, r3, #13
 80027de:	429a      	cmp	r2, r3
 80027e0:	d10b      	bne.n	80027fa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	4a15      	ldr	r2, [pc, #84]	@ (8002840 <UART_AdvFeatureConfig+0x160>)
 80027ea:	4013      	ands	r3, r2
 80027ec:	0019      	movs	r1, r3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	430a      	orrs	r2, r1
 80027f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027fe:	2280      	movs	r2, #128	@ 0x80
 8002800:	4013      	ands	r3, r2
 8002802:	d00b      	beq.n	800281c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	4a0e      	ldr	r2, [pc, #56]	@ (8002844 <UART_AdvFeatureConfig+0x164>)
 800280c:	4013      	ands	r3, r2
 800280e:	0019      	movs	r1, r3
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	430a      	orrs	r2, r1
 800281a:	605a      	str	r2, [r3, #4]
  }
}
 800281c:	46c0      	nop			@ (mov r8, r8)
 800281e:	46bd      	mov	sp, r7
 8002820:	b002      	add	sp, #8
 8002822:	bd80      	pop	{r7, pc}
 8002824:	ffff7fff 	.word	0xffff7fff
 8002828:	fffdffff 	.word	0xfffdffff
 800282c:	fffeffff 	.word	0xfffeffff
 8002830:	fffbffff 	.word	0xfffbffff
 8002834:	ffffefff 	.word	0xffffefff
 8002838:	ffffdfff 	.word	0xffffdfff
 800283c:	ffefffff 	.word	0xffefffff
 8002840:	ff9fffff 	.word	0xff9fffff
 8002844:	fff7ffff 	.word	0xfff7ffff

08002848 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b092      	sub	sp, #72	@ 0x48
 800284c:	af02      	add	r7, sp, #8
 800284e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2284      	movs	r2, #132	@ 0x84
 8002854:	2100      	movs	r1, #0
 8002856:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002858:	f7fe f826 	bl	80008a8 <HAL_GetTick>
 800285c:	0003      	movs	r3, r0
 800285e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2208      	movs	r2, #8
 8002868:	4013      	ands	r3, r2
 800286a:	2b08      	cmp	r3, #8
 800286c:	d12c      	bne.n	80028c8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800286e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002870:	2280      	movs	r2, #128	@ 0x80
 8002872:	0391      	lsls	r1, r2, #14
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	4a46      	ldr	r2, [pc, #280]	@ (8002990 <UART_CheckIdleState+0x148>)
 8002878:	9200      	str	r2, [sp, #0]
 800287a:	2200      	movs	r2, #0
 800287c:	f000 f88c 	bl	8002998 <UART_WaitOnFlagUntilTimeout>
 8002880:	1e03      	subs	r3, r0, #0
 8002882:	d021      	beq.n	80028c8 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002884:	f3ef 8310 	mrs	r3, PRIMASK
 8002888:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800288a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800288c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800288e:	2301      	movs	r3, #1
 8002890:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002894:	f383 8810 	msr	PRIMASK, r3
}
 8002898:	46c0      	nop			@ (mov r8, r8)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2180      	movs	r1, #128	@ 0x80
 80028a6:	438a      	bics	r2, r1
 80028a8:	601a      	str	r2, [r3, #0]
 80028aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028b0:	f383 8810 	msr	PRIMASK, r3
}
 80028b4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2220      	movs	r2, #32
 80028ba:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2278      	movs	r2, #120	@ 0x78
 80028c0:	2100      	movs	r1, #0
 80028c2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80028c4:	2303      	movs	r3, #3
 80028c6:	e05f      	b.n	8002988 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2204      	movs	r2, #4
 80028d0:	4013      	ands	r3, r2
 80028d2:	2b04      	cmp	r3, #4
 80028d4:	d146      	bne.n	8002964 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80028d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028d8:	2280      	movs	r2, #128	@ 0x80
 80028da:	03d1      	lsls	r1, r2, #15
 80028dc:	6878      	ldr	r0, [r7, #4]
 80028de:	4a2c      	ldr	r2, [pc, #176]	@ (8002990 <UART_CheckIdleState+0x148>)
 80028e0:	9200      	str	r2, [sp, #0]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f000 f858 	bl	8002998 <UART_WaitOnFlagUntilTimeout>
 80028e8:	1e03      	subs	r3, r0, #0
 80028ea:	d03b      	beq.n	8002964 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028ec:	f3ef 8310 	mrs	r3, PRIMASK
 80028f0:	60fb      	str	r3, [r7, #12]
  return(result);
 80028f2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80028f6:	2301      	movs	r3, #1
 80028f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	f383 8810 	msr	PRIMASK, r3
}
 8002900:	46c0      	nop			@ (mov r8, r8)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4921      	ldr	r1, [pc, #132]	@ (8002994 <UART_CheckIdleState+0x14c>)
 800290e:	400a      	ands	r2, r1
 8002910:	601a      	str	r2, [r3, #0]
 8002912:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002914:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	f383 8810 	msr	PRIMASK, r3
}
 800291c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800291e:	f3ef 8310 	mrs	r3, PRIMASK
 8002922:	61bb      	str	r3, [r7, #24]
  return(result);
 8002924:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002926:	633b      	str	r3, [r7, #48]	@ 0x30
 8002928:	2301      	movs	r3, #1
 800292a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	f383 8810 	msr	PRIMASK, r3
}
 8002932:	46c0      	nop			@ (mov r8, r8)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	689a      	ldr	r2, [r3, #8]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	2101      	movs	r1, #1
 8002940:	438a      	bics	r2, r1
 8002942:	609a      	str	r2, [r3, #8]
 8002944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002946:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002948:	6a3b      	ldr	r3, [r7, #32]
 800294a:	f383 8810 	msr	PRIMASK, r3
}
 800294e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2280      	movs	r2, #128	@ 0x80
 8002954:	2120      	movs	r1, #32
 8002956:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2278      	movs	r2, #120	@ 0x78
 800295c:	2100      	movs	r1, #0
 800295e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002960:	2303      	movs	r3, #3
 8002962:	e011      	b.n	8002988 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2220      	movs	r2, #32
 8002968:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2280      	movs	r2, #128	@ 0x80
 800296e:	2120      	movs	r1, #32
 8002970:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2200      	movs	r2, #0
 800297c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2278      	movs	r2, #120	@ 0x78
 8002982:	2100      	movs	r1, #0
 8002984:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002986:	2300      	movs	r3, #0
}
 8002988:	0018      	movs	r0, r3
 800298a:	46bd      	mov	sp, r7
 800298c:	b010      	add	sp, #64	@ 0x40
 800298e:	bd80      	pop	{r7, pc}
 8002990:	01ffffff 	.word	0x01ffffff
 8002994:	fffffedf 	.word	0xfffffedf

08002998 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	60b9      	str	r1, [r7, #8]
 80029a2:	603b      	str	r3, [r7, #0]
 80029a4:	1dfb      	adds	r3, r7, #7
 80029a6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029a8:	e051      	b.n	8002a4e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029aa:	69bb      	ldr	r3, [r7, #24]
 80029ac:	3301      	adds	r3, #1
 80029ae:	d04e      	beq.n	8002a4e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029b0:	f7fd ff7a 	bl	80008a8 <HAL_GetTick>
 80029b4:	0002      	movs	r2, r0
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	1ad3      	subs	r3, r2, r3
 80029ba:	69ba      	ldr	r2, [r7, #24]
 80029bc:	429a      	cmp	r2, r3
 80029be:	d302      	bcc.n	80029c6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80029c0:	69bb      	ldr	r3, [r7, #24]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e051      	b.n	8002a6e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	2204      	movs	r2, #4
 80029d2:	4013      	ands	r3, r2
 80029d4:	d03b      	beq.n	8002a4e <UART_WaitOnFlagUntilTimeout+0xb6>
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	2b80      	cmp	r3, #128	@ 0x80
 80029da:	d038      	beq.n	8002a4e <UART_WaitOnFlagUntilTimeout+0xb6>
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	2b40      	cmp	r3, #64	@ 0x40
 80029e0:	d035      	beq.n	8002a4e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	69db      	ldr	r3, [r3, #28]
 80029e8:	2208      	movs	r2, #8
 80029ea:	4013      	ands	r3, r2
 80029ec:	2b08      	cmp	r3, #8
 80029ee:	d111      	bne.n	8002a14 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	2208      	movs	r2, #8
 80029f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	0018      	movs	r0, r3
 80029fc:	f000 f83c 	bl	8002a78 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2284      	movs	r2, #132	@ 0x84
 8002a04:	2108      	movs	r1, #8
 8002a06:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2278      	movs	r2, #120	@ 0x78
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e02c      	b.n	8002a6e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	69da      	ldr	r2, [r3, #28]
 8002a1a:	2380      	movs	r3, #128	@ 0x80
 8002a1c:	011b      	lsls	r3, r3, #4
 8002a1e:	401a      	ands	r2, r3
 8002a20:	2380      	movs	r3, #128	@ 0x80
 8002a22:	011b      	lsls	r3, r3, #4
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d112      	bne.n	8002a4e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2280      	movs	r2, #128	@ 0x80
 8002a2e:	0112      	lsls	r2, r2, #4
 8002a30:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	0018      	movs	r0, r3
 8002a36:	f000 f81f 	bl	8002a78 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2284      	movs	r2, #132	@ 0x84
 8002a3e:	2120      	movs	r1, #32
 8002a40:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2278      	movs	r2, #120	@ 0x78
 8002a46:	2100      	movs	r1, #0
 8002a48:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e00f      	b.n	8002a6e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	69db      	ldr	r3, [r3, #28]
 8002a54:	68ba      	ldr	r2, [r7, #8]
 8002a56:	4013      	ands	r3, r2
 8002a58:	68ba      	ldr	r2, [r7, #8]
 8002a5a:	1ad3      	subs	r3, r2, r3
 8002a5c:	425a      	negs	r2, r3
 8002a5e:	4153      	adcs	r3, r2
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	001a      	movs	r2, r3
 8002a64:	1dfb      	adds	r3, r7, #7
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d09e      	beq.n	80029aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a6c:	2300      	movs	r3, #0
}
 8002a6e:	0018      	movs	r0, r3
 8002a70:	46bd      	mov	sp, r7
 8002a72:	b004      	add	sp, #16
 8002a74:	bd80      	pop	{r7, pc}
	...

08002a78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b08e      	sub	sp, #56	@ 0x38
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a80:	f3ef 8310 	mrs	r3, PRIMASK
 8002a84:	617b      	str	r3, [r7, #20]
  return(result);
 8002a86:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a88:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a8e:	69bb      	ldr	r3, [r7, #24]
 8002a90:	f383 8810 	msr	PRIMASK, r3
}
 8002a94:	46c0      	nop			@ (mov r8, r8)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4926      	ldr	r1, [pc, #152]	@ (8002b3c <UART_EndRxTransfer+0xc4>)
 8002aa2:	400a      	ands	r2, r1
 8002aa4:	601a      	str	r2, [r3, #0]
 8002aa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002aa8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	f383 8810 	msr	PRIMASK, r3
}
 8002ab0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ab2:	f3ef 8310 	mrs	r3, PRIMASK
 8002ab6:	623b      	str	r3, [r7, #32]
  return(result);
 8002ab8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002aba:	633b      	str	r3, [r7, #48]	@ 0x30
 8002abc:	2301      	movs	r3, #1
 8002abe:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac2:	f383 8810 	msr	PRIMASK, r3
}
 8002ac6:	46c0      	nop			@ (mov r8, r8)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	689a      	ldr	r2, [r3, #8]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	2101      	movs	r1, #1
 8002ad4:	438a      	bics	r2, r1
 8002ad6:	609a      	str	r2, [r3, #8]
 8002ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ada:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ade:	f383 8810 	msr	PRIMASK, r3
}
 8002ae2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d118      	bne.n	8002b1e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002aec:	f3ef 8310 	mrs	r3, PRIMASK
 8002af0:	60bb      	str	r3, [r7, #8]
  return(result);
 8002af2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002af4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002af6:	2301      	movs	r3, #1
 8002af8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	f383 8810 	msr	PRIMASK, r3
}
 8002b00:	46c0      	nop			@ (mov r8, r8)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2110      	movs	r1, #16
 8002b0e:	438a      	bics	r2, r1
 8002b10:	601a      	str	r2, [r3, #0]
 8002b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b14:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	f383 8810 	msr	PRIMASK, r3
}
 8002b1c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2280      	movs	r2, #128	@ 0x80
 8002b22:	2120      	movs	r1, #32
 8002b24:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002b32:	46c0      	nop			@ (mov r8, r8)
 8002b34:	46bd      	mov	sp, r7
 8002b36:	b00e      	add	sp, #56	@ 0x38
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	46c0      	nop			@ (mov r8, r8)
 8002b3c:	fffffedf 	.word	0xfffffedf

08002b40 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	225a      	movs	r2, #90	@ 0x5a
 8002b52:	2100      	movs	r1, #0
 8002b54:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2252      	movs	r2, #82	@ 0x52
 8002b5a:	2100      	movs	r1, #0
 8002b5c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	0018      	movs	r0, r3
 8002b62:	f7ff fc69 	bl	8002438 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002b66:	46c0      	nop			@ (mov r8, r8)
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	b004      	add	sp, #16
 8002b6c:	bd80      	pop	{r7, pc}

08002b6e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002b6e:	b580      	push	{r7, lr}
 8002b70:	b086      	sub	sp, #24
 8002b72:	af00      	add	r7, sp, #0
 8002b74:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b76:	f3ef 8310 	mrs	r3, PRIMASK
 8002b7a:	60bb      	str	r3, [r7, #8]
  return(result);
 8002b7c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002b7e:	617b      	str	r3, [r7, #20]
 8002b80:	2301      	movs	r3, #1
 8002b82:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f383 8810 	msr	PRIMASK, r3
}
 8002b8a:	46c0      	nop			@ (mov r8, r8)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2140      	movs	r1, #64	@ 0x40
 8002b98:	438a      	bics	r2, r1
 8002b9a:	601a      	str	r2, [r3, #0]
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	f383 8810 	msr	PRIMASK, r3
}
 8002ba6:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2220      	movs	r2, #32
 8002bac:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	0018      	movs	r0, r3
 8002bb8:	f7ff fc36 	bl	8002428 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002bbc:	46c0      	nop			@ (mov r8, r8)
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	b006      	add	sp, #24
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002bcc:	46c0      	nop			@ (mov r8, r8)
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	b002      	add	sp, #8
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <sniprintf>:
 8002bd4:	b40c      	push	{r2, r3}
 8002bd6:	b530      	push	{r4, r5, lr}
 8002bd8:	4b17      	ldr	r3, [pc, #92]	@ (8002c38 <sniprintf+0x64>)
 8002bda:	000c      	movs	r4, r1
 8002bdc:	681d      	ldr	r5, [r3, #0]
 8002bde:	b09d      	sub	sp, #116	@ 0x74
 8002be0:	2900      	cmp	r1, #0
 8002be2:	da08      	bge.n	8002bf6 <sniprintf+0x22>
 8002be4:	238b      	movs	r3, #139	@ 0x8b
 8002be6:	2001      	movs	r0, #1
 8002be8:	602b      	str	r3, [r5, #0]
 8002bea:	4240      	negs	r0, r0
 8002bec:	b01d      	add	sp, #116	@ 0x74
 8002bee:	bc30      	pop	{r4, r5}
 8002bf0:	bc08      	pop	{r3}
 8002bf2:	b002      	add	sp, #8
 8002bf4:	4718      	bx	r3
 8002bf6:	2382      	movs	r3, #130	@ 0x82
 8002bf8:	466a      	mov	r2, sp
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	8293      	strh	r3, [r2, #20]
 8002bfe:	2300      	movs	r3, #0
 8002c00:	9002      	str	r0, [sp, #8]
 8002c02:	9006      	str	r0, [sp, #24]
 8002c04:	4299      	cmp	r1, r3
 8002c06:	d000      	beq.n	8002c0a <sniprintf+0x36>
 8002c08:	1e4b      	subs	r3, r1, #1
 8002c0a:	9304      	str	r3, [sp, #16]
 8002c0c:	9307      	str	r3, [sp, #28]
 8002c0e:	2301      	movs	r3, #1
 8002c10:	466a      	mov	r2, sp
 8002c12:	425b      	negs	r3, r3
 8002c14:	82d3      	strh	r3, [r2, #22]
 8002c16:	0028      	movs	r0, r5
 8002c18:	ab21      	add	r3, sp, #132	@ 0x84
 8002c1a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8002c1c:	a902      	add	r1, sp, #8
 8002c1e:	9301      	str	r3, [sp, #4]
 8002c20:	f000 f99c 	bl	8002f5c <_svfiprintf_r>
 8002c24:	1c43      	adds	r3, r0, #1
 8002c26:	da01      	bge.n	8002c2c <sniprintf+0x58>
 8002c28:	238b      	movs	r3, #139	@ 0x8b
 8002c2a:	602b      	str	r3, [r5, #0]
 8002c2c:	2c00      	cmp	r4, #0
 8002c2e:	d0dd      	beq.n	8002bec <sniprintf+0x18>
 8002c30:	2200      	movs	r2, #0
 8002c32:	9b02      	ldr	r3, [sp, #8]
 8002c34:	701a      	strb	r2, [r3, #0]
 8002c36:	e7d9      	b.n	8002bec <sniprintf+0x18>
 8002c38:	20000014 	.word	0x20000014

08002c3c <memset>:
 8002c3c:	0003      	movs	r3, r0
 8002c3e:	1882      	adds	r2, r0, r2
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d100      	bne.n	8002c46 <memset+0xa>
 8002c44:	4770      	bx	lr
 8002c46:	7019      	strb	r1, [r3, #0]
 8002c48:	3301      	adds	r3, #1
 8002c4a:	e7f9      	b.n	8002c40 <memset+0x4>

08002c4c <__errno>:
 8002c4c:	4b01      	ldr	r3, [pc, #4]	@ (8002c54 <__errno+0x8>)
 8002c4e:	6818      	ldr	r0, [r3, #0]
 8002c50:	4770      	bx	lr
 8002c52:	46c0      	nop			@ (mov r8, r8)
 8002c54:	20000014 	.word	0x20000014

08002c58 <__libc_init_array>:
 8002c58:	b570      	push	{r4, r5, r6, lr}
 8002c5a:	2600      	movs	r6, #0
 8002c5c:	4c0c      	ldr	r4, [pc, #48]	@ (8002c90 <__libc_init_array+0x38>)
 8002c5e:	4d0d      	ldr	r5, [pc, #52]	@ (8002c94 <__libc_init_array+0x3c>)
 8002c60:	1b64      	subs	r4, r4, r5
 8002c62:	10a4      	asrs	r4, r4, #2
 8002c64:	42a6      	cmp	r6, r4
 8002c66:	d109      	bne.n	8002c7c <__libc_init_array+0x24>
 8002c68:	2600      	movs	r6, #0
 8002c6a:	f000 fc65 	bl	8003538 <_init>
 8002c6e:	4c0a      	ldr	r4, [pc, #40]	@ (8002c98 <__libc_init_array+0x40>)
 8002c70:	4d0a      	ldr	r5, [pc, #40]	@ (8002c9c <__libc_init_array+0x44>)
 8002c72:	1b64      	subs	r4, r4, r5
 8002c74:	10a4      	asrs	r4, r4, #2
 8002c76:	42a6      	cmp	r6, r4
 8002c78:	d105      	bne.n	8002c86 <__libc_init_array+0x2e>
 8002c7a:	bd70      	pop	{r4, r5, r6, pc}
 8002c7c:	00b3      	lsls	r3, r6, #2
 8002c7e:	58eb      	ldr	r3, [r5, r3]
 8002c80:	4798      	blx	r3
 8002c82:	3601      	adds	r6, #1
 8002c84:	e7ee      	b.n	8002c64 <__libc_init_array+0xc>
 8002c86:	00b3      	lsls	r3, r6, #2
 8002c88:	58eb      	ldr	r3, [r5, r3]
 8002c8a:	4798      	blx	r3
 8002c8c:	3601      	adds	r6, #1
 8002c8e:	e7f2      	b.n	8002c76 <__libc_init_array+0x1e>
 8002c90:	080035c4 	.word	0x080035c4
 8002c94:	080035c4 	.word	0x080035c4
 8002c98:	080035c8 	.word	0x080035c8
 8002c9c:	080035c4 	.word	0x080035c4

08002ca0 <__retarget_lock_acquire_recursive>:
 8002ca0:	4770      	bx	lr

08002ca2 <__retarget_lock_release_recursive>:
 8002ca2:	4770      	bx	lr

08002ca4 <_free_r>:
 8002ca4:	b570      	push	{r4, r5, r6, lr}
 8002ca6:	0005      	movs	r5, r0
 8002ca8:	1e0c      	subs	r4, r1, #0
 8002caa:	d010      	beq.n	8002cce <_free_r+0x2a>
 8002cac:	3c04      	subs	r4, #4
 8002cae:	6823      	ldr	r3, [r4, #0]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	da00      	bge.n	8002cb6 <_free_r+0x12>
 8002cb4:	18e4      	adds	r4, r4, r3
 8002cb6:	0028      	movs	r0, r5
 8002cb8:	f000 f8e0 	bl	8002e7c <__malloc_lock>
 8002cbc:	4a1d      	ldr	r2, [pc, #116]	@ (8002d34 <_free_r+0x90>)
 8002cbe:	6813      	ldr	r3, [r2, #0]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d105      	bne.n	8002cd0 <_free_r+0x2c>
 8002cc4:	6063      	str	r3, [r4, #4]
 8002cc6:	6014      	str	r4, [r2, #0]
 8002cc8:	0028      	movs	r0, r5
 8002cca:	f000 f8df 	bl	8002e8c <__malloc_unlock>
 8002cce:	bd70      	pop	{r4, r5, r6, pc}
 8002cd0:	42a3      	cmp	r3, r4
 8002cd2:	d908      	bls.n	8002ce6 <_free_r+0x42>
 8002cd4:	6820      	ldr	r0, [r4, #0]
 8002cd6:	1821      	adds	r1, r4, r0
 8002cd8:	428b      	cmp	r3, r1
 8002cda:	d1f3      	bne.n	8002cc4 <_free_r+0x20>
 8002cdc:	6819      	ldr	r1, [r3, #0]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	1809      	adds	r1, r1, r0
 8002ce2:	6021      	str	r1, [r4, #0]
 8002ce4:	e7ee      	b.n	8002cc4 <_free_r+0x20>
 8002ce6:	001a      	movs	r2, r3
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <_free_r+0x4e>
 8002cee:	42a3      	cmp	r3, r4
 8002cf0:	d9f9      	bls.n	8002ce6 <_free_r+0x42>
 8002cf2:	6811      	ldr	r1, [r2, #0]
 8002cf4:	1850      	adds	r0, r2, r1
 8002cf6:	42a0      	cmp	r0, r4
 8002cf8:	d10b      	bne.n	8002d12 <_free_r+0x6e>
 8002cfa:	6820      	ldr	r0, [r4, #0]
 8002cfc:	1809      	adds	r1, r1, r0
 8002cfe:	1850      	adds	r0, r2, r1
 8002d00:	6011      	str	r1, [r2, #0]
 8002d02:	4283      	cmp	r3, r0
 8002d04:	d1e0      	bne.n	8002cc8 <_free_r+0x24>
 8002d06:	6818      	ldr	r0, [r3, #0]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	1841      	adds	r1, r0, r1
 8002d0c:	6011      	str	r1, [r2, #0]
 8002d0e:	6053      	str	r3, [r2, #4]
 8002d10:	e7da      	b.n	8002cc8 <_free_r+0x24>
 8002d12:	42a0      	cmp	r0, r4
 8002d14:	d902      	bls.n	8002d1c <_free_r+0x78>
 8002d16:	230c      	movs	r3, #12
 8002d18:	602b      	str	r3, [r5, #0]
 8002d1a:	e7d5      	b.n	8002cc8 <_free_r+0x24>
 8002d1c:	6820      	ldr	r0, [r4, #0]
 8002d1e:	1821      	adds	r1, r4, r0
 8002d20:	428b      	cmp	r3, r1
 8002d22:	d103      	bne.n	8002d2c <_free_r+0x88>
 8002d24:	6819      	ldr	r1, [r3, #0]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	1809      	adds	r1, r1, r0
 8002d2a:	6021      	str	r1, [r4, #0]
 8002d2c:	6063      	str	r3, [r4, #4]
 8002d2e:	6054      	str	r4, [r2, #4]
 8002d30:	e7ca      	b.n	8002cc8 <_free_r+0x24>
 8002d32:	46c0      	nop			@ (mov r8, r8)
 8002d34:	20000298 	.word	0x20000298

08002d38 <sbrk_aligned>:
 8002d38:	b570      	push	{r4, r5, r6, lr}
 8002d3a:	4e0f      	ldr	r6, [pc, #60]	@ (8002d78 <sbrk_aligned+0x40>)
 8002d3c:	000d      	movs	r5, r1
 8002d3e:	6831      	ldr	r1, [r6, #0]
 8002d40:	0004      	movs	r4, r0
 8002d42:	2900      	cmp	r1, #0
 8002d44:	d102      	bne.n	8002d4c <sbrk_aligned+0x14>
 8002d46:	f000 fb99 	bl	800347c <_sbrk_r>
 8002d4a:	6030      	str	r0, [r6, #0]
 8002d4c:	0029      	movs	r1, r5
 8002d4e:	0020      	movs	r0, r4
 8002d50:	f000 fb94 	bl	800347c <_sbrk_r>
 8002d54:	1c43      	adds	r3, r0, #1
 8002d56:	d103      	bne.n	8002d60 <sbrk_aligned+0x28>
 8002d58:	2501      	movs	r5, #1
 8002d5a:	426d      	negs	r5, r5
 8002d5c:	0028      	movs	r0, r5
 8002d5e:	bd70      	pop	{r4, r5, r6, pc}
 8002d60:	2303      	movs	r3, #3
 8002d62:	1cc5      	adds	r5, r0, #3
 8002d64:	439d      	bics	r5, r3
 8002d66:	42a8      	cmp	r0, r5
 8002d68:	d0f8      	beq.n	8002d5c <sbrk_aligned+0x24>
 8002d6a:	1a29      	subs	r1, r5, r0
 8002d6c:	0020      	movs	r0, r4
 8002d6e:	f000 fb85 	bl	800347c <_sbrk_r>
 8002d72:	3001      	adds	r0, #1
 8002d74:	d1f2      	bne.n	8002d5c <sbrk_aligned+0x24>
 8002d76:	e7ef      	b.n	8002d58 <sbrk_aligned+0x20>
 8002d78:	20000294 	.word	0x20000294

08002d7c <_malloc_r>:
 8002d7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002d7e:	2203      	movs	r2, #3
 8002d80:	1ccb      	adds	r3, r1, #3
 8002d82:	4393      	bics	r3, r2
 8002d84:	3308      	adds	r3, #8
 8002d86:	0005      	movs	r5, r0
 8002d88:	001f      	movs	r7, r3
 8002d8a:	2b0c      	cmp	r3, #12
 8002d8c:	d234      	bcs.n	8002df8 <_malloc_r+0x7c>
 8002d8e:	270c      	movs	r7, #12
 8002d90:	42b9      	cmp	r1, r7
 8002d92:	d833      	bhi.n	8002dfc <_malloc_r+0x80>
 8002d94:	0028      	movs	r0, r5
 8002d96:	f000 f871 	bl	8002e7c <__malloc_lock>
 8002d9a:	4e37      	ldr	r6, [pc, #220]	@ (8002e78 <_malloc_r+0xfc>)
 8002d9c:	6833      	ldr	r3, [r6, #0]
 8002d9e:	001c      	movs	r4, r3
 8002da0:	2c00      	cmp	r4, #0
 8002da2:	d12f      	bne.n	8002e04 <_malloc_r+0x88>
 8002da4:	0039      	movs	r1, r7
 8002da6:	0028      	movs	r0, r5
 8002da8:	f7ff ffc6 	bl	8002d38 <sbrk_aligned>
 8002dac:	0004      	movs	r4, r0
 8002dae:	1c43      	adds	r3, r0, #1
 8002db0:	d15f      	bne.n	8002e72 <_malloc_r+0xf6>
 8002db2:	6834      	ldr	r4, [r6, #0]
 8002db4:	9400      	str	r4, [sp, #0]
 8002db6:	9b00      	ldr	r3, [sp, #0]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d14a      	bne.n	8002e52 <_malloc_r+0xd6>
 8002dbc:	2c00      	cmp	r4, #0
 8002dbe:	d052      	beq.n	8002e66 <_malloc_r+0xea>
 8002dc0:	6823      	ldr	r3, [r4, #0]
 8002dc2:	0028      	movs	r0, r5
 8002dc4:	18e3      	adds	r3, r4, r3
 8002dc6:	9900      	ldr	r1, [sp, #0]
 8002dc8:	9301      	str	r3, [sp, #4]
 8002dca:	f000 fb57 	bl	800347c <_sbrk_r>
 8002dce:	9b01      	ldr	r3, [sp, #4]
 8002dd0:	4283      	cmp	r3, r0
 8002dd2:	d148      	bne.n	8002e66 <_malloc_r+0xea>
 8002dd4:	6823      	ldr	r3, [r4, #0]
 8002dd6:	0028      	movs	r0, r5
 8002dd8:	1aff      	subs	r7, r7, r3
 8002dda:	0039      	movs	r1, r7
 8002ddc:	f7ff ffac 	bl	8002d38 <sbrk_aligned>
 8002de0:	3001      	adds	r0, #1
 8002de2:	d040      	beq.n	8002e66 <_malloc_r+0xea>
 8002de4:	6823      	ldr	r3, [r4, #0]
 8002de6:	19db      	adds	r3, r3, r7
 8002de8:	6023      	str	r3, [r4, #0]
 8002dea:	6833      	ldr	r3, [r6, #0]
 8002dec:	685a      	ldr	r2, [r3, #4]
 8002dee:	2a00      	cmp	r2, #0
 8002df0:	d133      	bne.n	8002e5a <_malloc_r+0xde>
 8002df2:	9b00      	ldr	r3, [sp, #0]
 8002df4:	6033      	str	r3, [r6, #0]
 8002df6:	e019      	b.n	8002e2c <_malloc_r+0xb0>
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	dac9      	bge.n	8002d90 <_malloc_r+0x14>
 8002dfc:	230c      	movs	r3, #12
 8002dfe:	602b      	str	r3, [r5, #0]
 8002e00:	2000      	movs	r0, #0
 8002e02:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002e04:	6821      	ldr	r1, [r4, #0]
 8002e06:	1bc9      	subs	r1, r1, r7
 8002e08:	d420      	bmi.n	8002e4c <_malloc_r+0xd0>
 8002e0a:	290b      	cmp	r1, #11
 8002e0c:	d90a      	bls.n	8002e24 <_malloc_r+0xa8>
 8002e0e:	19e2      	adds	r2, r4, r7
 8002e10:	6027      	str	r7, [r4, #0]
 8002e12:	42a3      	cmp	r3, r4
 8002e14:	d104      	bne.n	8002e20 <_malloc_r+0xa4>
 8002e16:	6032      	str	r2, [r6, #0]
 8002e18:	6863      	ldr	r3, [r4, #4]
 8002e1a:	6011      	str	r1, [r2, #0]
 8002e1c:	6053      	str	r3, [r2, #4]
 8002e1e:	e005      	b.n	8002e2c <_malloc_r+0xb0>
 8002e20:	605a      	str	r2, [r3, #4]
 8002e22:	e7f9      	b.n	8002e18 <_malloc_r+0x9c>
 8002e24:	6862      	ldr	r2, [r4, #4]
 8002e26:	42a3      	cmp	r3, r4
 8002e28:	d10e      	bne.n	8002e48 <_malloc_r+0xcc>
 8002e2a:	6032      	str	r2, [r6, #0]
 8002e2c:	0028      	movs	r0, r5
 8002e2e:	f000 f82d 	bl	8002e8c <__malloc_unlock>
 8002e32:	0020      	movs	r0, r4
 8002e34:	2207      	movs	r2, #7
 8002e36:	300b      	adds	r0, #11
 8002e38:	1d23      	adds	r3, r4, #4
 8002e3a:	4390      	bics	r0, r2
 8002e3c:	1ac2      	subs	r2, r0, r3
 8002e3e:	4298      	cmp	r0, r3
 8002e40:	d0df      	beq.n	8002e02 <_malloc_r+0x86>
 8002e42:	1a1b      	subs	r3, r3, r0
 8002e44:	50a3      	str	r3, [r4, r2]
 8002e46:	e7dc      	b.n	8002e02 <_malloc_r+0x86>
 8002e48:	605a      	str	r2, [r3, #4]
 8002e4a:	e7ef      	b.n	8002e2c <_malloc_r+0xb0>
 8002e4c:	0023      	movs	r3, r4
 8002e4e:	6864      	ldr	r4, [r4, #4]
 8002e50:	e7a6      	b.n	8002da0 <_malloc_r+0x24>
 8002e52:	9c00      	ldr	r4, [sp, #0]
 8002e54:	6863      	ldr	r3, [r4, #4]
 8002e56:	9300      	str	r3, [sp, #0]
 8002e58:	e7ad      	b.n	8002db6 <_malloc_r+0x3a>
 8002e5a:	001a      	movs	r2, r3
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	42a3      	cmp	r3, r4
 8002e60:	d1fb      	bne.n	8002e5a <_malloc_r+0xde>
 8002e62:	2300      	movs	r3, #0
 8002e64:	e7da      	b.n	8002e1c <_malloc_r+0xa0>
 8002e66:	230c      	movs	r3, #12
 8002e68:	0028      	movs	r0, r5
 8002e6a:	602b      	str	r3, [r5, #0]
 8002e6c:	f000 f80e 	bl	8002e8c <__malloc_unlock>
 8002e70:	e7c6      	b.n	8002e00 <_malloc_r+0x84>
 8002e72:	6007      	str	r7, [r0, #0]
 8002e74:	e7da      	b.n	8002e2c <_malloc_r+0xb0>
 8002e76:	46c0      	nop			@ (mov r8, r8)
 8002e78:	20000298 	.word	0x20000298

08002e7c <__malloc_lock>:
 8002e7c:	b510      	push	{r4, lr}
 8002e7e:	4802      	ldr	r0, [pc, #8]	@ (8002e88 <__malloc_lock+0xc>)
 8002e80:	f7ff ff0e 	bl	8002ca0 <__retarget_lock_acquire_recursive>
 8002e84:	bd10      	pop	{r4, pc}
 8002e86:	46c0      	nop			@ (mov r8, r8)
 8002e88:	20000290 	.word	0x20000290

08002e8c <__malloc_unlock>:
 8002e8c:	b510      	push	{r4, lr}
 8002e8e:	4802      	ldr	r0, [pc, #8]	@ (8002e98 <__malloc_unlock+0xc>)
 8002e90:	f7ff ff07 	bl	8002ca2 <__retarget_lock_release_recursive>
 8002e94:	bd10      	pop	{r4, pc}
 8002e96:	46c0      	nop			@ (mov r8, r8)
 8002e98:	20000290 	.word	0x20000290

08002e9c <__ssputs_r>:
 8002e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e9e:	688e      	ldr	r6, [r1, #8]
 8002ea0:	b085      	sub	sp, #20
 8002ea2:	001f      	movs	r7, r3
 8002ea4:	000c      	movs	r4, r1
 8002ea6:	680b      	ldr	r3, [r1, #0]
 8002ea8:	9002      	str	r0, [sp, #8]
 8002eaa:	9203      	str	r2, [sp, #12]
 8002eac:	42be      	cmp	r6, r7
 8002eae:	d830      	bhi.n	8002f12 <__ssputs_r+0x76>
 8002eb0:	210c      	movs	r1, #12
 8002eb2:	5e62      	ldrsh	r2, [r4, r1]
 8002eb4:	2190      	movs	r1, #144	@ 0x90
 8002eb6:	00c9      	lsls	r1, r1, #3
 8002eb8:	420a      	tst	r2, r1
 8002eba:	d028      	beq.n	8002f0e <__ssputs_r+0x72>
 8002ebc:	2003      	movs	r0, #3
 8002ebe:	6921      	ldr	r1, [r4, #16]
 8002ec0:	1a5b      	subs	r3, r3, r1
 8002ec2:	9301      	str	r3, [sp, #4]
 8002ec4:	6963      	ldr	r3, [r4, #20]
 8002ec6:	4343      	muls	r3, r0
 8002ec8:	9801      	ldr	r0, [sp, #4]
 8002eca:	0fdd      	lsrs	r5, r3, #31
 8002ecc:	18ed      	adds	r5, r5, r3
 8002ece:	1c7b      	adds	r3, r7, #1
 8002ed0:	181b      	adds	r3, r3, r0
 8002ed2:	106d      	asrs	r5, r5, #1
 8002ed4:	42ab      	cmp	r3, r5
 8002ed6:	d900      	bls.n	8002eda <__ssputs_r+0x3e>
 8002ed8:	001d      	movs	r5, r3
 8002eda:	0552      	lsls	r2, r2, #21
 8002edc:	d528      	bpl.n	8002f30 <__ssputs_r+0x94>
 8002ede:	0029      	movs	r1, r5
 8002ee0:	9802      	ldr	r0, [sp, #8]
 8002ee2:	f7ff ff4b 	bl	8002d7c <_malloc_r>
 8002ee6:	1e06      	subs	r6, r0, #0
 8002ee8:	d02c      	beq.n	8002f44 <__ssputs_r+0xa8>
 8002eea:	9a01      	ldr	r2, [sp, #4]
 8002eec:	6921      	ldr	r1, [r4, #16]
 8002eee:	f000 fae2 	bl	80034b6 <memcpy>
 8002ef2:	89a2      	ldrh	r2, [r4, #12]
 8002ef4:	4b18      	ldr	r3, [pc, #96]	@ (8002f58 <__ssputs_r+0xbc>)
 8002ef6:	401a      	ands	r2, r3
 8002ef8:	2380      	movs	r3, #128	@ 0x80
 8002efa:	4313      	orrs	r3, r2
 8002efc:	81a3      	strh	r3, [r4, #12]
 8002efe:	9b01      	ldr	r3, [sp, #4]
 8002f00:	6126      	str	r6, [r4, #16]
 8002f02:	18f6      	adds	r6, r6, r3
 8002f04:	6026      	str	r6, [r4, #0]
 8002f06:	003e      	movs	r6, r7
 8002f08:	6165      	str	r5, [r4, #20]
 8002f0a:	1aed      	subs	r5, r5, r3
 8002f0c:	60a5      	str	r5, [r4, #8]
 8002f0e:	42be      	cmp	r6, r7
 8002f10:	d900      	bls.n	8002f14 <__ssputs_r+0x78>
 8002f12:	003e      	movs	r6, r7
 8002f14:	0032      	movs	r2, r6
 8002f16:	9903      	ldr	r1, [sp, #12]
 8002f18:	6820      	ldr	r0, [r4, #0]
 8002f1a:	f000 fa9b 	bl	8003454 <memmove>
 8002f1e:	2000      	movs	r0, #0
 8002f20:	68a3      	ldr	r3, [r4, #8]
 8002f22:	1b9b      	subs	r3, r3, r6
 8002f24:	60a3      	str	r3, [r4, #8]
 8002f26:	6823      	ldr	r3, [r4, #0]
 8002f28:	199b      	adds	r3, r3, r6
 8002f2a:	6023      	str	r3, [r4, #0]
 8002f2c:	b005      	add	sp, #20
 8002f2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f30:	002a      	movs	r2, r5
 8002f32:	9802      	ldr	r0, [sp, #8]
 8002f34:	f000 fac8 	bl	80034c8 <_realloc_r>
 8002f38:	1e06      	subs	r6, r0, #0
 8002f3a:	d1e0      	bne.n	8002efe <__ssputs_r+0x62>
 8002f3c:	6921      	ldr	r1, [r4, #16]
 8002f3e:	9802      	ldr	r0, [sp, #8]
 8002f40:	f7ff feb0 	bl	8002ca4 <_free_r>
 8002f44:	230c      	movs	r3, #12
 8002f46:	2001      	movs	r0, #1
 8002f48:	9a02      	ldr	r2, [sp, #8]
 8002f4a:	4240      	negs	r0, r0
 8002f4c:	6013      	str	r3, [r2, #0]
 8002f4e:	89a2      	ldrh	r2, [r4, #12]
 8002f50:	3334      	adds	r3, #52	@ 0x34
 8002f52:	4313      	orrs	r3, r2
 8002f54:	81a3      	strh	r3, [r4, #12]
 8002f56:	e7e9      	b.n	8002f2c <__ssputs_r+0x90>
 8002f58:	fffffb7f 	.word	0xfffffb7f

08002f5c <_svfiprintf_r>:
 8002f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f5e:	b0a1      	sub	sp, #132	@ 0x84
 8002f60:	9003      	str	r0, [sp, #12]
 8002f62:	001d      	movs	r5, r3
 8002f64:	898b      	ldrh	r3, [r1, #12]
 8002f66:	000f      	movs	r7, r1
 8002f68:	0016      	movs	r6, r2
 8002f6a:	061b      	lsls	r3, r3, #24
 8002f6c:	d511      	bpl.n	8002f92 <_svfiprintf_r+0x36>
 8002f6e:	690b      	ldr	r3, [r1, #16]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d10e      	bne.n	8002f92 <_svfiprintf_r+0x36>
 8002f74:	2140      	movs	r1, #64	@ 0x40
 8002f76:	f7ff ff01 	bl	8002d7c <_malloc_r>
 8002f7a:	6038      	str	r0, [r7, #0]
 8002f7c:	6138      	str	r0, [r7, #16]
 8002f7e:	2800      	cmp	r0, #0
 8002f80:	d105      	bne.n	8002f8e <_svfiprintf_r+0x32>
 8002f82:	230c      	movs	r3, #12
 8002f84:	9a03      	ldr	r2, [sp, #12]
 8002f86:	6013      	str	r3, [r2, #0]
 8002f88:	2001      	movs	r0, #1
 8002f8a:	4240      	negs	r0, r0
 8002f8c:	e0cf      	b.n	800312e <_svfiprintf_r+0x1d2>
 8002f8e:	2340      	movs	r3, #64	@ 0x40
 8002f90:	617b      	str	r3, [r7, #20]
 8002f92:	2300      	movs	r3, #0
 8002f94:	ac08      	add	r4, sp, #32
 8002f96:	6163      	str	r3, [r4, #20]
 8002f98:	3320      	adds	r3, #32
 8002f9a:	7663      	strb	r3, [r4, #25]
 8002f9c:	3310      	adds	r3, #16
 8002f9e:	76a3      	strb	r3, [r4, #26]
 8002fa0:	9507      	str	r5, [sp, #28]
 8002fa2:	0035      	movs	r5, r6
 8002fa4:	782b      	ldrb	r3, [r5, #0]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d001      	beq.n	8002fae <_svfiprintf_r+0x52>
 8002faa:	2b25      	cmp	r3, #37	@ 0x25
 8002fac:	d148      	bne.n	8003040 <_svfiprintf_r+0xe4>
 8002fae:	1bab      	subs	r3, r5, r6
 8002fb0:	9305      	str	r3, [sp, #20]
 8002fb2:	42b5      	cmp	r5, r6
 8002fb4:	d00b      	beq.n	8002fce <_svfiprintf_r+0x72>
 8002fb6:	0032      	movs	r2, r6
 8002fb8:	0039      	movs	r1, r7
 8002fba:	9803      	ldr	r0, [sp, #12]
 8002fbc:	f7ff ff6e 	bl	8002e9c <__ssputs_r>
 8002fc0:	3001      	adds	r0, #1
 8002fc2:	d100      	bne.n	8002fc6 <_svfiprintf_r+0x6a>
 8002fc4:	e0ae      	b.n	8003124 <_svfiprintf_r+0x1c8>
 8002fc6:	6963      	ldr	r3, [r4, #20]
 8002fc8:	9a05      	ldr	r2, [sp, #20]
 8002fca:	189b      	adds	r3, r3, r2
 8002fcc:	6163      	str	r3, [r4, #20]
 8002fce:	782b      	ldrb	r3, [r5, #0]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d100      	bne.n	8002fd6 <_svfiprintf_r+0x7a>
 8002fd4:	e0a6      	b.n	8003124 <_svfiprintf_r+0x1c8>
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	2300      	movs	r3, #0
 8002fda:	4252      	negs	r2, r2
 8002fdc:	6062      	str	r2, [r4, #4]
 8002fde:	a904      	add	r1, sp, #16
 8002fe0:	3254      	adds	r2, #84	@ 0x54
 8002fe2:	1852      	adds	r2, r2, r1
 8002fe4:	1c6e      	adds	r6, r5, #1
 8002fe6:	6023      	str	r3, [r4, #0]
 8002fe8:	60e3      	str	r3, [r4, #12]
 8002fea:	60a3      	str	r3, [r4, #8]
 8002fec:	7013      	strb	r3, [r2, #0]
 8002fee:	65a3      	str	r3, [r4, #88]	@ 0x58
 8002ff0:	4b54      	ldr	r3, [pc, #336]	@ (8003144 <_svfiprintf_r+0x1e8>)
 8002ff2:	2205      	movs	r2, #5
 8002ff4:	0018      	movs	r0, r3
 8002ff6:	7831      	ldrb	r1, [r6, #0]
 8002ff8:	9305      	str	r3, [sp, #20]
 8002ffa:	f000 fa51 	bl	80034a0 <memchr>
 8002ffe:	1c75      	adds	r5, r6, #1
 8003000:	2800      	cmp	r0, #0
 8003002:	d11f      	bne.n	8003044 <_svfiprintf_r+0xe8>
 8003004:	6822      	ldr	r2, [r4, #0]
 8003006:	06d3      	lsls	r3, r2, #27
 8003008:	d504      	bpl.n	8003014 <_svfiprintf_r+0xb8>
 800300a:	2353      	movs	r3, #83	@ 0x53
 800300c:	a904      	add	r1, sp, #16
 800300e:	185b      	adds	r3, r3, r1
 8003010:	2120      	movs	r1, #32
 8003012:	7019      	strb	r1, [r3, #0]
 8003014:	0713      	lsls	r3, r2, #28
 8003016:	d504      	bpl.n	8003022 <_svfiprintf_r+0xc6>
 8003018:	2353      	movs	r3, #83	@ 0x53
 800301a:	a904      	add	r1, sp, #16
 800301c:	185b      	adds	r3, r3, r1
 800301e:	212b      	movs	r1, #43	@ 0x2b
 8003020:	7019      	strb	r1, [r3, #0]
 8003022:	7833      	ldrb	r3, [r6, #0]
 8003024:	2b2a      	cmp	r3, #42	@ 0x2a
 8003026:	d016      	beq.n	8003056 <_svfiprintf_r+0xfa>
 8003028:	0035      	movs	r5, r6
 800302a:	2100      	movs	r1, #0
 800302c:	200a      	movs	r0, #10
 800302e:	68e3      	ldr	r3, [r4, #12]
 8003030:	782a      	ldrb	r2, [r5, #0]
 8003032:	1c6e      	adds	r6, r5, #1
 8003034:	3a30      	subs	r2, #48	@ 0x30
 8003036:	2a09      	cmp	r2, #9
 8003038:	d950      	bls.n	80030dc <_svfiprintf_r+0x180>
 800303a:	2900      	cmp	r1, #0
 800303c:	d111      	bne.n	8003062 <_svfiprintf_r+0x106>
 800303e:	e017      	b.n	8003070 <_svfiprintf_r+0x114>
 8003040:	3501      	adds	r5, #1
 8003042:	e7af      	b.n	8002fa4 <_svfiprintf_r+0x48>
 8003044:	9b05      	ldr	r3, [sp, #20]
 8003046:	6822      	ldr	r2, [r4, #0]
 8003048:	1ac0      	subs	r0, r0, r3
 800304a:	2301      	movs	r3, #1
 800304c:	4083      	lsls	r3, r0
 800304e:	4313      	orrs	r3, r2
 8003050:	002e      	movs	r6, r5
 8003052:	6023      	str	r3, [r4, #0]
 8003054:	e7cc      	b.n	8002ff0 <_svfiprintf_r+0x94>
 8003056:	9b07      	ldr	r3, [sp, #28]
 8003058:	1d19      	adds	r1, r3, #4
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	9107      	str	r1, [sp, #28]
 800305e:	2b00      	cmp	r3, #0
 8003060:	db01      	blt.n	8003066 <_svfiprintf_r+0x10a>
 8003062:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003064:	e004      	b.n	8003070 <_svfiprintf_r+0x114>
 8003066:	425b      	negs	r3, r3
 8003068:	60e3      	str	r3, [r4, #12]
 800306a:	2302      	movs	r3, #2
 800306c:	4313      	orrs	r3, r2
 800306e:	6023      	str	r3, [r4, #0]
 8003070:	782b      	ldrb	r3, [r5, #0]
 8003072:	2b2e      	cmp	r3, #46	@ 0x2e
 8003074:	d10c      	bne.n	8003090 <_svfiprintf_r+0x134>
 8003076:	786b      	ldrb	r3, [r5, #1]
 8003078:	2b2a      	cmp	r3, #42	@ 0x2a
 800307a:	d134      	bne.n	80030e6 <_svfiprintf_r+0x18a>
 800307c:	9b07      	ldr	r3, [sp, #28]
 800307e:	3502      	adds	r5, #2
 8003080:	1d1a      	adds	r2, r3, #4
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	9207      	str	r2, [sp, #28]
 8003086:	2b00      	cmp	r3, #0
 8003088:	da01      	bge.n	800308e <_svfiprintf_r+0x132>
 800308a:	2301      	movs	r3, #1
 800308c:	425b      	negs	r3, r3
 800308e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003090:	4e2d      	ldr	r6, [pc, #180]	@ (8003148 <_svfiprintf_r+0x1ec>)
 8003092:	2203      	movs	r2, #3
 8003094:	0030      	movs	r0, r6
 8003096:	7829      	ldrb	r1, [r5, #0]
 8003098:	f000 fa02 	bl	80034a0 <memchr>
 800309c:	2800      	cmp	r0, #0
 800309e:	d006      	beq.n	80030ae <_svfiprintf_r+0x152>
 80030a0:	2340      	movs	r3, #64	@ 0x40
 80030a2:	1b80      	subs	r0, r0, r6
 80030a4:	4083      	lsls	r3, r0
 80030a6:	6822      	ldr	r2, [r4, #0]
 80030a8:	3501      	adds	r5, #1
 80030aa:	4313      	orrs	r3, r2
 80030ac:	6023      	str	r3, [r4, #0]
 80030ae:	7829      	ldrb	r1, [r5, #0]
 80030b0:	2206      	movs	r2, #6
 80030b2:	4826      	ldr	r0, [pc, #152]	@ (800314c <_svfiprintf_r+0x1f0>)
 80030b4:	1c6e      	adds	r6, r5, #1
 80030b6:	7621      	strb	r1, [r4, #24]
 80030b8:	f000 f9f2 	bl	80034a0 <memchr>
 80030bc:	2800      	cmp	r0, #0
 80030be:	d038      	beq.n	8003132 <_svfiprintf_r+0x1d6>
 80030c0:	4b23      	ldr	r3, [pc, #140]	@ (8003150 <_svfiprintf_r+0x1f4>)
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d122      	bne.n	800310c <_svfiprintf_r+0x1b0>
 80030c6:	2207      	movs	r2, #7
 80030c8:	9b07      	ldr	r3, [sp, #28]
 80030ca:	3307      	adds	r3, #7
 80030cc:	4393      	bics	r3, r2
 80030ce:	3308      	adds	r3, #8
 80030d0:	9307      	str	r3, [sp, #28]
 80030d2:	6963      	ldr	r3, [r4, #20]
 80030d4:	9a04      	ldr	r2, [sp, #16]
 80030d6:	189b      	adds	r3, r3, r2
 80030d8:	6163      	str	r3, [r4, #20]
 80030da:	e762      	b.n	8002fa2 <_svfiprintf_r+0x46>
 80030dc:	4343      	muls	r3, r0
 80030de:	0035      	movs	r5, r6
 80030e0:	2101      	movs	r1, #1
 80030e2:	189b      	adds	r3, r3, r2
 80030e4:	e7a4      	b.n	8003030 <_svfiprintf_r+0xd4>
 80030e6:	2300      	movs	r3, #0
 80030e8:	200a      	movs	r0, #10
 80030ea:	0019      	movs	r1, r3
 80030ec:	3501      	adds	r5, #1
 80030ee:	6063      	str	r3, [r4, #4]
 80030f0:	782a      	ldrb	r2, [r5, #0]
 80030f2:	1c6e      	adds	r6, r5, #1
 80030f4:	3a30      	subs	r2, #48	@ 0x30
 80030f6:	2a09      	cmp	r2, #9
 80030f8:	d903      	bls.n	8003102 <_svfiprintf_r+0x1a6>
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d0c8      	beq.n	8003090 <_svfiprintf_r+0x134>
 80030fe:	9109      	str	r1, [sp, #36]	@ 0x24
 8003100:	e7c6      	b.n	8003090 <_svfiprintf_r+0x134>
 8003102:	4341      	muls	r1, r0
 8003104:	0035      	movs	r5, r6
 8003106:	2301      	movs	r3, #1
 8003108:	1889      	adds	r1, r1, r2
 800310a:	e7f1      	b.n	80030f0 <_svfiprintf_r+0x194>
 800310c:	aa07      	add	r2, sp, #28
 800310e:	9200      	str	r2, [sp, #0]
 8003110:	0021      	movs	r1, r4
 8003112:	003a      	movs	r2, r7
 8003114:	4b0f      	ldr	r3, [pc, #60]	@ (8003154 <_svfiprintf_r+0x1f8>)
 8003116:	9803      	ldr	r0, [sp, #12]
 8003118:	e000      	b.n	800311c <_svfiprintf_r+0x1c0>
 800311a:	bf00      	nop
 800311c:	9004      	str	r0, [sp, #16]
 800311e:	9b04      	ldr	r3, [sp, #16]
 8003120:	3301      	adds	r3, #1
 8003122:	d1d6      	bne.n	80030d2 <_svfiprintf_r+0x176>
 8003124:	89bb      	ldrh	r3, [r7, #12]
 8003126:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003128:	065b      	lsls	r3, r3, #25
 800312a:	d500      	bpl.n	800312e <_svfiprintf_r+0x1d2>
 800312c:	e72c      	b.n	8002f88 <_svfiprintf_r+0x2c>
 800312e:	b021      	add	sp, #132	@ 0x84
 8003130:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003132:	aa07      	add	r2, sp, #28
 8003134:	9200      	str	r2, [sp, #0]
 8003136:	0021      	movs	r1, r4
 8003138:	003a      	movs	r2, r7
 800313a:	4b06      	ldr	r3, [pc, #24]	@ (8003154 <_svfiprintf_r+0x1f8>)
 800313c:	9803      	ldr	r0, [sp, #12]
 800313e:	f000 f87b 	bl	8003238 <_printf_i>
 8003142:	e7eb      	b.n	800311c <_svfiprintf_r+0x1c0>
 8003144:	08003590 	.word	0x08003590
 8003148:	08003596 	.word	0x08003596
 800314c:	0800359a 	.word	0x0800359a
 8003150:	00000000 	.word	0x00000000
 8003154:	08002e9d 	.word	0x08002e9d

08003158 <_printf_common>:
 8003158:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800315a:	0016      	movs	r6, r2
 800315c:	9301      	str	r3, [sp, #4]
 800315e:	688a      	ldr	r2, [r1, #8]
 8003160:	690b      	ldr	r3, [r1, #16]
 8003162:	000c      	movs	r4, r1
 8003164:	9000      	str	r0, [sp, #0]
 8003166:	4293      	cmp	r3, r2
 8003168:	da00      	bge.n	800316c <_printf_common+0x14>
 800316a:	0013      	movs	r3, r2
 800316c:	0022      	movs	r2, r4
 800316e:	6033      	str	r3, [r6, #0]
 8003170:	3243      	adds	r2, #67	@ 0x43
 8003172:	7812      	ldrb	r2, [r2, #0]
 8003174:	2a00      	cmp	r2, #0
 8003176:	d001      	beq.n	800317c <_printf_common+0x24>
 8003178:	3301      	adds	r3, #1
 800317a:	6033      	str	r3, [r6, #0]
 800317c:	6823      	ldr	r3, [r4, #0]
 800317e:	069b      	lsls	r3, r3, #26
 8003180:	d502      	bpl.n	8003188 <_printf_common+0x30>
 8003182:	6833      	ldr	r3, [r6, #0]
 8003184:	3302      	adds	r3, #2
 8003186:	6033      	str	r3, [r6, #0]
 8003188:	6822      	ldr	r2, [r4, #0]
 800318a:	2306      	movs	r3, #6
 800318c:	0015      	movs	r5, r2
 800318e:	401d      	ands	r5, r3
 8003190:	421a      	tst	r2, r3
 8003192:	d027      	beq.n	80031e4 <_printf_common+0x8c>
 8003194:	0023      	movs	r3, r4
 8003196:	3343      	adds	r3, #67	@ 0x43
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	1e5a      	subs	r2, r3, #1
 800319c:	4193      	sbcs	r3, r2
 800319e:	6822      	ldr	r2, [r4, #0]
 80031a0:	0692      	lsls	r2, r2, #26
 80031a2:	d430      	bmi.n	8003206 <_printf_common+0xae>
 80031a4:	0022      	movs	r2, r4
 80031a6:	9901      	ldr	r1, [sp, #4]
 80031a8:	9800      	ldr	r0, [sp, #0]
 80031aa:	9d08      	ldr	r5, [sp, #32]
 80031ac:	3243      	adds	r2, #67	@ 0x43
 80031ae:	47a8      	blx	r5
 80031b0:	3001      	adds	r0, #1
 80031b2:	d025      	beq.n	8003200 <_printf_common+0xa8>
 80031b4:	2206      	movs	r2, #6
 80031b6:	6823      	ldr	r3, [r4, #0]
 80031b8:	2500      	movs	r5, #0
 80031ba:	4013      	ands	r3, r2
 80031bc:	2b04      	cmp	r3, #4
 80031be:	d105      	bne.n	80031cc <_printf_common+0x74>
 80031c0:	6833      	ldr	r3, [r6, #0]
 80031c2:	68e5      	ldr	r5, [r4, #12]
 80031c4:	1aed      	subs	r5, r5, r3
 80031c6:	43eb      	mvns	r3, r5
 80031c8:	17db      	asrs	r3, r3, #31
 80031ca:	401d      	ands	r5, r3
 80031cc:	68a3      	ldr	r3, [r4, #8]
 80031ce:	6922      	ldr	r2, [r4, #16]
 80031d0:	4293      	cmp	r3, r2
 80031d2:	dd01      	ble.n	80031d8 <_printf_common+0x80>
 80031d4:	1a9b      	subs	r3, r3, r2
 80031d6:	18ed      	adds	r5, r5, r3
 80031d8:	2600      	movs	r6, #0
 80031da:	42b5      	cmp	r5, r6
 80031dc:	d120      	bne.n	8003220 <_printf_common+0xc8>
 80031de:	2000      	movs	r0, #0
 80031e0:	e010      	b.n	8003204 <_printf_common+0xac>
 80031e2:	3501      	adds	r5, #1
 80031e4:	68e3      	ldr	r3, [r4, #12]
 80031e6:	6832      	ldr	r2, [r6, #0]
 80031e8:	1a9b      	subs	r3, r3, r2
 80031ea:	42ab      	cmp	r3, r5
 80031ec:	ddd2      	ble.n	8003194 <_printf_common+0x3c>
 80031ee:	0022      	movs	r2, r4
 80031f0:	2301      	movs	r3, #1
 80031f2:	9901      	ldr	r1, [sp, #4]
 80031f4:	9800      	ldr	r0, [sp, #0]
 80031f6:	9f08      	ldr	r7, [sp, #32]
 80031f8:	3219      	adds	r2, #25
 80031fa:	47b8      	blx	r7
 80031fc:	3001      	adds	r0, #1
 80031fe:	d1f0      	bne.n	80031e2 <_printf_common+0x8a>
 8003200:	2001      	movs	r0, #1
 8003202:	4240      	negs	r0, r0
 8003204:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003206:	2030      	movs	r0, #48	@ 0x30
 8003208:	18e1      	adds	r1, r4, r3
 800320a:	3143      	adds	r1, #67	@ 0x43
 800320c:	7008      	strb	r0, [r1, #0]
 800320e:	0021      	movs	r1, r4
 8003210:	1c5a      	adds	r2, r3, #1
 8003212:	3145      	adds	r1, #69	@ 0x45
 8003214:	7809      	ldrb	r1, [r1, #0]
 8003216:	18a2      	adds	r2, r4, r2
 8003218:	3243      	adds	r2, #67	@ 0x43
 800321a:	3302      	adds	r3, #2
 800321c:	7011      	strb	r1, [r2, #0]
 800321e:	e7c1      	b.n	80031a4 <_printf_common+0x4c>
 8003220:	0022      	movs	r2, r4
 8003222:	2301      	movs	r3, #1
 8003224:	9901      	ldr	r1, [sp, #4]
 8003226:	9800      	ldr	r0, [sp, #0]
 8003228:	9f08      	ldr	r7, [sp, #32]
 800322a:	321a      	adds	r2, #26
 800322c:	47b8      	blx	r7
 800322e:	3001      	adds	r0, #1
 8003230:	d0e6      	beq.n	8003200 <_printf_common+0xa8>
 8003232:	3601      	adds	r6, #1
 8003234:	e7d1      	b.n	80031da <_printf_common+0x82>
	...

08003238 <_printf_i>:
 8003238:	b5f0      	push	{r4, r5, r6, r7, lr}
 800323a:	b08b      	sub	sp, #44	@ 0x2c
 800323c:	9206      	str	r2, [sp, #24]
 800323e:	000a      	movs	r2, r1
 8003240:	3243      	adds	r2, #67	@ 0x43
 8003242:	9307      	str	r3, [sp, #28]
 8003244:	9005      	str	r0, [sp, #20]
 8003246:	9203      	str	r2, [sp, #12]
 8003248:	7e0a      	ldrb	r2, [r1, #24]
 800324a:	000c      	movs	r4, r1
 800324c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800324e:	2a78      	cmp	r2, #120	@ 0x78
 8003250:	d809      	bhi.n	8003266 <_printf_i+0x2e>
 8003252:	2a62      	cmp	r2, #98	@ 0x62
 8003254:	d80b      	bhi.n	800326e <_printf_i+0x36>
 8003256:	2a00      	cmp	r2, #0
 8003258:	d100      	bne.n	800325c <_printf_i+0x24>
 800325a:	e0bc      	b.n	80033d6 <_printf_i+0x19e>
 800325c:	497b      	ldr	r1, [pc, #492]	@ (800344c <_printf_i+0x214>)
 800325e:	9104      	str	r1, [sp, #16]
 8003260:	2a58      	cmp	r2, #88	@ 0x58
 8003262:	d100      	bne.n	8003266 <_printf_i+0x2e>
 8003264:	e090      	b.n	8003388 <_printf_i+0x150>
 8003266:	0025      	movs	r5, r4
 8003268:	3542      	adds	r5, #66	@ 0x42
 800326a:	702a      	strb	r2, [r5, #0]
 800326c:	e022      	b.n	80032b4 <_printf_i+0x7c>
 800326e:	0010      	movs	r0, r2
 8003270:	3863      	subs	r0, #99	@ 0x63
 8003272:	2815      	cmp	r0, #21
 8003274:	d8f7      	bhi.n	8003266 <_printf_i+0x2e>
 8003276:	f7fc ff4f 	bl	8000118 <__gnu_thumb1_case_shi>
 800327a:	0016      	.short	0x0016
 800327c:	fff6001f 	.word	0xfff6001f
 8003280:	fff6fff6 	.word	0xfff6fff6
 8003284:	001ffff6 	.word	0x001ffff6
 8003288:	fff6fff6 	.word	0xfff6fff6
 800328c:	fff6fff6 	.word	0xfff6fff6
 8003290:	003600a1 	.word	0x003600a1
 8003294:	fff60080 	.word	0xfff60080
 8003298:	00b2fff6 	.word	0x00b2fff6
 800329c:	0036fff6 	.word	0x0036fff6
 80032a0:	fff6fff6 	.word	0xfff6fff6
 80032a4:	0084      	.short	0x0084
 80032a6:	0025      	movs	r5, r4
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	3542      	adds	r5, #66	@ 0x42
 80032ac:	1d11      	adds	r1, r2, #4
 80032ae:	6019      	str	r1, [r3, #0]
 80032b0:	6813      	ldr	r3, [r2, #0]
 80032b2:	702b      	strb	r3, [r5, #0]
 80032b4:	2301      	movs	r3, #1
 80032b6:	e0a0      	b.n	80033fa <_printf_i+0x1c2>
 80032b8:	6818      	ldr	r0, [r3, #0]
 80032ba:	6809      	ldr	r1, [r1, #0]
 80032bc:	1d02      	adds	r2, r0, #4
 80032be:	060d      	lsls	r5, r1, #24
 80032c0:	d50b      	bpl.n	80032da <_printf_i+0xa2>
 80032c2:	6806      	ldr	r6, [r0, #0]
 80032c4:	601a      	str	r2, [r3, #0]
 80032c6:	2e00      	cmp	r6, #0
 80032c8:	da03      	bge.n	80032d2 <_printf_i+0x9a>
 80032ca:	232d      	movs	r3, #45	@ 0x2d
 80032cc:	9a03      	ldr	r2, [sp, #12]
 80032ce:	4276      	negs	r6, r6
 80032d0:	7013      	strb	r3, [r2, #0]
 80032d2:	4b5e      	ldr	r3, [pc, #376]	@ (800344c <_printf_i+0x214>)
 80032d4:	270a      	movs	r7, #10
 80032d6:	9304      	str	r3, [sp, #16]
 80032d8:	e018      	b.n	800330c <_printf_i+0xd4>
 80032da:	6806      	ldr	r6, [r0, #0]
 80032dc:	601a      	str	r2, [r3, #0]
 80032de:	0649      	lsls	r1, r1, #25
 80032e0:	d5f1      	bpl.n	80032c6 <_printf_i+0x8e>
 80032e2:	b236      	sxth	r6, r6
 80032e4:	e7ef      	b.n	80032c6 <_printf_i+0x8e>
 80032e6:	6808      	ldr	r0, [r1, #0]
 80032e8:	6819      	ldr	r1, [r3, #0]
 80032ea:	c940      	ldmia	r1!, {r6}
 80032ec:	0605      	lsls	r5, r0, #24
 80032ee:	d402      	bmi.n	80032f6 <_printf_i+0xbe>
 80032f0:	0640      	lsls	r0, r0, #25
 80032f2:	d500      	bpl.n	80032f6 <_printf_i+0xbe>
 80032f4:	b2b6      	uxth	r6, r6
 80032f6:	6019      	str	r1, [r3, #0]
 80032f8:	4b54      	ldr	r3, [pc, #336]	@ (800344c <_printf_i+0x214>)
 80032fa:	270a      	movs	r7, #10
 80032fc:	9304      	str	r3, [sp, #16]
 80032fe:	2a6f      	cmp	r2, #111	@ 0x6f
 8003300:	d100      	bne.n	8003304 <_printf_i+0xcc>
 8003302:	3f02      	subs	r7, #2
 8003304:	0023      	movs	r3, r4
 8003306:	2200      	movs	r2, #0
 8003308:	3343      	adds	r3, #67	@ 0x43
 800330a:	701a      	strb	r2, [r3, #0]
 800330c:	6863      	ldr	r3, [r4, #4]
 800330e:	60a3      	str	r3, [r4, #8]
 8003310:	2b00      	cmp	r3, #0
 8003312:	db03      	blt.n	800331c <_printf_i+0xe4>
 8003314:	2104      	movs	r1, #4
 8003316:	6822      	ldr	r2, [r4, #0]
 8003318:	438a      	bics	r2, r1
 800331a:	6022      	str	r2, [r4, #0]
 800331c:	2e00      	cmp	r6, #0
 800331e:	d102      	bne.n	8003326 <_printf_i+0xee>
 8003320:	9d03      	ldr	r5, [sp, #12]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d00c      	beq.n	8003340 <_printf_i+0x108>
 8003326:	9d03      	ldr	r5, [sp, #12]
 8003328:	0030      	movs	r0, r6
 800332a:	0039      	movs	r1, r7
 800332c:	f7fc ff84 	bl	8000238 <__aeabi_uidivmod>
 8003330:	9b04      	ldr	r3, [sp, #16]
 8003332:	3d01      	subs	r5, #1
 8003334:	5c5b      	ldrb	r3, [r3, r1]
 8003336:	702b      	strb	r3, [r5, #0]
 8003338:	0033      	movs	r3, r6
 800333a:	0006      	movs	r6, r0
 800333c:	429f      	cmp	r7, r3
 800333e:	d9f3      	bls.n	8003328 <_printf_i+0xf0>
 8003340:	2f08      	cmp	r7, #8
 8003342:	d109      	bne.n	8003358 <_printf_i+0x120>
 8003344:	6823      	ldr	r3, [r4, #0]
 8003346:	07db      	lsls	r3, r3, #31
 8003348:	d506      	bpl.n	8003358 <_printf_i+0x120>
 800334a:	6862      	ldr	r2, [r4, #4]
 800334c:	6923      	ldr	r3, [r4, #16]
 800334e:	429a      	cmp	r2, r3
 8003350:	dc02      	bgt.n	8003358 <_printf_i+0x120>
 8003352:	2330      	movs	r3, #48	@ 0x30
 8003354:	3d01      	subs	r5, #1
 8003356:	702b      	strb	r3, [r5, #0]
 8003358:	9b03      	ldr	r3, [sp, #12]
 800335a:	1b5b      	subs	r3, r3, r5
 800335c:	6123      	str	r3, [r4, #16]
 800335e:	9b07      	ldr	r3, [sp, #28]
 8003360:	0021      	movs	r1, r4
 8003362:	9300      	str	r3, [sp, #0]
 8003364:	9805      	ldr	r0, [sp, #20]
 8003366:	9b06      	ldr	r3, [sp, #24]
 8003368:	aa09      	add	r2, sp, #36	@ 0x24
 800336a:	f7ff fef5 	bl	8003158 <_printf_common>
 800336e:	3001      	adds	r0, #1
 8003370:	d148      	bne.n	8003404 <_printf_i+0x1cc>
 8003372:	2001      	movs	r0, #1
 8003374:	4240      	negs	r0, r0
 8003376:	b00b      	add	sp, #44	@ 0x2c
 8003378:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800337a:	2220      	movs	r2, #32
 800337c:	6809      	ldr	r1, [r1, #0]
 800337e:	430a      	orrs	r2, r1
 8003380:	6022      	str	r2, [r4, #0]
 8003382:	2278      	movs	r2, #120	@ 0x78
 8003384:	4932      	ldr	r1, [pc, #200]	@ (8003450 <_printf_i+0x218>)
 8003386:	9104      	str	r1, [sp, #16]
 8003388:	0021      	movs	r1, r4
 800338a:	3145      	adds	r1, #69	@ 0x45
 800338c:	700a      	strb	r2, [r1, #0]
 800338e:	6819      	ldr	r1, [r3, #0]
 8003390:	6822      	ldr	r2, [r4, #0]
 8003392:	c940      	ldmia	r1!, {r6}
 8003394:	0610      	lsls	r0, r2, #24
 8003396:	d402      	bmi.n	800339e <_printf_i+0x166>
 8003398:	0650      	lsls	r0, r2, #25
 800339a:	d500      	bpl.n	800339e <_printf_i+0x166>
 800339c:	b2b6      	uxth	r6, r6
 800339e:	6019      	str	r1, [r3, #0]
 80033a0:	07d3      	lsls	r3, r2, #31
 80033a2:	d502      	bpl.n	80033aa <_printf_i+0x172>
 80033a4:	2320      	movs	r3, #32
 80033a6:	4313      	orrs	r3, r2
 80033a8:	6023      	str	r3, [r4, #0]
 80033aa:	2e00      	cmp	r6, #0
 80033ac:	d001      	beq.n	80033b2 <_printf_i+0x17a>
 80033ae:	2710      	movs	r7, #16
 80033b0:	e7a8      	b.n	8003304 <_printf_i+0xcc>
 80033b2:	2220      	movs	r2, #32
 80033b4:	6823      	ldr	r3, [r4, #0]
 80033b6:	4393      	bics	r3, r2
 80033b8:	6023      	str	r3, [r4, #0]
 80033ba:	e7f8      	b.n	80033ae <_printf_i+0x176>
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	680d      	ldr	r5, [r1, #0]
 80033c0:	1d10      	adds	r0, r2, #4
 80033c2:	6949      	ldr	r1, [r1, #20]
 80033c4:	6018      	str	r0, [r3, #0]
 80033c6:	6813      	ldr	r3, [r2, #0]
 80033c8:	062e      	lsls	r6, r5, #24
 80033ca:	d501      	bpl.n	80033d0 <_printf_i+0x198>
 80033cc:	6019      	str	r1, [r3, #0]
 80033ce:	e002      	b.n	80033d6 <_printf_i+0x19e>
 80033d0:	066d      	lsls	r5, r5, #25
 80033d2:	d5fb      	bpl.n	80033cc <_printf_i+0x194>
 80033d4:	8019      	strh	r1, [r3, #0]
 80033d6:	2300      	movs	r3, #0
 80033d8:	9d03      	ldr	r5, [sp, #12]
 80033da:	6123      	str	r3, [r4, #16]
 80033dc:	e7bf      	b.n	800335e <_printf_i+0x126>
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	1d11      	adds	r1, r2, #4
 80033e2:	6019      	str	r1, [r3, #0]
 80033e4:	6815      	ldr	r5, [r2, #0]
 80033e6:	2100      	movs	r1, #0
 80033e8:	0028      	movs	r0, r5
 80033ea:	6862      	ldr	r2, [r4, #4]
 80033ec:	f000 f858 	bl	80034a0 <memchr>
 80033f0:	2800      	cmp	r0, #0
 80033f2:	d001      	beq.n	80033f8 <_printf_i+0x1c0>
 80033f4:	1b40      	subs	r0, r0, r5
 80033f6:	6060      	str	r0, [r4, #4]
 80033f8:	6863      	ldr	r3, [r4, #4]
 80033fa:	6123      	str	r3, [r4, #16]
 80033fc:	2300      	movs	r3, #0
 80033fe:	9a03      	ldr	r2, [sp, #12]
 8003400:	7013      	strb	r3, [r2, #0]
 8003402:	e7ac      	b.n	800335e <_printf_i+0x126>
 8003404:	002a      	movs	r2, r5
 8003406:	6923      	ldr	r3, [r4, #16]
 8003408:	9906      	ldr	r1, [sp, #24]
 800340a:	9805      	ldr	r0, [sp, #20]
 800340c:	9d07      	ldr	r5, [sp, #28]
 800340e:	47a8      	blx	r5
 8003410:	3001      	adds	r0, #1
 8003412:	d0ae      	beq.n	8003372 <_printf_i+0x13a>
 8003414:	6823      	ldr	r3, [r4, #0]
 8003416:	079b      	lsls	r3, r3, #30
 8003418:	d415      	bmi.n	8003446 <_printf_i+0x20e>
 800341a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800341c:	68e0      	ldr	r0, [r4, #12]
 800341e:	4298      	cmp	r0, r3
 8003420:	daa9      	bge.n	8003376 <_printf_i+0x13e>
 8003422:	0018      	movs	r0, r3
 8003424:	e7a7      	b.n	8003376 <_printf_i+0x13e>
 8003426:	0022      	movs	r2, r4
 8003428:	2301      	movs	r3, #1
 800342a:	9906      	ldr	r1, [sp, #24]
 800342c:	9805      	ldr	r0, [sp, #20]
 800342e:	9e07      	ldr	r6, [sp, #28]
 8003430:	3219      	adds	r2, #25
 8003432:	47b0      	blx	r6
 8003434:	3001      	adds	r0, #1
 8003436:	d09c      	beq.n	8003372 <_printf_i+0x13a>
 8003438:	3501      	adds	r5, #1
 800343a:	68e3      	ldr	r3, [r4, #12]
 800343c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800343e:	1a9b      	subs	r3, r3, r2
 8003440:	42ab      	cmp	r3, r5
 8003442:	dcf0      	bgt.n	8003426 <_printf_i+0x1ee>
 8003444:	e7e9      	b.n	800341a <_printf_i+0x1e2>
 8003446:	2500      	movs	r5, #0
 8003448:	e7f7      	b.n	800343a <_printf_i+0x202>
 800344a:	46c0      	nop			@ (mov r8, r8)
 800344c:	080035a1 	.word	0x080035a1
 8003450:	080035b2 	.word	0x080035b2

08003454 <memmove>:
 8003454:	b510      	push	{r4, lr}
 8003456:	4288      	cmp	r0, r1
 8003458:	d806      	bhi.n	8003468 <memmove+0x14>
 800345a:	2300      	movs	r3, #0
 800345c:	429a      	cmp	r2, r3
 800345e:	d008      	beq.n	8003472 <memmove+0x1e>
 8003460:	5ccc      	ldrb	r4, [r1, r3]
 8003462:	54c4      	strb	r4, [r0, r3]
 8003464:	3301      	adds	r3, #1
 8003466:	e7f9      	b.n	800345c <memmove+0x8>
 8003468:	188b      	adds	r3, r1, r2
 800346a:	4298      	cmp	r0, r3
 800346c:	d2f5      	bcs.n	800345a <memmove+0x6>
 800346e:	3a01      	subs	r2, #1
 8003470:	d200      	bcs.n	8003474 <memmove+0x20>
 8003472:	bd10      	pop	{r4, pc}
 8003474:	5c8b      	ldrb	r3, [r1, r2]
 8003476:	5483      	strb	r3, [r0, r2]
 8003478:	e7f9      	b.n	800346e <memmove+0x1a>
	...

0800347c <_sbrk_r>:
 800347c:	2300      	movs	r3, #0
 800347e:	b570      	push	{r4, r5, r6, lr}
 8003480:	4d06      	ldr	r5, [pc, #24]	@ (800349c <_sbrk_r+0x20>)
 8003482:	0004      	movs	r4, r0
 8003484:	0008      	movs	r0, r1
 8003486:	602b      	str	r3, [r5, #0]
 8003488:	f7fd f94e 	bl	8000728 <_sbrk>
 800348c:	1c43      	adds	r3, r0, #1
 800348e:	d103      	bne.n	8003498 <_sbrk_r+0x1c>
 8003490:	682b      	ldr	r3, [r5, #0]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d000      	beq.n	8003498 <_sbrk_r+0x1c>
 8003496:	6023      	str	r3, [r4, #0]
 8003498:	bd70      	pop	{r4, r5, r6, pc}
 800349a:	46c0      	nop			@ (mov r8, r8)
 800349c:	2000028c 	.word	0x2000028c

080034a0 <memchr>:
 80034a0:	b2c9      	uxtb	r1, r1
 80034a2:	1882      	adds	r2, r0, r2
 80034a4:	4290      	cmp	r0, r2
 80034a6:	d101      	bne.n	80034ac <memchr+0xc>
 80034a8:	2000      	movs	r0, #0
 80034aa:	4770      	bx	lr
 80034ac:	7803      	ldrb	r3, [r0, #0]
 80034ae:	428b      	cmp	r3, r1
 80034b0:	d0fb      	beq.n	80034aa <memchr+0xa>
 80034b2:	3001      	adds	r0, #1
 80034b4:	e7f6      	b.n	80034a4 <memchr+0x4>

080034b6 <memcpy>:
 80034b6:	2300      	movs	r3, #0
 80034b8:	b510      	push	{r4, lr}
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d100      	bne.n	80034c0 <memcpy+0xa>
 80034be:	bd10      	pop	{r4, pc}
 80034c0:	5ccc      	ldrb	r4, [r1, r3]
 80034c2:	54c4      	strb	r4, [r0, r3]
 80034c4:	3301      	adds	r3, #1
 80034c6:	e7f8      	b.n	80034ba <memcpy+0x4>

080034c8 <_realloc_r>:
 80034c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80034ca:	0006      	movs	r6, r0
 80034cc:	000c      	movs	r4, r1
 80034ce:	0015      	movs	r5, r2
 80034d0:	2900      	cmp	r1, #0
 80034d2:	d105      	bne.n	80034e0 <_realloc_r+0x18>
 80034d4:	0011      	movs	r1, r2
 80034d6:	f7ff fc51 	bl	8002d7c <_malloc_r>
 80034da:	0004      	movs	r4, r0
 80034dc:	0020      	movs	r0, r4
 80034de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80034e0:	2a00      	cmp	r2, #0
 80034e2:	d103      	bne.n	80034ec <_realloc_r+0x24>
 80034e4:	f7ff fbde 	bl	8002ca4 <_free_r>
 80034e8:	2400      	movs	r4, #0
 80034ea:	e7f7      	b.n	80034dc <_realloc_r+0x14>
 80034ec:	f000 f81b 	bl	8003526 <_malloc_usable_size_r>
 80034f0:	0007      	movs	r7, r0
 80034f2:	4285      	cmp	r5, r0
 80034f4:	d802      	bhi.n	80034fc <_realloc_r+0x34>
 80034f6:	0843      	lsrs	r3, r0, #1
 80034f8:	42ab      	cmp	r3, r5
 80034fa:	d3ef      	bcc.n	80034dc <_realloc_r+0x14>
 80034fc:	0029      	movs	r1, r5
 80034fe:	0030      	movs	r0, r6
 8003500:	f7ff fc3c 	bl	8002d7c <_malloc_r>
 8003504:	9001      	str	r0, [sp, #4]
 8003506:	2800      	cmp	r0, #0
 8003508:	d0ee      	beq.n	80034e8 <_realloc_r+0x20>
 800350a:	002a      	movs	r2, r5
 800350c:	42bd      	cmp	r5, r7
 800350e:	d900      	bls.n	8003512 <_realloc_r+0x4a>
 8003510:	003a      	movs	r2, r7
 8003512:	0021      	movs	r1, r4
 8003514:	9801      	ldr	r0, [sp, #4]
 8003516:	f7ff ffce 	bl	80034b6 <memcpy>
 800351a:	0021      	movs	r1, r4
 800351c:	0030      	movs	r0, r6
 800351e:	f7ff fbc1 	bl	8002ca4 <_free_r>
 8003522:	9c01      	ldr	r4, [sp, #4]
 8003524:	e7da      	b.n	80034dc <_realloc_r+0x14>

08003526 <_malloc_usable_size_r>:
 8003526:	1f0b      	subs	r3, r1, #4
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	1f18      	subs	r0, r3, #4
 800352c:	2b00      	cmp	r3, #0
 800352e:	da01      	bge.n	8003534 <_malloc_usable_size_r+0xe>
 8003530:	580b      	ldr	r3, [r1, r0]
 8003532:	18c0      	adds	r0, r0, r3
 8003534:	4770      	bx	lr
	...

08003538 <_init>:
 8003538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800353a:	46c0      	nop			@ (mov r8, r8)
 800353c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800353e:	bc08      	pop	{r3}
 8003540:	469e      	mov	lr, r3
 8003542:	4770      	bx	lr

08003544 <_fini>:
 8003544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003546:	46c0      	nop			@ (mov r8, r8)
 8003548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800354a:	bc08      	pop	{r3}
 800354c:	469e      	mov	lr, r3
 800354e:	4770      	bx	lr
