library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;

entity contadorRodadas is
	port
	(
		clk		  	: in std_logic;
		reset	  		: in std_logic;
		enable	  	: in std_logic;
		round		  	: out std_logic_vector(3 downto 0)
	);
end entity;

architecture rtl of contadorRodadas is

signal count	: std_logic_vector(3 downto 0) := (others => '0');

begin
	process (clk)
	begin
		if (rising_edge(clk)) then
			if (reset = '0') then
				count <= (others => '0');
			elsif (enable = '1') then   
				count <= count + 1;
			end if;
		end if;
		round <= count;
	end process;

end rtl;
