Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov  6 09:37:10 2019
| Host         : DESKTOP-52MUKO7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FSM_top_timing_summary_routed.rpt -pb FSM_top_timing_summary_routed.pb -rpx FSM_top_timing_summary_routed.rpx -warn_on_violation
| Design       : FSM_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: channelSelectorClock/clockDividerInt_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: channelSelectorClock/clockDividerInt_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: channelSelectorClock/clockDividerInt_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: channelSelectorClock/clockDividerInt_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: channelSelectorClock/clockDividerInt_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: channelSelectorClock/clockDividerInt_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: channelSelectorClock/clockDividerInt_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: channelSelectorClock/clockDividerInt_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: channelSelectorClock/clockDividerInt_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: channelSelectorClock/clockDividerInt_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: channelSelectorClock/clockDividerInt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: channelSelectorClock/clockDividerInt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: channelSelectorClock/clockDividerInt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: channelSelectorClock/clockDividerInt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: channelSelectorClock/clockDividerInt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: channelSelectorClock/clockDividerInt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: channelSelectorClock/clockDividerInt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: channelSelectorClock/clockDividerInt_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: channelSelectorClock/clockDividerInt_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: channelSelectorClock/tempClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulser/buttonPulserClock/clockDividerInt_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulser/buttonPulserClock/clockDividerInt_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulser/buttonPulserClock/clockDividerInt_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulser/buttonPulserClock/clockDividerInt_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulser/buttonPulserClock/clockDividerInt_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulser/buttonPulserClock/clockDividerInt_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulser/buttonPulserClock/clockDividerInt_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulser/buttonPulserClock/clockDividerInt_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulser/buttonPulserClock/clockDividerInt_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulser/buttonPulserClock/clockDividerInt_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulser/buttonPulserClock/clockDividerInt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulser/buttonPulserClock/clockDividerInt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulser/buttonPulserClock/clockDividerInt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulser/buttonPulserClock/clockDividerInt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulser/buttonPulserClock/clockDividerInt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulser/buttonPulserClock/clockDividerInt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulser/buttonPulserClock/clockDividerInt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulser/buttonPulserClock/clockDividerInt_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulser/buttonPulserClock/clockDividerInt_reg[9]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: pulser/buttonPulserClock/tempClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.385        0.000                      0                   70        0.265        0.000                      0                   70        3.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.928        0.000                      0                   36        0.265        0.000                      0                   36        3.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.385        0.000                      0                   34        0.969        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.928ns  (required time - arrival time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 1.722ns (56.634%)  route 1.319ns (43.366%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.610ns = ( 13.610 - 8.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.035     6.109    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X109Y124       FDPE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDPE (Prop_fdpe_C_Q)         0.456     6.565 r  pulser/buttonPulserClock/clockDividerInt_reg[0]_P/Q
                         net (fo=3, routed)           0.827     7.392    pulser/buttonPulserClock/clockDividerInt_reg[0]_P_n_0
    SLICE_X109Y124       LUT3 (Prop_lut3_I0_O)        0.124     7.516 r  pulser/buttonPulserClock/clockDividerInt[4]_i_2/O
                         net (fo=1, routed)           0.482     7.998    pulser/buttonPulserClock/clockDividerInt[0]
    SLICE_X110Y123       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.578 r  pulser/buttonPulserClock/clockDividerInt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.578    pulser/buttonPulserClock/clockDividerInt_reg[4]_i_1_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.692 r  pulser/buttonPulserClock/clockDividerInt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.701    pulser/buttonPulserClock/clockDividerInt_reg[8]_i_1_n_0
    SLICE_X110Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.815 r  pulser/buttonPulserClock/clockDividerInt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.815    pulser/buttonPulserClock/clockDividerInt_reg[12]_i_1_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.149 r  pulser/buttonPulserClock/clockDividerInt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.149    pulser/buttonPulserClock/p_2_in[14]
    SLICE_X110Y126       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.845    13.610    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y126       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[14]/C
                         clock pessimism              0.441    14.051    
                         clock uncertainty           -0.035    14.015    
    SLICE_X110Y126       FDCE (Setup_fdce_C_D)        0.062    14.077    pulser/buttonPulserClock/clockDividerInt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.077    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  4.928    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 1.701ns (56.332%)  route 1.319ns (43.668%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.610ns = ( 13.610 - 8.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.035     6.109    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X109Y124       FDPE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDPE (Prop_fdpe_C_Q)         0.456     6.565 r  pulser/buttonPulserClock/clockDividerInt_reg[0]_P/Q
                         net (fo=3, routed)           0.827     7.392    pulser/buttonPulserClock/clockDividerInt_reg[0]_P_n_0
    SLICE_X109Y124       LUT3 (Prop_lut3_I0_O)        0.124     7.516 r  pulser/buttonPulserClock/clockDividerInt[4]_i_2/O
                         net (fo=1, routed)           0.482     7.998    pulser/buttonPulserClock/clockDividerInt[0]
    SLICE_X110Y123       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.578 r  pulser/buttonPulserClock/clockDividerInt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.578    pulser/buttonPulserClock/clockDividerInt_reg[4]_i_1_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.692 r  pulser/buttonPulserClock/clockDividerInt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.701    pulser/buttonPulserClock/clockDividerInt_reg[8]_i_1_n_0
    SLICE_X110Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.815 r  pulser/buttonPulserClock/clockDividerInt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.815    pulser/buttonPulserClock/clockDividerInt_reg[12]_i_1_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.128 r  pulser/buttonPulserClock/clockDividerInt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.128    pulser/buttonPulserClock/p_2_in[16]
    SLICE_X110Y126       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.845    13.610    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y126       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[16]/C
                         clock pessimism              0.441    14.051    
                         clock uncertainty           -0.035    14.015    
    SLICE_X110Y126       FDCE (Setup_fdce_C_D)        0.062    14.077    pulser/buttonPulserClock/clockDividerInt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.077    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 channelSelectorClock/clockDividerInt_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channelSelectorClock/clockDividerInt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 1.732ns (56.014%)  route 1.360ns (43.986%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.613ns = ( 13.613 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.039     6.113    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X113Y126       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDCE (Prop_fdce_C_Q)         0.456     6.569 r  channelSelectorClock/clockDividerInt_reg[0]_C/Q
                         net (fo=3, routed)           0.816     7.385    channelSelectorClock/clockDividerInt_reg[0]_C_n_0
    SLICE_X113Y125       LUT3 (Prop_lut3_I2_O)        0.124     7.509 r  channelSelectorClock/clockDividerInt[4]_i_2__0/O
                         net (fo=1, routed)           0.544     8.053    channelSelectorClock/clockDividerInt[4]_i_2__0_n_0
    SLICE_X112Y125       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.648 r  channelSelectorClock/clockDividerInt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.648    channelSelectorClock/clockDividerInt_reg[4]_i_1__0_n_0
    SLICE_X112Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.765 r  channelSelectorClock/clockDividerInt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.765    channelSelectorClock/clockDividerInt_reg[8]_i_1__0_n_0
    SLICE_X112Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.882 r  channelSelectorClock/clockDividerInt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.882    channelSelectorClock/clockDividerInt_reg[12]_i_1__0_n_0
    SLICE_X112Y128       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.205 r  channelSelectorClock/clockDividerInt_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.205    channelSelectorClock/clockDividerInt_reg[16]_i_1__0_n_6
    SLICE_X112Y128       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.848    13.613    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y128       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[14]/C
                         clock pessimism              0.481    14.094    
                         clock uncertainty           -0.035    14.058    
    SLICE_X112Y128       FDCE (Setup_fdce_C_D)        0.109    14.167    channelSelectorClock/clockDividerInt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 channelSelectorClock/clockDividerInt_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channelSelectorClock/clockDividerInt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 1.724ns (55.900%)  route 1.360ns (44.100%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.613ns = ( 13.613 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.039     6.113    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X113Y126       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDCE (Prop_fdce_C_Q)         0.456     6.569 r  channelSelectorClock/clockDividerInt_reg[0]_C/Q
                         net (fo=3, routed)           0.816     7.385    channelSelectorClock/clockDividerInt_reg[0]_C_n_0
    SLICE_X113Y125       LUT3 (Prop_lut3_I2_O)        0.124     7.509 r  channelSelectorClock/clockDividerInt[4]_i_2__0/O
                         net (fo=1, routed)           0.544     8.053    channelSelectorClock/clockDividerInt[4]_i_2__0_n_0
    SLICE_X112Y125       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.648 r  channelSelectorClock/clockDividerInt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.648    channelSelectorClock/clockDividerInt_reg[4]_i_1__0_n_0
    SLICE_X112Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.765 r  channelSelectorClock/clockDividerInt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.765    channelSelectorClock/clockDividerInt_reg[8]_i_1__0_n_0
    SLICE_X112Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.882 r  channelSelectorClock/clockDividerInt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.882    channelSelectorClock/clockDividerInt_reg[12]_i_1__0_n_0
    SLICE_X112Y128       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.197 r  channelSelectorClock/clockDividerInt_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.197    channelSelectorClock/clockDividerInt_reg[16]_i_1__0_n_4
    SLICE_X112Y128       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.848    13.613    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y128       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[16]/C
                         clock pessimism              0.481    14.094    
                         clock uncertainty           -0.035    14.058    
    SLICE_X112Y128       FDCE (Setup_fdce_C_D)        0.109    14.167    channelSelectorClock/clockDividerInt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  4.971    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 1.627ns (55.235%)  route 1.319ns (44.765%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.610ns = ( 13.610 - 8.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.035     6.109    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X109Y124       FDPE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDPE (Prop_fdpe_C_Q)         0.456     6.565 r  pulser/buttonPulserClock/clockDividerInt_reg[0]_P/Q
                         net (fo=3, routed)           0.827     7.392    pulser/buttonPulserClock/clockDividerInt_reg[0]_P_n_0
    SLICE_X109Y124       LUT3 (Prop_lut3_I0_O)        0.124     7.516 r  pulser/buttonPulserClock/clockDividerInt[4]_i_2/O
                         net (fo=1, routed)           0.482     7.998    pulser/buttonPulserClock/clockDividerInt[0]
    SLICE_X110Y123       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.578 r  pulser/buttonPulserClock/clockDividerInt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.578    pulser/buttonPulserClock/clockDividerInt_reg[4]_i_1_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.692 r  pulser/buttonPulserClock/clockDividerInt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.701    pulser/buttonPulserClock/clockDividerInt_reg[8]_i_1_n_0
    SLICE_X110Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.815 r  pulser/buttonPulserClock/clockDividerInt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.815    pulser/buttonPulserClock/clockDividerInt_reg[12]_i_1_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.054 r  pulser/buttonPulserClock/clockDividerInt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.054    pulser/buttonPulserClock/p_2_in[15]
    SLICE_X110Y126       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.845    13.610    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y126       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[15]/C
                         clock pessimism              0.441    14.051    
                         clock uncertainty           -0.035    14.015    
    SLICE_X110Y126       FDCE (Setup_fdce_C_D)        0.062    14.077    pulser/buttonPulserClock/clockDividerInt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.077    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 1.611ns (54.991%)  route 1.319ns (45.009%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.610ns = ( 13.610 - 8.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.035     6.109    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X109Y124       FDPE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDPE (Prop_fdpe_C_Q)         0.456     6.565 r  pulser/buttonPulserClock/clockDividerInt_reg[0]_P/Q
                         net (fo=3, routed)           0.827     7.392    pulser/buttonPulserClock/clockDividerInt_reg[0]_P_n_0
    SLICE_X109Y124       LUT3 (Prop_lut3_I0_O)        0.124     7.516 r  pulser/buttonPulserClock/clockDividerInt[4]_i_2/O
                         net (fo=1, routed)           0.482     7.998    pulser/buttonPulserClock/clockDividerInt[0]
    SLICE_X110Y123       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.578 r  pulser/buttonPulserClock/clockDividerInt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.578    pulser/buttonPulserClock/clockDividerInt_reg[4]_i_1_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.692 r  pulser/buttonPulserClock/clockDividerInt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.701    pulser/buttonPulserClock/clockDividerInt_reg[8]_i_1_n_0
    SLICE_X110Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.815 r  pulser/buttonPulserClock/clockDividerInt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.815    pulser/buttonPulserClock/clockDividerInt_reg[12]_i_1_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.038 r  pulser/buttonPulserClock/clockDividerInt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.038    pulser/buttonPulserClock/p_2_in[13]
    SLICE_X110Y126       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.845    13.610    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y126       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[13]/C
                         clock pessimism              0.441    14.051    
                         clock uncertainty           -0.035    14.015    
    SLICE_X110Y126       FDCE (Setup_fdce_C_D)        0.062    14.077    pulser/buttonPulserClock/clockDividerInt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.077    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 1.608ns (54.944%)  route 1.319ns (45.056%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 13.608 - 8.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.035     6.109    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X109Y124       FDPE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDPE (Prop_fdpe_C_Q)         0.456     6.565 r  pulser/buttonPulserClock/clockDividerInt_reg[0]_P/Q
                         net (fo=3, routed)           0.827     7.392    pulser/buttonPulserClock/clockDividerInt_reg[0]_P_n_0
    SLICE_X109Y124       LUT3 (Prop_lut3_I0_O)        0.124     7.516 r  pulser/buttonPulserClock/clockDividerInt[4]_i_2/O
                         net (fo=1, routed)           0.482     7.998    pulser/buttonPulserClock/clockDividerInt[0]
    SLICE_X110Y123       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.578 r  pulser/buttonPulserClock/clockDividerInt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.578    pulser/buttonPulserClock/clockDividerInt_reg[4]_i_1_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.692 r  pulser/buttonPulserClock/clockDividerInt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.701    pulser/buttonPulserClock/clockDividerInt_reg[8]_i_1_n_0
    SLICE_X110Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.035 r  pulser/buttonPulserClock/clockDividerInt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.035    pulser/buttonPulserClock/p_2_in[10]
    SLICE_X110Y125       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.843    13.608    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y125       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[10]/C
                         clock pessimism              0.441    14.049    
                         clock uncertainty           -0.035    14.013    
    SLICE_X110Y125       FDCE (Setup_fdce_C_D)        0.062    14.075    pulser/buttonPulserClock/clockDividerInt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.075    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 channelSelectorClock/clockDividerInt_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channelSelectorClock/clockDividerInt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 1.648ns (54.786%)  route 1.360ns (45.214%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.613ns = ( 13.613 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.039     6.113    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X113Y126       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDCE (Prop_fdce_C_Q)         0.456     6.569 r  channelSelectorClock/clockDividerInt_reg[0]_C/Q
                         net (fo=3, routed)           0.816     7.385    channelSelectorClock/clockDividerInt_reg[0]_C_n_0
    SLICE_X113Y125       LUT3 (Prop_lut3_I2_O)        0.124     7.509 r  channelSelectorClock/clockDividerInt[4]_i_2__0/O
                         net (fo=1, routed)           0.544     8.053    channelSelectorClock/clockDividerInt[4]_i_2__0_n_0
    SLICE_X112Y125       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.648 r  channelSelectorClock/clockDividerInt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.648    channelSelectorClock/clockDividerInt_reg[4]_i_1__0_n_0
    SLICE_X112Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.765 r  channelSelectorClock/clockDividerInt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.765    channelSelectorClock/clockDividerInt_reg[8]_i_1__0_n_0
    SLICE_X112Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.882 r  channelSelectorClock/clockDividerInt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.882    channelSelectorClock/clockDividerInt_reg[12]_i_1__0_n_0
    SLICE_X112Y128       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.121 r  channelSelectorClock/clockDividerInt_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.121    channelSelectorClock/clockDividerInt_reg[16]_i_1__0_n_5
    SLICE_X112Y128       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.848    13.613    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y128       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[15]/C
                         clock pessimism              0.481    14.094    
                         clock uncertainty           -0.035    14.058    
    SLICE_X112Y128       FDCE (Setup_fdce_C_D)        0.109    14.167    channelSelectorClock/clockDividerInt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 1.587ns (54.619%)  route 1.319ns (45.381%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 13.608 - 8.000 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.035     6.109    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X109Y124       FDPE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDPE (Prop_fdpe_C_Q)         0.456     6.565 r  pulser/buttonPulserClock/clockDividerInt_reg[0]_P/Q
                         net (fo=3, routed)           0.827     7.392    pulser/buttonPulserClock/clockDividerInt_reg[0]_P_n_0
    SLICE_X109Y124       LUT3 (Prop_lut3_I0_O)        0.124     7.516 r  pulser/buttonPulserClock/clockDividerInt[4]_i_2/O
                         net (fo=1, routed)           0.482     7.998    pulser/buttonPulserClock/clockDividerInt[0]
    SLICE_X110Y123       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.578 r  pulser/buttonPulserClock/clockDividerInt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.578    pulser/buttonPulserClock/clockDividerInt_reg[4]_i_1_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.692 r  pulser/buttonPulserClock/clockDividerInt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.701    pulser/buttonPulserClock/clockDividerInt_reg[8]_i_1_n_0
    SLICE_X110Y125       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.014 r  pulser/buttonPulserClock/clockDividerInt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.014    pulser/buttonPulserClock/p_2_in[12]
    SLICE_X110Y125       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.843    13.608    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y125       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[12]/C
                         clock pessimism              0.441    14.049    
                         clock uncertainty           -0.035    14.013    
    SLICE_X110Y125       FDCE (Setup_fdce_C_D)        0.062    14.075    pulser/buttonPulserClock/clockDividerInt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.075    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 channelSelectorClock/clockDividerInt_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channelSelectorClock/clockDividerInt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 1.628ns (54.483%)  route 1.360ns (45.517%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.613ns = ( 13.613 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.039     6.113    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X113Y126       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDCE (Prop_fdce_C_Q)         0.456     6.569 r  channelSelectorClock/clockDividerInt_reg[0]_C/Q
                         net (fo=3, routed)           0.816     7.385    channelSelectorClock/clockDividerInt_reg[0]_C_n_0
    SLICE_X113Y125       LUT3 (Prop_lut3_I2_O)        0.124     7.509 r  channelSelectorClock/clockDividerInt[4]_i_2__0/O
                         net (fo=1, routed)           0.544     8.053    channelSelectorClock/clockDividerInt[4]_i_2__0_n_0
    SLICE_X112Y125       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.648 r  channelSelectorClock/clockDividerInt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.648    channelSelectorClock/clockDividerInt_reg[4]_i_1__0_n_0
    SLICE_X112Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.765 r  channelSelectorClock/clockDividerInt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.765    channelSelectorClock/clockDividerInt_reg[8]_i_1__0_n_0
    SLICE_X112Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.882 r  channelSelectorClock/clockDividerInt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.882    channelSelectorClock/clockDividerInt_reg[12]_i_1__0_n_0
    SLICE_X112Y128       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.101 r  channelSelectorClock/clockDividerInt_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.101    channelSelectorClock/clockDividerInt_reg[16]_i_1__0_n_7
    SLICE_X112Y128       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.848    13.613    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y128       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[13]/C
                         clock pessimism              0.481    14.094    
                         clock uncertainty           -0.035    14.058    
    SLICE_X112Y128       FDCE (Setup_fdce_C_D)        0.109    14.167    channelSelectorClock/clockDividerInt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  5.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 channelSelectorClock/clockDividerInt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channelSelectorClock/clockDividerInt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.706     1.793    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y126       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDCE (Prop_fdce_C_Q)         0.164     1.957 r  channelSelectorClock/clockDividerInt_reg[7]/Q
                         net (fo=2, routed)           0.125     2.082    channelSelectorClock/clockDividerInt_reg_n_0_[7]
    SLICE_X112Y126       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.192 r  channelSelectorClock/clockDividerInt_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.192    channelSelectorClock/clockDividerInt_reg[8]_i_1__0_n_5
    SLICE_X112Y126       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.979     2.321    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y126       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[7]/C
                         clock pessimism             -0.529     1.793    
    SLICE_X112Y126       FDCE (Hold_fdce_C_D)         0.134     1.927    channelSelectorClock/clockDividerInt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 channelSelectorClock/clockDividerInt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channelSelectorClock/clockDividerInt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.708     1.795    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y127       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDCE (Prop_fdce_C_Q)         0.164     1.959 r  channelSelectorClock/clockDividerInt_reg[11]/Q
                         net (fo=2, routed)           0.127     2.085    channelSelectorClock/clockDividerInt_reg_n_0_[11]
    SLICE_X112Y127       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.195 r  channelSelectorClock/clockDividerInt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.195    channelSelectorClock/clockDividerInt_reg[12]_i_1__0_n_5
    SLICE_X112Y127       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.981     2.323    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y127       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[11]/C
                         clock pessimism             -0.529     1.795    
    SLICE_X112Y127       FDCE (Hold_fdce_C_D)         0.134     1.929    channelSelectorClock/clockDividerInt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 channelSelectorClock/clockDividerInt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channelSelectorClock/clockDividerInt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.705     1.792    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y125       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDCE (Prop_fdce_C_Q)         0.164     1.956 r  channelSelectorClock/clockDividerInt_reg[3]/Q
                         net (fo=2, routed)           0.127     2.082    channelSelectorClock/clockDividerInt_reg_n_0_[3]
    SLICE_X112Y125       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.192 r  channelSelectorClock/clockDividerInt_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.192    channelSelectorClock/clockDividerInt_reg[4]_i_1__0_n_5
    SLICE_X112Y125       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.978     2.320    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y125       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[3]/C
                         clock pessimism             -0.529     1.792    
    SLICE_X112Y125       FDCE (Hold_fdce_C_D)         0.134     1.926    channelSelectorClock/clockDividerInt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 channelSelectorClock/clockDividerInt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channelSelectorClock/clockDividerInt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.708     1.795    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y128       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDCE (Prop_fdce_C_Q)         0.164     1.959 r  channelSelectorClock/clockDividerInt_reg[15]/Q
                         net (fo=2, routed)           0.127     2.085    channelSelectorClock/clockDividerInt_reg_n_0_[15]
    SLICE_X112Y128       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.195 r  channelSelectorClock/clockDividerInt_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.195    channelSelectorClock/clockDividerInt_reg[16]_i_1__0_n_5
    SLICE_X112Y128       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.982     2.324    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y128       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[15]/C
                         clock pessimism             -0.530     1.795    
    SLICE_X112Y128       FDCE (Hold_fdce_C_D)         0.134     1.929    channelSelectorClock/clockDividerInt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 channelSelectorClock/clockDividerInt_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channelSelectorClock/clockDividerInt_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.705     1.792    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X113Y125       FDPE                                         r  channelSelectorClock/clockDividerInt_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.141     1.933 f  channelSelectorClock/clockDividerInt_reg[0]_P/Q
                         net (fo=3, routed)           0.179     2.112    channelSelectorClock/clockDividerInt_reg[0]_P_n_0
    SLICE_X113Y125       LUT3 (Prop_lut3_I2_O)        0.045     2.157 r  channelSelectorClock/clockDividerInt[0]_C_i_1__0/O
                         net (fo=2, routed)           0.000     2.157    channelSelectorClock/clockDividerInt[0]_C_i_1__0_n_0
    SLICE_X113Y125       FDPE                                         r  channelSelectorClock/clockDividerInt_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.978     2.320    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X113Y125       FDPE                                         r  channelSelectorClock/clockDividerInt_reg[0]_P/C
                         clock pessimism             -0.529     1.792    
    SLICE_X113Y125       FDPE (Hold_fdpe_C_D)         0.091     1.883    channelSelectorClock/clockDividerInt_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.705     1.792    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y124       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y124       FDCE (Prop_fdce_C_Q)         0.141     1.933 r  pulser/buttonPulserClock/clockDividerInt_reg[7]/Q
                         net (fo=2, routed)           0.133     2.065    pulser/buttonPulserClock/clockDividerInt[7]
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.176 r  pulser/buttonPulserClock/clockDividerInt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.176    pulser/buttonPulserClock/p_2_in[7]
    SLICE_X110Y124       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.978     2.320    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y124       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[7]/C
                         clock pessimism             -0.529     1.792    
    SLICE_X110Y124       FDCE (Hold_fdce_C_D)         0.105     1.897    pulser/buttonPulserClock/clockDividerInt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.706     1.793    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y126       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDCE (Prop_fdce_C_Q)         0.141     1.934 r  pulser/buttonPulserClock/clockDividerInt_reg[15]/Q
                         net (fo=2, routed)           0.134     2.067    pulser/buttonPulserClock/clockDividerInt[15]
    SLICE_X110Y126       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.178 r  pulser/buttonPulserClock/clockDividerInt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.178    pulser/buttonPulserClock/p_2_in[15]
    SLICE_X110Y126       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.979     2.321    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y126       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[15]/C
                         clock pessimism             -0.529     1.793    
    SLICE_X110Y126       FDCE (Hold_fdce_C_D)         0.105     1.898    pulser/buttonPulserClock/clockDividerInt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.706     1.793    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y123       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDCE (Prop_fdce_C_Q)         0.141     1.934 r  pulser/buttonPulserClock/clockDividerInt_reg[3]/Q
                         net (fo=2, routed)           0.134     2.067    pulser/buttonPulserClock/clockDividerInt[3]
    SLICE_X110Y123       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.178 r  pulser/buttonPulserClock/clockDividerInt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.178    pulser/buttonPulserClock/p_2_in[3]
    SLICE_X110Y123       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.979     2.321    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y123       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[3]/C
                         clock pessimism             -0.529     1.793    
    SLICE_X110Y123       FDCE (Hold_fdce_C_D)         0.105     1.898    pulser/buttonPulserClock/clockDividerInt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.705     1.792    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y125       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDCE (Prop_fdce_C_Q)         0.141     1.933 r  pulser/buttonPulserClock/clockDividerInt_reg[11]/Q
                         net (fo=2, routed)           0.134     2.066    pulser/buttonPulserClock/clockDividerInt[11]
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.177 r  pulser/buttonPulserClock/clockDividerInt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.177    pulser/buttonPulserClock/p_2_in[11]
    SLICE_X110Y125       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.978     2.320    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y125       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[11]/C
                         clock pessimism             -0.529     1.792    
    SLICE_X110Y125       FDCE (Hold_fdce_C_D)         0.105     1.897    pulser/buttonPulserClock/clockDividerInt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.056%)  route 0.218ns (53.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.705     1.792    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X111Y124       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDCE (Prop_fdce_C_Q)         0.141     1.933 f  pulser/buttonPulserClock/clockDividerInt_reg[0]_C/Q
                         net (fo=3, routed)           0.218     2.150    pulser/buttonPulserClock/clockDividerInt_reg[0]_C_n_0
    SLICE_X109Y124       LUT3 (Prop_lut3_I0_O)        0.045     2.195 r  pulser/buttonPulserClock/clockDividerInt[0]_C_i_1/O
                         net (fo=2, routed)           0.000     2.195    pulser/buttonPulserClock/p_2_in[0]
    SLICE_X109Y124       FDPE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.975     2.317    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X109Y124       FDPE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[0]_P/C
                         clock pessimism             -0.494     1.824    
    SLICE_X109Y124       FDPE (Hold_fdpe_C_D)         0.091     1.915    pulser/buttonPulserClock/clockDividerInt_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y126  channelSelectorClock/clockDividerInt_reg[0]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X113Y125  channelSelectorClock/clockDividerInt_reg[0]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y127  channelSelectorClock/clockDividerInt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y127  channelSelectorClock/clockDividerInt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y127  channelSelectorClock/clockDividerInt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y128  channelSelectorClock/clockDividerInt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y128  channelSelectorClock/clockDividerInt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y128  channelSelectorClock/clockDividerInt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y128  channelSelectorClock/clockDividerInt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y128  channelSelectorClock/clockDividerInt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y128  channelSelectorClock/clockDividerInt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y128  channelSelectorClock/clockDividerInt_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y128  channelSelectorClock/clockDividerInt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y126  channelSelectorClock/clockDividerInt_reg[0]_C/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y127  channelSelectorClock/clockDividerInt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y127  channelSelectorClock/clockDividerInt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y127  channelSelectorClock/clockDividerInt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y127  channelSelectorClock/clockDividerInt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y127  channelSelectorClock/clockDividerInt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y126  channelSelectorClock/clockDividerInt_reg[0]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X113Y125  channelSelectorClock/clockDividerInt_reg[0]_P/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X113Y125  channelSelectorClock/clockDividerInt_reg[0]_P/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y127  channelSelectorClock/clockDividerInt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y127  channelSelectorClock/clockDividerInt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y127  channelSelectorClock/clockDividerInt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y125  channelSelectorClock/clockDividerInt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y125  channelSelectorClock/clockDividerInt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y125  channelSelectorClock/clockDividerInt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y125  channelSelectorClock/clockDividerInt_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.616ns (38.933%)  route 2.535ns (61.067%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 13.608 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.039     6.113    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y123       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDCE (Prop_fdce_C_Q)         0.456     6.569 f  pulser/buttonPulserClock/clockDividerInt_reg[4]/Q
                         net (fo=2, routed)           1.032     7.601    pulser/buttonPulserClock/clockDividerInt[4]
    SLICE_X111Y124       LUT3 (Prop_lut3_I0_O)        0.124     7.725 r  pulser/buttonPulserClock/clockDividerInt2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.725    pulser/buttonPulserClock/clockDividerInt2_carry_i_3_n_0
    SLICE_X111Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.275 r  pulser/buttonPulserClock/clockDividerInt2_carry/CO[3]
                         net (fo=1, routed)           0.009     8.284    pulser/buttonPulserClock/clockDividerInt2_carry_n_0
    SLICE_X111Y125       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.441 f  pulser/buttonPulserClock/clockDividerInt2_carry__0/CO[1]
                         net (fo=6, routed)           0.510     8.950    pulser/buttonPulserClock/clockDividerInt2_carry__0_n_2
    SLICE_X111Y126       LUT2 (Prop_lut2_I1_O)        0.329     9.279 f  pulser/buttonPulserClock/clockDividerInt[16]_i_2__0/O
                         net (fo=16, routed)          0.984    10.263    pulser/buttonPulserClock/clockDividerInt[16]_i_2__0_n_0
    SLICE_X110Y124       FDCE                                         f  pulser/buttonPulserClock/clockDividerInt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.843    13.608    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y124       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[5]/C
                         clock pessimism              0.481    14.089    
                         clock uncertainty           -0.035    14.053    
    SLICE_X110Y124       FDCE (Recov_fdce_C_CLR)     -0.405    13.648    pulser/buttonPulserClock/clockDividerInt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.616ns (38.933%)  route 2.535ns (61.067%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 13.608 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.039     6.113    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y123       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDCE (Prop_fdce_C_Q)         0.456     6.569 f  pulser/buttonPulserClock/clockDividerInt_reg[4]/Q
                         net (fo=2, routed)           1.032     7.601    pulser/buttonPulserClock/clockDividerInt[4]
    SLICE_X111Y124       LUT3 (Prop_lut3_I0_O)        0.124     7.725 r  pulser/buttonPulserClock/clockDividerInt2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.725    pulser/buttonPulserClock/clockDividerInt2_carry_i_3_n_0
    SLICE_X111Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.275 r  pulser/buttonPulserClock/clockDividerInt2_carry/CO[3]
                         net (fo=1, routed)           0.009     8.284    pulser/buttonPulserClock/clockDividerInt2_carry_n_0
    SLICE_X111Y125       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.441 f  pulser/buttonPulserClock/clockDividerInt2_carry__0/CO[1]
                         net (fo=6, routed)           0.510     8.950    pulser/buttonPulserClock/clockDividerInt2_carry__0_n_2
    SLICE_X111Y126       LUT2 (Prop_lut2_I1_O)        0.329     9.279 f  pulser/buttonPulserClock/clockDividerInt[16]_i_2__0/O
                         net (fo=16, routed)          0.984    10.263    pulser/buttonPulserClock/clockDividerInt[16]_i_2__0_n_0
    SLICE_X110Y124       FDCE                                         f  pulser/buttonPulserClock/clockDividerInt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.843    13.608    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y124       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[6]/C
                         clock pessimism              0.481    14.089    
                         clock uncertainty           -0.035    14.053    
    SLICE_X110Y124       FDCE (Recov_fdce_C_CLR)     -0.405    13.648    pulser/buttonPulserClock/clockDividerInt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.616ns (38.933%)  route 2.535ns (61.067%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 13.608 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.039     6.113    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y123       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDCE (Prop_fdce_C_Q)         0.456     6.569 f  pulser/buttonPulserClock/clockDividerInt_reg[4]/Q
                         net (fo=2, routed)           1.032     7.601    pulser/buttonPulserClock/clockDividerInt[4]
    SLICE_X111Y124       LUT3 (Prop_lut3_I0_O)        0.124     7.725 r  pulser/buttonPulserClock/clockDividerInt2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.725    pulser/buttonPulserClock/clockDividerInt2_carry_i_3_n_0
    SLICE_X111Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.275 r  pulser/buttonPulserClock/clockDividerInt2_carry/CO[3]
                         net (fo=1, routed)           0.009     8.284    pulser/buttonPulserClock/clockDividerInt2_carry_n_0
    SLICE_X111Y125       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.441 f  pulser/buttonPulserClock/clockDividerInt2_carry__0/CO[1]
                         net (fo=6, routed)           0.510     8.950    pulser/buttonPulserClock/clockDividerInt2_carry__0_n_2
    SLICE_X111Y126       LUT2 (Prop_lut2_I1_O)        0.329     9.279 f  pulser/buttonPulserClock/clockDividerInt[16]_i_2__0/O
                         net (fo=16, routed)          0.984    10.263    pulser/buttonPulserClock/clockDividerInt[16]_i_2__0_n_0
    SLICE_X110Y124       FDCE                                         f  pulser/buttonPulserClock/clockDividerInt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.843    13.608    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y124       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[7]/C
                         clock pessimism              0.481    14.089    
                         clock uncertainty           -0.035    14.053    
    SLICE_X110Y124       FDCE (Recov_fdce_C_CLR)     -0.405    13.648    pulser/buttonPulserClock/clockDividerInt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.616ns (38.933%)  route 2.535ns (61.067%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 13.608 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.039     6.113    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y123       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDCE (Prop_fdce_C_Q)         0.456     6.569 f  pulser/buttonPulserClock/clockDividerInt_reg[4]/Q
                         net (fo=2, routed)           1.032     7.601    pulser/buttonPulserClock/clockDividerInt[4]
    SLICE_X111Y124       LUT3 (Prop_lut3_I0_O)        0.124     7.725 r  pulser/buttonPulserClock/clockDividerInt2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.725    pulser/buttonPulserClock/clockDividerInt2_carry_i_3_n_0
    SLICE_X111Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.275 r  pulser/buttonPulserClock/clockDividerInt2_carry/CO[3]
                         net (fo=1, routed)           0.009     8.284    pulser/buttonPulserClock/clockDividerInt2_carry_n_0
    SLICE_X111Y125       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.441 f  pulser/buttonPulserClock/clockDividerInt2_carry__0/CO[1]
                         net (fo=6, routed)           0.510     8.950    pulser/buttonPulserClock/clockDividerInt2_carry__0_n_2
    SLICE_X111Y126       LUT2 (Prop_lut2_I1_O)        0.329     9.279 f  pulser/buttonPulserClock/clockDividerInt[16]_i_2__0/O
                         net (fo=16, routed)          0.984    10.263    pulser/buttonPulserClock/clockDividerInt[16]_i_2__0_n_0
    SLICE_X110Y124       FDCE                                         f  pulser/buttonPulserClock/clockDividerInt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.843    13.608    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y124       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[8]/C
                         clock pessimism              0.481    14.089    
                         clock uncertainty           -0.035    14.053    
    SLICE_X110Y124       FDCE (Recov_fdce_C_CLR)     -0.405    13.648    pulser/buttonPulserClock/clockDividerInt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.648    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 1.616ns (40.277%)  route 2.396ns (59.723%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.610ns = ( 13.610 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.039     6.113    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y123       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDCE (Prop_fdce_C_Q)         0.456     6.569 f  pulser/buttonPulserClock/clockDividerInt_reg[4]/Q
                         net (fo=2, routed)           1.032     7.601    pulser/buttonPulserClock/clockDividerInt[4]
    SLICE_X111Y124       LUT3 (Prop_lut3_I0_O)        0.124     7.725 r  pulser/buttonPulserClock/clockDividerInt2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.725    pulser/buttonPulserClock/clockDividerInt2_carry_i_3_n_0
    SLICE_X111Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.275 r  pulser/buttonPulserClock/clockDividerInt2_carry/CO[3]
                         net (fo=1, routed)           0.009     8.284    pulser/buttonPulserClock/clockDividerInt2_carry_n_0
    SLICE_X111Y125       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.441 f  pulser/buttonPulserClock/clockDividerInt2_carry__0/CO[1]
                         net (fo=6, routed)           0.510     8.950    pulser/buttonPulserClock/clockDividerInt2_carry__0_n_2
    SLICE_X111Y126       LUT2 (Prop_lut2_I1_O)        0.329     9.279 f  pulser/buttonPulserClock/clockDividerInt[16]_i_2__0/O
                         net (fo=16, routed)          0.846    10.125    pulser/buttonPulserClock/clockDividerInt[16]_i_2__0_n_0
    SLICE_X110Y123       FDCE                                         f  pulser/buttonPulserClock/clockDividerInt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.845    13.610    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y123       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[1]/C
                         clock pessimism              0.503    14.113    
                         clock uncertainty           -0.035    14.077    
    SLICE_X110Y123       FDCE (Recov_fdce_C_CLR)     -0.405    13.672    pulser/buttonPulserClock/clockDividerInt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.672    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 1.616ns (40.277%)  route 2.396ns (59.723%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.610ns = ( 13.610 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.039     6.113    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y123       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDCE (Prop_fdce_C_Q)         0.456     6.569 f  pulser/buttonPulserClock/clockDividerInt_reg[4]/Q
                         net (fo=2, routed)           1.032     7.601    pulser/buttonPulserClock/clockDividerInt[4]
    SLICE_X111Y124       LUT3 (Prop_lut3_I0_O)        0.124     7.725 r  pulser/buttonPulserClock/clockDividerInt2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.725    pulser/buttonPulserClock/clockDividerInt2_carry_i_3_n_0
    SLICE_X111Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.275 r  pulser/buttonPulserClock/clockDividerInt2_carry/CO[3]
                         net (fo=1, routed)           0.009     8.284    pulser/buttonPulserClock/clockDividerInt2_carry_n_0
    SLICE_X111Y125       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.441 f  pulser/buttonPulserClock/clockDividerInt2_carry__0/CO[1]
                         net (fo=6, routed)           0.510     8.950    pulser/buttonPulserClock/clockDividerInt2_carry__0_n_2
    SLICE_X111Y126       LUT2 (Prop_lut2_I1_O)        0.329     9.279 f  pulser/buttonPulserClock/clockDividerInt[16]_i_2__0/O
                         net (fo=16, routed)          0.846    10.125    pulser/buttonPulserClock/clockDividerInt[16]_i_2__0_n_0
    SLICE_X110Y123       FDCE                                         f  pulser/buttonPulserClock/clockDividerInt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.845    13.610    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y123       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[2]/C
                         clock pessimism              0.503    14.113    
                         clock uncertainty           -0.035    14.077    
    SLICE_X110Y123       FDCE (Recov_fdce_C_CLR)     -0.405    13.672    pulser/buttonPulserClock/clockDividerInt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.672    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 1.616ns (40.277%)  route 2.396ns (59.723%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.610ns = ( 13.610 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.039     6.113    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y123       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDCE (Prop_fdce_C_Q)         0.456     6.569 f  pulser/buttonPulserClock/clockDividerInt_reg[4]/Q
                         net (fo=2, routed)           1.032     7.601    pulser/buttonPulserClock/clockDividerInt[4]
    SLICE_X111Y124       LUT3 (Prop_lut3_I0_O)        0.124     7.725 r  pulser/buttonPulserClock/clockDividerInt2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.725    pulser/buttonPulserClock/clockDividerInt2_carry_i_3_n_0
    SLICE_X111Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.275 r  pulser/buttonPulserClock/clockDividerInt2_carry/CO[3]
                         net (fo=1, routed)           0.009     8.284    pulser/buttonPulserClock/clockDividerInt2_carry_n_0
    SLICE_X111Y125       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.441 f  pulser/buttonPulserClock/clockDividerInt2_carry__0/CO[1]
                         net (fo=6, routed)           0.510     8.950    pulser/buttonPulserClock/clockDividerInt2_carry__0_n_2
    SLICE_X111Y126       LUT2 (Prop_lut2_I1_O)        0.329     9.279 f  pulser/buttonPulserClock/clockDividerInt[16]_i_2__0/O
                         net (fo=16, routed)          0.846    10.125    pulser/buttonPulserClock/clockDividerInt[16]_i_2__0_n_0
    SLICE_X110Y123       FDCE                                         f  pulser/buttonPulserClock/clockDividerInt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.845    13.610    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y123       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[3]/C
                         clock pessimism              0.503    14.113    
                         clock uncertainty           -0.035    14.077    
    SLICE_X110Y123       FDCE (Recov_fdce_C_CLR)     -0.405    13.672    pulser/buttonPulserClock/clockDividerInt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.672    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 1.616ns (40.277%)  route 2.396ns (59.723%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.610ns = ( 13.610 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.039     6.113    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y123       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDCE (Prop_fdce_C_Q)         0.456     6.569 f  pulser/buttonPulserClock/clockDividerInt_reg[4]/Q
                         net (fo=2, routed)           1.032     7.601    pulser/buttonPulserClock/clockDividerInt[4]
    SLICE_X111Y124       LUT3 (Prop_lut3_I0_O)        0.124     7.725 r  pulser/buttonPulserClock/clockDividerInt2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.725    pulser/buttonPulserClock/clockDividerInt2_carry_i_3_n_0
    SLICE_X111Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.275 r  pulser/buttonPulserClock/clockDividerInt2_carry/CO[3]
                         net (fo=1, routed)           0.009     8.284    pulser/buttonPulserClock/clockDividerInt2_carry_n_0
    SLICE_X111Y125       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.441 f  pulser/buttonPulserClock/clockDividerInt2_carry__0/CO[1]
                         net (fo=6, routed)           0.510     8.950    pulser/buttonPulserClock/clockDividerInt2_carry__0_n_2
    SLICE_X111Y126       LUT2 (Prop_lut2_I1_O)        0.329     9.279 f  pulser/buttonPulserClock/clockDividerInt[16]_i_2__0/O
                         net (fo=16, routed)          0.846    10.125    pulser/buttonPulserClock/clockDividerInt[16]_i_2__0_n_0
    SLICE_X110Y123       FDCE                                         f  pulser/buttonPulserClock/clockDividerInt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.845    13.610    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y123       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[4]/C
                         clock pessimism              0.503    14.113    
                         clock uncertainty           -0.035    14.077    
    SLICE_X110Y123       FDCE (Recov_fdce_C_CLR)     -0.405    13.672    pulser/buttonPulserClock/clockDividerInt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.672    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.616ns (42.221%)  route 2.212ns (57.779%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 13.608 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.039     6.113    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y123       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDCE (Prop_fdce_C_Q)         0.456     6.569 f  pulser/buttonPulserClock/clockDividerInt_reg[4]/Q
                         net (fo=2, routed)           1.032     7.601    pulser/buttonPulserClock/clockDividerInt[4]
    SLICE_X111Y124       LUT3 (Prop_lut3_I0_O)        0.124     7.725 r  pulser/buttonPulserClock/clockDividerInt2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.725    pulser/buttonPulserClock/clockDividerInt2_carry_i_3_n_0
    SLICE_X111Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.275 r  pulser/buttonPulserClock/clockDividerInt2_carry/CO[3]
                         net (fo=1, routed)           0.009     8.284    pulser/buttonPulserClock/clockDividerInt2_carry_n_0
    SLICE_X111Y125       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.441 f  pulser/buttonPulserClock/clockDividerInt2_carry__0/CO[1]
                         net (fo=6, routed)           0.510     8.950    pulser/buttonPulserClock/clockDividerInt2_carry__0_n_2
    SLICE_X111Y126       LUT2 (Prop_lut2_I1_O)        0.329     9.279 f  pulser/buttonPulserClock/clockDividerInt[16]_i_2__0/O
                         net (fo=16, routed)          0.661     9.940    pulser/buttonPulserClock/clockDividerInt[16]_i_2__0_n_0
    SLICE_X110Y125       FDCE                                         f  pulser/buttonPulserClock/clockDividerInt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.843    13.608    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y125       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[10]/C
                         clock pessimism              0.441    14.049    
                         clock uncertainty           -0.035    14.013    
    SLICE_X110Y125       FDCE (Recov_fdce_C_CLR)     -0.405    13.608    pulser/buttonPulserClock/clockDividerInt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.608    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.616ns (42.221%)  route 2.212ns (57.779%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 13.608 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.039     6.113    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y123       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y123       FDCE (Prop_fdce_C_Q)         0.456     6.569 f  pulser/buttonPulserClock/clockDividerInt_reg[4]/Q
                         net (fo=2, routed)           1.032     7.601    pulser/buttonPulserClock/clockDividerInt[4]
    SLICE_X111Y124       LUT3 (Prop_lut3_I0_O)        0.124     7.725 r  pulser/buttonPulserClock/clockDividerInt2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.725    pulser/buttonPulserClock/clockDividerInt2_carry_i_3_n_0
    SLICE_X111Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.275 r  pulser/buttonPulserClock/clockDividerInt2_carry/CO[3]
                         net (fo=1, routed)           0.009     8.284    pulser/buttonPulserClock/clockDividerInt2_carry_n_0
    SLICE_X111Y125       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.441 f  pulser/buttonPulserClock/clockDividerInt2_carry__0/CO[1]
                         net (fo=6, routed)           0.510     8.950    pulser/buttonPulserClock/clockDividerInt2_carry__0_n_2
    SLICE_X111Y126       LUT2 (Prop_lut2_I1_O)        0.329     9.279 f  pulser/buttonPulserClock/clockDividerInt[16]_i_2__0/O
                         net (fo=16, routed)          0.661     9.940    pulser/buttonPulserClock/clockDividerInt[16]_i_2__0_n_0
    SLICE_X110Y125       FDCE                                         f  pulser/buttonPulserClock/clockDividerInt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.843    13.608    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y125       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[11]/C
                         clock pessimism              0.441    14.049    
                         clock uncertainty           -0.035    14.013    
    SLICE_X110Y125       FDCE (Recov_fdce_C_CLR)     -0.405    13.608    pulser/buttonPulserClock/clockDividerInt_reg[11]
  -------------------------------------------------------------------
                         required time                         13.608    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  3.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.460ns (50.388%)  route 0.453ns (49.612%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.705     1.792    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y124       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y124       FDCE (Prop_fdce_C_Q)         0.141     1.933 f  pulser/buttonPulserClock/clockDividerInt_reg[6]/Q
                         net (fo=2, routed)           0.063     1.996    pulser/buttonPulserClock/clockDividerInt[6]
    SLICE_X111Y124       LUT3 (Prop_lut3_I2_O)        0.045     2.041 r  pulser/buttonPulserClock/clockDividerInt2_carry_i_2/O
                         net (fo=1, routed)           0.000     2.041    pulser/buttonPulserClock/clockDividerInt2_carry_i_2_n_0
    SLICE_X111Y124       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.156 r  pulser/buttonPulserClock/clockDividerInt2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.165    pulser/buttonPulserClock/clockDividerInt2_carry_n_0
    SLICE_X111Y125       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.210 f  pulser/buttonPulserClock/clockDividerInt2_carry__0/CO[1]
                         net (fo=6, routed)           0.193     2.402    pulser/buttonPulserClock/clockDividerInt2_carry__0_n_2
    SLICE_X111Y126       LUT2 (Prop_lut2_I1_O)        0.114     2.516 f  pulser/buttonPulserClock/clockDividerInt[16]_i_2__0/O
                         net (fo=16, routed)          0.188     2.704    pulser/buttonPulserClock/clockDividerInt[16]_i_2__0_n_0
    SLICE_X110Y126       FDCE                                         f  pulser/buttonPulserClock/clockDividerInt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.979     2.321    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y126       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[13]/C
                         clock pessimism             -0.494     1.828    
    SLICE_X110Y126       FDCE (Remov_fdce_C_CLR)     -0.092     1.736    pulser/buttonPulserClock/clockDividerInt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.460ns (50.388%)  route 0.453ns (49.612%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.705     1.792    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y124       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y124       FDCE (Prop_fdce_C_Q)         0.141     1.933 f  pulser/buttonPulserClock/clockDividerInt_reg[6]/Q
                         net (fo=2, routed)           0.063     1.996    pulser/buttonPulserClock/clockDividerInt[6]
    SLICE_X111Y124       LUT3 (Prop_lut3_I2_O)        0.045     2.041 r  pulser/buttonPulserClock/clockDividerInt2_carry_i_2/O
                         net (fo=1, routed)           0.000     2.041    pulser/buttonPulserClock/clockDividerInt2_carry_i_2_n_0
    SLICE_X111Y124       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.156 r  pulser/buttonPulserClock/clockDividerInt2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.165    pulser/buttonPulserClock/clockDividerInt2_carry_n_0
    SLICE_X111Y125       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.210 f  pulser/buttonPulserClock/clockDividerInt2_carry__0/CO[1]
                         net (fo=6, routed)           0.193     2.402    pulser/buttonPulserClock/clockDividerInt2_carry__0_n_2
    SLICE_X111Y126       LUT2 (Prop_lut2_I1_O)        0.114     2.516 f  pulser/buttonPulserClock/clockDividerInt[16]_i_2__0/O
                         net (fo=16, routed)          0.188     2.704    pulser/buttonPulserClock/clockDividerInt[16]_i_2__0_n_0
    SLICE_X110Y126       FDCE                                         f  pulser/buttonPulserClock/clockDividerInt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.979     2.321    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y126       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[14]/C
                         clock pessimism             -0.494     1.828    
    SLICE_X110Y126       FDCE (Remov_fdce_C_CLR)     -0.092     1.736    pulser/buttonPulserClock/clockDividerInt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.460ns (50.388%)  route 0.453ns (49.612%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.705     1.792    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y124       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y124       FDCE (Prop_fdce_C_Q)         0.141     1.933 f  pulser/buttonPulserClock/clockDividerInt_reg[6]/Q
                         net (fo=2, routed)           0.063     1.996    pulser/buttonPulserClock/clockDividerInt[6]
    SLICE_X111Y124       LUT3 (Prop_lut3_I2_O)        0.045     2.041 r  pulser/buttonPulserClock/clockDividerInt2_carry_i_2/O
                         net (fo=1, routed)           0.000     2.041    pulser/buttonPulserClock/clockDividerInt2_carry_i_2_n_0
    SLICE_X111Y124       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.156 r  pulser/buttonPulserClock/clockDividerInt2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.165    pulser/buttonPulserClock/clockDividerInt2_carry_n_0
    SLICE_X111Y125       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.210 f  pulser/buttonPulserClock/clockDividerInt2_carry__0/CO[1]
                         net (fo=6, routed)           0.193     2.402    pulser/buttonPulserClock/clockDividerInt2_carry__0_n_2
    SLICE_X111Y126       LUT2 (Prop_lut2_I1_O)        0.114     2.516 f  pulser/buttonPulserClock/clockDividerInt[16]_i_2__0/O
                         net (fo=16, routed)          0.188     2.704    pulser/buttonPulserClock/clockDividerInt[16]_i_2__0_n_0
    SLICE_X110Y126       FDCE                                         f  pulser/buttonPulserClock/clockDividerInt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.979     2.321    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y126       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[15]/C
                         clock pessimism             -0.494     1.828    
    SLICE_X110Y126       FDCE (Remov_fdce_C_CLR)     -0.092     1.736    pulser/buttonPulserClock/clockDividerInt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 pulser/buttonPulserClock/clockDividerInt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulser/buttonPulserClock/clockDividerInt_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.460ns (50.388%)  route 0.453ns (49.612%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.705     1.792    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y124       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y124       FDCE (Prop_fdce_C_Q)         0.141     1.933 f  pulser/buttonPulserClock/clockDividerInt_reg[6]/Q
                         net (fo=2, routed)           0.063     1.996    pulser/buttonPulserClock/clockDividerInt[6]
    SLICE_X111Y124       LUT3 (Prop_lut3_I2_O)        0.045     2.041 r  pulser/buttonPulserClock/clockDividerInt2_carry_i_2/O
                         net (fo=1, routed)           0.000     2.041    pulser/buttonPulserClock/clockDividerInt2_carry_i_2_n_0
    SLICE_X111Y124       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.156 r  pulser/buttonPulserClock/clockDividerInt2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.165    pulser/buttonPulserClock/clockDividerInt2_carry_n_0
    SLICE_X111Y125       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.210 f  pulser/buttonPulserClock/clockDividerInt2_carry__0/CO[1]
                         net (fo=6, routed)           0.193     2.402    pulser/buttonPulserClock/clockDividerInt2_carry__0_n_2
    SLICE_X111Y126       LUT2 (Prop_lut2_I1_O)        0.114     2.516 f  pulser/buttonPulserClock/clockDividerInt[16]_i_2__0/O
                         net (fo=16, routed)          0.188     2.704    pulser/buttonPulserClock/clockDividerInt[16]_i_2__0_n_0
    SLICE_X110Y126       FDCE                                         f  pulser/buttonPulserClock/clockDividerInt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.979     2.321    pulser/buttonPulserClock/sysclk_IBUF_BUFG
    SLICE_X110Y126       FDCE                                         r  pulser/buttonPulserClock/clockDividerInt_reg[16]/C
                         clock pessimism             -0.494     1.828    
    SLICE_X110Y126       FDCE (Remov_fdce_C_CLR)     -0.092     1.736    pulser/buttonPulserClock/clockDividerInt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 channelSelectorClock/clockDividerInt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channelSelectorClock/clockDividerInt_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.483ns (52.534%)  route 0.436ns (47.466%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.706     1.793    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y126       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDCE (Prop_fdce_C_Q)         0.164     1.957 f  channelSelectorClock/clockDividerInt_reg[6]/Q
                         net (fo=2, routed)           0.061     2.018    channelSelectorClock/clockDividerInt_reg_n_0_[6]
    SLICE_X113Y126       LUT3 (Prop_lut3_I2_O)        0.045     2.063 r  channelSelectorClock/clockDividerInt2_carry_i_2__0/O
                         net (fo=1, routed)           0.000     2.063    channelSelectorClock/clockDividerInt2_carry_i_2__0_n_0
    SLICE_X113Y126       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.178 r  channelSelectorClock/clockDividerInt2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.178    channelSelectorClock/clockDividerInt2_carry_n_0
    SLICE_X113Y127       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.223 f  channelSelectorClock/clockDividerInt2_carry__0/CO[1]
                         net (fo=6, routed)           0.180     2.403    channelSelectorClock/clockDividerInt2_carry__0_n_2
    SLICE_X113Y128       LUT2 (Prop_lut2_I1_O)        0.114     2.517 f  channelSelectorClock/clockDividerInt[16]_i_2/O
                         net (fo=16, routed)          0.195     2.712    channelSelectorClock/clockDividerInt[16]_i_2_n_0
    SLICE_X112Y128       FDCE                                         f  channelSelectorClock/clockDividerInt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.982     2.324    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y128       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[13]/C
                         clock pessimism             -0.516     1.809    
    SLICE_X112Y128       FDCE (Remov_fdce_C_CLR)     -0.067     1.742    channelSelectorClock/clockDividerInt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 channelSelectorClock/clockDividerInt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channelSelectorClock/clockDividerInt_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.483ns (52.534%)  route 0.436ns (47.466%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.706     1.793    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y126       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDCE (Prop_fdce_C_Q)         0.164     1.957 f  channelSelectorClock/clockDividerInt_reg[6]/Q
                         net (fo=2, routed)           0.061     2.018    channelSelectorClock/clockDividerInt_reg_n_0_[6]
    SLICE_X113Y126       LUT3 (Prop_lut3_I2_O)        0.045     2.063 r  channelSelectorClock/clockDividerInt2_carry_i_2__0/O
                         net (fo=1, routed)           0.000     2.063    channelSelectorClock/clockDividerInt2_carry_i_2__0_n_0
    SLICE_X113Y126       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.178 r  channelSelectorClock/clockDividerInt2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.178    channelSelectorClock/clockDividerInt2_carry_n_0
    SLICE_X113Y127       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.223 f  channelSelectorClock/clockDividerInt2_carry__0/CO[1]
                         net (fo=6, routed)           0.180     2.403    channelSelectorClock/clockDividerInt2_carry__0_n_2
    SLICE_X113Y128       LUT2 (Prop_lut2_I1_O)        0.114     2.517 f  channelSelectorClock/clockDividerInt[16]_i_2/O
                         net (fo=16, routed)          0.195     2.712    channelSelectorClock/clockDividerInt[16]_i_2_n_0
    SLICE_X112Y128       FDCE                                         f  channelSelectorClock/clockDividerInt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.982     2.324    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y128       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[14]/C
                         clock pessimism             -0.516     1.809    
    SLICE_X112Y128       FDCE (Remov_fdce_C_CLR)     -0.067     1.742    channelSelectorClock/clockDividerInt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 channelSelectorClock/clockDividerInt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channelSelectorClock/clockDividerInt_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.483ns (52.534%)  route 0.436ns (47.466%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.706     1.793    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y126       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDCE (Prop_fdce_C_Q)         0.164     1.957 f  channelSelectorClock/clockDividerInt_reg[6]/Q
                         net (fo=2, routed)           0.061     2.018    channelSelectorClock/clockDividerInt_reg_n_0_[6]
    SLICE_X113Y126       LUT3 (Prop_lut3_I2_O)        0.045     2.063 r  channelSelectorClock/clockDividerInt2_carry_i_2__0/O
                         net (fo=1, routed)           0.000     2.063    channelSelectorClock/clockDividerInt2_carry_i_2__0_n_0
    SLICE_X113Y126       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.178 r  channelSelectorClock/clockDividerInt2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.178    channelSelectorClock/clockDividerInt2_carry_n_0
    SLICE_X113Y127       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.223 f  channelSelectorClock/clockDividerInt2_carry__0/CO[1]
                         net (fo=6, routed)           0.180     2.403    channelSelectorClock/clockDividerInt2_carry__0_n_2
    SLICE_X113Y128       LUT2 (Prop_lut2_I1_O)        0.114     2.517 f  channelSelectorClock/clockDividerInt[16]_i_2/O
                         net (fo=16, routed)          0.195     2.712    channelSelectorClock/clockDividerInt[16]_i_2_n_0
    SLICE_X112Y128       FDCE                                         f  channelSelectorClock/clockDividerInt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.982     2.324    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y128       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[15]/C
                         clock pessimism             -0.516     1.809    
    SLICE_X112Y128       FDCE (Remov_fdce_C_CLR)     -0.067     1.742    channelSelectorClock/clockDividerInt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 channelSelectorClock/clockDividerInt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channelSelectorClock/clockDividerInt_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.483ns (52.534%)  route 0.436ns (47.466%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.706     1.793    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y126       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDCE (Prop_fdce_C_Q)         0.164     1.957 f  channelSelectorClock/clockDividerInt_reg[6]/Q
                         net (fo=2, routed)           0.061     2.018    channelSelectorClock/clockDividerInt_reg_n_0_[6]
    SLICE_X113Y126       LUT3 (Prop_lut3_I2_O)        0.045     2.063 r  channelSelectorClock/clockDividerInt2_carry_i_2__0/O
                         net (fo=1, routed)           0.000     2.063    channelSelectorClock/clockDividerInt2_carry_i_2__0_n_0
    SLICE_X113Y126       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.178 r  channelSelectorClock/clockDividerInt2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.178    channelSelectorClock/clockDividerInt2_carry_n_0
    SLICE_X113Y127       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.223 f  channelSelectorClock/clockDividerInt2_carry__0/CO[1]
                         net (fo=6, routed)           0.180     2.403    channelSelectorClock/clockDividerInt2_carry__0_n_2
    SLICE_X113Y128       LUT2 (Prop_lut2_I1_O)        0.114     2.517 f  channelSelectorClock/clockDividerInt[16]_i_2/O
                         net (fo=16, routed)          0.195     2.712    channelSelectorClock/clockDividerInt[16]_i_2_n_0
    SLICE_X112Y128       FDCE                                         f  channelSelectorClock/clockDividerInt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.982     2.324    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y128       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[16]/C
                         clock pessimism             -0.516     1.809    
    SLICE_X112Y128       FDCE (Remov_fdce_C_CLR)     -0.067     1.742    channelSelectorClock/clockDividerInt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 channelSelectorClock/clockDividerInt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channelSelectorClock/clockDividerInt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.483ns (52.591%)  route 0.435ns (47.409%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.706     1.793    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y126       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDCE (Prop_fdce_C_Q)         0.164     1.957 f  channelSelectorClock/clockDividerInt_reg[6]/Q
                         net (fo=2, routed)           0.061     2.018    channelSelectorClock/clockDividerInt_reg_n_0_[6]
    SLICE_X113Y126       LUT3 (Prop_lut3_I2_O)        0.045     2.063 r  channelSelectorClock/clockDividerInt2_carry_i_2__0/O
                         net (fo=1, routed)           0.000     2.063    channelSelectorClock/clockDividerInt2_carry_i_2__0_n_0
    SLICE_X113Y126       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.178 r  channelSelectorClock/clockDividerInt2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.178    channelSelectorClock/clockDividerInt2_carry_n_0
    SLICE_X113Y127       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.223 f  channelSelectorClock/clockDividerInt2_carry__0/CO[1]
                         net (fo=6, routed)           0.180     2.403    channelSelectorClock/clockDividerInt2_carry__0_n_2
    SLICE_X113Y128       LUT2 (Prop_lut2_I1_O)        0.114     2.517 f  channelSelectorClock/clockDividerInt[16]_i_2/O
                         net (fo=16, routed)          0.194     2.711    channelSelectorClock/clockDividerInt[16]_i_2_n_0
    SLICE_X112Y126       FDCE                                         f  channelSelectorClock/clockDividerInt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.979     2.321    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y126       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[5]/C
                         clock pessimism             -0.529     1.793    
    SLICE_X112Y126       FDCE (Remov_fdce_C_CLR)     -0.067     1.726    channelSelectorClock/clockDividerInt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 channelSelectorClock/clockDividerInt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channelSelectorClock/clockDividerInt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.483ns (52.591%)  route 0.435ns (47.409%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.706     1.793    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y126       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDCE (Prop_fdce_C_Q)         0.164     1.957 f  channelSelectorClock/clockDividerInt_reg[6]/Q
                         net (fo=2, routed)           0.061     2.018    channelSelectorClock/clockDividerInt_reg_n_0_[6]
    SLICE_X113Y126       LUT3 (Prop_lut3_I2_O)        0.045     2.063 r  channelSelectorClock/clockDividerInt2_carry_i_2__0/O
                         net (fo=1, routed)           0.000     2.063    channelSelectorClock/clockDividerInt2_carry_i_2__0_n_0
    SLICE_X113Y126       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.178 r  channelSelectorClock/clockDividerInt2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.178    channelSelectorClock/clockDividerInt2_carry_n_0
    SLICE_X113Y127       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.223 f  channelSelectorClock/clockDividerInt2_carry__0/CO[1]
                         net (fo=6, routed)           0.180     2.403    channelSelectorClock/clockDividerInt2_carry__0_n_2
    SLICE_X113Y128       LUT2 (Prop_lut2_I1_O)        0.114     2.517 f  channelSelectorClock/clockDividerInt[16]_i_2/O
                         net (fo=16, routed)          0.194     2.711    channelSelectorClock/clockDividerInt[16]_i_2_n_0
    SLICE_X112Y126       FDCE                                         f  channelSelectorClock/clockDividerInt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.979     2.321    channelSelectorClock/sysclk_IBUF_BUFG
    SLICE_X112Y126       FDCE                                         r  channelSelectorClock/clockDividerInt_reg[6]/C
                         clock pessimism             -0.529     1.793    
    SLICE_X112Y126       FDCE (Remov_fdce_C_CLR)     -0.067     1.726    channelSelectorClock/clockDividerInt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.985    





