{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 01:00:37 2019 " "Info: Processing started: Sun Apr 28 01:00:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bubble_Sort_Alternative -c Bubble_Sort_Alternative " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Bubble_Sort_Alternative -c Bubble_Sort_Alternative" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "bubble_sort_alternative.v 1 1 " "Warning: Using design file bubble_sort_alternative.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Bubble_Sort_Alternative " "Info: Found entity 1: Bubble_Sort_Alternative" {  } { { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gt bubble_sort_alternative.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at bubble_sort_alternative.v(11): created implicit net for \"gt\"" {  } { { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_lte_N bubble_sort_alternative.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at bubble_sort_alternative.v(11): created implicit net for \"i_lte_N\"" {  } { { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "j_gte_i bubble_sort_alternative.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at bubble_sort_alternative.v(11): created implicit net for \"j_gte_i\"" {  } { { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done bubble_sort_alternative.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at bubble_sort_alternative.v(11): created implicit net for \"done\"" {  } { { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld bubble_sort_alternative.v(12) " "Warning (10236): Verilog HDL Implicit Net warning at bubble_sort_alternative.v(12): created implicit net for \"ld\"" {  } { { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "snd bubble_sort_alternative.v(12) " "Warning (10236): Verilog HDL Implicit Net warning at bubble_sort_alternative.v(12): created implicit net for \"snd\"" {  } { { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "set_i bubble_sort_alternative.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at bubble_sort_alternative.v(13): created implicit net for \"set_i\"" {  } { { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "incr_i bubble_sort_alternative.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at bubble_sort_alternative.v(13): created implicit net for \"incr_i\"" {  } { { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "set_j bubble_sort_alternative.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at bubble_sort_alternative.v(13): created implicit net for \"set_j\"" {  } { { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "decr_j bubble_sort_alternative.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at bubble_sort_alternative.v(13): created implicit net for \"decr_j\"" {  } { { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr_k bubble_sort_alternative.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at bubble_sort_alternative.v(13): created implicit net for \"clr_k\"" {  } { { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "incr_k bubble_sort_alternative.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at bubble_sort_alternative.v(13): created implicit net for \"incr_k\"" {  } { { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "swap bubble_sort_alternative.v(14) " "Warning (10236): Verilog HDL Implicit Net warning at bubble_sort_alternative.v(14): created implicit net for \"swap\"" {  } { { "bubble_sort_alternative.v" "" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bubble_Sort_Alternative " "Info: Elaborating entity \"Bubble_Sort_Alternative\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "control.v 1 1 " "Warning: Using design file control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Info: Found entity 1: Control" {  } { { "control.v" "" { Text "C:/Users/LCG/Desktop/FPGA/control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:Control_inst " "Info: Elaborating entity \"Control\" for hierarchy \"Control:Control_inst\"" {  } { { "bubble_sort_alternative.v" "Control_inst" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst control.v(31) " "Warning (10235): Verilog HDL Always Construct warning at control.v(31): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/LCG/Desktop/FPGA/control.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.v 1 1 " "Warning: Using design file datapath.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Info: Found entity 1: Datapath" {  } { { "datapath.v" "" { Text "C:/Users/LCG/Desktop/FPGA/datapath.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:Datapath_inst " "Info: Elaborating entity \"Datapath\" for hierarchy \"Datapath:Datapath_inst\"" {  } { { "bubble_sort_alternative.v" "Datapath_inst" { Text "C:/Users/LCG/Desktop/FPGA/bubble_sort_alternative.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 datapath.v(23) " "Warning (10230): Verilog HDL assignment warning at datapath.v(23): truncated value with size 32 to match size of target (4)" {  } { { "datapath.v" "" { Text "C:/Users/LCG/Desktop/FPGA/datapath.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 datapath.v(26) " "Warning (10230): Verilog HDL assignment warning at datapath.v(26): truncated value with size 32 to match size of target (4)" {  } { { "datapath.v" "" { Text "C:/Users/LCG/Desktop/FPGA/datapath.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Control:Control_inst\|state~2 " "Info: Register \"Control:Control_inst\|state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Control:Control_inst\|state~3 " "Info: Register \"Control:Control_inst\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Control:Control_inst\|state~4 " "Info: Register \"Control:Control_inst\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Info: Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "178 " "Info: Implemented 178 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Info: Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 01:00:45 2019 " "Info: Processing ended: Sun Apr 28 01:00:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
