# ASYNCHRONOUS-FIFO
Design and verification of Dual Clock Asynchronous FIFO using Verilog and custom testbench
