// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "11/15/2025 00:28:17"

// 
// Device: Altera 5CSXFC5D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module UART_unit (
	i_clk,
	SW,
	BTN,
	LEDR,
	LEDG);
input 	i_clk;
input 	[16:0] SW;
input 	[3:0] BTN;
output 	[15:0] LEDR;
output 	[3:0] LEDG;

// Design Ports Information
// SW[1]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[0]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[3]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_clk	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \BTN[0]~input_o ;
wire \BTN[1]~input_o ;
wire \BTN[2]~input_o ;
wire \BTN[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \SW[0]~input_o ;
wire \i_clk~input_o ;
wire \i_clk~inputCLKENA0_outclk ;
wire \SW[9]~input_o ;
wire \UART_RX_BLOCK|UART_RX_UNIT|count[3]~DUPLICATE_q ;
wire \UART_RX_BLOCK|UART_RX_UNIT|Mux2~0_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|count[0]~0_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|state[0]~DUPLICATE_q ;
wire \UART_RX_BLOCK|UART_RX_UNIT|state[1]~DUPLICATE_q ;
wire \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~1_combout ;
wire \UART_BAUD_GEN|Add0~13_sumout ;
wire \UART_BAUD_GEN|Add0~14 ;
wire \UART_BAUD_GEN|Add0~93_sumout ;
wire \UART_BAUD_GEN|Add0~94 ;
wire \UART_BAUD_GEN|Add0~89_sumout ;
wire \UART_BAUD_GEN|Add0~90 ;
wire \UART_BAUD_GEN|Add0~85_sumout ;
wire \UART_BAUD_GEN|Add0~86 ;
wire \UART_BAUD_GEN|Add0~81_sumout ;
wire \UART_BAUD_GEN|bdr_count[1]~DUPLICATE_q ;
wire \UART_BAUD_GEN|Add0~82 ;
wire \UART_BAUD_GEN|Add0~77_sumout ;
wire \UART_BAUD_GEN|Add0~78 ;
wire \UART_BAUD_GEN|Add0~73_sumout ;
wire \UART_BAUD_GEN|Equal0~3_combout ;
wire \UART_BAUD_GEN|Add0~74 ;
wire \UART_BAUD_GEN|Add0~69_sumout ;
wire \UART_BAUD_GEN|Add0~70 ;
wire \UART_BAUD_GEN|Add0~65_sumout ;
wire \UART_BAUD_GEN|Add0~66 ;
wire \UART_BAUD_GEN|Add0~61_sumout ;
wire \UART_BAUD_GEN|Add0~62 ;
wire \UART_BAUD_GEN|Add0~57_sumout ;
wire \UART_BAUD_GEN|bdr_count[10]~DUPLICATE_q ;
wire \UART_BAUD_GEN|Add0~58 ;
wire \UART_BAUD_GEN|Add0~53_sumout ;
wire \UART_BAUD_GEN|bdr_count[11]~DUPLICATE_q ;
wire \UART_BAUD_GEN|Add0~54 ;
wire \UART_BAUD_GEN|Add0~9_sumout ;
wire \UART_BAUD_GEN|Add0~10 ;
wire \UART_BAUD_GEN|Add0~49_sumout ;
wire \UART_BAUD_GEN|bdr_count[13]~DUPLICATE_q ;
wire \UART_BAUD_GEN|Add0~50 ;
wire \UART_BAUD_GEN|Add0~5_sumout ;
wire \UART_BAUD_GEN|Equal0~2_combout ;
wire \UART_BAUD_GEN|Add0~6 ;
wire \UART_BAUD_GEN|Add0~45_sumout ;
wire \UART_BAUD_GEN|Add0~46 ;
wire \UART_BAUD_GEN|Add0~41_sumout ;
wire \UART_BAUD_GEN|Add0~42 ;
wire \UART_BAUD_GEN|Add0~37_sumout ;
wire \UART_BAUD_GEN|Add0~38 ;
wire \UART_BAUD_GEN|Add0~33_sumout ;
wire \UART_BAUD_GEN|Add0~34 ;
wire \UART_BAUD_GEN|Add0~29_sumout ;
wire \UART_BAUD_GEN|Add0~30 ;
wire \UART_BAUD_GEN|Add0~1_sumout ;
wire \UART_BAUD_GEN|Add0~2 ;
wire \UART_BAUD_GEN|Add0~25_sumout ;
wire \UART_BAUD_GEN|Add0~26 ;
wire \UART_BAUD_GEN|Add0~21_sumout ;
wire \UART_BAUD_GEN|Add0~22 ;
wire \UART_BAUD_GEN|Add0~17_sumout ;
wire \UART_BAUD_GEN|bdr_count[0]~DUPLICATE_q ;
wire \UART_BAUD_GEN|Equal0~0_combout ;
wire \UART_BAUD_GEN|Equal0~1_combout ;
wire \UART_BAUD_GEN|Equal0~4_combout ;
wire \UART_BAUD_GEN|o_stick~q ;
wire \UART_RX_BLOCK|UART_RX_UNIT|index[0]~DUPLICATE_q ;
wire \UART_RX_BLOCK|UART_RX_UNIT|index[1]~3_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|index[2]~2_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|index[3]~1_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|index[0]~4_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|Mux7~0_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|Mux6~0_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|Add1~1_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|Mux3~0_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|Equal1~0_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|Equal2~1_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|index[3]~0_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|index[3]~DUPLICATE_q ;
wire \UART_RX_BLOCK|UART_RX_UNIT|Add1~0_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|Mux4~0_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|count[0]~1_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|Add1~2_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|index[2]~DUPLICATE_q ;
wire \UART_RX_BLOCK|UART_RX_UNIT|Mux5~0_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|Equal0~0_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|Equal2~0_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|Mux1~0_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|Mux0~0_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|state[2]~DUPLICATE_q ;
wire \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~0_combout ;
wire \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~q ;
wire \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[0]~3_combout ;
wire \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[1]~2_combout ;
wire \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[2]~0_combout ;
wire \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[3]~1_combout ;
wire \UART_RX_BLOCK|UART_MEM_UNIT|Equal0~0_combout ;
wire \UART_RX_BLOCK|UART_MEM_UNIT|o_done_a~q ;
wire \UART_RX_BLOCK|UART_MEM_UNIT|Equal1~0_combout ;
wire \UART_RX_BLOCK|UART_MEM_UNIT|o_done_b~q ;
wire \w_tx_en_0~DUPLICATE_q ;
wire \w_tx_en_1~q ;
wire \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_p_signal~q ;
wire \w_tx_en_0~q ;
wire \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_n_signal~DUPLICATE_q ;
wire \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|o_w_start~0_combout ;
wire \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|w_start_save~q ;
wire \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_n_signal~q ;
wire \UART_RX_BLOCK|UART_DETECT_DONE|o_done~0_combout ;
wire \UART_RX_BLOCK|UART_DETECT_DONE|o_done~q ;
wire \UART_TX_BLOCK|w_tx_en~q ;
wire \UART_TX_BLOCK|w_tx_done_1~q ;
wire \UART_TX_BLOCK|UART_TX_UNIT|Mux2~0_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|index[0]~0_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|Mux2~1_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|index[0]~4_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|index[0]~DUPLICATE_q ;
wire \UART_TX_BLOCK|UART_TX_UNIT|index[1]~3_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|Equal0~1_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|index[3]~1_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|index[2]~2_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|index[2]~DUPLICATE_q ;
wire \UART_TX_BLOCK|UART_TX_UNIT|index[3]~DUPLICATE_q ;
wire \UART_TX_BLOCK|UART_TX_UNIT|Equal0~0_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|Mux1~0_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|Mux7~0_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|count[0]~DUPLICATE_q ;
wire \UART_TX_BLOCK|UART_TX_UNIT|Add1~3_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|Mux6~0_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|Add1~2_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|Mux5~0_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|Add1~1_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|Mux4~0_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|count[2]~DUPLICATE_q ;
wire \UART_TX_BLOCK|UART_TX_UNIT|Add1~0_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|Mux3~0_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|Mux0~0_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q ;
wire \UART_TX_BLOCK|UART_TX_UNIT|o_tx_done~0_combout ;
wire \UART_TX_BLOCK|UART_TX_UNIT|o_tx_done~q ;
wire \UART_TX_BLOCK|ptr_rd[0]~1_combout ;
wire \UART_TX_BLOCK|ptr_rd[1]~0_combout ;
wire \UART_TX_BLOCK|o_tx_done~0_combout ;
wire \UART_TX_BLOCK|o_tx_done~q ;
wire [4:0] \UART_TX_BLOCK|UART_TX_UNIT|count ;
wire [3:0] \UART_TX_BLOCK|UART_TX_UNIT|index ;
wire [3:0] \UART_RX_BLOCK|UART_RX_UNIT|index ;
wire [4:0] \UART_RX_BLOCK|UART_RX_UNIT|count ;
wire [23:0] \UART_BAUD_GEN|bdr_count ;
wire [2:0] \UART_TX_BLOCK|UART_TX_UNIT|state ;
wire [3:0] \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr ;
wire [1:0] \UART_TX_BLOCK|ptr_rd ;
wire [2:0] \UART_RX_BLOCK|UART_RX_UNIT|state ;


// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N42
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \LEDR[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \LEDR[7]~output (
	.i(!\SW[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
defparam \LEDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
defparam \LEDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
defparam \LEDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N53
cyclonev_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
defparam \LEDR[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N59
cyclonev_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
defparam \LEDR[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
defparam \LEDR[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \LEDG[0]~output (
	.i(\UART_RX_BLOCK|UART_MEM_UNIT|o_done_a~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
defparam \LEDG[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \LEDG[1]~output (
	.i(\UART_RX_BLOCK|UART_MEM_UNIT|o_done_b~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
defparam \LEDG[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \LEDG[2]~output (
	.i(\UART_RX_BLOCK|UART_DETECT_DONE|o_done~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
defparam \LEDG[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \LEDG[3]~output (
	.i(\UART_TX_BLOCK|o_tx_done~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
defparam \LEDG[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \i_clk~input (
	.i(i_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_clk~input_o ));
// synopsys translate_off
defparam \i_clk~input .bus_hold = "false";
defparam \i_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \i_clk~inputCLKENA0 (
	.inclk(\i_clk~input_o ),
	.ena(vcc),
	.outclk(\i_clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \i_clk~inputCLKENA0 .clock_type = "global clock";
defparam \i_clk~inputCLKENA0 .disable_mode = "low";
defparam \i_clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \i_clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \i_clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y4_N29
dffeas \UART_RX_BLOCK|UART_RX_UNIT|state[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_RX_UNIT|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_RX_UNIT|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|state[2] .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_RX_UNIT|state[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y4_N31
dffeas \UART_RX_BLOCK|UART_RX_UNIT|count[3]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_RX_UNIT|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_RX_UNIT|count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_RX_UNIT|count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N24
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|Mux2~0 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|Mux2~0_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|count[3]~DUPLICATE_q  & ( (!\UART_RX_BLOCK|UART_RX_UNIT|state [1] & (!\UART_RX_BLOCK|UART_RX_UNIT|state [0] $ (((!\UART_RX_BLOCK|UART_RX_UNIT|state[2]~DUPLICATE_q ) # 
// (!\UART_RX_BLOCK|UART_RX_UNIT|Equal0~0_combout ))))) ) ) # ( !\UART_RX_BLOCK|UART_RX_UNIT|count[3]~DUPLICATE_q  & ( (!\UART_RX_BLOCK|UART_RX_UNIT|state [1] & (\UART_RX_BLOCK|UART_RX_UNIT|state [0] & ((!\UART_RX_BLOCK|UART_RX_UNIT|Equal0~0_combout ) # 
// (\UART_RX_BLOCK|UART_RX_UNIT|state[2]~DUPLICATE_q )))) ) )

	.dataa(!\UART_RX_BLOCK|UART_RX_UNIT|state [1]),
	.datab(!\UART_RX_BLOCK|UART_RX_UNIT|state[2]~DUPLICATE_q ),
	.datac(!\UART_RX_BLOCK|UART_RX_UNIT|Equal0~0_combout ),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|state [0]),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux2~0 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux2~0 .lut_mask = 64'h00A200A202A802A8;
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N26
dffeas \UART_RX_BLOCK|UART_RX_UNIT|state[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_RX_UNIT|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_RX_UNIT|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|state[0] .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_RX_UNIT|state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N48
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|count[0]~0 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|count[0]~0_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|state [0] & ( (!\UART_RX_BLOCK|UART_RX_UNIT|state [1] & ((!\UART_RX_BLOCK|UART_RX_UNIT|Equal0~0_combout ) # (!\UART_RX_BLOCK|UART_RX_UNIT|count [3] $ 
// (!\UART_RX_BLOCK|UART_RX_UNIT|state [2])))) ) ) # ( !\UART_RX_BLOCK|UART_RX_UNIT|state [0] & ( (!\UART_RX_BLOCK|UART_RX_UNIT|Equal0~0_combout  & ((!\UART_RX_BLOCK|UART_RX_UNIT|state [1] $ (!\UART_RX_BLOCK|UART_RX_UNIT|state [2])))) # 
// (\UART_RX_BLOCK|UART_RX_UNIT|Equal0~0_combout  & (!\UART_RX_BLOCK|UART_RX_UNIT|count [3] & (!\UART_RX_BLOCK|UART_RX_UNIT|state [1] $ (!\UART_RX_BLOCK|UART_RX_UNIT|state [2])))) ) )

	.dataa(!\UART_RX_BLOCK|UART_RX_UNIT|Equal0~0_combout ),
	.datab(!\UART_RX_BLOCK|UART_RX_UNIT|count [3]),
	.datac(!\UART_RX_BLOCK|UART_RX_UNIT|state [1]),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|state [2]),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|count[0]~0 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|count[0]~0 .lut_mask = 64'h0EE00EE0B0E0B0E0;
defparam \UART_RX_BLOCK|UART_RX_UNIT|count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N25
dffeas \UART_RX_BLOCK|UART_RX_UNIT|state[0]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_RX_UNIT|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_RX_UNIT|state[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|state[0]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_RX_UNIT|state[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y4_N1
dffeas \UART_RX_BLOCK|UART_RX_UNIT|state[1]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_RX_UNIT|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_RX_UNIT|state[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|state[1]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_RX_UNIT|state[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N33
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~1 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~1_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|state[1]~DUPLICATE_q  & ( !\UART_RX_BLOCK|UART_RX_UNIT|state[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|state[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~1 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~1 .lut_mask = 64'h00000000FF00FF00;
defparam \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N30
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~13 (
// Equation(s):
// \UART_BAUD_GEN|Add0~13_sumout  = SUM(( \UART_BAUD_GEN|bdr_count [0] ) + ( VCC ) + ( !VCC ))
// \UART_BAUD_GEN|Add0~14  = CARRY(( \UART_BAUD_GEN|bdr_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\UART_BAUD_GEN|bdr_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~13_sumout ),
	.cout(\UART_BAUD_GEN|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~13 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \UART_BAUD_GEN|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N31
dffeas \UART_BAUD_GEN|bdr_count[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[0] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N33
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~93 (
// Equation(s):
// \UART_BAUD_GEN|Add0~93_sumout  = SUM(( \UART_BAUD_GEN|bdr_count [1] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~14  ))
// \UART_BAUD_GEN|Add0~94  = CARRY(( \UART_BAUD_GEN|bdr_count [1] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~14  ))

	.dataa(!\UART_BAUD_GEN|bdr_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~93_sumout ),
	.cout(\UART_BAUD_GEN|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~93 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \UART_BAUD_GEN|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N35
dffeas \UART_BAUD_GEN|bdr_count[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[1] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N36
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~89 (
// Equation(s):
// \UART_BAUD_GEN|Add0~89_sumout  = SUM(( \UART_BAUD_GEN|bdr_count [2] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~94  ))
// \UART_BAUD_GEN|Add0~90  = CARRY(( \UART_BAUD_GEN|bdr_count [2] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\UART_BAUD_GEN|bdr_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~89_sumout ),
	.cout(\UART_BAUD_GEN|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~89 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \UART_BAUD_GEN|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N38
dffeas \UART_BAUD_GEN|bdr_count[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[2] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N39
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~85 (
// Equation(s):
// \UART_BAUD_GEN|Add0~85_sumout  = SUM(( \UART_BAUD_GEN|bdr_count [3] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~90  ))
// \UART_BAUD_GEN|Add0~86  = CARRY(( \UART_BAUD_GEN|bdr_count [3] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\UART_BAUD_GEN|bdr_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~85_sumout ),
	.cout(\UART_BAUD_GEN|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~85 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \UART_BAUD_GEN|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N41
dffeas \UART_BAUD_GEN|bdr_count[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[3] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N42
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~81 (
// Equation(s):
// \UART_BAUD_GEN|Add0~81_sumout  = SUM(( \UART_BAUD_GEN|bdr_count [4] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~86  ))
// \UART_BAUD_GEN|Add0~82  = CARRY(( \UART_BAUD_GEN|bdr_count [4] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\UART_BAUD_GEN|bdr_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~81_sumout ),
	.cout(\UART_BAUD_GEN|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~81 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \UART_BAUD_GEN|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N43
dffeas \UART_BAUD_GEN|bdr_count[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[4] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y5_N34
dffeas \UART_BAUD_GEN|bdr_count[1]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N45
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~77 (
// Equation(s):
// \UART_BAUD_GEN|Add0~77_sumout  = SUM(( \UART_BAUD_GEN|bdr_count [5] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~82  ))
// \UART_BAUD_GEN|Add0~78  = CARRY(( \UART_BAUD_GEN|bdr_count [5] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\UART_BAUD_GEN|bdr_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~77_sumout ),
	.cout(\UART_BAUD_GEN|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~77 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \UART_BAUD_GEN|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N47
dffeas \UART_BAUD_GEN|bdr_count[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[5] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N48
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~73 (
// Equation(s):
// \UART_BAUD_GEN|Add0~73_sumout  = SUM(( \UART_BAUD_GEN|bdr_count [6] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~78  ))
// \UART_BAUD_GEN|Add0~74  = CARRY(( \UART_BAUD_GEN|bdr_count [6] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\UART_BAUD_GEN|bdr_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~73_sumout ),
	.cout(\UART_BAUD_GEN|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~73 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \UART_BAUD_GEN|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N50
dffeas \UART_BAUD_GEN|bdr_count[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[6] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N18
cyclonev_lcell_comb \UART_BAUD_GEN|Equal0~3 (
// Equation(s):
// \UART_BAUD_GEN|Equal0~3_combout  = ( !\UART_BAUD_GEN|bdr_count [5] & ( !\UART_BAUD_GEN|bdr_count [6] & ( (\UART_BAUD_GEN|bdr_count [2] & (!\UART_BAUD_GEN|bdr_count [4] & (!\UART_BAUD_GEN|bdr_count[1]~DUPLICATE_q  & \UART_BAUD_GEN|bdr_count [3]))) ) ) )

	.dataa(!\UART_BAUD_GEN|bdr_count [2]),
	.datab(!\UART_BAUD_GEN|bdr_count [4]),
	.datac(!\UART_BAUD_GEN|bdr_count[1]~DUPLICATE_q ),
	.datad(!\UART_BAUD_GEN|bdr_count [3]),
	.datae(!\UART_BAUD_GEN|bdr_count [5]),
	.dataf(!\UART_BAUD_GEN|bdr_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_BAUD_GEN|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Equal0~3 .extended_lut = "off";
defparam \UART_BAUD_GEN|Equal0~3 .lut_mask = 64'h0040000000000000;
defparam \UART_BAUD_GEN|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N51
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~69 (
// Equation(s):
// \UART_BAUD_GEN|Add0~69_sumout  = SUM(( \UART_BAUD_GEN|bdr_count [7] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~74  ))
// \UART_BAUD_GEN|Add0~70  = CARRY(( \UART_BAUD_GEN|bdr_count [7] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\UART_BAUD_GEN|bdr_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~69_sumout ),
	.cout(\UART_BAUD_GEN|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~69 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \UART_BAUD_GEN|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N52
dffeas \UART_BAUD_GEN|bdr_count[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[7] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N54
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~65 (
// Equation(s):
// \UART_BAUD_GEN|Add0~65_sumout  = SUM(( \UART_BAUD_GEN|bdr_count [8] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~70  ))
// \UART_BAUD_GEN|Add0~66  = CARRY(( \UART_BAUD_GEN|bdr_count [8] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\UART_BAUD_GEN|bdr_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~65_sumout ),
	.cout(\UART_BAUD_GEN|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~65 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \UART_BAUD_GEN|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N56
dffeas \UART_BAUD_GEN|bdr_count[8] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[8] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N57
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~61 (
// Equation(s):
// \UART_BAUD_GEN|Add0~61_sumout  = SUM(( \UART_BAUD_GEN|bdr_count [9] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~66  ))
// \UART_BAUD_GEN|Add0~62  = CARRY(( \UART_BAUD_GEN|bdr_count [9] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\UART_BAUD_GEN|bdr_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~61_sumout ),
	.cout(\UART_BAUD_GEN|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~61 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \UART_BAUD_GEN|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N59
dffeas \UART_BAUD_GEN|bdr_count[9] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[9] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N0
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~57 (
// Equation(s):
// \UART_BAUD_GEN|Add0~57_sumout  = SUM(( \UART_BAUD_GEN|bdr_count[10]~DUPLICATE_q  ) + ( GND ) + ( \UART_BAUD_GEN|Add0~62  ))
// \UART_BAUD_GEN|Add0~58  = CARRY(( \UART_BAUD_GEN|bdr_count[10]~DUPLICATE_q  ) + ( GND ) + ( \UART_BAUD_GEN|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\UART_BAUD_GEN|bdr_count[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~57_sumout ),
	.cout(\UART_BAUD_GEN|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~57 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \UART_BAUD_GEN|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N2
dffeas \UART_BAUD_GEN|bdr_count[10]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[10]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N3
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~53 (
// Equation(s):
// \UART_BAUD_GEN|Add0~53_sumout  = SUM(( \UART_BAUD_GEN|bdr_count[11]~DUPLICATE_q  ) + ( GND ) + ( \UART_BAUD_GEN|Add0~58  ))
// \UART_BAUD_GEN|Add0~54  = CARRY(( \UART_BAUD_GEN|bdr_count[11]~DUPLICATE_q  ) + ( GND ) + ( \UART_BAUD_GEN|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\UART_BAUD_GEN|bdr_count[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~53_sumout ),
	.cout(\UART_BAUD_GEN|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~53 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \UART_BAUD_GEN|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N5
dffeas \UART_BAUD_GEN|bdr_count[11]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N6
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~9 (
// Equation(s):
// \UART_BAUD_GEN|Add0~9_sumout  = SUM(( \UART_BAUD_GEN|bdr_count [12] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~54  ))
// \UART_BAUD_GEN|Add0~10  = CARRY(( \UART_BAUD_GEN|bdr_count [12] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\UART_BAUD_GEN|bdr_count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~9_sumout ),
	.cout(\UART_BAUD_GEN|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~9 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \UART_BAUD_GEN|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N7
dffeas \UART_BAUD_GEN|bdr_count[12] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[12] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N9
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~49 (
// Equation(s):
// \UART_BAUD_GEN|Add0~49_sumout  = SUM(( \UART_BAUD_GEN|bdr_count[13]~DUPLICATE_q  ) + ( GND ) + ( \UART_BAUD_GEN|Add0~10  ))
// \UART_BAUD_GEN|Add0~50  = CARRY(( \UART_BAUD_GEN|bdr_count[13]~DUPLICATE_q  ) + ( GND ) + ( \UART_BAUD_GEN|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\UART_BAUD_GEN|bdr_count[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~49_sumout ),
	.cout(\UART_BAUD_GEN|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~49 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \UART_BAUD_GEN|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N11
dffeas \UART_BAUD_GEN|bdr_count[13]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[13]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N12
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~5 (
// Equation(s):
// \UART_BAUD_GEN|Add0~5_sumout  = SUM(( \UART_BAUD_GEN|bdr_count [14] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~50  ))
// \UART_BAUD_GEN|Add0~6  = CARRY(( \UART_BAUD_GEN|bdr_count [14] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~50  ))

	.dataa(gnd),
	.datab(!\UART_BAUD_GEN|bdr_count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~5_sumout ),
	.cout(\UART_BAUD_GEN|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~5 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \UART_BAUD_GEN|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N14
dffeas \UART_BAUD_GEN|bdr_count[14] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[14] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y4_N10
dffeas \UART_BAUD_GEN|bdr_count[13] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[13] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y4_N1
dffeas \UART_BAUD_GEN|bdr_count[10] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[10] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y4_N4
dffeas \UART_BAUD_GEN|bdr_count[11] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[11] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N12
cyclonev_lcell_comb \UART_BAUD_GEN|Equal0~2 (
// Equation(s):
// \UART_BAUD_GEN|Equal0~2_combout  = ( \UART_BAUD_GEN|bdr_count [8] & ( !\UART_BAUD_GEN|bdr_count [11] & ( (!\UART_BAUD_GEN|bdr_count [13] & (!\UART_BAUD_GEN|bdr_count [9] & (!\UART_BAUD_GEN|bdr_count [10] & \UART_BAUD_GEN|bdr_count [7]))) ) ) )

	.dataa(!\UART_BAUD_GEN|bdr_count [13]),
	.datab(!\UART_BAUD_GEN|bdr_count [9]),
	.datac(!\UART_BAUD_GEN|bdr_count [10]),
	.datad(!\UART_BAUD_GEN|bdr_count [7]),
	.datae(!\UART_BAUD_GEN|bdr_count [8]),
	.dataf(!\UART_BAUD_GEN|bdr_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_BAUD_GEN|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Equal0~2 .extended_lut = "off";
defparam \UART_BAUD_GEN|Equal0~2 .lut_mask = 64'h0000008000000000;
defparam \UART_BAUD_GEN|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N15
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~45 (
// Equation(s):
// \UART_BAUD_GEN|Add0~45_sumout  = SUM(( \UART_BAUD_GEN|bdr_count [15] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~6  ))
// \UART_BAUD_GEN|Add0~46  = CARRY(( \UART_BAUD_GEN|bdr_count [15] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\UART_BAUD_GEN|bdr_count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~45_sumout ),
	.cout(\UART_BAUD_GEN|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~45 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \UART_BAUD_GEN|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N17
dffeas \UART_BAUD_GEN|bdr_count[15] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[15] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N18
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~41 (
// Equation(s):
// \UART_BAUD_GEN|Add0~41_sumout  = SUM(( \UART_BAUD_GEN|bdr_count [16] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~46  ))
// \UART_BAUD_GEN|Add0~42  = CARRY(( \UART_BAUD_GEN|bdr_count [16] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\UART_BAUD_GEN|bdr_count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~41_sumout ),
	.cout(\UART_BAUD_GEN|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~41 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \UART_BAUD_GEN|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N20
dffeas \UART_BAUD_GEN|bdr_count[16] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[16] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N21
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~37 (
// Equation(s):
// \UART_BAUD_GEN|Add0~37_sumout  = SUM(( \UART_BAUD_GEN|bdr_count [17] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~42  ))
// \UART_BAUD_GEN|Add0~38  = CARRY(( \UART_BAUD_GEN|bdr_count [17] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\UART_BAUD_GEN|bdr_count [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~37_sumout ),
	.cout(\UART_BAUD_GEN|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~37 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \UART_BAUD_GEN|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N23
dffeas \UART_BAUD_GEN|bdr_count[17] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[17] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N24
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~33 (
// Equation(s):
// \UART_BAUD_GEN|Add0~33_sumout  = SUM(( \UART_BAUD_GEN|bdr_count [18] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~38  ))
// \UART_BAUD_GEN|Add0~34  = CARRY(( \UART_BAUD_GEN|bdr_count [18] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~38  ))

	.dataa(gnd),
	.datab(!\UART_BAUD_GEN|bdr_count [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~33_sumout ),
	.cout(\UART_BAUD_GEN|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~33 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \UART_BAUD_GEN|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N25
dffeas \UART_BAUD_GEN|bdr_count[18] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[18] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N27
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~29 (
// Equation(s):
// \UART_BAUD_GEN|Add0~29_sumout  = SUM(( \UART_BAUD_GEN|bdr_count [19] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~34  ))
// \UART_BAUD_GEN|Add0~30  = CARRY(( \UART_BAUD_GEN|bdr_count [19] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\UART_BAUD_GEN|bdr_count [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~29_sumout ),
	.cout(\UART_BAUD_GEN|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~29 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \UART_BAUD_GEN|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N29
dffeas \UART_BAUD_GEN|bdr_count[19] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[19] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N30
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~1 (
// Equation(s):
// \UART_BAUD_GEN|Add0~1_sumout  = SUM(( \UART_BAUD_GEN|bdr_count [20] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~30  ))
// \UART_BAUD_GEN|Add0~2  = CARRY(( \UART_BAUD_GEN|bdr_count [20] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~30  ))

	.dataa(gnd),
	.datab(!\UART_BAUD_GEN|bdr_count [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~1_sumout ),
	.cout(\UART_BAUD_GEN|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~1 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \UART_BAUD_GEN|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N32
dffeas \UART_BAUD_GEN|bdr_count[20] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[20] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N33
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~25 (
// Equation(s):
// \UART_BAUD_GEN|Add0~25_sumout  = SUM(( \UART_BAUD_GEN|bdr_count [21] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~2  ))
// \UART_BAUD_GEN|Add0~26  = CARRY(( \UART_BAUD_GEN|bdr_count [21] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~2  ))

	.dataa(!\UART_BAUD_GEN|bdr_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~25_sumout ),
	.cout(\UART_BAUD_GEN|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~25 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \UART_BAUD_GEN|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N35
dffeas \UART_BAUD_GEN|bdr_count[21] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[21] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N36
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~21 (
// Equation(s):
// \UART_BAUD_GEN|Add0~21_sumout  = SUM(( \UART_BAUD_GEN|bdr_count [22] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~26  ))
// \UART_BAUD_GEN|Add0~22  = CARRY(( \UART_BAUD_GEN|bdr_count [22] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\UART_BAUD_GEN|bdr_count [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~21_sumout ),
	.cout(\UART_BAUD_GEN|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~21 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \UART_BAUD_GEN|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N38
dffeas \UART_BAUD_GEN|bdr_count[22] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[22] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N39
cyclonev_lcell_comb \UART_BAUD_GEN|Add0~17 (
// Equation(s):
// \UART_BAUD_GEN|Add0~17_sumout  = SUM(( \UART_BAUD_GEN|bdr_count [23] ) + ( GND ) + ( \UART_BAUD_GEN|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\UART_BAUD_GEN|bdr_count [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\UART_BAUD_GEN|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\UART_BAUD_GEN|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Add0~17 .extended_lut = "off";
defparam \UART_BAUD_GEN|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \UART_BAUD_GEN|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N41
dffeas \UART_BAUD_GEN|bdr_count[23] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[23] .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y5_N32
dffeas \UART_BAUD_GEN|bdr_count[0]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\UART_BAUD_GEN|o_stick~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|bdr_count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|bdr_count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|bdr_count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N54
cyclonev_lcell_comb \UART_BAUD_GEN|Equal0~0 (
// Equation(s):
// \UART_BAUD_GEN|Equal0~0_combout  = ( !\UART_BAUD_GEN|bdr_count [21] & ( (!\UART_BAUD_GEN|bdr_count [12] & (!\UART_BAUD_GEN|bdr_count [23] & (!\UART_BAUD_GEN|bdr_count [22] & !\UART_BAUD_GEN|bdr_count[0]~DUPLICATE_q ))) ) )

	.dataa(!\UART_BAUD_GEN|bdr_count [12]),
	.datab(!\UART_BAUD_GEN|bdr_count [23]),
	.datac(!\UART_BAUD_GEN|bdr_count [22]),
	.datad(!\UART_BAUD_GEN|bdr_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\UART_BAUD_GEN|bdr_count [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_BAUD_GEN|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Equal0~0 .extended_lut = "off";
defparam \UART_BAUD_GEN|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \UART_BAUD_GEN|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N42
cyclonev_lcell_comb \UART_BAUD_GEN|Equal0~1 (
// Equation(s):
// \UART_BAUD_GEN|Equal0~1_combout  = ( !\UART_BAUD_GEN|bdr_count [17] & ( !\UART_BAUD_GEN|bdr_count [18] & ( (!\UART_BAUD_GEN|bdr_count [19] & (!\UART_BAUD_GEN|bdr_count [16] & !\UART_BAUD_GEN|bdr_count [15])) ) ) )

	.dataa(!\UART_BAUD_GEN|bdr_count [19]),
	.datab(gnd),
	.datac(!\UART_BAUD_GEN|bdr_count [16]),
	.datad(!\UART_BAUD_GEN|bdr_count [15]),
	.datae(!\UART_BAUD_GEN|bdr_count [17]),
	.dataf(!\UART_BAUD_GEN|bdr_count [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_BAUD_GEN|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Equal0~1 .extended_lut = "off";
defparam \UART_BAUD_GEN|Equal0~1 .lut_mask = 64'hA000000000000000;
defparam \UART_BAUD_GEN|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N48
cyclonev_lcell_comb \UART_BAUD_GEN|Equal0~4 (
// Equation(s):
// \UART_BAUD_GEN|Equal0~4_combout  = ( \UART_BAUD_GEN|Equal0~0_combout  & ( \UART_BAUD_GEN|Equal0~1_combout  & ( (\UART_BAUD_GEN|Equal0~3_combout  & (!\UART_BAUD_GEN|bdr_count [14] & (\UART_BAUD_GEN|Equal0~2_combout  & !\UART_BAUD_GEN|bdr_count [20]))) ) ) 
// )

	.dataa(!\UART_BAUD_GEN|Equal0~3_combout ),
	.datab(!\UART_BAUD_GEN|bdr_count [14]),
	.datac(!\UART_BAUD_GEN|Equal0~2_combout ),
	.datad(!\UART_BAUD_GEN|bdr_count [20]),
	.datae(!\UART_BAUD_GEN|Equal0~0_combout ),
	.dataf(!\UART_BAUD_GEN|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_BAUD_GEN|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_BAUD_GEN|Equal0~4 .extended_lut = "off";
defparam \UART_BAUD_GEN|Equal0~4 .lut_mask = 64'h0000000000000400;
defparam \UART_BAUD_GEN|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N50
dffeas \UART_BAUD_GEN|o_stick (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_BAUD_GEN|Equal0~4_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_BAUD_GEN|o_stick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_BAUD_GEN|o_stick .is_wysiwyg = "true";
defparam \UART_BAUD_GEN|o_stick .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N38
dffeas \UART_RX_BLOCK|UART_RX_UNIT|index[0]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_RX_UNIT|index[0]~4_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_RX_UNIT|index[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[0]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N9
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|index[1]~3 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|index[1]~3_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~1_combout  & ( !\UART_RX_BLOCK|UART_RX_UNIT|index [1] $ (((!\UART_RX_BLOCK|UART_RX_UNIT|index[0]~DUPLICATE_q ) # ((!\UART_RX_BLOCK|UART_RX_UNIT|index[3]~1_combout ) 
// # (!\UART_RX_BLOCK|UART_RX_UNIT|Equal1~0_combout )))) ) )

	.dataa(!\UART_RX_BLOCK|UART_RX_UNIT|index[0]~DUPLICATE_q ),
	.datab(!\UART_RX_BLOCK|UART_RX_UNIT|index [1]),
	.datac(!\UART_RX_BLOCK|UART_RX_UNIT|index[3]~1_combout ),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|index[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[1]~3 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[1]~3 .lut_mask = 64'h0000000033363336;
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N10
dffeas \UART_RX_BLOCK|UART_RX_UNIT|index[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_RX_UNIT|index[1]~3_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_RX_UNIT|index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[1] .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N48
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|index[2]~2 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|index[2]~2_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|index [2] & ( \UART_RX_BLOCK|UART_RX_UNIT|index [1] & ( (\UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~1_combout  & ((!\UART_RX_BLOCK|UART_RX_UNIT|Equal1~0_combout ) # 
// ((!\UART_RX_BLOCK|UART_RX_UNIT|index[3]~1_combout ) # (!\UART_RX_BLOCK|UART_RX_UNIT|index[0]~DUPLICATE_q )))) ) ) ) # ( !\UART_RX_BLOCK|UART_RX_UNIT|index [2] & ( \UART_RX_BLOCK|UART_RX_UNIT|index [1] & ( (\UART_RX_BLOCK|UART_RX_UNIT|Equal1~0_combout  & 
// (\UART_RX_BLOCK|UART_RX_UNIT|index[3]~1_combout  & (\UART_RX_BLOCK|UART_RX_UNIT|index[0]~DUPLICATE_q  & \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~1_combout ))) ) ) ) # ( \UART_RX_BLOCK|UART_RX_UNIT|index [2] & ( !\UART_RX_BLOCK|UART_RX_UNIT|index [1] & ( 
// \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~1_combout  ) ) )

	.dataa(!\UART_RX_BLOCK|UART_RX_UNIT|Equal1~0_combout ),
	.datab(!\UART_RX_BLOCK|UART_RX_UNIT|index[3]~1_combout ),
	.datac(!\UART_RX_BLOCK|UART_RX_UNIT|index[0]~DUPLICATE_q ),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~1_combout ),
	.datae(!\UART_RX_BLOCK|UART_RX_UNIT|index [2]),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|index[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[2]~2 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[2]~2 .lut_mask = 64'h000000FF000100FE;
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N50
dffeas \UART_RX_BLOCK|UART_RX_UNIT|index[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_RX_UNIT|index[2]~2_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_RX_UNIT|index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[2] .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N41
dffeas \UART_RX_BLOCK|UART_RX_UNIT|index[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_RX_UNIT|index[3]~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_RX_UNIT|index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[3] .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N6
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|index[3]~1 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|index[3]~1_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|index [3] & ( !\UART_RX_BLOCK|UART_RX_UNIT|state [2] ) ) # ( !\UART_RX_BLOCK|UART_RX_UNIT|index [3] & ( (!\UART_RX_BLOCK|UART_RX_UNIT|state [2] & 
// ((!\UART_RX_BLOCK|UART_RX_UNIT|index[0]~DUPLICATE_q ) # ((!\UART_RX_BLOCK|UART_RX_UNIT|index [1]) # (!\UART_RX_BLOCK|UART_RX_UNIT|index [2])))) ) )

	.dataa(!\UART_RX_BLOCK|UART_RX_UNIT|index[0]~DUPLICATE_q ),
	.datab(!\UART_RX_BLOCK|UART_RX_UNIT|index [1]),
	.datac(!\UART_RX_BLOCK|UART_RX_UNIT|index [2]),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|state [2]),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|index [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|index[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[3]~1 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[3]~1 .lut_mask = 64'hFE00FE00FF00FF00;
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N36
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|index[0]~4 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|index[0]~4_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|index[3]~1_combout  & ( (\UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~1_combout  & (!\UART_RX_BLOCK|UART_RX_UNIT|Equal1~0_combout  $ (!\UART_RX_BLOCK|UART_RX_UNIT|index [0]))) ) ) # 
// ( !\UART_RX_BLOCK|UART_RX_UNIT|index[3]~1_combout  & ( (\UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~1_combout  & \UART_RX_BLOCK|UART_RX_UNIT|index [0]) ) )

	.dataa(!\UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~1_combout ),
	.datab(gnd),
	.datac(!\UART_RX_BLOCK|UART_RX_UNIT|Equal1~0_combout ),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|index [0]),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|index[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|index[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[0]~4 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[0]~4 .lut_mask = 64'h0055005505500550;
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N37
dffeas \UART_RX_BLOCK|UART_RX_UNIT|index[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_RX_UNIT|index[0]~4_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_RX_UNIT|index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[0] .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N33
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|Mux7~0 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|Mux7~0_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|index [0] & ( (\UART_RX_BLOCK|UART_RX_UNIT|count[0]~1_combout  & ((!\UART_RX_BLOCK|UART_RX_UNIT|count[0]~0_combout ) # (!\UART_BAUD_GEN|o_stick~q  $ 
// (!\UART_RX_BLOCK|UART_RX_UNIT|count [0])))) ) ) # ( !\UART_RX_BLOCK|UART_RX_UNIT|index [0] & ( (\UART_RX_BLOCK|UART_RX_UNIT|count[0]~0_combout  & (\UART_RX_BLOCK|UART_RX_UNIT|count[0]~1_combout  & (!\UART_BAUD_GEN|o_stick~q  $ 
// (!\UART_RX_BLOCK|UART_RX_UNIT|count [0])))) ) )

	.dataa(!\UART_RX_BLOCK|UART_RX_UNIT|count[0]~0_combout ),
	.datab(!\UART_RX_BLOCK|UART_RX_UNIT|count[0]~1_combout ),
	.datac(!\UART_BAUD_GEN|o_stick~q ),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|count [0]),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux7~0 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux7~0 .lut_mask = 64'h0110011023322332;
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N35
dffeas \UART_RX_BLOCK|UART_RX_UNIT|count[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_RX_UNIT|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_RX_UNIT|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|count[0] .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_RX_UNIT|count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N42
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|Mux6~0 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|Mux6~0_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|count [1] & ( \UART_BAUD_GEN|o_stick~q  & ( (\UART_RX_BLOCK|UART_RX_UNIT|count[0]~1_combout  & ((!\UART_RX_BLOCK|UART_RX_UNIT|count[0]~0_combout  & 
// ((\UART_RX_BLOCK|UART_RX_UNIT|index [1]))) # (\UART_RX_BLOCK|UART_RX_UNIT|count[0]~0_combout  & (!\UART_RX_BLOCK|UART_RX_UNIT|count [0])))) ) ) ) # ( !\UART_RX_BLOCK|UART_RX_UNIT|count [1] & ( \UART_BAUD_GEN|o_stick~q  & ( 
// (\UART_RX_BLOCK|UART_RX_UNIT|count[0]~1_combout  & ((!\UART_RX_BLOCK|UART_RX_UNIT|count[0]~0_combout  & ((\UART_RX_BLOCK|UART_RX_UNIT|index [1]))) # (\UART_RX_BLOCK|UART_RX_UNIT|count[0]~0_combout  & (\UART_RX_BLOCK|UART_RX_UNIT|count [0])))) ) ) ) # ( 
// \UART_RX_BLOCK|UART_RX_UNIT|count [1] & ( !\UART_BAUD_GEN|o_stick~q  & ( (\UART_RX_BLOCK|UART_RX_UNIT|count[0]~1_combout  & ((\UART_RX_BLOCK|UART_RX_UNIT|index [1]) # (\UART_RX_BLOCK|UART_RX_UNIT|count[0]~0_combout ))) ) ) ) # ( 
// !\UART_RX_BLOCK|UART_RX_UNIT|count [1] & ( !\UART_BAUD_GEN|o_stick~q  & ( (!\UART_RX_BLOCK|UART_RX_UNIT|count[0]~0_combout  & (\UART_RX_BLOCK|UART_RX_UNIT|count[0]~1_combout  & \UART_RX_BLOCK|UART_RX_UNIT|index [1])) ) ) )

	.dataa(!\UART_RX_BLOCK|UART_RX_UNIT|count[0]~0_combout ),
	.datab(!\UART_RX_BLOCK|UART_RX_UNIT|count[0]~1_combout ),
	.datac(!\UART_RX_BLOCK|UART_RX_UNIT|count [0]),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|index [1]),
	.datae(!\UART_RX_BLOCK|UART_RX_UNIT|count [1]),
	.dataf(!\UART_BAUD_GEN|o_stick~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux6~0 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux6~0 .lut_mask = 64'h0022113301231032;
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N44
dffeas \UART_RX_BLOCK|UART_RX_UNIT|count[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_RX_UNIT|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_RX_UNIT|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|count[1] .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_RX_UNIT|count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N6
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|Add1~1 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|Add1~1_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|count [2] & ( \UART_BAUD_GEN|o_stick~q  & ( !\UART_RX_BLOCK|UART_RX_UNIT|count [4] $ (((!\UART_RX_BLOCK|UART_RX_UNIT|count [0]) # ((!\UART_RX_BLOCK|UART_RX_UNIT|count [3]) # 
// (!\UART_RX_BLOCK|UART_RX_UNIT|count [1])))) ) ) ) # ( !\UART_RX_BLOCK|UART_RX_UNIT|count [2] & ( \UART_BAUD_GEN|o_stick~q  & ( \UART_RX_BLOCK|UART_RX_UNIT|count [4] ) ) ) # ( \UART_RX_BLOCK|UART_RX_UNIT|count [2] & ( !\UART_BAUD_GEN|o_stick~q  & ( 
// \UART_RX_BLOCK|UART_RX_UNIT|count [4] ) ) ) # ( !\UART_RX_BLOCK|UART_RX_UNIT|count [2] & ( !\UART_BAUD_GEN|o_stick~q  & ( \UART_RX_BLOCK|UART_RX_UNIT|count [4] ) ) )

	.dataa(!\UART_RX_BLOCK|UART_RX_UNIT|count [0]),
	.datab(!\UART_RX_BLOCK|UART_RX_UNIT|count [3]),
	.datac(!\UART_RX_BLOCK|UART_RX_UNIT|count [4]),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|count [1]),
	.datae(!\UART_RX_BLOCK|UART_RX_UNIT|count [2]),
	.dataf(!\UART_BAUD_GEN|o_stick~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|Add1~1 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|Add1~1 .lut_mask = 64'h0F0F0F0F0F0F0F1E;
defparam \UART_RX_BLOCK|UART_RX_UNIT|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N36
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|Mux3~0 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|Mux3~0_combout  = ( !\UART_RX_BLOCK|UART_RX_UNIT|state[1]~DUPLICATE_q  & ( \UART_RX_BLOCK|UART_RX_UNIT|state[0]~DUPLICATE_q  & ( (\UART_RX_BLOCK|UART_RX_UNIT|Add1~1_combout  & ((!\UART_RX_BLOCK|UART_RX_UNIT|Equal0~0_combout ) # 
// (!\UART_RX_BLOCK|UART_RX_UNIT|state [2] $ (!\UART_RX_BLOCK|UART_RX_UNIT|count [3])))) ) ) ) # ( \UART_RX_BLOCK|UART_RX_UNIT|state[1]~DUPLICATE_q  & ( !\UART_RX_BLOCK|UART_RX_UNIT|state[0]~DUPLICATE_q  & ( (\UART_RX_BLOCK|UART_RX_UNIT|Add1~1_combout  & 
// (!\UART_RX_BLOCK|UART_RX_UNIT|state [2] & ((!\UART_RX_BLOCK|UART_RX_UNIT|Equal0~0_combout ) # (!\UART_RX_BLOCK|UART_RX_UNIT|count [3])))) ) ) ) # ( !\UART_RX_BLOCK|UART_RX_UNIT|state[1]~DUPLICATE_q  & ( !\UART_RX_BLOCK|UART_RX_UNIT|state[0]~DUPLICATE_q  & 
// ( (\UART_RX_BLOCK|UART_RX_UNIT|Add1~1_combout  & (\UART_RX_BLOCK|UART_RX_UNIT|state [2] & ((!\UART_RX_BLOCK|UART_RX_UNIT|Equal0~0_combout ) # (!\UART_RX_BLOCK|UART_RX_UNIT|count [3])))) ) ) )

	.dataa(!\UART_RX_BLOCK|UART_RX_UNIT|Equal0~0_combout ),
	.datab(!\UART_RX_BLOCK|UART_RX_UNIT|Add1~1_combout ),
	.datac(!\UART_RX_BLOCK|UART_RX_UNIT|state [2]),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|count [3]),
	.datae(!\UART_RX_BLOCK|UART_RX_UNIT|state[1]~DUPLICATE_q ),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|state[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux3~0 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux3~0 .lut_mask = 64'h0302302023320000;
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N38
dffeas \UART_RX_BLOCK|UART_RX_UNIT|count[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_RX_UNIT|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_RX_UNIT|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|count[4] .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_RX_UNIT|count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N12
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|Equal1~0 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|Equal1~0_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|count[3]~DUPLICATE_q  & ( (\UART_RX_BLOCK|UART_RX_UNIT|count [0] & (\UART_RX_BLOCK|UART_RX_UNIT|count [1] & (\UART_RX_BLOCK|UART_RX_UNIT|count [2] & 
// !\UART_RX_BLOCK|UART_RX_UNIT|count [4]))) ) )

	.dataa(!\UART_RX_BLOCK|UART_RX_UNIT|count [0]),
	.datab(!\UART_RX_BLOCK|UART_RX_UNIT|count [1]),
	.datac(!\UART_RX_BLOCK|UART_RX_UNIT|count [2]),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|count [4]),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|Equal1~0 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|Equal1~0 .lut_mask = 64'h0000000001000100;
defparam \UART_RX_BLOCK|UART_RX_UNIT|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N30
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|Equal2~1 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|Equal2~1_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|index [2] & ( (\UART_RX_BLOCK|UART_RX_UNIT|index [1] & \UART_RX_BLOCK|UART_RX_UNIT|index[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\UART_RX_BLOCK|UART_RX_UNIT|index [1]),
	.datac(!\UART_RX_BLOCK|UART_RX_UNIT|index[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|Equal2~1 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|Equal2~1 .lut_mask = 64'h0000000003030303;
defparam \UART_RX_BLOCK|UART_RX_UNIT|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N39
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|index[3]~0 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|index[3]~0_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|state[2]~DUPLICATE_q  & ( (\UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~1_combout  & \UART_RX_BLOCK|UART_RX_UNIT|index [3]) ) ) # ( !\UART_RX_BLOCK|UART_RX_UNIT|state[2]~DUPLICATE_q  
// & ( (\UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~1_combout  & (\UART_RX_BLOCK|UART_RX_UNIT|index [3] & ((!\UART_RX_BLOCK|UART_RX_UNIT|Equal1~0_combout ) # (!\UART_RX_BLOCK|UART_RX_UNIT|Equal2~1_combout )))) ) )

	.dataa(!\UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~1_combout ),
	.datab(!\UART_RX_BLOCK|UART_RX_UNIT|Equal1~0_combout ),
	.datac(!\UART_RX_BLOCK|UART_RX_UNIT|Equal2~1_combout ),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|index [3]),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|index[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[3]~0 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[3]~0 .lut_mask = 64'h0054005400550055;
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N40
dffeas \UART_RX_BLOCK|UART_RX_UNIT|index[3]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_RX_UNIT|index[3]~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_RX_UNIT|index[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[3]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N15
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|Add1~0 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|Add1~0_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|count [0] & ( (\UART_RX_BLOCK|UART_RX_UNIT|count [1] & (\UART_BAUD_GEN|o_stick~q  & \UART_RX_BLOCK|UART_RX_UNIT|count [2])) ) )

	.dataa(gnd),
	.datab(!\UART_RX_BLOCK|UART_RX_UNIT|count [1]),
	.datac(!\UART_BAUD_GEN|o_stick~q ),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|count [2]),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|Add1~0 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|Add1~0 .lut_mask = 64'h0000000000030003;
defparam \UART_RX_BLOCK|UART_RX_UNIT|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N30
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|Mux4~0 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|Mux4~0_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|Add1~0_combout  & ( (\UART_RX_BLOCK|UART_RX_UNIT|count[0]~1_combout  & ((!\UART_RX_BLOCK|UART_RX_UNIT|count[0]~0_combout  & (\UART_RX_BLOCK|UART_RX_UNIT|index[3]~DUPLICATE_q )) # 
// (\UART_RX_BLOCK|UART_RX_UNIT|count[0]~0_combout  & ((!\UART_RX_BLOCK|UART_RX_UNIT|count [3]))))) ) ) # ( !\UART_RX_BLOCK|UART_RX_UNIT|Add1~0_combout  & ( (\UART_RX_BLOCK|UART_RX_UNIT|count[0]~1_combout  & ((!\UART_RX_BLOCK|UART_RX_UNIT|count[0]~0_combout  
// & (\UART_RX_BLOCK|UART_RX_UNIT|index[3]~DUPLICATE_q )) # (\UART_RX_BLOCK|UART_RX_UNIT|count[0]~0_combout  & ((\UART_RX_BLOCK|UART_RX_UNIT|count [3]))))) ) )

	.dataa(!\UART_RX_BLOCK|UART_RX_UNIT|count[0]~0_combout ),
	.datab(!\UART_RX_BLOCK|UART_RX_UNIT|count[0]~1_combout ),
	.datac(!\UART_RX_BLOCK|UART_RX_UNIT|index[3]~DUPLICATE_q ),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|count [3]),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux4~0 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux4~0 .lut_mask = 64'h0213021313021302;
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N32
dffeas \UART_RX_BLOCK|UART_RX_UNIT|count[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_RX_UNIT|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_RX_UNIT|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|count[3] .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_RX_UNIT|count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N51
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|count[0]~1 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|count[0]~1_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|state [0] & ( (!\UART_RX_BLOCK|UART_RX_UNIT|state [1] & ((!\UART_RX_BLOCK|UART_RX_UNIT|Equal0~0_combout ) # ((\UART_RX_BLOCK|UART_RX_UNIT|state[2]~DUPLICATE_q ) # 
// (\UART_RX_BLOCK|UART_RX_UNIT|count [3])))) ) ) # ( !\UART_RX_BLOCK|UART_RX_UNIT|state [0] & ( (!\UART_RX_BLOCK|UART_RX_UNIT|state[2]~DUPLICATE_q  & (\UART_RX_BLOCK|UART_RX_UNIT|state [1] & ((!\UART_RX_BLOCK|UART_RX_UNIT|Equal0~0_combout ) # 
// (!\UART_RX_BLOCK|UART_RX_UNIT|count [3])))) # (\UART_RX_BLOCK|UART_RX_UNIT|state[2]~DUPLICATE_q  & (((!\UART_RX_BLOCK|UART_RX_UNIT|state [1])))) ) )

	.dataa(!\UART_RX_BLOCK|UART_RX_UNIT|Equal0~0_combout ),
	.datab(!\UART_RX_BLOCK|UART_RX_UNIT|count [3]),
	.datac(!\UART_RX_BLOCK|UART_RX_UNIT|state[2]~DUPLICATE_q ),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|state [1]),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|count[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|count[0]~1 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|count[0]~1 .lut_mask = 64'h0FE00FE0BF00BF00;
defparam \UART_RX_BLOCK|UART_RX_UNIT|count[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N18
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|Add1~2 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|Add1~2_combout  = ( \UART_BAUD_GEN|o_stick~q  & ( !\UART_RX_BLOCK|UART_RX_UNIT|count [2] $ (((!\UART_RX_BLOCK|UART_RX_UNIT|count [1]) # (!\UART_RX_BLOCK|UART_RX_UNIT|count [0]))) ) ) # ( !\UART_BAUD_GEN|o_stick~q  & ( 
// \UART_RX_BLOCK|UART_RX_UNIT|count [2] ) )

	.dataa(!\UART_RX_BLOCK|UART_RX_UNIT|count [2]),
	.datab(!\UART_RX_BLOCK|UART_RX_UNIT|count [1]),
	.datac(!\UART_RX_BLOCK|UART_RX_UNIT|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\UART_BAUD_GEN|o_stick~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|Add1~2 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|Add1~2 .lut_mask = 64'h5555555556565656;
defparam \UART_RX_BLOCK|UART_RX_UNIT|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N49
dffeas \UART_RX_BLOCK|UART_RX_UNIT|index[2]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_RX_UNIT|index[2]~2_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_RX_UNIT|index[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[2]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_RX_UNIT|index[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N54
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|Mux5~0 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|Mux5~0_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|count[0]~0_combout  & ( (\UART_RX_BLOCK|UART_RX_UNIT|count[0]~1_combout  & \UART_RX_BLOCK|UART_RX_UNIT|Add1~2_combout ) ) ) # ( !\UART_RX_BLOCK|UART_RX_UNIT|count[0]~0_combout  & 
// ( (\UART_RX_BLOCK|UART_RX_UNIT|count[0]~1_combout  & \UART_RX_BLOCK|UART_RX_UNIT|index[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\UART_RX_BLOCK|UART_RX_UNIT|count[0]~1_combout ),
	.datac(!\UART_RX_BLOCK|UART_RX_UNIT|Add1~2_combout ),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|index[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|count[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux5~0 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux5~0 .lut_mask = 64'h0033003303030303;
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N56
dffeas \UART_RX_BLOCK|UART_RX_UNIT|count[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_RX_UNIT|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_RX_UNIT|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|count[2] .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_RX_UNIT|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N21
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|Equal0~0 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|Equal0~0_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|count [0] & ( (\UART_RX_BLOCK|UART_RX_UNIT|count [2] & (\UART_RX_BLOCK|UART_RX_UNIT|count [1] & !\UART_RX_BLOCK|UART_RX_UNIT|count [4])) ) )

	.dataa(!\UART_RX_BLOCK|UART_RX_UNIT|count [2]),
	.datab(gnd),
	.datac(!\UART_RX_BLOCK|UART_RX_UNIT|count [1]),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|count [4]),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|Equal0~0 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|Equal0~0 .lut_mask = 64'h0000000005000500;
defparam \UART_RX_BLOCK|UART_RX_UNIT|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N57
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|Equal2~0 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|Equal2~0_combout  = ( !\UART_RX_BLOCK|UART_RX_UNIT|index[3]~DUPLICATE_q  & ( (\UART_RX_BLOCK|UART_RX_UNIT|index [0] & (\UART_RX_BLOCK|UART_RX_UNIT|index [1] & \UART_RX_BLOCK|UART_RX_UNIT|index[2]~DUPLICATE_q )) ) )

	.dataa(!\UART_RX_BLOCK|UART_RX_UNIT|index [0]),
	.datab(gnd),
	.datac(!\UART_RX_BLOCK|UART_RX_UNIT|index [1]),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|index[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|index[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|Equal2~0 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|Equal2~0 .lut_mask = 64'h0005000500000000;
defparam \UART_RX_BLOCK|UART_RX_UNIT|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N0
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|Mux1~0 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|Mux1~0_combout  = ( !\UART_RX_BLOCK|UART_RX_UNIT|state [1] & ( \UART_RX_BLOCK|UART_RX_UNIT|state[0]~DUPLICATE_q  & ( (\UART_RX_BLOCK|UART_RX_UNIT|Equal0~0_combout  & (!\UART_RX_BLOCK|UART_RX_UNIT|state [2] $ 
// (\UART_RX_BLOCK|UART_RX_UNIT|count [3]))) ) ) ) # ( \UART_RX_BLOCK|UART_RX_UNIT|state [1] & ( !\UART_RX_BLOCK|UART_RX_UNIT|state[0]~DUPLICATE_q  & ( (!\UART_RX_BLOCK|UART_RX_UNIT|state [2] & ((!\UART_RX_BLOCK|UART_RX_UNIT|Equal0~0_combout ) # 
// ((!\UART_RX_BLOCK|UART_RX_UNIT|Equal2~0_combout ) # (!\UART_RX_BLOCK|UART_RX_UNIT|count [3])))) ) ) )

	.dataa(!\UART_RX_BLOCK|UART_RX_UNIT|Equal0~0_combout ),
	.datab(!\UART_RX_BLOCK|UART_RX_UNIT|Equal2~0_combout ),
	.datac(!\UART_RX_BLOCK|UART_RX_UNIT|state [2]),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|count [3]),
	.datae(!\UART_RX_BLOCK|UART_RX_UNIT|state [1]),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|state[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux1~0 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux1~0 .lut_mask = 64'h0000F0E050050000;
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N2
dffeas \UART_RX_BLOCK|UART_RX_UNIT|state[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_RX_UNIT|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_RX_UNIT|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|state[1] .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_RX_UNIT|state[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N27
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|Mux0~0 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|Mux0~0_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|state[0]~DUPLICATE_q  & ( (!\UART_RX_BLOCK|UART_RX_UNIT|state [1] & \UART_RX_BLOCK|UART_RX_UNIT|state[2]~DUPLICATE_q ) ) ) # ( !\UART_RX_BLOCK|UART_RX_UNIT|state[0]~DUPLICATE_q  & 
// ( (!\UART_RX_BLOCK|UART_RX_UNIT|state [1] & (\UART_RX_BLOCK|UART_RX_UNIT|state[2]~DUPLICATE_q )) # (\UART_RX_BLOCK|UART_RX_UNIT|state [1] & (!\UART_RX_BLOCK|UART_RX_UNIT|state[2]~DUPLICATE_q  & (\UART_RX_BLOCK|UART_RX_UNIT|Equal1~0_combout  & 
// \UART_RX_BLOCK|UART_RX_UNIT|Equal2~0_combout ))) ) )

	.dataa(!\UART_RX_BLOCK|UART_RX_UNIT|state [1]),
	.datab(!\UART_RX_BLOCK|UART_RX_UNIT|state[2]~DUPLICATE_q ),
	.datac(!\UART_RX_BLOCK|UART_RX_UNIT|Equal1~0_combout ),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|state[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux0~0 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux0~0 .lut_mask = 64'h2226222622222222;
defparam \UART_RX_BLOCK|UART_RX_UNIT|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N28
dffeas \UART_RX_BLOCK|UART_RX_UNIT|state[2]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_RX_UNIT|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_RX_UNIT|state[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|state[2]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_RX_UNIT|state[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N18
cyclonev_lcell_comb \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~0 (
// Equation(s):
// \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~0_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|state[1]~DUPLICATE_q  & ( (\UART_RX_BLOCK|UART_RX_UNIT|state[2]~DUPLICATE_q  & !\UART_RX_BLOCK|UART_RX_UNIT|state[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\UART_RX_BLOCK|UART_RX_UNIT|state[2]~DUPLICATE_q ),
	.datad(!\UART_RX_BLOCK|UART_RX_UNIT|state[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~0 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~0 .lut_mask = 64'h000000000F000F00;
defparam \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N19
dffeas \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N21
cyclonev_lcell_comb \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[0]~3 (
// Equation(s):
// \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[0]~3_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~q  & ( !\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [0] ) ) # ( !\UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~q  & ( \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [0]),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[0]~3 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[0]~3 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N23
dffeas \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[0]~3_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[0] .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N0
cyclonev_lcell_comb \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[1]~2 (
// Equation(s):
// \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[1]~2_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~q  & ( !\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [0] $ (!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [1]) ) ) # ( !\UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~q  & ( 
// \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [0]),
	.datad(!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [1]),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[1]~2 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[1]~2 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N2
dffeas \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[1]~2_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[1] .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N24
cyclonev_lcell_comb \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[2]~0 (
// Equation(s):
// \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[2]~0_combout  = ( \UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~q  & ( !\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [2] $ (((!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [1]) # (!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [0]))) ) ) # ( 
// !\UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~q  & ( \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [2] ) )

	.dataa(!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [1]),
	.datab(gnd),
	.datac(!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [0]),
	.datad(!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [2]),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[2]~0 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[2]~0 .lut_mask = 64'h00FF00FF05FA05FA;
defparam \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N25
dffeas \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[2]~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[2] .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N3
cyclonev_lcell_comb \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[3]~1 (
// Equation(s):
// \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[3]~1_combout  = ( \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [2] & ( !\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [3] $ (((!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [1]) # ((!\UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~q ) # 
// (!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [0])))) ) ) # ( !\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [2] & ( \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [3] ) )

	.dataa(!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [1]),
	.datab(!\UART_RX_BLOCK|UART_RX_UNIT|o_rx_done~q ),
	.datac(!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [0]),
	.datad(!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [3]),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[3]~1 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[3]~1 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N5
dffeas \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[3]~1_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[3] .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N12
cyclonev_lcell_comb \UART_RX_BLOCK|UART_MEM_UNIT|Equal0~0 (
// Equation(s):
// \UART_RX_BLOCK|UART_MEM_UNIT|Equal0~0_combout  = ( !\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [2] & ( (\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [0] & (!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [3] & \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [1])) ) )

	.dataa(!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [0]),
	.datab(gnd),
	.datac(!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [3]),
	.datad(!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [1]),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_MEM_UNIT|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_MEM_UNIT|Equal0~0 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_MEM_UNIT|Equal0~0 .lut_mask = 64'h0050005000000000;
defparam \UART_RX_BLOCK|UART_MEM_UNIT|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N5
dffeas \UART_RX_BLOCK|UART_MEM_UNIT|o_done_a (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_RX_BLOCK|UART_MEM_UNIT|Equal0~0_combout ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_MEM_UNIT|o_done_a~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_MEM_UNIT|o_done_a .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_MEM_UNIT|o_done_a .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N27
cyclonev_lcell_comb \UART_RX_BLOCK|UART_MEM_UNIT|Equal1~0 (
// Equation(s):
// \UART_RX_BLOCK|UART_MEM_UNIT|Equal1~0_combout  = ( \UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [2] & ( (\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [1] & (\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [0] & !\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [3])) ) )

	.dataa(!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [1]),
	.datab(!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [0]),
	.datac(gnd),
	.datad(!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [3]),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_MEM_UNIT|ptr_wr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_MEM_UNIT|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_MEM_UNIT|Equal1~0 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_MEM_UNIT|Equal1~0 .lut_mask = 64'h0000000011001100;
defparam \UART_RX_BLOCK|UART_MEM_UNIT|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N28
dffeas \UART_RX_BLOCK|UART_MEM_UNIT|o_done_b (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_MEM_UNIT|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_MEM_UNIT|o_done_b~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_MEM_UNIT|o_done_b .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_MEM_UNIT|o_done_b .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N52
dffeas \w_tx_en_0~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_RX_BLOCK|UART_DETECT_DONE|o_done~q ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_tx_en_0~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \w_tx_en_0~DUPLICATE .is_wysiwyg = "true";
defparam \w_tx_en_0~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N32
dffeas w_tx_en_1(
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_tx_en_0~DUPLICATE_q ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_tx_en_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam w_tx_en_1.is_wysiwyg = "true";
defparam w_tx_en_1.power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y4_N47
dffeas \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_p_signal (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_RX_BLOCK|UART_MEM_UNIT|o_done_a~q ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_p_signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_p_signal .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_p_signal .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N53
dffeas w_tx_en_0(
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_RX_BLOCK|UART_DETECT_DONE|o_done~q ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_tx_en_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam w_tx_en_0.is_wysiwyg = "true";
defparam w_tx_en_0.power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N46
dffeas \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_n_signal~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_p_signal~q ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_n_signal~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_n_signal~DUPLICATE .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_n_signal~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N54
cyclonev_lcell_comb \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|o_w_start~0 (
// Equation(s):
// \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|o_w_start~0_combout  = ( \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_n_signal~DUPLICATE_q  & ( (\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|w_start_save~q  & 
// ((!\w_tx_en_1~q ) # (\w_tx_en_0~q ))) ) ) # ( !\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_n_signal~DUPLICATE_q  & ( (!\w_tx_en_1~q  & (((\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|w_start_save~q )) # 
// (\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_p_signal~q ))) # (\w_tx_en_1~q  & (\w_tx_en_0~q  & ((\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|w_start_save~q ) # 
// (\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_p_signal~q )))) ) )

	.dataa(!\w_tx_en_1~q ),
	.datab(!\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_p_signal~q ),
	.datac(!\w_tx_en_0~q ),
	.datad(!\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|w_start_save~q ),
	.datae(gnd),
	.dataf(!\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_n_signal~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|o_w_start~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|o_w_start~0 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|o_w_start~0 .lut_mask = 64'h23AF23AF00AF00AF;
defparam \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|o_w_start~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N56
dffeas \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|w_start_save (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|o_w_start~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|w_start_save~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|w_start_save .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|w_start_save .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N47
dffeas \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_n_signal (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_p_signal~q ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_n_signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_n_signal .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_n_signal .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N42
cyclonev_lcell_comb \UART_RX_BLOCK|UART_DETECT_DONE|o_done~0 (
// Equation(s):
// \UART_RX_BLOCK|UART_DETECT_DONE|o_done~0_combout  = ( \UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_n_signal~q  & ( \UART_RX_BLOCK|UART_MEM_UNIT|o_done_b~q  & ( (\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|w_start_save~q  & 
// ((!\w_tx_en_1~q ) # (\w_tx_en_0~DUPLICATE_q ))) ) ) ) # ( !\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_n_signal~q  & ( \UART_RX_BLOCK|UART_MEM_UNIT|o_done_b~q  & ( (!\w_tx_en_1~q  & 
// (((\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|w_start_save~q )) # (\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_p_signal~q ))) # (\w_tx_en_1~q  & (\w_tx_en_0~DUPLICATE_q  & 
// ((\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|w_start_save~q ) # (\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_p_signal~q )))) ) ) )

	.dataa(!\w_tx_en_1~q ),
	.datab(!\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_p_signal~q ),
	.datac(!\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|w_start_save~q ),
	.datad(!\w_tx_en_0~DUPLICATE_q ),
	.datae(!\UART_RX_BLOCK|UART_DETECT_DONE|SS_DETECT_START_A|SS_detect_edge_unit|w_n_signal~q ),
	.dataf(!\UART_RX_BLOCK|UART_MEM_UNIT|o_done_b~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_BLOCK|UART_DETECT_DONE|o_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_DETECT_DONE|o_done~0 .extended_lut = "off";
defparam \UART_RX_BLOCK|UART_DETECT_DONE|o_done~0 .lut_mask = 64'h000000002A3F0A0F;
defparam \UART_RX_BLOCK|UART_DETECT_DONE|o_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N43
dffeas \UART_RX_BLOCK|UART_DETECT_DONE|o_done (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_RX_BLOCK|UART_DETECT_DONE|o_done~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_BLOCK|UART_DETECT_DONE|o_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_BLOCK|UART_DETECT_DONE|o_done .is_wysiwyg = "true";
defparam \UART_RX_BLOCK|UART_DETECT_DONE|o_done .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N58
dffeas \UART_TX_BLOCK|w_tx_en (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\w_tx_en_1~q ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|w_tx_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|w_tx_en .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|w_tx_en .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y6_N17
dffeas \UART_TX_BLOCK|w_tx_done_1 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_TX_BLOCK|UART_TX_UNIT|o_tx_done~q ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|w_tx_done_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|w_tx_done_1 .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|w_tx_done_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y6_N10
dffeas \UART_TX_BLOCK|UART_TX_UNIT|state[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|UART_TX_UNIT|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|UART_TX_UNIT|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|state[2] .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|UART_TX_UNIT|state[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N12
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|Mux2~0 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|Mux2~0_combout  = ( \UART_TX_BLOCK|UART_TX_UNIT|state [0] & ( \UART_TX_BLOCK|UART_TX_UNIT|state [2] & ( (!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout  & !\UART_TX_BLOCK|UART_TX_UNIT|state [1]) ) ) ) # ( 
// !\UART_TX_BLOCK|UART_TX_UNIT|state [0] & ( \UART_TX_BLOCK|UART_TX_UNIT|state [2] & ( (!\UART_TX_BLOCK|UART_TX_UNIT|state [1] & (\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout )) # (\UART_TX_BLOCK|UART_TX_UNIT|state [1] & (((\UART_TX_BLOCK|w_tx_done_1~q ) # 
// (\UART_TX_BLOCK|w_tx_en~q )))) ) ) ) # ( \UART_TX_BLOCK|UART_TX_UNIT|state [0] & ( !\UART_TX_BLOCK|UART_TX_UNIT|state [2] & ( (!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout  & !\UART_TX_BLOCK|UART_TX_UNIT|state [1]) ) ) ) # ( 
// !\UART_TX_BLOCK|UART_TX_UNIT|state [0] & ( !\UART_TX_BLOCK|UART_TX_UNIT|state [2] & ( (!\UART_TX_BLOCK|UART_TX_UNIT|state [1] & ((\UART_TX_BLOCK|w_tx_done_1~q ) # (\UART_TX_BLOCK|w_tx_en~q ))) ) ) )

	.dataa(!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout ),
	.datab(!\UART_TX_BLOCK|w_tx_en~q ),
	.datac(!\UART_TX_BLOCK|UART_TX_UNIT|state [1]),
	.datad(!\UART_TX_BLOCK|w_tx_done_1~q ),
	.datae(!\UART_TX_BLOCK|UART_TX_UNIT|state [0]),
	.dataf(!\UART_TX_BLOCK|UART_TX_UNIT|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux2~0 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux2~0 .lut_mask = 64'h30F0A0A0535FA0A0;
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N13
dffeas \UART_TX_BLOCK|UART_TX_UNIT|state[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|UART_TX_UNIT|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|UART_TX_UNIT|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|state[0] .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|UART_TX_UNIT|state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N57
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|index[0]~0 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|index[0]~0_combout  = ( !\UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q  & ( (\UART_TX_BLOCK|UART_TX_UNIT|state [1] & !\UART_TX_BLOCK|UART_TX_UNIT|state [0]) ) )

	.dataa(!\UART_TX_BLOCK|UART_TX_UNIT|state [1]),
	.datab(gnd),
	.datac(!\UART_TX_BLOCK|UART_TX_UNIT|state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|index[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[0]~0 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[0]~0 .lut_mask = 64'h5050505000000000;
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N54
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|Mux2~1 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|Mux2~1_combout  = (!\UART_TX_BLOCK|UART_TX_UNIT|state [1] & \UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q )

	.dataa(!\UART_TX_BLOCK|UART_TX_UNIT|state [1]),
	.datab(!\UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux2~1 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux2~1 .lut_mask = 64'h2222222222222222;
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N42
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|index[0]~4 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|index[0]~4_combout  = ( \UART_TX_BLOCK|UART_TX_UNIT|Equal0~0_combout  & ( (\UART_TX_BLOCK|UART_TX_UNIT|index [0] & ((\UART_TX_BLOCK|UART_TX_UNIT|index[0]~0_combout ) # (\UART_TX_BLOCK|UART_TX_UNIT|Mux2~1_combout ))) ) ) # ( 
// !\UART_TX_BLOCK|UART_TX_UNIT|Equal0~0_combout  & ( (!\UART_TX_BLOCK|UART_TX_UNIT|Mux2~1_combout  & (\UART_TX_BLOCK|UART_TX_UNIT|index[0]~0_combout  & (!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout  $ (!\UART_TX_BLOCK|UART_TX_UNIT|index [0])))) # 
// (\UART_TX_BLOCK|UART_TX_UNIT|Mux2~1_combout  & (((\UART_TX_BLOCK|UART_TX_UNIT|index [0])))) ) )

	.dataa(!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout ),
	.datab(!\UART_TX_BLOCK|UART_TX_UNIT|Mux2~1_combout ),
	.datac(!\UART_TX_BLOCK|UART_TX_UNIT|index[0]~0_combout ),
	.datad(!\UART_TX_BLOCK|UART_TX_UNIT|index [0]),
	.datae(gnd),
	.dataf(!\UART_TX_BLOCK|UART_TX_UNIT|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|index[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[0]~4 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[0]~4 .lut_mask = 64'h043B043B003F003F;
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N44
dffeas \UART_TX_BLOCK|UART_TX_UNIT|index[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|UART_TX_UNIT|index[0]~4_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|UART_TX_UNIT|index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[0] .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N43
dffeas \UART_TX_BLOCK|UART_TX_UNIT|index[0]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|UART_TX_UNIT|index[0]~4_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|UART_TX_UNIT|index[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[0]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N12
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|index[1]~3 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|index[1]~3_combout  = ( \UART_TX_BLOCK|UART_TX_UNIT|index [1] & ( \UART_TX_BLOCK|UART_TX_UNIT|index[0]~DUPLICATE_q  & ( ((\UART_TX_BLOCK|UART_TX_UNIT|index[0]~0_combout  & ((!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout ) # 
// (\UART_TX_BLOCK|UART_TX_UNIT|Equal0~0_combout )))) # (\UART_TX_BLOCK|UART_TX_UNIT|Mux2~1_combout ) ) ) ) # ( !\UART_TX_BLOCK|UART_TX_UNIT|index [1] & ( \UART_TX_BLOCK|UART_TX_UNIT|index[0]~DUPLICATE_q  & ( (\UART_TX_BLOCK|UART_TX_UNIT|index[0]~0_combout  
// & (!\UART_TX_BLOCK|UART_TX_UNIT|Mux2~1_combout  & (\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout  & !\UART_TX_BLOCK|UART_TX_UNIT|Equal0~0_combout ))) ) ) ) # ( \UART_TX_BLOCK|UART_TX_UNIT|index [1] & ( !\UART_TX_BLOCK|UART_TX_UNIT|index[0]~DUPLICATE_q  & ( 
// (\UART_TX_BLOCK|UART_TX_UNIT|Mux2~1_combout ) # (\UART_TX_BLOCK|UART_TX_UNIT|index[0]~0_combout ) ) ) )

	.dataa(!\UART_TX_BLOCK|UART_TX_UNIT|index[0]~0_combout ),
	.datab(!\UART_TX_BLOCK|UART_TX_UNIT|Mux2~1_combout ),
	.datac(!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout ),
	.datad(!\UART_TX_BLOCK|UART_TX_UNIT|Equal0~0_combout ),
	.datae(!\UART_TX_BLOCK|UART_TX_UNIT|index [1]),
	.dataf(!\UART_TX_BLOCK|UART_TX_UNIT|index[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|index[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[1]~3 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[1]~3 .lut_mask = 64'h0000777704007377;
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N14
dffeas \UART_TX_BLOCK|UART_TX_UNIT|index[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|UART_TX_UNIT|index[1]~3_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|UART_TX_UNIT|index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[1] .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N45
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|Equal0~1 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|Equal0~1_combout  = ( \UART_TX_BLOCK|UART_TX_UNIT|index [1] & ( \UART_TX_BLOCK|UART_TX_UNIT|index [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\UART_TX_BLOCK|UART_TX_UNIT|index [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\UART_TX_BLOCK|UART_TX_UNIT|index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|Equal0~1 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|Equal0~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \UART_TX_BLOCK|UART_TX_UNIT|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N19
dffeas \UART_TX_BLOCK|UART_TX_UNIT|index[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|UART_TX_UNIT|index[2]~2_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|UART_TX_UNIT|index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[2] .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N24
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|index[3]~1 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|index[3]~1_combout  = ( \UART_TX_BLOCK|UART_TX_UNIT|index [3] & ( \UART_TX_BLOCK|UART_TX_UNIT|index [2] & ( ((\UART_TX_BLOCK|UART_TX_UNIT|index[0]~0_combout  & ((!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout ) # 
// (!\UART_TX_BLOCK|UART_TX_UNIT|Equal0~1_combout )))) # (\UART_TX_BLOCK|UART_TX_UNIT|Mux2~1_combout ) ) ) ) # ( \UART_TX_BLOCK|UART_TX_UNIT|index [3] & ( !\UART_TX_BLOCK|UART_TX_UNIT|index [2] & ( (\UART_TX_BLOCK|UART_TX_UNIT|Mux2~1_combout ) # 
// (\UART_TX_BLOCK|UART_TX_UNIT|index[0]~0_combout ) ) ) )

	.dataa(!\UART_TX_BLOCK|UART_TX_UNIT|index[0]~0_combout ),
	.datab(!\UART_TX_BLOCK|UART_TX_UNIT|Mux2~1_combout ),
	.datac(!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout ),
	.datad(!\UART_TX_BLOCK|UART_TX_UNIT|Equal0~1_combout ),
	.datae(!\UART_TX_BLOCK|UART_TX_UNIT|index [3]),
	.dataf(!\UART_TX_BLOCK|UART_TX_UNIT|index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|index[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[3]~1 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[3]~1 .lut_mask = 64'h0000777700007773;
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N25
dffeas \UART_TX_BLOCK|UART_TX_UNIT|index[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|UART_TX_UNIT|index[3]~1_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|UART_TX_UNIT|index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[3] .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N18
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|index[2]~2 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|index[2]~2_combout  = ( \UART_TX_BLOCK|UART_TX_UNIT|index [2] & ( \UART_TX_BLOCK|UART_TX_UNIT|index [3] & ( ((\UART_TX_BLOCK|UART_TX_UNIT|index[0]~0_combout  & ((!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout ) # 
// (!\UART_TX_BLOCK|UART_TX_UNIT|Equal0~1_combout )))) # (\UART_TX_BLOCK|UART_TX_UNIT|Mux2~1_combout ) ) ) ) # ( !\UART_TX_BLOCK|UART_TX_UNIT|index [2] & ( \UART_TX_BLOCK|UART_TX_UNIT|index [3] & ( (\UART_TX_BLOCK|UART_TX_UNIT|index[0]~0_combout  & 
// (!\UART_TX_BLOCK|UART_TX_UNIT|Mux2~1_combout  & (\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout  & \UART_TX_BLOCK|UART_TX_UNIT|Equal0~1_combout ))) ) ) ) # ( \UART_TX_BLOCK|UART_TX_UNIT|index [2] & ( !\UART_TX_BLOCK|UART_TX_UNIT|index [3] & ( 
// (\UART_TX_BLOCK|UART_TX_UNIT|Mux2~1_combout ) # (\UART_TX_BLOCK|UART_TX_UNIT|index[0]~0_combout ) ) ) ) # ( !\UART_TX_BLOCK|UART_TX_UNIT|index [2] & ( !\UART_TX_BLOCK|UART_TX_UNIT|index [3] & ( (\UART_TX_BLOCK|UART_TX_UNIT|index[0]~0_combout  & 
// (!\UART_TX_BLOCK|UART_TX_UNIT|Mux2~1_combout  & (\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout  & \UART_TX_BLOCK|UART_TX_UNIT|Equal0~1_combout ))) ) ) )

	.dataa(!\UART_TX_BLOCK|UART_TX_UNIT|index[0]~0_combout ),
	.datab(!\UART_TX_BLOCK|UART_TX_UNIT|Mux2~1_combout ),
	.datac(!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout ),
	.datad(!\UART_TX_BLOCK|UART_TX_UNIT|Equal0~1_combout ),
	.datae(!\UART_TX_BLOCK|UART_TX_UNIT|index [2]),
	.dataf(!\UART_TX_BLOCK|UART_TX_UNIT|index [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|index[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[2]~2 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[2]~2 .lut_mask = 64'h0004777700047773;
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N20
dffeas \UART_TX_BLOCK|UART_TX_UNIT|index[2]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|UART_TX_UNIT|index[2]~2_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|UART_TX_UNIT|index[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[2]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N26
dffeas \UART_TX_BLOCK|UART_TX_UNIT|index[3]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|UART_TX_UNIT|index[3]~1_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|UART_TX_UNIT|index[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[3]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|UART_TX_UNIT|index[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N39
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|Equal0~0 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|Equal0~0_combout  = ( \UART_TX_BLOCK|UART_TX_UNIT|index[0]~DUPLICATE_q  & ( \UART_TX_BLOCK|UART_TX_UNIT|index [1] & ( (\UART_TX_BLOCK|UART_TX_UNIT|index[2]~DUPLICATE_q  & !\UART_TX_BLOCK|UART_TX_UNIT|index[3]~DUPLICATE_q ) ) ) 
// )

	.dataa(!\UART_TX_BLOCK|UART_TX_UNIT|index[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\UART_TX_BLOCK|UART_TX_UNIT|index[3]~DUPLICATE_q ),
	.datae(!\UART_TX_BLOCK|UART_TX_UNIT|index[0]~DUPLICATE_q ),
	.dataf(!\UART_TX_BLOCK|UART_TX_UNIT|index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|Equal0~0 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|Equal0~0 .lut_mask = 64'h0000000000005500;
defparam \UART_TX_BLOCK|UART_TX_UNIT|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N36
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|Mux1~0 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|Mux1~0_combout  = ( \UART_TX_BLOCK|UART_TX_UNIT|state [0] & ( (\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout  & !\UART_TX_BLOCK|UART_TX_UNIT|state [1]) ) ) # ( !\UART_TX_BLOCK|UART_TX_UNIT|state [0] & ( 
// (!\UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q  & (\UART_TX_BLOCK|UART_TX_UNIT|state [1] & ((!\UART_TX_BLOCK|UART_TX_UNIT|Equal0~0_combout ) # (!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout )))) ) )

	.dataa(!\UART_TX_BLOCK|UART_TX_UNIT|Equal0~0_combout ),
	.datab(!\UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q ),
	.datac(!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout ),
	.datad(!\UART_TX_BLOCK|UART_TX_UNIT|state [1]),
	.datae(gnd),
	.dataf(!\UART_TX_BLOCK|UART_TX_UNIT|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux1~0 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux1~0 .lut_mask = 64'h00C800C80F000F00;
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N38
dffeas \UART_TX_BLOCK|UART_TX_UNIT|state[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|UART_TX_UNIT|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|UART_TX_UNIT|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|state[1] .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|UART_TX_UNIT|state[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y6_N22
dffeas \UART_TX_BLOCK|UART_TX_UNIT|count[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|UART_TX_UNIT|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|UART_TX_UNIT|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|count[0] .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|UART_TX_UNIT|count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N21
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|Mux7~0 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|Mux7~0_combout  = ( !\UART_TX_BLOCK|UART_TX_UNIT|count [0] & ( \UART_BAUD_GEN|o_stick~q  & ( (!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout  & (!\UART_TX_BLOCK|UART_TX_UNIT|state [1] $ 
// (((!\UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q  & !\UART_TX_BLOCK|UART_TX_UNIT|state [0]))))) ) ) ) # ( \UART_TX_BLOCK|UART_TX_UNIT|count [0] & ( !\UART_BAUD_GEN|o_stick~q  & ( (!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout  & 
// (!\UART_TX_BLOCK|UART_TX_UNIT|state [1] $ (((!\UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q  & !\UART_TX_BLOCK|UART_TX_UNIT|state [0]))))) ) ) )

	.dataa(!\UART_TX_BLOCK|UART_TX_UNIT|state [1]),
	.datab(!\UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q ),
	.datac(!\UART_TX_BLOCK|UART_TX_UNIT|state [0]),
	.datad(!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout ),
	.datae(!\UART_TX_BLOCK|UART_TX_UNIT|count [0]),
	.dataf(!\UART_BAUD_GEN|o_stick~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux7~0 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux7~0 .lut_mask = 64'h00006A006A000000;
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N23
dffeas \UART_TX_BLOCK|UART_TX_UNIT|count[0]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|UART_TX_UNIT|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|UART_TX_UNIT|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|UART_TX_UNIT|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N24
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|Add1~3 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|Add1~3_combout  = ( \UART_BAUD_GEN|o_stick~q  & ( !\UART_TX_BLOCK|UART_TX_UNIT|count [1] $ (!\UART_TX_BLOCK|UART_TX_UNIT|count[0]~DUPLICATE_q ) ) ) # ( !\UART_BAUD_GEN|o_stick~q  & ( \UART_TX_BLOCK|UART_TX_UNIT|count [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\UART_TX_BLOCK|UART_TX_UNIT|count [1]),
	.datad(!\UART_TX_BLOCK|UART_TX_UNIT|count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\UART_BAUD_GEN|o_stick~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|Add1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|Add1~3 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|Add1~3 .lut_mask = 64'h0F0F0F0F0FF00FF0;
defparam \UART_TX_BLOCK|UART_TX_UNIT|Add1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N33
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|Mux6~0 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|Mux6~0_combout  = ( \UART_TX_BLOCK|UART_TX_UNIT|state [0] & ( (!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout  & (\UART_TX_BLOCK|UART_TX_UNIT|Add1~3_combout  & !\UART_TX_BLOCK|UART_TX_UNIT|state [1])) ) ) # ( 
// !\UART_TX_BLOCK|UART_TX_UNIT|state [0] & ( (!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout  & (\UART_TX_BLOCK|UART_TX_UNIT|Add1~3_combout  & (!\UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q  $ (!\UART_TX_BLOCK|UART_TX_UNIT|state [1])))) ) )

	.dataa(!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout ),
	.datab(!\UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q ),
	.datac(!\UART_TX_BLOCK|UART_TX_UNIT|Add1~3_combout ),
	.datad(!\UART_TX_BLOCK|UART_TX_UNIT|state [1]),
	.datae(gnd),
	.dataf(!\UART_TX_BLOCK|UART_TX_UNIT|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux6~0 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux6~0 .lut_mask = 64'h020802080A000A00;
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N35
dffeas \UART_TX_BLOCK|UART_TX_UNIT|count[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|UART_TX_UNIT|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|UART_TX_UNIT|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|count[1] .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|UART_TX_UNIT|count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N3
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|Add1~2 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|Add1~2_combout  = ( \UART_BAUD_GEN|o_stick~q  & ( !\UART_TX_BLOCK|UART_TX_UNIT|count [2] $ (((!\UART_TX_BLOCK|UART_TX_UNIT|count [1]) # (!\UART_TX_BLOCK|UART_TX_UNIT|count[0]~DUPLICATE_q ))) ) ) # ( !\UART_BAUD_GEN|o_stick~q  & 
// ( \UART_TX_BLOCK|UART_TX_UNIT|count [2] ) )

	.dataa(!\UART_TX_BLOCK|UART_TX_UNIT|count [1]),
	.datab(!\UART_TX_BLOCK|UART_TX_UNIT|count [2]),
	.datac(gnd),
	.datad(!\UART_TX_BLOCK|UART_TX_UNIT|count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\UART_BAUD_GEN|o_stick~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|Add1~2 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|Add1~2 .lut_mask = 64'h3333333333663366;
defparam \UART_TX_BLOCK|UART_TX_UNIT|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N30
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|Mux5~0 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|Mux5~0_combout  = ( \UART_TX_BLOCK|UART_TX_UNIT|state [0] & ( (!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout  & (\UART_TX_BLOCK|UART_TX_UNIT|Add1~2_combout  & !\UART_TX_BLOCK|UART_TX_UNIT|state [1])) ) ) # ( 
// !\UART_TX_BLOCK|UART_TX_UNIT|state [0] & ( (!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout  & (\UART_TX_BLOCK|UART_TX_UNIT|Add1~2_combout  & (!\UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q  $ (!\UART_TX_BLOCK|UART_TX_UNIT|state [1])))) ) )

	.dataa(!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout ),
	.datab(!\UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q ),
	.datac(!\UART_TX_BLOCK|UART_TX_UNIT|Add1~2_combout ),
	.datad(!\UART_TX_BLOCK|UART_TX_UNIT|state [1]),
	.datae(gnd),
	.dataf(!\UART_TX_BLOCK|UART_TX_UNIT|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux5~0 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux5~0 .lut_mask = 64'h020802080A000A00;
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N32
dffeas \UART_TX_BLOCK|UART_TX_UNIT|count[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|UART_TX_UNIT|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|UART_TX_UNIT|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|count[2] .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|UART_TX_UNIT|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N51
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|Add1~1 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|Add1~1_combout  = ( \UART_BAUD_GEN|o_stick~q  & ( !\UART_TX_BLOCK|UART_TX_UNIT|count [3] $ (((!\UART_TX_BLOCK|UART_TX_UNIT|count [1]) # ((!\UART_TX_BLOCK|UART_TX_UNIT|count [0]) # (!\UART_TX_BLOCK|UART_TX_UNIT|count [2])))) ) ) 
// # ( !\UART_BAUD_GEN|o_stick~q  & ( \UART_TX_BLOCK|UART_TX_UNIT|count [3] ) )

	.dataa(!\UART_TX_BLOCK|UART_TX_UNIT|count [1]),
	.datab(!\UART_TX_BLOCK|UART_TX_UNIT|count [0]),
	.datac(!\UART_TX_BLOCK|UART_TX_UNIT|count [2]),
	.datad(!\UART_TX_BLOCK|UART_TX_UNIT|count [3]),
	.datae(gnd),
	.dataf(!\UART_BAUD_GEN|o_stick~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|Add1~1 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|Add1~1 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \UART_TX_BLOCK|UART_TX_UNIT|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N27
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|Mux4~0 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|Mux4~0_combout  = ( \UART_TX_BLOCK|UART_TX_UNIT|state [0] & ( (!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout  & (\UART_TX_BLOCK|UART_TX_UNIT|Add1~1_combout  & !\UART_TX_BLOCK|UART_TX_UNIT|state [1])) ) ) # ( 
// !\UART_TX_BLOCK|UART_TX_UNIT|state [0] & ( (!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout  & (\UART_TX_BLOCK|UART_TX_UNIT|Add1~1_combout  & (!\UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q  $ (!\UART_TX_BLOCK|UART_TX_UNIT|state [1])))) ) )

	.dataa(!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout ),
	.datab(!\UART_TX_BLOCK|UART_TX_UNIT|Add1~1_combout ),
	.datac(!\UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q ),
	.datad(!\UART_TX_BLOCK|UART_TX_UNIT|state [1]),
	.datae(gnd),
	.dataf(!\UART_TX_BLOCK|UART_TX_UNIT|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux4~0 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux4~0 .lut_mask = 64'h0220022022002200;
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N29
dffeas \UART_TX_BLOCK|UART_TX_UNIT|count[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|UART_TX_UNIT|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|UART_TX_UNIT|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|count[3] .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|UART_TX_UNIT|count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y6_N31
dffeas \UART_TX_BLOCK|UART_TX_UNIT|count[2]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|UART_TX_UNIT|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|UART_TX_UNIT|count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|UART_TX_UNIT|count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N48
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|Add1~0 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|Add1~0_combout  = ( \UART_BAUD_GEN|o_stick~q  & ( (\UART_TX_BLOCK|UART_TX_UNIT|count [1] & (\UART_TX_BLOCK|UART_TX_UNIT|count [0] & (\UART_TX_BLOCK|UART_TX_UNIT|count[2]~DUPLICATE_q  & \UART_TX_BLOCK|UART_TX_UNIT|count [3]))) ) 
// )

	.dataa(!\UART_TX_BLOCK|UART_TX_UNIT|count [1]),
	.datab(!\UART_TX_BLOCK|UART_TX_UNIT|count [0]),
	.datac(!\UART_TX_BLOCK|UART_TX_UNIT|count[2]~DUPLICATE_q ),
	.datad(!\UART_TX_BLOCK|UART_TX_UNIT|count [3]),
	.datae(gnd),
	.dataf(!\UART_BAUD_GEN|o_stick~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|Add1~0 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|Add1~0 .lut_mask = 64'h0000000000010001;
defparam \UART_TX_BLOCK|UART_TX_UNIT|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N18
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|Mux3~0 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|Mux3~0_combout  = ( !\UART_TX_BLOCK|UART_TX_UNIT|count [4] & ( \UART_TX_BLOCK|UART_TX_UNIT|Add1~0_combout  & ( (!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout  & (!\UART_TX_BLOCK|UART_TX_UNIT|state [1] $ 
// (((!\UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q  & !\UART_TX_BLOCK|UART_TX_UNIT|state [0]))))) ) ) ) # ( \UART_TX_BLOCK|UART_TX_UNIT|count [4] & ( !\UART_TX_BLOCK|UART_TX_UNIT|Add1~0_combout  & ( (!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout  & 
// (!\UART_TX_BLOCK|UART_TX_UNIT|state [1] $ (((!\UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q  & !\UART_TX_BLOCK|UART_TX_UNIT|state [0]))))) ) ) )

	.dataa(!\UART_TX_BLOCK|UART_TX_UNIT|state [1]),
	.datab(!\UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q ),
	.datac(!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout ),
	.datad(!\UART_TX_BLOCK|UART_TX_UNIT|state [0]),
	.datae(!\UART_TX_BLOCK|UART_TX_UNIT|count [4]),
	.dataf(!\UART_TX_BLOCK|UART_TX_UNIT|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux3~0 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux3~0 .lut_mask = 64'h000060A060A00000;
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N19
dffeas \UART_TX_BLOCK|UART_TX_UNIT|count[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|UART_TX_UNIT|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|UART_TX_UNIT|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|count[4] .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|UART_TX_UNIT|count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N0
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|Equal1~0 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout  = ( !\UART_TX_BLOCK|UART_TX_UNIT|count [4] & ( (\UART_TX_BLOCK|UART_TX_UNIT|count [1] & (\UART_TX_BLOCK|UART_TX_UNIT|count [2] & (\UART_TX_BLOCK|UART_TX_UNIT|count[0]~DUPLICATE_q  & 
// \UART_TX_BLOCK|UART_TX_UNIT|count [3]))) ) )

	.dataa(!\UART_TX_BLOCK|UART_TX_UNIT|count [1]),
	.datab(!\UART_TX_BLOCK|UART_TX_UNIT|count [2]),
	.datac(!\UART_TX_BLOCK|UART_TX_UNIT|count[0]~DUPLICATE_q ),
	.datad(!\UART_TX_BLOCK|UART_TX_UNIT|count [3]),
	.datae(gnd),
	.dataf(!\UART_TX_BLOCK|UART_TX_UNIT|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|Equal1~0 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|Equal1~0 .lut_mask = 64'h0001000100000000;
defparam \UART_TX_BLOCK|UART_TX_UNIT|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N9
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|Mux0~0 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|Mux0~0_combout  = ( \UART_TX_BLOCK|UART_TX_UNIT|state [2] & ( \UART_TX_BLOCK|UART_TX_UNIT|state [0] & ( !\UART_TX_BLOCK|UART_TX_UNIT|state [1] ) ) ) # ( \UART_TX_BLOCK|UART_TX_UNIT|state [2] & ( 
// !\UART_TX_BLOCK|UART_TX_UNIT|state [0] & ( !\UART_TX_BLOCK|UART_TX_UNIT|state [1] ) ) ) # ( !\UART_TX_BLOCK|UART_TX_UNIT|state [2] & ( !\UART_TX_BLOCK|UART_TX_UNIT|state [0] & ( (\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout  & 
// (\UART_TX_BLOCK|UART_TX_UNIT|Equal0~0_combout  & \UART_TX_BLOCK|UART_TX_UNIT|state [1])) ) ) )

	.dataa(!\UART_TX_BLOCK|UART_TX_UNIT|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\UART_TX_BLOCK|UART_TX_UNIT|Equal0~0_combout ),
	.datad(!\UART_TX_BLOCK|UART_TX_UNIT|state [1]),
	.datae(!\UART_TX_BLOCK|UART_TX_UNIT|state [2]),
	.dataf(!\UART_TX_BLOCK|UART_TX_UNIT|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux0~0 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux0~0 .lut_mask = 64'h0005FF000000FF00;
defparam \UART_TX_BLOCK|UART_TX_UNIT|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N11
dffeas \UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|UART_TX_UNIT|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N39
cyclonev_lcell_comb \UART_TX_BLOCK|UART_TX_UNIT|o_tx_done~0 (
// Equation(s):
// \UART_TX_BLOCK|UART_TX_UNIT|o_tx_done~0_combout  = ( !\UART_TX_BLOCK|UART_TX_UNIT|state [0] & ( (\UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q  & \UART_TX_BLOCK|UART_TX_UNIT|state [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\UART_TX_BLOCK|UART_TX_UNIT|state[2]~DUPLICATE_q ),
	.datad(!\UART_TX_BLOCK|UART_TX_UNIT|state [1]),
	.datae(gnd),
	.dataf(!\UART_TX_BLOCK|UART_TX_UNIT|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|UART_TX_UNIT|o_tx_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|o_tx_done~0 .extended_lut = "off";
defparam \UART_TX_BLOCK|UART_TX_UNIT|o_tx_done~0 .lut_mask = 64'h000F000F00000000;
defparam \UART_TX_BLOCK|UART_TX_UNIT|o_tx_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N40
dffeas \UART_TX_BLOCK|UART_TX_UNIT|o_tx_done (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|UART_TX_UNIT|o_tx_done~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|UART_TX_UNIT|o_tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|UART_TX_UNIT|o_tx_done .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|UART_TX_UNIT|o_tx_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N15
cyclonev_lcell_comb \UART_TX_BLOCK|ptr_rd[0]~1 (
// Equation(s):
// \UART_TX_BLOCK|ptr_rd[0]~1_combout  = ( \UART_TX_BLOCK|UART_TX_UNIT|o_tx_done~q  & ( !\UART_TX_BLOCK|ptr_rd [0] ) ) # ( !\UART_TX_BLOCK|UART_TX_UNIT|o_tx_done~q  & ( \UART_TX_BLOCK|ptr_rd [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\UART_TX_BLOCK|ptr_rd [0]),
	.datae(gnd),
	.dataf(!\UART_TX_BLOCK|UART_TX_UNIT|o_tx_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|ptr_rd[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|ptr_rd[0]~1 .extended_lut = "off";
defparam \UART_TX_BLOCK|ptr_rd[0]~1 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \UART_TX_BLOCK|ptr_rd[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N16
dffeas \UART_TX_BLOCK|ptr_rd[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|ptr_rd[0]~1_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|ptr_rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|ptr_rd[0] .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|ptr_rd[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N57
cyclonev_lcell_comb \UART_TX_BLOCK|ptr_rd[1]~0 (
// Equation(s):
// \UART_TX_BLOCK|ptr_rd[1]~0_combout  = ( \UART_TX_BLOCK|ptr_rd [0] & ( !\UART_TX_BLOCK|UART_TX_UNIT|o_tx_done~q  $ (!\UART_TX_BLOCK|ptr_rd [1]) ) ) # ( !\UART_TX_BLOCK|ptr_rd [0] & ( \UART_TX_BLOCK|ptr_rd [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\UART_TX_BLOCK|UART_TX_UNIT|o_tx_done~q ),
	.datad(!\UART_TX_BLOCK|ptr_rd [1]),
	.datae(gnd),
	.dataf(!\UART_TX_BLOCK|ptr_rd [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|ptr_rd[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|ptr_rd[1]~0 .extended_lut = "off";
defparam \UART_TX_BLOCK|ptr_rd[1]~0 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \UART_TX_BLOCK|ptr_rd[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N59
dffeas \UART_TX_BLOCK|ptr_rd[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|ptr_rd[1]~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|ptr_rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|ptr_rd[1] .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|ptr_rd[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N57
cyclonev_lcell_comb \UART_TX_BLOCK|o_tx_done~0 (
// Equation(s):
// \UART_TX_BLOCK|o_tx_done~0_combout  = ( \UART_TX_BLOCK|ptr_rd [1] & ( \UART_TX_BLOCK|ptr_rd [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\UART_TX_BLOCK|ptr_rd [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\UART_TX_BLOCK|ptr_rd [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_BLOCK|o_tx_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_BLOCK|o_tx_done~0 .extended_lut = "off";
defparam \UART_TX_BLOCK|o_tx_done~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \UART_TX_BLOCK|o_tx_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N58
dffeas \UART_TX_BLOCK|o_tx_done (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\UART_TX_BLOCK|o_tx_done~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_BLOCK|o_tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_BLOCK|o_tx_done .is_wysiwyg = "true";
defparam \UART_TX_BLOCK|o_tx_done .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N4
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N44
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y81_N1
cyclonev_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N19
cyclonev_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N52
cyclonev_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N35
cyclonev_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y81_N58
cyclonev_io_ibuf \BTN[0]~input (
	.i(BTN[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BTN[0]~input_o ));
// synopsys translate_off
defparam \BTN[0]~input .bus_hold = "false";
defparam \BTN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \BTN[1]~input (
	.i(BTN[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BTN[1]~input_o ));
// synopsys translate_off
defparam \BTN[1]~input .bus_hold = "false";
defparam \BTN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \BTN[2]~input (
	.i(BTN[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BTN[2]~input_o ));
// synopsys translate_off
defparam \BTN[2]~input .bus_hold = "false";
defparam \BTN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \BTN[3]~input (
	.i(BTN[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BTN[3]~input_o ));
// synopsys translate_off
defparam \BTN[3]~input .bus_hold = "false";
defparam \BTN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X56_Y27_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
