<stg><name>dct_Pipeline_RD_Loop_Row_RD_Loop_Col</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i4 0, i4 %c

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.i:0 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:1 %icmp_ln79 = icmp_eq  i7 %indvar_flatten_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:2 %add_ln79_1 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln79_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:3 %br_ln79 = br i1 %icmp_ln79, void %for.inc8.i, void %for.inc.i4.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc8.i:0 %c_load = load i4 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc8.i:1 %r_load = load i4 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc8.i:2 %add_ln79 = add i4 %r_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc8.i:5 %icmp_ln81 = icmp_eq  i4 %c_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc8.i:6 %select_ln79 = select i1 %icmp_ln81, i4 0, i4 %c_load

]]></Node>
<StgValue><ssdm name="select_ln79"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc8.i:7 %select_ln79_1 = select i1 %icmp_ln81, i4 %add_ln79, i4 %r_load

]]></Node>
<StgValue><ssdm name="select_ln79_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="4">
<![CDATA[
for.inc8.i:9 %trunc_ln79 = trunc i4 %select_ln79_1

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="4">
<![CDATA[
for.inc8.i:12 %trunc_ln82 = trunc i4 %select_ln79

]]></Node>
<StgValue><ssdm name="trunc_ln82"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc8.i:13 %add_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln79, i3 %trunc_ln82

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="6">
<![CDATA[
for.inc8.i:14 %zext_ln82 = zext i6 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.i:15 %input_r_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="input_r_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="6">
<![CDATA[
for.inc8.i:16 %input_r_load = load i6 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc8.i:17 %switch_ln82 = switch i3 %trunc_ln82, void %arrayidx71.i18.case.7, i3 0, void %arrayidx71.i18.case.0, i3 1, void %arrayidx71.i18.case.1, i3 2, void %arrayidx71.i18.case.2, i3 3, void %arrayidx71.i18.case.3, i3 4, void %arrayidx71.i18.case.4, i3 5, void %arrayidx71.i18.case.5, i3 6, void %arrayidx71.i18.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx71.i18.exit:0 %add_ln81 = add i4 %select_ln79, i4 1

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx71.i18.exit:1 %store_ln81 = store i7 %add_ln79_1, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx71.i18.exit:2 %store_ln81 = store i4 %select_ln79_1, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx71.i18.exit:3 %store_ln81 = store i4 %add_ln81, i4 %c

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
arrayidx71.i18.exit:4 %br_ln81 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0">
<![CDATA[
for.inc.i4.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc8.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RD_Loop_Row_RD_Loop_Col_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc8.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="4">
<![CDATA[
for.inc8.i:8 %zext_ln79 = zext i4 %select_ln79_1

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc8.i:10 %specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln9"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc8.i:11 %specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln76"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="6">
<![CDATA[
for.inc8.i:16 %input_r_load = load i6 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx71.i18.case.6:0 %buf_2d_in_6_addr = getelementptr i16 %buf_2d_in_6, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="buf_2d_in_6_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx71.i18.case.6:1 %store_ln82 = store i16 %input_r_load, i3 %buf_2d_in_6_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
arrayidx71.i18.case.6:2 %br_ln82 = br void %arrayidx71.i18.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx71.i18.case.5:0 %buf_2d_in_5_addr = getelementptr i16 %buf_2d_in_5, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="buf_2d_in_5_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx71.i18.case.5:1 %store_ln82 = store i16 %input_r_load, i3 %buf_2d_in_5_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
arrayidx71.i18.case.5:2 %br_ln82 = br void %arrayidx71.i18.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx71.i18.case.4:0 %buf_2d_in_4_addr = getelementptr i16 %buf_2d_in_4, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="buf_2d_in_4_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx71.i18.case.4:1 %store_ln82 = store i16 %input_r_load, i3 %buf_2d_in_4_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
arrayidx71.i18.case.4:2 %br_ln82 = br void %arrayidx71.i18.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx71.i18.case.3:0 %buf_2d_in_3_addr = getelementptr i16 %buf_2d_in_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="buf_2d_in_3_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx71.i18.case.3:1 %store_ln82 = store i16 %input_r_load, i3 %buf_2d_in_3_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx71.i18.case.3:2 %br_ln82 = br void %arrayidx71.i18.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx71.i18.case.2:0 %buf_2d_in_2_addr = getelementptr i16 %buf_2d_in_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="buf_2d_in_2_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx71.i18.case.2:1 %store_ln82 = store i16 %input_r_load, i3 %buf_2d_in_2_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
arrayidx71.i18.case.2:2 %br_ln82 = br void %arrayidx71.i18.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx71.i18.case.1:0 %buf_2d_in_1_addr = getelementptr i16 %buf_2d_in_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="buf_2d_in_1_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx71.i18.case.1:1 %store_ln82 = store i16 %input_r_load, i3 %buf_2d_in_1_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
arrayidx71.i18.case.1:2 %br_ln82 = br void %arrayidx71.i18.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx71.i18.case.0:0 %buf_2d_in_addr = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="buf_2d_in_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx71.i18.case.0:1 %store_ln82 = store i16 %input_r_load, i3 %buf_2d_in_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx71.i18.case.0:2 %br_ln82 = br void %arrayidx71.i18.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx71.i18.case.7:0 %buf_2d_in_7_addr = getelementptr i16 %buf_2d_in_7, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="buf_2d_in_7_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx71.i18.case.7:1 %store_ln82 = store i16 %input_r_load, i3 %buf_2d_in_7_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
arrayidx71.i18.case.7:2 %br_ln82 = br void %arrayidx71.i18.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
