INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_axi_protocol_converter_0_0/sim/system_axi_protocol_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_protocol_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xadc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_processing_system7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xlconstant_0/sim/system_xlconstant_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xlconstant_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/Averager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Averager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/AveragerHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AveragerHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/FunctionGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FunctionGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/LockInAmplifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LockInAmplifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/OutputClamp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OutputClamp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/PIDController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIDController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/ProjectTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProjectTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_lite_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divide
INFO: [VRFC 10-311] analyzing module div_add_sub_rad2
INFO: [VRFC 10-311] analyzing module div_add_sub_rad4
INFO: [VRFC 10-311] analyzing module div_add_sub_rad8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/lowPassFilter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lowPassFilter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/mux_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_ams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_ams
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_asg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_asg_ch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_daisy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_daisy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_daisy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_daisy_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_daisy_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_daisy_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_daisy_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_daisy_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_hk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_hk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pid_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_scope
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope_Z20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_scope_Z20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/acq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/evn_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/asg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/asg_bst.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asg_bst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/asg_per.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asg_per
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/axi4_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_stream_cnt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_demux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_stream_demux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_dly.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_stream_dly
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/axi4_stream_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_stream_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_pas.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_stream_pas
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_stream_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/bin_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/clb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/clkdiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/ctrg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/cts.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cts
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/gpio_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/la.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module la
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/la_trg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module la_trg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/lg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/lin_add.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lin_add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/lin_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lin_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/mgmt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgmt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/muxctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/old_acq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module old_acq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/old_asg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module old_asg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/old_asg_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module old_asg_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/old_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module old_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/old_la_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module old_la_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/osc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module osc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/osc_trg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module osc_trg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/pdm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/pid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/pid_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pid_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_dfilt1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/red_pitaya_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/prj/v0.94/rtl/red_pitaya_ps.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_ps
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/prj/v0.94/rtl/red_pitaya_top_Z20.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_top_Z20
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/rle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/scope_dec_avg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scope_dec_avg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/scope_filter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scope_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/str2mm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module str2mm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/str_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module str_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/sys_bus_interconnect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_bus_interconnect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/sys_bus_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_bus_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/sys_reg_array_o.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_reg_array_o
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/prj/v0.94/rtl/red_pitaya_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_pitaya_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/spi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/axi4_lite_if.sv" into library xil_defaultlib
