Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Jul 28 01:02:25 2020
| Host         : DESKTOP-VR7SNNG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MIPSfpga_system_wrapper_timing_summary_routed.rpt -rpx MIPSfpga_system_wrapper_timing_summary_routed.rpx
| Design       : MIPSfpga_system_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 167 register/latch pins with no clock driven by root clock pin: JB4 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 12251 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.172        0.000                      0                26152        0.012        0.000                      0                26152        3.000        0.000                       0                 12257  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                     ------------       ----------      --------------
CLK100MHZ                                 {0.000 5.000}      10.000          100.000         
  clk_out1_MIPSfpga_system_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_MIPSfpga_system_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                               {0.000 5.000}      10.000          100.000         
  clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_MIPSfpga_system_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_MIPSfpga_system_clk_wiz_0_0          2.172        0.000                      0                26152        0.103        0.000                      0                26152        9.020        0.000                       0                 12253  
  clkfbout_MIPSfpga_system_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_MIPSfpga_system_clk_wiz_0_0_1        2.174        0.000                      0                26152        0.103        0.000                      0                26152        9.020        0.000                       0                 12253  
  clkfbout_MIPSfpga_system_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_MIPSfpga_system_clk_wiz_0_0_1  clk_out1_MIPSfpga_system_clk_wiz_0_0          2.172        0.000                      0                26152        0.012        0.000                      0                26152  
clk_out1_MIPSfpga_system_clk_wiz_0_0    clk_out1_MIPSfpga_system_clk_wiz_0_0_1        2.172        0.000                      0                26152        0.012        0.000                      0                26152  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0
  To Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.099ns  (logic 3.030ns (17.721%)  route 14.069ns (82.279%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=9 LUT6=4)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 18.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.619    -2.428    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X44Y144        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/Q
                         net (fo=8, routed)           1.914    -0.058    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/Q[15]
    SLICE_X11Y151        LUT3 (Prop_lut3_I2_O)        0.152     0.094 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q[31]_i_6__3/O
                         net (fo=4, routed)           0.929     1.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]_32
    SLICE_X8Y149         LUT5 (Prop_lut5_I2_O)        0.326     1.349 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[23]_i_2__15/O
                         net (fo=1, routed)           0.498     1.847    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q_reg[30]_16
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.124     1.971 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[23]_i_1__40/O
                         net (fo=2, routed)           0.979     2.950    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/dcc_ejdata[13]
    SLICE_X10Y141        LUT5 (Prop_lut5_I0_O)        0.124     3.074 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1/O
                         net (fo=1, routed)           0.643     3.717    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1_n_0
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.841 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17/O
                         net (fo=1, routed)           0.973     4.814    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_4__28/O
                         net (fo=12, routed)          1.029     5.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/d_vmatch0
    SLICE_X40Y135        LUT5 (Prop_lut5_I2_O)        0.124     6.092 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[0]_i_1__395/O
                         net (fo=22, routed)          0.671     6.763    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[12]
    SLICE_X41Y135        LUT5 (Prop_lut5_I4_O)        0.124     6.887 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_5__8/O
                         net (fo=4, routed)           0.332     7.218    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/t_dbsd_m_imprecise
    SLICE_X42Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.342 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_3__95/O
                         net (fo=13, routed)          1.122     8.464    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[0]_3
    SLICE_X46Y145        LUT2 (Prop_lut2_I0_O)        0.149     8.613 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[1]_i_2__36/O
                         net (fo=9, routed)           0.542     9.155    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_110
    SLICE_X42Y144        LUT6 (Prop_lut6_I1_O)        0.355     9.510 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[11]_i_2/O
                         net (fo=8, routed)           0.670    10.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/wr_cause
    SLICE_X33Y142        LUT5 (Prop_lut5_I1_O)        0.124    10.304 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/q[13]_i_8__0/O
                         net (fo=8, routed)           0.673    10.977    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[8]
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.150    11.127 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/mem_reg_i_75/O
                         net (fo=3, routed)           0.354    11.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[3]_18
    SLICE_X28Y143        LUT5 (Prop_lut5_I2_O)        0.326    11.807 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_37/O
                         net (fo=3, routed)           1.163    12.971    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/preiva_p[3]
    SLICE_X40Y134        LUT5 (Prop_lut5_I1_O)        0.124    13.095 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.576    14.671    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/ADDRARDADDR[2]
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.538    18.000    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.499    
                         clock uncertainty           -0.091    17.408    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    16.842    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         16.842    
                         arrival time                         -14.671    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.139ns  (logic 3.030ns (17.679%)  route 14.109ns (82.321%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=9 LUT6=4)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.619    -2.428    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X44Y144        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/Q
                         net (fo=8, routed)           1.914    -0.058    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/Q[15]
    SLICE_X11Y151        LUT3 (Prop_lut3_I2_O)        0.152     0.094 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q[31]_i_6__3/O
                         net (fo=4, routed)           0.929     1.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]_32
    SLICE_X8Y149         LUT5 (Prop_lut5_I2_O)        0.326     1.349 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[23]_i_2__15/O
                         net (fo=1, routed)           0.498     1.847    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q_reg[30]_16
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.124     1.971 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[23]_i_1__40/O
                         net (fo=2, routed)           0.979     2.950    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/dcc_ejdata[13]
    SLICE_X10Y141        LUT5 (Prop_lut5_I0_O)        0.124     3.074 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1/O
                         net (fo=1, routed)           0.643     3.717    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1_n_0
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.841 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17/O
                         net (fo=1, routed)           0.973     4.814    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_4__28/O
                         net (fo=12, routed)          1.029     5.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/d_vmatch0
    SLICE_X40Y135        LUT5 (Prop_lut5_I2_O)        0.124     6.092 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[0]_i_1__395/O
                         net (fo=22, routed)          0.671     6.763    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[12]
    SLICE_X41Y135        LUT5 (Prop_lut5_I4_O)        0.124     6.887 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_5__8/O
                         net (fo=4, routed)           0.332     7.218    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/t_dbsd_m_imprecise
    SLICE_X42Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.342 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_3__95/O
                         net (fo=13, routed)          1.122     8.464    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[0]_3
    SLICE_X46Y145        LUT2 (Prop_lut2_I0_O)        0.149     8.613 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[1]_i_2__36/O
                         net (fo=9, routed)           0.542     9.155    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_110
    SLICE_X42Y144        LUT6 (Prop_lut6_I1_O)        0.355     9.510 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[11]_i_2/O
                         net (fo=8, routed)           0.670    10.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/wr_cause
    SLICE_X33Y142        LUT5 (Prop_lut5_I1_O)        0.124    10.304 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/q[13]_i_8__0/O
                         net (fo=8, routed)           0.673    10.977    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[8]
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.150    11.127 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/mem_reg_i_75/O
                         net (fo=3, routed)           0.354    11.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[3]_18
    SLICE_X28Y143        LUT5 (Prop_lut5_I2_O)        0.326    11.807 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_37/O
                         net (fo=3, routed)           1.163    12.971    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/preiva_p[3]
    SLICE_X40Y134        LUT5 (Prop_lut5_I1_O)        0.124    13.095 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.616    14.711    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/ADDRARDADDR[4]
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.535    17.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/SI_ClkIn
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.567    
                         clock uncertainty           -0.091    17.477    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    16.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         16.911    
                         arrival time                         -14.711    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.127ns  (logic 3.960ns (23.121%)  route 13.167ns (76.879%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 18.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.716    11.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X42Y136        LUT3 (Prop_lut3_I0_O)        0.355    11.768 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.920    12.688    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X30Y133        LUT5 (Prop_lut5_I3_O)        0.331    13.019 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_6/O
                         net (fo=12, routed)          1.671    14.689    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/ADDRARDADDR[1]
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.538    18.000    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.570    
                         clock uncertainty           -0.091    17.480    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    16.914    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         16.914    
                         arrival time                         -14.689    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.032ns  (logic 3.848ns (22.593%)  route 13.184ns (77.407%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT4=5 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 18.012 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.513    11.210    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X41Y134        LUT6 (Prop_lut6_I5_O)        0.326    11.536 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[9]_i_2__4/O
                         net (fo=8, routed)           0.503    12.038    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_2
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.124    12.162 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__107/O
                         net (fo=9, routed)           1.466    13.628    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/icache_write_e
    SLICE_X9Y133         LUT5 (Prop_lut5_I3_O)        0.124    13.752 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/mem_reg_i_1__20/O
                         net (fo=2, routed)           0.842    14.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/q_reg[7][0]
    RAMB18_X0Y56         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.550    18.012    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y56         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.511    
                         clock uncertainty           -0.091    17.420    
    RAMB18_X0Y56         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.888    
                         arrival time                         -14.594    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.950ns  (logic 3.960ns (23.363%)  route 12.990ns (76.637%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.716    11.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X42Y136        LUT3 (Prop_lut3_I0_O)        0.355    11.768 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.555    12.322    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X43Y135        LUT6 (Prop_lut6_I3_O)        0.331    12.653 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_1__5/O
                         net (fo=12, routed)          1.858    14.511    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/ADDRARDADDR[8]
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.535    17.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/SI_ClkIn
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.496    
                         clock uncertainty           -0.091    17.405    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    16.839    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         16.839    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.932ns  (logic 3.030ns (17.896%)  route 13.902ns (82.104%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=9 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 17.996 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.619    -2.428    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X44Y144        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/Q
                         net (fo=8, routed)           1.914    -0.058    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/Q[15]
    SLICE_X11Y151        LUT3 (Prop_lut3_I2_O)        0.152     0.094 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q[31]_i_6__3/O
                         net (fo=4, routed)           0.929     1.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]_32
    SLICE_X8Y149         LUT5 (Prop_lut5_I2_O)        0.326     1.349 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[23]_i_2__15/O
                         net (fo=1, routed)           0.498     1.847    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q_reg[30]_16
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.124     1.971 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[23]_i_1__40/O
                         net (fo=2, routed)           0.979     2.950    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/dcc_ejdata[13]
    SLICE_X10Y141        LUT5 (Prop_lut5_I0_O)        0.124     3.074 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1/O
                         net (fo=1, routed)           0.643     3.717    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1_n_0
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.841 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17/O
                         net (fo=1, routed)           0.973     4.814    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_4__28/O
                         net (fo=12, routed)          1.029     5.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/d_vmatch0
    SLICE_X40Y135        LUT5 (Prop_lut5_I2_O)        0.124     6.092 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[0]_i_1__395/O
                         net (fo=22, routed)          0.671     6.763    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[12]
    SLICE_X41Y135        LUT5 (Prop_lut5_I4_O)        0.124     6.887 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_5__8/O
                         net (fo=4, routed)           0.332     7.218    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/t_dbsd_m_imprecise
    SLICE_X42Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.342 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_3__95/O
                         net (fo=13, routed)          1.122     8.464    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[0]_3
    SLICE_X46Y145        LUT2 (Prop_lut2_I0_O)        0.149     8.613 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[1]_i_2__36/O
                         net (fo=9, routed)           0.542     9.155    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_110
    SLICE_X42Y144        LUT6 (Prop_lut6_I1_O)        0.355     9.510 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[11]_i_2/O
                         net (fo=8, routed)           0.670    10.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/wr_cause
    SLICE_X33Y142        LUT5 (Prop_lut5_I1_O)        0.124    10.304 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/q[13]_i_8__0/O
                         net (fo=8, routed)           0.673    10.977    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[8]
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.150    11.127 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/mem_reg_i_75/O
                         net (fo=3, routed)           0.354    11.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[3]_18
    SLICE_X28Y143        LUT5 (Prop_lut5_I2_O)        0.326    11.807 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_37/O
                         net (fo=3, routed)           1.163    12.971    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/preiva_p[3]
    SLICE_X40Y134        LUT5 (Prop_lut5_I1_O)        0.124    13.095 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.409    14.504    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/ADDRARDADDR[2]
    RAMB18_X1Y55         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.534    17.996    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/SI_ClkIn
    RAMB18_X1Y55         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.495    
                         clock uncertainty           -0.091    17.404    
    RAMB18_X1Y55         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    16.838    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.838    
                         arrival time                         -14.504    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.001ns  (logic 3.960ns (23.293%)  route 13.041ns (76.707%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 18.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.716    11.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X42Y136        LUT3 (Prop_lut3_I0_O)        0.355    11.768 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.910    12.677    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X36Y133        LUT5 (Prop_lut5_I3_O)        0.331    13.008 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_2__1/O
                         net (fo=12, routed)          1.555    14.563    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/ADDRARDADDR[5]
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.538    18.000    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.570    
                         clock uncertainty           -0.091    17.480    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    16.914    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         16.914    
                         arrival time                         -14.563    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.998ns  (logic 3.030ns (17.825%)  route 13.968ns (82.175%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=9 LUT6=4)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 18.012 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.619    -2.428    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X44Y144        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/Q
                         net (fo=8, routed)           1.914    -0.058    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/Q[15]
    SLICE_X11Y151        LUT3 (Prop_lut3_I2_O)        0.152     0.094 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q[31]_i_6__3/O
                         net (fo=4, routed)           0.929     1.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]_32
    SLICE_X8Y149         LUT5 (Prop_lut5_I2_O)        0.326     1.349 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[23]_i_2__15/O
                         net (fo=1, routed)           0.498     1.847    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q_reg[30]_16
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.124     1.971 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[23]_i_1__40/O
                         net (fo=2, routed)           0.979     2.950    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/dcc_ejdata[13]
    SLICE_X10Y141        LUT5 (Prop_lut5_I0_O)        0.124     3.074 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1/O
                         net (fo=1, routed)           0.643     3.717    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1_n_0
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.841 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17/O
                         net (fo=1, routed)           0.973     4.814    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_4__28/O
                         net (fo=12, routed)          1.029     5.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/d_vmatch0
    SLICE_X40Y135        LUT5 (Prop_lut5_I2_O)        0.124     6.092 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[0]_i_1__395/O
                         net (fo=22, routed)          0.671     6.763    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[12]
    SLICE_X41Y135        LUT5 (Prop_lut5_I4_O)        0.124     6.887 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_5__8/O
                         net (fo=4, routed)           0.332     7.218    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/t_dbsd_m_imprecise
    SLICE_X42Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.342 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_3__95/O
                         net (fo=13, routed)          1.122     8.464    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[0]_3
    SLICE_X46Y145        LUT2 (Prop_lut2_I0_O)        0.149     8.613 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[1]_i_2__36/O
                         net (fo=9, routed)           0.542     9.155    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_110
    SLICE_X42Y144        LUT6 (Prop_lut6_I1_O)        0.355     9.510 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[11]_i_2/O
                         net (fo=8, routed)           0.670    10.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/wr_cause
    SLICE_X33Y142        LUT5 (Prop_lut5_I1_O)        0.124    10.304 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/q[13]_i_8__0/O
                         net (fo=8, routed)           0.673    10.977    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[8]
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.150    11.127 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/mem_reg_i_75/O
                         net (fo=3, routed)           0.354    11.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[3]_18
    SLICE_X28Y143        LUT5 (Prop_lut5_I2_O)        0.326    11.807 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_37/O
                         net (fo=3, routed)           1.163    12.971    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/preiva_p[3]
    SLICE_X40Y134        LUT5 (Prop_lut5_I1_O)        0.124    13.095 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.475    14.570    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/ADDRARDADDR[4]
    RAMB18_X0Y56         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.550    18.012    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y56         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.582    
                         clock uncertainty           -0.091    17.492    
    RAMB18_X0Y56         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    16.926    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.926    
                         arrival time                         -14.570    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.887ns  (logic 3.960ns (23.450%)  route 12.927ns (76.550%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.716    11.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X42Y136        LUT3 (Prop_lut3_I0_O)        0.355    11.768 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.905    12.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X34Y134        LUT5 (Prop_lut5_I3_O)        0.331    13.004 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_3/O
                         net (fo=12, routed)          1.445    14.449    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/ADDRARDADDR[6]
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.535    17.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/SI_ClkIn
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.496    
                         clock uncertainty           -0.091    17.405    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    16.839    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         16.839    
                         arrival time                         -14.449    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.956ns  (logic 3.960ns (23.355%)  route 12.996ns (76.645%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 18.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.716    11.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X42Y136        LUT3 (Prop_lut3_I0_O)        0.355    11.768 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.905    12.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X34Y134        LUT5 (Prop_lut5_I3_O)        0.331    13.004 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_3/O
                         net (fo=12, routed)          1.514    14.517    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/ADDRARDADDR[4]
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.538    18.000    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.570    
                         clock uncertainty           -0.091    17.480    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    16.914    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         16.914    
                         arrival time                         -14.517    
  -------------------------------------------------------------------
                         slack                                  2.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.920%)  route 0.160ns (53.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.587    -0.525    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X77Y114        FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.160    -0.225    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X74Y113        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.859    -0.293    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X74Y113        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.217    -0.510    
    SLICE_X74Y113        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.327    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.129%)  route 0.115ns (44.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.562    -0.550    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X40Y104        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.294    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X42Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.831    -0.320    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.194    -0.514    
    SLICE_X42Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.405    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.754%)  route 0.117ns (45.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.562    -0.550    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X40Y104        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/Q
                         net (fo=1, routed)           0.117    -0.293    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[0]
    SLICE_X42Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.831    -0.320    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.194    -0.514    
    SLICE_X42Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.412    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.448%)  route 0.176ns (55.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.568    -0.544    MIPSfpga_system_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X39Y94         FDRE                                         r  MIPSfpga_system_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  MIPSfpga_system_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.227    MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X38Y94         SRL16E                                       r  MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.840    -0.312    MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X38Y94         SRL16E                                       r  MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.219    -0.531    
    SLICE_X38Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.348    MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.409%)  route 0.118ns (45.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.561    -0.551    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X48Y102        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.292    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[0]
    SLICE_X50Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.828    -0.323    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X50Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.194    -0.517    
    SLICE_X50Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.415    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.592    -0.520    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X79Y110        FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.267    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X78Y110        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.863    -0.288    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X78Y110        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.219    -0.507    
    SLICE_X78Y110        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.392    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.590    -0.522    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y109        FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.113    -0.268    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X74Y108        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.863    -0.289    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X74Y108        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.217    -0.506    
    SLICE_X74Y108        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.397    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.590    -0.522    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y107        FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.259    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X74Y108        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.863    -0.289    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X74Y108        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.217    -0.506    
    SLICE_X74Y108        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.389    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_wrack_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_WrAcknowledge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.558    -0.554    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X36Y117        FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_wrack_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_wrack_d1_reg/Q
                         net (fo=1, routed)           0.065    -0.348    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_wrack_d1
    SLICE_X36Y117        FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_WrAcknowledge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.826    -0.325    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X36Y117        FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_WrAcknowledge_reg/C
                         clock pessimism             -0.229    -0.554    
    SLICE_X36Y117        FDRE (Hold_fdre_C_D)         0.075    -0.479    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_WrAcknowledge_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.559    -0.553    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X40Y112        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/Q
                         net (fo=1, routed)           0.051    -0.361    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[6]
    SLICE_X41Y112        LUT5 (Prop_lut5_I2_O)        0.045    -0.316 r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.316    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0_n_0
    SLICE_X41Y112        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.830    -0.322    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X41Y112        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism             -0.218    -0.540    
    SLICE_X41Y112        FDRE (Hold_fdre_C_D)         0.092    -0.448    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MIPSfpga_system_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y29    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y30    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y22    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y23    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y16    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y17    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y20    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y21    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y18    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y19    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y103   MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y103   MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y103   MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y103   MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y86    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y86    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y86    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y86    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y86    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y86    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y137   MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt0_evt5_idd/q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y137   MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt0_evt7_idd/q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y85    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y85    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y85    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y85    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y85    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y85    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y85    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y85    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MIPSfpga_system_clk_wiz_0_0
  To Clock:  clkfbout_MIPSfpga_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MIPSfpga_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  MIPSfpga_system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  To Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.099ns  (logic 3.030ns (17.721%)  route 14.069ns (82.279%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=9 LUT6=4)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 18.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.619    -2.428    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X44Y144        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/Q
                         net (fo=8, routed)           1.914    -0.058    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/Q[15]
    SLICE_X11Y151        LUT3 (Prop_lut3_I2_O)        0.152     0.094 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q[31]_i_6__3/O
                         net (fo=4, routed)           0.929     1.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]_32
    SLICE_X8Y149         LUT5 (Prop_lut5_I2_O)        0.326     1.349 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[23]_i_2__15/O
                         net (fo=1, routed)           0.498     1.847    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q_reg[30]_16
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.124     1.971 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[23]_i_1__40/O
                         net (fo=2, routed)           0.979     2.950    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/dcc_ejdata[13]
    SLICE_X10Y141        LUT5 (Prop_lut5_I0_O)        0.124     3.074 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1/O
                         net (fo=1, routed)           0.643     3.717    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1_n_0
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.841 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17/O
                         net (fo=1, routed)           0.973     4.814    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_4__28/O
                         net (fo=12, routed)          1.029     5.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/d_vmatch0
    SLICE_X40Y135        LUT5 (Prop_lut5_I2_O)        0.124     6.092 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[0]_i_1__395/O
                         net (fo=22, routed)          0.671     6.763    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[12]
    SLICE_X41Y135        LUT5 (Prop_lut5_I4_O)        0.124     6.887 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_5__8/O
                         net (fo=4, routed)           0.332     7.218    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/t_dbsd_m_imprecise
    SLICE_X42Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.342 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_3__95/O
                         net (fo=13, routed)          1.122     8.464    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[0]_3
    SLICE_X46Y145        LUT2 (Prop_lut2_I0_O)        0.149     8.613 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[1]_i_2__36/O
                         net (fo=9, routed)           0.542     9.155    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_110
    SLICE_X42Y144        LUT6 (Prop_lut6_I1_O)        0.355     9.510 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[11]_i_2/O
                         net (fo=8, routed)           0.670    10.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/wr_cause
    SLICE_X33Y142        LUT5 (Prop_lut5_I1_O)        0.124    10.304 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/q[13]_i_8__0/O
                         net (fo=8, routed)           0.673    10.977    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[8]
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.150    11.127 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/mem_reg_i_75/O
                         net (fo=3, routed)           0.354    11.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[3]_18
    SLICE_X28Y143        LUT5 (Prop_lut5_I2_O)        0.326    11.807 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_37/O
                         net (fo=3, routed)           1.163    12.971    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/preiva_p[3]
    SLICE_X40Y134        LUT5 (Prop_lut5_I1_O)        0.124    13.095 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.576    14.671    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/ADDRARDADDR[2]
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.538    18.000    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.499    
                         clock uncertainty           -0.089    17.410    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    16.844    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         16.844    
                         arrival time                         -14.671    
  -------------------------------------------------------------------
                         slack                                  2.174    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.139ns  (logic 3.030ns (17.679%)  route 14.109ns (82.321%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=9 LUT6=4)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.619    -2.428    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X44Y144        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/Q
                         net (fo=8, routed)           1.914    -0.058    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/Q[15]
    SLICE_X11Y151        LUT3 (Prop_lut3_I2_O)        0.152     0.094 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q[31]_i_6__3/O
                         net (fo=4, routed)           0.929     1.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]_32
    SLICE_X8Y149         LUT5 (Prop_lut5_I2_O)        0.326     1.349 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[23]_i_2__15/O
                         net (fo=1, routed)           0.498     1.847    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q_reg[30]_16
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.124     1.971 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[23]_i_1__40/O
                         net (fo=2, routed)           0.979     2.950    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/dcc_ejdata[13]
    SLICE_X10Y141        LUT5 (Prop_lut5_I0_O)        0.124     3.074 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1/O
                         net (fo=1, routed)           0.643     3.717    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1_n_0
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.841 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17/O
                         net (fo=1, routed)           0.973     4.814    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_4__28/O
                         net (fo=12, routed)          1.029     5.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/d_vmatch0
    SLICE_X40Y135        LUT5 (Prop_lut5_I2_O)        0.124     6.092 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[0]_i_1__395/O
                         net (fo=22, routed)          0.671     6.763    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[12]
    SLICE_X41Y135        LUT5 (Prop_lut5_I4_O)        0.124     6.887 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_5__8/O
                         net (fo=4, routed)           0.332     7.218    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/t_dbsd_m_imprecise
    SLICE_X42Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.342 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_3__95/O
                         net (fo=13, routed)          1.122     8.464    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[0]_3
    SLICE_X46Y145        LUT2 (Prop_lut2_I0_O)        0.149     8.613 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[1]_i_2__36/O
                         net (fo=9, routed)           0.542     9.155    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_110
    SLICE_X42Y144        LUT6 (Prop_lut6_I1_O)        0.355     9.510 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[11]_i_2/O
                         net (fo=8, routed)           0.670    10.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/wr_cause
    SLICE_X33Y142        LUT5 (Prop_lut5_I1_O)        0.124    10.304 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/q[13]_i_8__0/O
                         net (fo=8, routed)           0.673    10.977    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[8]
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.150    11.127 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/mem_reg_i_75/O
                         net (fo=3, routed)           0.354    11.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[3]_18
    SLICE_X28Y143        LUT5 (Prop_lut5_I2_O)        0.326    11.807 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_37/O
                         net (fo=3, routed)           1.163    12.971    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/preiva_p[3]
    SLICE_X40Y134        LUT5 (Prop_lut5_I1_O)        0.124    13.095 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.616    14.711    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/ADDRARDADDR[4]
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.535    17.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/SI_ClkIn
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.567    
                         clock uncertainty           -0.089    17.479    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    16.913    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         16.913    
                         arrival time                         -14.711    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.127ns  (logic 3.960ns (23.121%)  route 13.167ns (76.879%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 18.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.716    11.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X42Y136        LUT3 (Prop_lut3_I0_O)        0.355    11.768 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.920    12.688    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X30Y133        LUT5 (Prop_lut5_I3_O)        0.331    13.019 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_6/O
                         net (fo=12, routed)          1.671    14.689    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/ADDRARDADDR[1]
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.538    18.000    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.570    
                         clock uncertainty           -0.089    17.482    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    16.916    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         16.916    
                         arrival time                         -14.689    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.032ns  (logic 3.848ns (22.593%)  route 13.184ns (77.407%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT4=5 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 18.012 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.513    11.210    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X41Y134        LUT6 (Prop_lut6_I5_O)        0.326    11.536 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[9]_i_2__4/O
                         net (fo=8, routed)           0.503    12.038    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_2
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.124    12.162 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__107/O
                         net (fo=9, routed)           1.466    13.628    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/icache_write_e
    SLICE_X9Y133         LUT5 (Prop_lut5_I3_O)        0.124    13.752 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/mem_reg_i_1__20/O
                         net (fo=2, routed)           0.842    14.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/q_reg[7][0]
    RAMB18_X0Y56         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.550    18.012    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y56         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.511    
                         clock uncertainty           -0.089    17.422    
    RAMB18_X0Y56         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.890    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.890    
                         arrival time                         -14.594    
  -------------------------------------------------------------------
                         slack                                  2.297    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.950ns  (logic 3.960ns (23.363%)  route 12.990ns (76.637%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.716    11.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X42Y136        LUT3 (Prop_lut3_I0_O)        0.355    11.768 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.555    12.322    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X43Y135        LUT6 (Prop_lut6_I3_O)        0.331    12.653 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_1__5/O
                         net (fo=12, routed)          1.858    14.511    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/ADDRARDADDR[8]
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.535    17.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/SI_ClkIn
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.496    
                         clock uncertainty           -0.089    17.407    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    16.841    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         16.841    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.932ns  (logic 3.030ns (17.896%)  route 13.902ns (82.104%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=9 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 17.996 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.619    -2.428    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X44Y144        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/Q
                         net (fo=8, routed)           1.914    -0.058    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/Q[15]
    SLICE_X11Y151        LUT3 (Prop_lut3_I2_O)        0.152     0.094 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q[31]_i_6__3/O
                         net (fo=4, routed)           0.929     1.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]_32
    SLICE_X8Y149         LUT5 (Prop_lut5_I2_O)        0.326     1.349 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[23]_i_2__15/O
                         net (fo=1, routed)           0.498     1.847    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q_reg[30]_16
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.124     1.971 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[23]_i_1__40/O
                         net (fo=2, routed)           0.979     2.950    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/dcc_ejdata[13]
    SLICE_X10Y141        LUT5 (Prop_lut5_I0_O)        0.124     3.074 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1/O
                         net (fo=1, routed)           0.643     3.717    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1_n_0
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.841 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17/O
                         net (fo=1, routed)           0.973     4.814    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_4__28/O
                         net (fo=12, routed)          1.029     5.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/d_vmatch0
    SLICE_X40Y135        LUT5 (Prop_lut5_I2_O)        0.124     6.092 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[0]_i_1__395/O
                         net (fo=22, routed)          0.671     6.763    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[12]
    SLICE_X41Y135        LUT5 (Prop_lut5_I4_O)        0.124     6.887 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_5__8/O
                         net (fo=4, routed)           0.332     7.218    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/t_dbsd_m_imprecise
    SLICE_X42Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.342 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_3__95/O
                         net (fo=13, routed)          1.122     8.464    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[0]_3
    SLICE_X46Y145        LUT2 (Prop_lut2_I0_O)        0.149     8.613 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[1]_i_2__36/O
                         net (fo=9, routed)           0.542     9.155    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_110
    SLICE_X42Y144        LUT6 (Prop_lut6_I1_O)        0.355     9.510 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[11]_i_2/O
                         net (fo=8, routed)           0.670    10.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/wr_cause
    SLICE_X33Y142        LUT5 (Prop_lut5_I1_O)        0.124    10.304 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/q[13]_i_8__0/O
                         net (fo=8, routed)           0.673    10.977    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[8]
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.150    11.127 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/mem_reg_i_75/O
                         net (fo=3, routed)           0.354    11.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[3]_18
    SLICE_X28Y143        LUT5 (Prop_lut5_I2_O)        0.326    11.807 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_37/O
                         net (fo=3, routed)           1.163    12.971    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/preiva_p[3]
    SLICE_X40Y134        LUT5 (Prop_lut5_I1_O)        0.124    13.095 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.409    14.504    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/ADDRARDADDR[2]
    RAMB18_X1Y55         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.534    17.996    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/SI_ClkIn
    RAMB18_X1Y55         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.495    
                         clock uncertainty           -0.089    17.406    
    RAMB18_X1Y55         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    16.840    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.840    
                         arrival time                         -14.504    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.001ns  (logic 3.960ns (23.293%)  route 13.041ns (76.707%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 18.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.716    11.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X42Y136        LUT3 (Prop_lut3_I0_O)        0.355    11.768 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.910    12.677    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X36Y133        LUT5 (Prop_lut5_I3_O)        0.331    13.008 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_2__1/O
                         net (fo=12, routed)          1.555    14.563    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/ADDRARDADDR[5]
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.538    18.000    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.570    
                         clock uncertainty           -0.089    17.482    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    16.916    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         16.916    
                         arrival time                         -14.563    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.998ns  (logic 3.030ns (17.825%)  route 13.968ns (82.175%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=9 LUT6=4)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 18.012 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.619    -2.428    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X44Y144        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/Q
                         net (fo=8, routed)           1.914    -0.058    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/Q[15]
    SLICE_X11Y151        LUT3 (Prop_lut3_I2_O)        0.152     0.094 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q[31]_i_6__3/O
                         net (fo=4, routed)           0.929     1.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]_32
    SLICE_X8Y149         LUT5 (Prop_lut5_I2_O)        0.326     1.349 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[23]_i_2__15/O
                         net (fo=1, routed)           0.498     1.847    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q_reg[30]_16
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.124     1.971 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[23]_i_1__40/O
                         net (fo=2, routed)           0.979     2.950    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/dcc_ejdata[13]
    SLICE_X10Y141        LUT5 (Prop_lut5_I0_O)        0.124     3.074 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1/O
                         net (fo=1, routed)           0.643     3.717    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1_n_0
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.841 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17/O
                         net (fo=1, routed)           0.973     4.814    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_4__28/O
                         net (fo=12, routed)          1.029     5.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/d_vmatch0
    SLICE_X40Y135        LUT5 (Prop_lut5_I2_O)        0.124     6.092 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[0]_i_1__395/O
                         net (fo=22, routed)          0.671     6.763    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[12]
    SLICE_X41Y135        LUT5 (Prop_lut5_I4_O)        0.124     6.887 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_5__8/O
                         net (fo=4, routed)           0.332     7.218    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/t_dbsd_m_imprecise
    SLICE_X42Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.342 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_3__95/O
                         net (fo=13, routed)          1.122     8.464    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[0]_3
    SLICE_X46Y145        LUT2 (Prop_lut2_I0_O)        0.149     8.613 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[1]_i_2__36/O
                         net (fo=9, routed)           0.542     9.155    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_110
    SLICE_X42Y144        LUT6 (Prop_lut6_I1_O)        0.355     9.510 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[11]_i_2/O
                         net (fo=8, routed)           0.670    10.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/wr_cause
    SLICE_X33Y142        LUT5 (Prop_lut5_I1_O)        0.124    10.304 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/q[13]_i_8__0/O
                         net (fo=8, routed)           0.673    10.977    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[8]
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.150    11.127 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/mem_reg_i_75/O
                         net (fo=3, routed)           0.354    11.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[3]_18
    SLICE_X28Y143        LUT5 (Prop_lut5_I2_O)        0.326    11.807 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_37/O
                         net (fo=3, routed)           1.163    12.971    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/preiva_p[3]
    SLICE_X40Y134        LUT5 (Prop_lut5_I1_O)        0.124    13.095 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.475    14.570    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/ADDRARDADDR[4]
    RAMB18_X0Y56         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.550    18.012    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y56         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.582    
                         clock uncertainty           -0.089    17.494    
    RAMB18_X0Y56         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    16.928    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.928    
                         arrival time                         -14.570    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.887ns  (logic 3.960ns (23.450%)  route 12.927ns (76.550%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.716    11.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X42Y136        LUT3 (Prop_lut3_I0_O)        0.355    11.768 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.905    12.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X34Y134        LUT5 (Prop_lut5_I3_O)        0.331    13.004 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_3/O
                         net (fo=12, routed)          1.445    14.449    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/ADDRARDADDR[6]
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.535    17.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/SI_ClkIn
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.496    
                         clock uncertainty           -0.089    17.407    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    16.841    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         16.841    
                         arrival time                         -14.449    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.956ns  (logic 3.960ns (23.355%)  route 12.996ns (76.645%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 18.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.716    11.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X42Y136        LUT3 (Prop_lut3_I0_O)        0.355    11.768 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.905    12.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X34Y134        LUT5 (Prop_lut5_I3_O)        0.331    13.004 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_3/O
                         net (fo=12, routed)          1.514    14.517    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/ADDRARDADDR[4]
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.538    18.000    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.570    
                         clock uncertainty           -0.089    17.482    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    16.916    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         16.916    
                         arrival time                         -14.517    
  -------------------------------------------------------------------
                         slack                                  2.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.920%)  route 0.160ns (53.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.587    -0.525    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X77Y114        FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.160    -0.225    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X74Y113        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.859    -0.293    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X74Y113        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.217    -0.510    
    SLICE_X74Y113        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.327    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.129%)  route 0.115ns (44.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.562    -0.550    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X40Y104        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.294    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X42Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.831    -0.320    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.194    -0.514    
    SLICE_X42Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.405    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.754%)  route 0.117ns (45.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.562    -0.550    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X40Y104        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/Q
                         net (fo=1, routed)           0.117    -0.293    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[0]
    SLICE_X42Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.831    -0.320    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.194    -0.514    
    SLICE_X42Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.412    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.448%)  route 0.176ns (55.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.568    -0.544    MIPSfpga_system_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X39Y94         FDRE                                         r  MIPSfpga_system_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  MIPSfpga_system_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.227    MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X38Y94         SRL16E                                       r  MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.840    -0.312    MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X38Y94         SRL16E                                       r  MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.219    -0.531    
    SLICE_X38Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.348    MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.409%)  route 0.118ns (45.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.561    -0.551    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X48Y102        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.292    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[0]
    SLICE_X50Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.828    -0.323    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X50Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.194    -0.517    
    SLICE_X50Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.415    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.592    -0.520    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X79Y110        FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.267    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X78Y110        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.863    -0.288    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X78Y110        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.219    -0.507    
    SLICE_X78Y110        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.392    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.590    -0.522    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y109        FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.113    -0.268    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X74Y108        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.863    -0.289    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X74Y108        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.217    -0.506    
    SLICE_X74Y108        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.397    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.590    -0.522    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y107        FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.259    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X74Y108        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.863    -0.289    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X74Y108        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.217    -0.506    
    SLICE_X74Y108        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.389    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_wrack_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_WrAcknowledge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.558    -0.554    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X36Y117        FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_wrack_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_wrack_d1_reg/Q
                         net (fo=1, routed)           0.065    -0.348    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_wrack_d1
    SLICE_X36Y117        FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_WrAcknowledge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.826    -0.325    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X36Y117        FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_WrAcknowledge_reg/C
                         clock pessimism             -0.229    -0.554    
    SLICE_X36Y117        FDRE (Hold_fdre_C_D)         0.075    -0.479    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_WrAcknowledge_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.559    -0.553    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X40Y112        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/Q
                         net (fo=1, routed)           0.051    -0.361    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[6]
    SLICE_X41Y112        LUT5 (Prop_lut5_I2_O)        0.045    -0.316 r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.316    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0_n_0
    SLICE_X41Y112        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.830    -0.322    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X41Y112        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism             -0.218    -0.540    
    SLICE_X41Y112        FDRE (Hold_fdre_C_D)         0.092    -0.448    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MIPSfpga_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y29    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y30    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y22    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y23    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y16    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y17    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y20    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y21    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y18    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y19    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y103   MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y103   MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y103   MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y103   MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y86    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y86    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y86    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y86    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y86    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y86    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y137   MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt0_evt5_idd/q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y137   MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt0_evt7_idd/q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y85    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y85    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y85    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y85    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y85    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y85    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y85    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y85    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MIPSfpga_system_clk_wiz_0_0_1
  To Clock:  clkfbout_MIPSfpga_system_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MIPSfpga_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  MIPSfpga_system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  To Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.099ns  (logic 3.030ns (17.721%)  route 14.069ns (82.279%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=9 LUT6=4)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 18.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.619    -2.428    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X44Y144        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/Q
                         net (fo=8, routed)           1.914    -0.058    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/Q[15]
    SLICE_X11Y151        LUT3 (Prop_lut3_I2_O)        0.152     0.094 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q[31]_i_6__3/O
                         net (fo=4, routed)           0.929     1.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]_32
    SLICE_X8Y149         LUT5 (Prop_lut5_I2_O)        0.326     1.349 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[23]_i_2__15/O
                         net (fo=1, routed)           0.498     1.847    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q_reg[30]_16
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.124     1.971 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[23]_i_1__40/O
                         net (fo=2, routed)           0.979     2.950    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/dcc_ejdata[13]
    SLICE_X10Y141        LUT5 (Prop_lut5_I0_O)        0.124     3.074 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1/O
                         net (fo=1, routed)           0.643     3.717    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1_n_0
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.841 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17/O
                         net (fo=1, routed)           0.973     4.814    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_4__28/O
                         net (fo=12, routed)          1.029     5.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/d_vmatch0
    SLICE_X40Y135        LUT5 (Prop_lut5_I2_O)        0.124     6.092 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[0]_i_1__395/O
                         net (fo=22, routed)          0.671     6.763    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[12]
    SLICE_X41Y135        LUT5 (Prop_lut5_I4_O)        0.124     6.887 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_5__8/O
                         net (fo=4, routed)           0.332     7.218    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/t_dbsd_m_imprecise
    SLICE_X42Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.342 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_3__95/O
                         net (fo=13, routed)          1.122     8.464    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[0]_3
    SLICE_X46Y145        LUT2 (Prop_lut2_I0_O)        0.149     8.613 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[1]_i_2__36/O
                         net (fo=9, routed)           0.542     9.155    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_110
    SLICE_X42Y144        LUT6 (Prop_lut6_I1_O)        0.355     9.510 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[11]_i_2/O
                         net (fo=8, routed)           0.670    10.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/wr_cause
    SLICE_X33Y142        LUT5 (Prop_lut5_I1_O)        0.124    10.304 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/q[13]_i_8__0/O
                         net (fo=8, routed)           0.673    10.977    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[8]
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.150    11.127 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/mem_reg_i_75/O
                         net (fo=3, routed)           0.354    11.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[3]_18
    SLICE_X28Y143        LUT5 (Prop_lut5_I2_O)        0.326    11.807 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_37/O
                         net (fo=3, routed)           1.163    12.971    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/preiva_p[3]
    SLICE_X40Y134        LUT5 (Prop_lut5_I1_O)        0.124    13.095 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.576    14.671    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/ADDRARDADDR[2]
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.538    18.000    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.499    
                         clock uncertainty           -0.091    17.408    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    16.842    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         16.842    
                         arrival time                         -14.671    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.139ns  (logic 3.030ns (17.679%)  route 14.109ns (82.321%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=9 LUT6=4)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.619    -2.428    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X44Y144        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/Q
                         net (fo=8, routed)           1.914    -0.058    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/Q[15]
    SLICE_X11Y151        LUT3 (Prop_lut3_I2_O)        0.152     0.094 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q[31]_i_6__3/O
                         net (fo=4, routed)           0.929     1.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]_32
    SLICE_X8Y149         LUT5 (Prop_lut5_I2_O)        0.326     1.349 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[23]_i_2__15/O
                         net (fo=1, routed)           0.498     1.847    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q_reg[30]_16
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.124     1.971 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[23]_i_1__40/O
                         net (fo=2, routed)           0.979     2.950    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/dcc_ejdata[13]
    SLICE_X10Y141        LUT5 (Prop_lut5_I0_O)        0.124     3.074 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1/O
                         net (fo=1, routed)           0.643     3.717    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1_n_0
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.841 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17/O
                         net (fo=1, routed)           0.973     4.814    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_4__28/O
                         net (fo=12, routed)          1.029     5.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/d_vmatch0
    SLICE_X40Y135        LUT5 (Prop_lut5_I2_O)        0.124     6.092 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[0]_i_1__395/O
                         net (fo=22, routed)          0.671     6.763    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[12]
    SLICE_X41Y135        LUT5 (Prop_lut5_I4_O)        0.124     6.887 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_5__8/O
                         net (fo=4, routed)           0.332     7.218    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/t_dbsd_m_imprecise
    SLICE_X42Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.342 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_3__95/O
                         net (fo=13, routed)          1.122     8.464    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[0]_3
    SLICE_X46Y145        LUT2 (Prop_lut2_I0_O)        0.149     8.613 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[1]_i_2__36/O
                         net (fo=9, routed)           0.542     9.155    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_110
    SLICE_X42Y144        LUT6 (Prop_lut6_I1_O)        0.355     9.510 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[11]_i_2/O
                         net (fo=8, routed)           0.670    10.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/wr_cause
    SLICE_X33Y142        LUT5 (Prop_lut5_I1_O)        0.124    10.304 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/q[13]_i_8__0/O
                         net (fo=8, routed)           0.673    10.977    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[8]
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.150    11.127 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/mem_reg_i_75/O
                         net (fo=3, routed)           0.354    11.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[3]_18
    SLICE_X28Y143        LUT5 (Prop_lut5_I2_O)        0.326    11.807 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_37/O
                         net (fo=3, routed)           1.163    12.971    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/preiva_p[3]
    SLICE_X40Y134        LUT5 (Prop_lut5_I1_O)        0.124    13.095 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.616    14.711    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/ADDRARDADDR[4]
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.535    17.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/SI_ClkIn
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.567    
                         clock uncertainty           -0.091    17.477    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    16.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         16.911    
                         arrival time                         -14.711    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.127ns  (logic 3.960ns (23.121%)  route 13.167ns (76.879%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 18.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.716    11.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X42Y136        LUT3 (Prop_lut3_I0_O)        0.355    11.768 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.920    12.688    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X30Y133        LUT5 (Prop_lut5_I3_O)        0.331    13.019 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_6/O
                         net (fo=12, routed)          1.671    14.689    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/ADDRARDADDR[1]
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.538    18.000    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.570    
                         clock uncertainty           -0.091    17.480    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    16.914    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         16.914    
                         arrival time                         -14.689    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.032ns  (logic 3.848ns (22.593%)  route 13.184ns (77.407%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT4=5 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 18.012 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.513    11.210    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X41Y134        LUT6 (Prop_lut6_I5_O)        0.326    11.536 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[9]_i_2__4/O
                         net (fo=8, routed)           0.503    12.038    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_2
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.124    12.162 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__107/O
                         net (fo=9, routed)           1.466    13.628    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/icache_write_e
    SLICE_X9Y133         LUT5 (Prop_lut5_I3_O)        0.124    13.752 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/mem_reg_i_1__20/O
                         net (fo=2, routed)           0.842    14.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/q_reg[7][0]
    RAMB18_X0Y56         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.550    18.012    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y56         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.511    
                         clock uncertainty           -0.091    17.420    
    RAMB18_X0Y56         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.888    
                         arrival time                         -14.594    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.950ns  (logic 3.960ns (23.363%)  route 12.990ns (76.637%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.716    11.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X42Y136        LUT3 (Prop_lut3_I0_O)        0.355    11.768 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.555    12.322    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X43Y135        LUT6 (Prop_lut6_I3_O)        0.331    12.653 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_1__5/O
                         net (fo=12, routed)          1.858    14.511    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/ADDRARDADDR[8]
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.535    17.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/SI_ClkIn
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.496    
                         clock uncertainty           -0.091    17.405    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    16.839    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         16.839    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.932ns  (logic 3.030ns (17.896%)  route 13.902ns (82.104%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=9 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 17.996 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.619    -2.428    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X44Y144        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/Q
                         net (fo=8, routed)           1.914    -0.058    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/Q[15]
    SLICE_X11Y151        LUT3 (Prop_lut3_I2_O)        0.152     0.094 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q[31]_i_6__3/O
                         net (fo=4, routed)           0.929     1.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]_32
    SLICE_X8Y149         LUT5 (Prop_lut5_I2_O)        0.326     1.349 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[23]_i_2__15/O
                         net (fo=1, routed)           0.498     1.847    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q_reg[30]_16
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.124     1.971 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[23]_i_1__40/O
                         net (fo=2, routed)           0.979     2.950    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/dcc_ejdata[13]
    SLICE_X10Y141        LUT5 (Prop_lut5_I0_O)        0.124     3.074 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1/O
                         net (fo=1, routed)           0.643     3.717    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1_n_0
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.841 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17/O
                         net (fo=1, routed)           0.973     4.814    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_4__28/O
                         net (fo=12, routed)          1.029     5.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/d_vmatch0
    SLICE_X40Y135        LUT5 (Prop_lut5_I2_O)        0.124     6.092 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[0]_i_1__395/O
                         net (fo=22, routed)          0.671     6.763    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[12]
    SLICE_X41Y135        LUT5 (Prop_lut5_I4_O)        0.124     6.887 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_5__8/O
                         net (fo=4, routed)           0.332     7.218    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/t_dbsd_m_imprecise
    SLICE_X42Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.342 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_3__95/O
                         net (fo=13, routed)          1.122     8.464    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[0]_3
    SLICE_X46Y145        LUT2 (Prop_lut2_I0_O)        0.149     8.613 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[1]_i_2__36/O
                         net (fo=9, routed)           0.542     9.155    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_110
    SLICE_X42Y144        LUT6 (Prop_lut6_I1_O)        0.355     9.510 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[11]_i_2/O
                         net (fo=8, routed)           0.670    10.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/wr_cause
    SLICE_X33Y142        LUT5 (Prop_lut5_I1_O)        0.124    10.304 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/q[13]_i_8__0/O
                         net (fo=8, routed)           0.673    10.977    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[8]
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.150    11.127 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/mem_reg_i_75/O
                         net (fo=3, routed)           0.354    11.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[3]_18
    SLICE_X28Y143        LUT5 (Prop_lut5_I2_O)        0.326    11.807 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_37/O
                         net (fo=3, routed)           1.163    12.971    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/preiva_p[3]
    SLICE_X40Y134        LUT5 (Prop_lut5_I1_O)        0.124    13.095 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.409    14.504    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/ADDRARDADDR[2]
    RAMB18_X1Y55         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.534    17.996    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/SI_ClkIn
    RAMB18_X1Y55         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.495    
                         clock uncertainty           -0.091    17.404    
    RAMB18_X1Y55         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    16.838    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.838    
                         arrival time                         -14.504    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.001ns  (logic 3.960ns (23.293%)  route 13.041ns (76.707%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 18.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.716    11.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X42Y136        LUT3 (Prop_lut3_I0_O)        0.355    11.768 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.910    12.677    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X36Y133        LUT5 (Prop_lut5_I3_O)        0.331    13.008 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_2__1/O
                         net (fo=12, routed)          1.555    14.563    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/ADDRARDADDR[5]
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.538    18.000    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.570    
                         clock uncertainty           -0.091    17.480    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    16.914    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         16.914    
                         arrival time                         -14.563    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.998ns  (logic 3.030ns (17.825%)  route 13.968ns (82.175%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=9 LUT6=4)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 18.012 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.619    -2.428    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X44Y144        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/Q
                         net (fo=8, routed)           1.914    -0.058    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/Q[15]
    SLICE_X11Y151        LUT3 (Prop_lut3_I2_O)        0.152     0.094 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q[31]_i_6__3/O
                         net (fo=4, routed)           0.929     1.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]_32
    SLICE_X8Y149         LUT5 (Prop_lut5_I2_O)        0.326     1.349 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[23]_i_2__15/O
                         net (fo=1, routed)           0.498     1.847    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q_reg[30]_16
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.124     1.971 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[23]_i_1__40/O
                         net (fo=2, routed)           0.979     2.950    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/dcc_ejdata[13]
    SLICE_X10Y141        LUT5 (Prop_lut5_I0_O)        0.124     3.074 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1/O
                         net (fo=1, routed)           0.643     3.717    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1_n_0
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.841 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17/O
                         net (fo=1, routed)           0.973     4.814    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_4__28/O
                         net (fo=12, routed)          1.029     5.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/d_vmatch0
    SLICE_X40Y135        LUT5 (Prop_lut5_I2_O)        0.124     6.092 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[0]_i_1__395/O
                         net (fo=22, routed)          0.671     6.763    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[12]
    SLICE_X41Y135        LUT5 (Prop_lut5_I4_O)        0.124     6.887 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_5__8/O
                         net (fo=4, routed)           0.332     7.218    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/t_dbsd_m_imprecise
    SLICE_X42Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.342 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_3__95/O
                         net (fo=13, routed)          1.122     8.464    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[0]_3
    SLICE_X46Y145        LUT2 (Prop_lut2_I0_O)        0.149     8.613 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[1]_i_2__36/O
                         net (fo=9, routed)           0.542     9.155    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_110
    SLICE_X42Y144        LUT6 (Prop_lut6_I1_O)        0.355     9.510 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[11]_i_2/O
                         net (fo=8, routed)           0.670    10.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/wr_cause
    SLICE_X33Y142        LUT5 (Prop_lut5_I1_O)        0.124    10.304 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/q[13]_i_8__0/O
                         net (fo=8, routed)           0.673    10.977    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[8]
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.150    11.127 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/mem_reg_i_75/O
                         net (fo=3, routed)           0.354    11.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[3]_18
    SLICE_X28Y143        LUT5 (Prop_lut5_I2_O)        0.326    11.807 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_37/O
                         net (fo=3, routed)           1.163    12.971    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/preiva_p[3]
    SLICE_X40Y134        LUT5 (Prop_lut5_I1_O)        0.124    13.095 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.475    14.570    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/ADDRARDADDR[4]
    RAMB18_X0Y56         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.550    18.012    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y56         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.582    
                         clock uncertainty           -0.091    17.492    
    RAMB18_X0Y56         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    16.926    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.926    
                         arrival time                         -14.570    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.887ns  (logic 3.960ns (23.450%)  route 12.927ns (76.550%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.716    11.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X42Y136        LUT3 (Prop_lut3_I0_O)        0.355    11.768 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.905    12.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X34Y134        LUT5 (Prop_lut5_I3_O)        0.331    13.004 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_3/O
                         net (fo=12, routed)          1.445    14.449    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/ADDRARDADDR[6]
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.535    17.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/SI_ClkIn
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.496    
                         clock uncertainty           -0.091    17.405    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    16.839    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         16.839    
                         arrival time                         -14.449    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.956ns  (logic 3.960ns (23.355%)  route 12.996ns (76.645%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 18.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.716    11.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X42Y136        LUT3 (Prop_lut3_I0_O)        0.355    11.768 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.905    12.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X34Y134        LUT5 (Prop_lut5_I3_O)        0.331    13.004 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_3/O
                         net (fo=12, routed)          1.514    14.517    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/ADDRARDADDR[4]
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.538    18.000    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.570    
                         clock uncertainty           -0.091    17.480    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    16.914    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         16.914    
                         arrival time                         -14.517    
  -------------------------------------------------------------------
                         slack                                  2.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.920%)  route 0.160ns (53.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.587    -0.525    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X77Y114        FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.160    -0.225    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X74Y113        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.859    -0.293    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X74Y113        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.217    -0.510    
                         clock uncertainty            0.091    -0.419    
    SLICE_X74Y113        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.236    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.129%)  route 0.115ns (44.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.562    -0.550    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X40Y104        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.294    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X42Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.831    -0.320    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.194    -0.514    
                         clock uncertainty            0.091    -0.423    
    SLICE_X42Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.314    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.754%)  route 0.117ns (45.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.562    -0.550    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X40Y104        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/Q
                         net (fo=1, routed)           0.117    -0.293    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[0]
    SLICE_X42Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.831    -0.320    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.194    -0.514    
                         clock uncertainty            0.091    -0.423    
    SLICE_X42Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.321    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.448%)  route 0.176ns (55.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.568    -0.544    MIPSfpga_system_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X39Y94         FDRE                                         r  MIPSfpga_system_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  MIPSfpga_system_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.227    MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X38Y94         SRL16E                                       r  MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.840    -0.312    MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X38Y94         SRL16E                                       r  MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.219    -0.531    
                         clock uncertainty            0.091    -0.441    
    SLICE_X38Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.258    MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.409%)  route 0.118ns (45.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.561    -0.551    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X48Y102        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.292    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[0]
    SLICE_X50Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.828    -0.323    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X50Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.194    -0.517    
                         clock uncertainty            0.091    -0.426    
    SLICE_X50Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.324    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.592    -0.520    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X79Y110        FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.267    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X78Y110        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.863    -0.288    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X78Y110        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.219    -0.507    
                         clock uncertainty            0.091    -0.416    
    SLICE_X78Y110        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.301    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.590    -0.522    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y109        FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.113    -0.268    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X74Y108        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.863    -0.289    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X74Y108        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.217    -0.506    
                         clock uncertainty            0.091    -0.415    
    SLICE_X74Y108        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.306    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.590    -0.522    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y107        FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.259    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X74Y108        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.863    -0.289    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X74Y108        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.217    -0.506    
                         clock uncertainty            0.091    -0.415    
    SLICE_X74Y108        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.298    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_wrack_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_WrAcknowledge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.558    -0.554    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X36Y117        FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_wrack_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_wrack_d1_reg/Q
                         net (fo=1, routed)           0.065    -0.348    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_wrack_d1
    SLICE_X36Y117        FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_WrAcknowledge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.826    -0.325    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X36Y117        FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_WrAcknowledge_reg/C
                         clock pessimism             -0.229    -0.554    
                         clock uncertainty            0.091    -0.463    
    SLICE_X36Y117        FDRE (Hold_fdre_C_D)         0.075    -0.388    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_WrAcknowledge_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.559    -0.553    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X40Y112        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/Q
                         net (fo=1, routed)           0.051    -0.361    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[6]
    SLICE_X41Y112        LUT5 (Prop_lut5_I2_O)        0.045    -0.316 r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.316    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0_n_0
    SLICE_X41Y112        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.830    -0.322    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X41Y112        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism             -0.218    -0.540    
                         clock uncertainty            0.091    -0.449    
    SLICE_X41Y112        FDRE (Hold_fdre_C_D)         0.092    -0.357    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.041    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0
  To Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.099ns  (logic 3.030ns (17.721%)  route 14.069ns (82.279%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=9 LUT6=4)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 18.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.619    -2.428    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X44Y144        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/Q
                         net (fo=8, routed)           1.914    -0.058    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/Q[15]
    SLICE_X11Y151        LUT3 (Prop_lut3_I2_O)        0.152     0.094 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q[31]_i_6__3/O
                         net (fo=4, routed)           0.929     1.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]_32
    SLICE_X8Y149         LUT5 (Prop_lut5_I2_O)        0.326     1.349 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[23]_i_2__15/O
                         net (fo=1, routed)           0.498     1.847    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q_reg[30]_16
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.124     1.971 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[23]_i_1__40/O
                         net (fo=2, routed)           0.979     2.950    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/dcc_ejdata[13]
    SLICE_X10Y141        LUT5 (Prop_lut5_I0_O)        0.124     3.074 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1/O
                         net (fo=1, routed)           0.643     3.717    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1_n_0
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.841 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17/O
                         net (fo=1, routed)           0.973     4.814    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_4__28/O
                         net (fo=12, routed)          1.029     5.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/d_vmatch0
    SLICE_X40Y135        LUT5 (Prop_lut5_I2_O)        0.124     6.092 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[0]_i_1__395/O
                         net (fo=22, routed)          0.671     6.763    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[12]
    SLICE_X41Y135        LUT5 (Prop_lut5_I4_O)        0.124     6.887 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_5__8/O
                         net (fo=4, routed)           0.332     7.218    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/t_dbsd_m_imprecise
    SLICE_X42Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.342 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_3__95/O
                         net (fo=13, routed)          1.122     8.464    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[0]_3
    SLICE_X46Y145        LUT2 (Prop_lut2_I0_O)        0.149     8.613 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[1]_i_2__36/O
                         net (fo=9, routed)           0.542     9.155    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_110
    SLICE_X42Y144        LUT6 (Prop_lut6_I1_O)        0.355     9.510 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[11]_i_2/O
                         net (fo=8, routed)           0.670    10.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/wr_cause
    SLICE_X33Y142        LUT5 (Prop_lut5_I1_O)        0.124    10.304 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/q[13]_i_8__0/O
                         net (fo=8, routed)           0.673    10.977    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[8]
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.150    11.127 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/mem_reg_i_75/O
                         net (fo=3, routed)           0.354    11.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[3]_18
    SLICE_X28Y143        LUT5 (Prop_lut5_I2_O)        0.326    11.807 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_37/O
                         net (fo=3, routed)           1.163    12.971    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/preiva_p[3]
    SLICE_X40Y134        LUT5 (Prop_lut5_I1_O)        0.124    13.095 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.576    14.671    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/ADDRARDADDR[2]
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.538    18.000    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.499    
                         clock uncertainty           -0.091    17.408    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    16.842    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         16.842    
                         arrival time                         -14.671    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.139ns  (logic 3.030ns (17.679%)  route 14.109ns (82.321%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=9 LUT6=4)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.619    -2.428    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X44Y144        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/Q
                         net (fo=8, routed)           1.914    -0.058    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/Q[15]
    SLICE_X11Y151        LUT3 (Prop_lut3_I2_O)        0.152     0.094 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q[31]_i_6__3/O
                         net (fo=4, routed)           0.929     1.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]_32
    SLICE_X8Y149         LUT5 (Prop_lut5_I2_O)        0.326     1.349 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[23]_i_2__15/O
                         net (fo=1, routed)           0.498     1.847    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q_reg[30]_16
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.124     1.971 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[23]_i_1__40/O
                         net (fo=2, routed)           0.979     2.950    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/dcc_ejdata[13]
    SLICE_X10Y141        LUT5 (Prop_lut5_I0_O)        0.124     3.074 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1/O
                         net (fo=1, routed)           0.643     3.717    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1_n_0
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.841 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17/O
                         net (fo=1, routed)           0.973     4.814    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_4__28/O
                         net (fo=12, routed)          1.029     5.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/d_vmatch0
    SLICE_X40Y135        LUT5 (Prop_lut5_I2_O)        0.124     6.092 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[0]_i_1__395/O
                         net (fo=22, routed)          0.671     6.763    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[12]
    SLICE_X41Y135        LUT5 (Prop_lut5_I4_O)        0.124     6.887 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_5__8/O
                         net (fo=4, routed)           0.332     7.218    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/t_dbsd_m_imprecise
    SLICE_X42Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.342 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_3__95/O
                         net (fo=13, routed)          1.122     8.464    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[0]_3
    SLICE_X46Y145        LUT2 (Prop_lut2_I0_O)        0.149     8.613 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[1]_i_2__36/O
                         net (fo=9, routed)           0.542     9.155    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_110
    SLICE_X42Y144        LUT6 (Prop_lut6_I1_O)        0.355     9.510 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[11]_i_2/O
                         net (fo=8, routed)           0.670    10.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/wr_cause
    SLICE_X33Y142        LUT5 (Prop_lut5_I1_O)        0.124    10.304 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/q[13]_i_8__0/O
                         net (fo=8, routed)           0.673    10.977    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[8]
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.150    11.127 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/mem_reg_i_75/O
                         net (fo=3, routed)           0.354    11.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[3]_18
    SLICE_X28Y143        LUT5 (Prop_lut5_I2_O)        0.326    11.807 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_37/O
                         net (fo=3, routed)           1.163    12.971    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/preiva_p[3]
    SLICE_X40Y134        LUT5 (Prop_lut5_I1_O)        0.124    13.095 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.616    14.711    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/ADDRARDADDR[4]
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.535    17.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/SI_ClkIn
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.567    
                         clock uncertainty           -0.091    17.477    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    16.911    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         16.911    
                         arrival time                         -14.711    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.127ns  (logic 3.960ns (23.121%)  route 13.167ns (76.879%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 18.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.716    11.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X42Y136        LUT3 (Prop_lut3_I0_O)        0.355    11.768 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.920    12.688    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X30Y133        LUT5 (Prop_lut5_I3_O)        0.331    13.019 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_6/O
                         net (fo=12, routed)          1.671    14.689    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/ADDRARDADDR[1]
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.538    18.000    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.570    
                         clock uncertainty           -0.091    17.480    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    16.914    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         16.914    
                         arrival time                         -14.689    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.032ns  (logic 3.848ns (22.593%)  route 13.184ns (77.407%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT4=5 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 18.012 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.513    11.210    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X41Y134        LUT6 (Prop_lut6_I5_O)        0.326    11.536 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[9]_i_2__4/O
                         net (fo=8, routed)           0.503    12.038    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_2
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.124    12.162 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__107/O
                         net (fo=9, routed)           1.466    13.628    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/icache_write_e
    SLICE_X9Y133         LUT5 (Prop_lut5_I3_O)        0.124    13.752 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/mem_reg_i_1__20/O
                         net (fo=2, routed)           0.842    14.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/q_reg[7][0]
    RAMB18_X0Y56         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.550    18.012    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y56         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.511    
                         clock uncertainty           -0.091    17.420    
    RAMB18_X0Y56         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.888    
                         arrival time                         -14.594    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.950ns  (logic 3.960ns (23.363%)  route 12.990ns (76.637%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.716    11.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X42Y136        LUT3 (Prop_lut3_I0_O)        0.355    11.768 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.555    12.322    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X43Y135        LUT6 (Prop_lut6_I3_O)        0.331    12.653 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_1__5/O
                         net (fo=12, routed)          1.858    14.511    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/ADDRARDADDR[8]
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.535    17.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/SI_ClkIn
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.496    
                         clock uncertainty           -0.091    17.405    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    16.839    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         16.839    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.932ns  (logic 3.030ns (17.896%)  route 13.902ns (82.104%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=9 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 17.996 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.619    -2.428    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X44Y144        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/Q
                         net (fo=8, routed)           1.914    -0.058    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/Q[15]
    SLICE_X11Y151        LUT3 (Prop_lut3_I2_O)        0.152     0.094 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q[31]_i_6__3/O
                         net (fo=4, routed)           0.929     1.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]_32
    SLICE_X8Y149         LUT5 (Prop_lut5_I2_O)        0.326     1.349 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[23]_i_2__15/O
                         net (fo=1, routed)           0.498     1.847    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q_reg[30]_16
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.124     1.971 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[23]_i_1__40/O
                         net (fo=2, routed)           0.979     2.950    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/dcc_ejdata[13]
    SLICE_X10Y141        LUT5 (Prop_lut5_I0_O)        0.124     3.074 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1/O
                         net (fo=1, routed)           0.643     3.717    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1_n_0
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.841 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17/O
                         net (fo=1, routed)           0.973     4.814    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_4__28/O
                         net (fo=12, routed)          1.029     5.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/d_vmatch0
    SLICE_X40Y135        LUT5 (Prop_lut5_I2_O)        0.124     6.092 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[0]_i_1__395/O
                         net (fo=22, routed)          0.671     6.763    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[12]
    SLICE_X41Y135        LUT5 (Prop_lut5_I4_O)        0.124     6.887 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_5__8/O
                         net (fo=4, routed)           0.332     7.218    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/t_dbsd_m_imprecise
    SLICE_X42Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.342 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_3__95/O
                         net (fo=13, routed)          1.122     8.464    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[0]_3
    SLICE_X46Y145        LUT2 (Prop_lut2_I0_O)        0.149     8.613 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[1]_i_2__36/O
                         net (fo=9, routed)           0.542     9.155    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_110
    SLICE_X42Y144        LUT6 (Prop_lut6_I1_O)        0.355     9.510 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[11]_i_2/O
                         net (fo=8, routed)           0.670    10.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/wr_cause
    SLICE_X33Y142        LUT5 (Prop_lut5_I1_O)        0.124    10.304 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/q[13]_i_8__0/O
                         net (fo=8, routed)           0.673    10.977    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[8]
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.150    11.127 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/mem_reg_i_75/O
                         net (fo=3, routed)           0.354    11.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[3]_18
    SLICE_X28Y143        LUT5 (Prop_lut5_I2_O)        0.326    11.807 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_37/O
                         net (fo=3, routed)           1.163    12.971    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/preiva_p[3]
    SLICE_X40Y134        LUT5 (Prop_lut5_I1_O)        0.124    13.095 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.409    14.504    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/ADDRARDADDR[2]
    RAMB18_X1Y55         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.534    17.996    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/SI_ClkIn
    RAMB18_X1Y55         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.495    
                         clock uncertainty           -0.091    17.404    
    RAMB18_X1Y55         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    16.838    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.838    
                         arrival time                         -14.504    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.001ns  (logic 3.960ns (23.293%)  route 13.041ns (76.707%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 18.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.716    11.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X42Y136        LUT3 (Prop_lut3_I0_O)        0.355    11.768 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.910    12.677    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X36Y133        LUT5 (Prop_lut5_I3_O)        0.331    13.008 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_2__1/O
                         net (fo=12, routed)          1.555    14.563    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/ADDRARDADDR[5]
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.538    18.000    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.570    
                         clock uncertainty           -0.091    17.480    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    16.914    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         16.914    
                         arrival time                         -14.563    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.998ns  (logic 3.030ns (17.825%)  route 13.968ns (82.175%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=9 LUT6=4)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 18.012 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.619    -2.428    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X44Y144        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[15]/Q
                         net (fo=8, routed)           1.914    -0.058    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/Q[15]
    SLICE_X11Y151        LUT3 (Prop_lut3_I2_O)        0.152     0.094 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q[31]_i_6__3/O
                         net (fo=4, routed)           0.929     1.023    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[31]_32
    SLICE_X8Y149         LUT5 (Prop_lut5_I2_O)        0.326     1.349 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[23]_i_2__15/O
                         net (fo=1, routed)           0.498     1.847    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q_reg[30]_16
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.124     1.971 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[23]_i_1__40/O
                         net (fo=2, routed)           0.979     2.950    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/dcc_ejdata[13]
    SLICE_X10Y141        LUT5 (Prop_lut5_I0_O)        0.124     3.074 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1/O
                         net (fo=1, routed)           0.643     3.717    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_27__1_n_0
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.841 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17/O
                         net (fo=1, routed)           0.973     4.814    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_10__17_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbv_31_0_/cregister/cregister/q[0]_i_4__28/O
                         net (fo=12, routed)          1.029     5.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/d_vmatch0
    SLICE_X40Y135        LUT5 (Prop_lut5_I2_O)        0.124     6.092 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_pexc_w/q[0]_i_1__395/O
                         net (fo=22, routed)          0.671     6.763    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[12]
    SLICE_X41Y135        LUT5 (Prop_lut5_I4_O)        0.124     6.887 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_5__8/O
                         net (fo=4, routed)           0.332     7.218    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/t_dbsd_m_imprecise
    SLICE_X42Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.342 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[0]_i_3__95/O
                         net (fo=13, routed)          1.122     8.464    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q_reg[0]_3
    SLICE_X46Y145        LUT2 (Prop_lut2_I0_O)        0.149     8.613 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_atomic_w_reg/q[1]_i_2__36/O
                         net (fo=9, routed)           0.542     9.155    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_110
    SLICE_X42Y144        LUT6 (Prop_lut6_I1_O)        0.355     9.510 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[11]_i_2/O
                         net (fo=8, routed)           0.670    10.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/wr_cause
    SLICE_X33Y142        LUT5 (Prop_lut5_I1_O)        0.124    10.304 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_auexc_x/q[13]_i_8__0/O
                         net (fo=8, routed)           0.673    10.977    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[8]
    SLICE_X31Y142        LUT5 (Prop_lut5_I4_O)        0.150    11.127 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/mem_reg_i_75/O
                         net (fo=3, routed)           0.354    11.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[3]_18
    SLICE_X28Y143        LUT5 (Prop_lut5_I2_O)        0.326    11.807 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_37/O
                         net (fo=3, routed)           1.163    12.971    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/preiva_p[3]
    SLICE_X40Y134        LUT5 (Prop_lut5_I1_O)        0.124    13.095 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.475    14.570    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/ADDRARDADDR[4]
    RAMB18_X0Y56         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.550    18.012    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y56         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.582    
                         clock uncertainty           -0.091    17.492    
    RAMB18_X0Y56         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    16.926    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.926    
                         arrival time                         -14.570    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.887ns  (logic 3.960ns (23.450%)  route 12.927ns (76.550%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.716    11.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X42Y136        LUT3 (Prop_lut3_I0_O)        0.355    11.768 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.905    12.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X34Y134        LUT5 (Prop_lut5_I3_O)        0.331    13.004 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_3/O
                         net (fo=12, routed)          1.445    14.449    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/ADDRARDADDR[6]
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.535    17.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/SI_ClkIn
    RAMB18_X0Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.496    
                         clock uncertainty           -0.091    17.405    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    16.839    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         16.839    
                         arrival time                         -14.449    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.956ns  (logic 3.960ns (23.355%)  route 12.996ns (76.645%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 18.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X52Y146        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.982 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[30]/Q
                         net (fo=23, routed)          1.041    -0.941    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[30]
    SLICE_X54Y143        LUT2 (Prop_lut2_I0_O)        0.150    -0.791 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.715    -0.076    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I1_O)        0.328     0.252 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.636     0.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X53Y143        LUT2 (Prop_lut2_I1_O)        0.124     1.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.403     1.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X53Y143        LUT6 (Prop_lut6_I5_O)        0.124     1.539 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          0.922     2.461    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X58Y145        LUT4 (Prop_lut4_I1_O)        0.148     2.609 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.806     3.415    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X64Y145        LUT6 (Prop_lut6_I3_O)        0.328     3.743 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[3]_i_8__3/O
                         net (fo=1, routed)           0.592     4.336    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_1
    SLICE_X64Y145        LUT4 (Prop_lut4_I0_O)        0.124     4.460 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[3]_i_4__8/O
                         net (fo=1, routed)           0.585     5.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[31]_4
    SLICE_X64Y146        LUT4 (Prop_lut4_I3_O)        0.124     5.169 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[3]_i_1__40/O
                         net (fo=4, routed)           0.529     5.698    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[1]
    SLICE_X64Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.822 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31/O
                         net (fo=2, routed)           0.574     6.395    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_31_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.124     6.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     6.519    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.032 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.032    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X62Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           1.076     8.226    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X54Y136        LUT5 (Prop_lut5_I0_O)        0.124     8.350 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.922     9.272    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X49Y135        LUT4 (Prop_lut4_I1_O)        0.124     9.396 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.510     9.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X44Y134        LUT5 (Prop_lut5_I4_O)        0.124    10.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.549    10.579    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X43Y134        LUT4 (Prop_lut4_I3_O)        0.118    10.697 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.716    11.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X42Y136        LUT3 (Prop_lut3_I0_O)        0.355    11.768 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.905    12.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X34Y134        LUT5 (Prop_lut5_I3_O)        0.331    13.004 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_3/O
                         net (fo=12, routed)          1.514    14.517    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/ADDRARDADDR[4]
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       1.538    18.000    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X1Y59         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.570    
                         clock uncertainty           -0.091    17.480    
    RAMB18_X1Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    16.914    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         16.914    
                         arrival time                         -14.517    
  -------------------------------------------------------------------
                         slack                                  2.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.920%)  route 0.160ns (53.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.587    -0.525    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X77Y114        FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.160    -0.225    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X74Y113        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.859    -0.293    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X74Y113        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.217    -0.510    
                         clock uncertainty            0.091    -0.419    
    SLICE_X74Y113        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.236    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.129%)  route 0.115ns (44.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.562    -0.550    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X40Y104        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.294    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X42Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.831    -0.320    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.194    -0.514    
                         clock uncertainty            0.091    -0.423    
    SLICE_X42Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.314    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.754%)  route 0.117ns (45.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.562    -0.550    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X40Y104        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/Q
                         net (fo=1, routed)           0.117    -0.293    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[0]
    SLICE_X42Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.831    -0.320    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.194    -0.514    
                         clock uncertainty            0.091    -0.423    
    SLICE_X42Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.321    MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.448%)  route 0.176ns (55.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.568    -0.544    MIPSfpga_system_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X39Y94         FDRE                                         r  MIPSfpga_system_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  MIPSfpga_system_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.227    MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X38Y94         SRL16E                                       r  MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.840    -0.312    MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X38Y94         SRL16E                                       r  MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.219    -0.531    
                         clock uncertainty            0.091    -0.441    
    SLICE_X38Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.258    MIPSfpga_system_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.409%)  route 0.118ns (45.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.561    -0.551    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X48Y102        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.292    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[0]
    SLICE_X50Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.828    -0.323    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X50Y103        SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.194    -0.517    
                         clock uncertainty            0.091    -0.426    
    SLICE_X50Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.324    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.592    -0.520    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X79Y110        FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.267    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X78Y110        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.863    -0.288    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X78Y110        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.219    -0.507    
                         clock uncertainty            0.091    -0.416    
    SLICE_X78Y110        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.301    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.590    -0.522    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y109        FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.113    -0.268    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X74Y108        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.863    -0.289    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X74Y108        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.217    -0.506    
                         clock uncertainty            0.091    -0.415    
    SLICE_X74Y108        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.306    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.590    -0.522    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y107        FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.259    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X74Y108        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.863    -0.289    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X74Y108        SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.217    -0.506    
                         clock uncertainty            0.091    -0.415    
    SLICE_X74Y108        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.298    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_wrack_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_WrAcknowledge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.558    -0.554    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X36Y117        FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_wrack_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_wrack_d1_reg/Q
                         net (fo=1, routed)           0.065    -0.348    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_wrack_d1
    SLICE_X36Y117        FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_WrAcknowledge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.826    -0.325    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X36Y117        FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_WrAcknowledge_reg/C
                         clock pessimism             -0.229    -0.554    
                         clock uncertainty            0.091    -0.463    
    SLICE_X36Y117        FDRE (Hold_fdre_C_D)         0.075    -0.388    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_WrAcknowledge_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.559    -0.553    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X40Y112        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/Q
                         net (fo=1, routed)           0.051    -0.361    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[6]
    SLICE_X41Y112        LUT5 (Prop_lut5_I2_O)        0.045    -0.316 r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.316    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0_n_0
    SLICE_X41Y112        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12251, routed)       0.830    -0.322    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X41Y112        FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism             -0.218    -0.540    
                         clock uncertainty            0.091    -0.449    
    SLICE_X41Y112        FDRE (Hold_fdre_C_D)         0.092    -0.357    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.041    





