$date
	Tue Oct 14 22:30:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module oct_10_checkpoint $end
$var wire 1 ! halt_f $end
$var wire 32 " instruction_memory_v [31:0] $end
$var wire 2 # err_bits [1:0] $end
$var wire 32 $ data_memory_in_v [31:0] $end
$var reg 1 % clk $end
$var reg 1 & clk_en $end
$var reg 1 ' rst $end
$scope module topMod $end
$var wire 1 % clk $end
$var wire 1 & clk_en $end
$var wire 1 ! halt_f $end
$var wire 1 ( readBit $end
$var wire 1 ' rst $end
$var wire 1 ) writeBit $end
$var wire 32 * programCounter [31:0] $end
$var wire 32 + instruction_memory_v [31:0] $end
$var wire 32 , instruction [31:0] $end
$var wire 1 - halt $end
$var wire 2 . err_bits [1:0] $end
$var wire 32 / data_memory_in_v [31:0] $end
$var wire 32 0 dataOutMem [31:0] $end
$var wire 32 1 dataIn [31:0] $end
$var wire 32 2 addressFetch [31:0] $end
$scope module memMod $end
$var wire 1 ( data_memory_read $end
$var wire 1 3 instruction_memory_en $end
$var wire 1 % mem_Clk $end
$var wire 32 4 instruction_memory_a [31:0] $end
$var wire 1 - halt_f $end
$var wire 1 ) data_memory_write $end
$var wire 32 5 data_memory_out_v [31:0] $end
$var wire 32 6 data_memory_a [31:0] $end
$var reg 8 7 a [7:0] $end
$var reg 8 8 b [7:0] $end
$var reg 8 9 c [7:0] $end
$var reg 8 : d [7:0] $end
$var reg 32 ; data_memory_in_v [31:0] $end
$var reg 32 < instruction_memory_v [31:0] $end
$var integer 32 = fd [31:0] $end
$var integer 32 > i [31:0] $end
$upscope $end
$scope module scc $end
$var wire 1 % clk $end
$var wire 1 & clk_en $end
$var wire 32 ? dataIn [31:0] $end
$var wire 32 @ instruction [31:0] $end
$var wire 1 ' rst $end
$var wire 1 ) writeFlag $end
$var wire 1 A specialEncoding $end
$var wire 1 B setFlags $end
$var wire 4 C secondLevelDecode [3:0] $end
$var wire 1 D regWrite $end
$var wire 1 E regRead $end
$var wire 32 F readDataSec [31:0] $end
$var wire 32 G readDataFirst [31:0] $end
$var wire 32 H readDataDest [31:0] $end
$var wire 32 I programCounter [31:0] $end
$var wire 4 J out_sourceSecReg [3:0] $end
$var wire 4 K out_sourceFirstReg [3:0] $end
$var wire 16 L out_imm [15:0] $end
$var wire 4 M out_destRegister [3:0] $end
$var wire 1 N loadStore $end
$var wire 32 O instrcutionForID [31:0] $end
$var wire 1 - halt $end
$var wire 2 P firstLevelDecode [1:0] $end
$var wire 1 Q exe_writeToReg $end
$var wire 32 R exe_writeData [31:0] $end
$var wire 4 S exe_readRegSec [3:0] $end
$var wire 4 T exe_readRegFirst [3:0] $end
$var wire 4 U exe_readRegDest [3:0] $end
$var wire 1 V exe_memoryWrite $end
$var wire 32 W exe_memoryDataOut [31:0] $end
$var wire 32 X exe_memoryAddressOut [31:0] $end
$var wire 1 Y exeOverride $end
$var wire 16 Z exeData [15:0] $end
$var wire 1 [ dataRegisterImm $end
$var wire 1 \ dataRegister $end
$var wire 32 ] dataOut [31:0] $end
$var wire 4 ^ branchInstruction [3:0] $end
$var wire 1 _ branch $end
$var wire 3 ` aluFunction [2:0] $end
$var wire 32 a addressIn [31:0] $end
$var reg 32 b data_memory_v [31:0] $end
$var reg 2 c err_bits [1:0] $end
$var reg 32 d instruction_memory_v [31:0] $end
$scope module EXE $end
$var wire 1 % clk $end
$var wire 16 e exeData [15:0] $end
$var wire 1 ' rst $end
$var wire 1 A specialEncoding $end
$var wire 4 f sourceSecReg [3:0] $end
$var wire 4 g sourceFirstReg [3:0] $end
$var wire 1 B setFlags $end
$var wire 4 h secondLevelDecode [3:0] $end
$var wire 32 i readDataSec [31:0] $end
$var wire 32 j readDataFirst [31:0] $end
$var wire 32 k readDataDest [31:0] $end
$var wire 16 l imm [15:0] $end
$var wire 2 m firstLevelDecode [1:0] $end
$var wire 4 n destReg [3:0] $end
$var wire 4 o branchInstruction [3:0] $end
$var wire 3 p aluFunctions [2:0] $end
$var reg 33 q aluRegister [32:0] $end
$var reg 1 Y exeOverride $end
$var reg 4 r flags [3:0] $end
$var reg 32 s immExt [31:0] $end
$var reg 32 t memoryAddressOut [31:0] $end
$var reg 32 u memoryDataOut [31:0] $end
$var reg 1 V memoryWrite $end
$var reg 4 v readRegDest [3:0] $end
$var reg 4 w readRegFirst [3:0] $end
$var reg 4 x readRegSec [3:0] $end
$var reg 33 y tempDiff [32:0] $end
$var reg 32 z writeData [31:0] $end
$var reg 1 Q writeToReg $end
$upscope $end
$scope module ID $end
$var wire 1 % clk $end
$var wire 1 ' rst $end
$var wire 1 { specialBit $end
$var wire 4 | sourceSecReg [3:0] $end
$var wire 4 } sourceFirstReg [3:0] $end
$var wire 4 ~ secondLevelDecode [3:0] $end
$var wire 32 !" instruction [31:0] $end
$var wire 16 "" imm [15:0] $end
$var wire 2 #" firstLevelDecode [1:0] $end
$var wire 4 $" destReg [3:0] $end
$var wire 4 %" branchCondition [3:0] $end
$var wire 3 &" aluOperationCommands [2:0] $end
$var reg 3 '" aluFunction [2:0] $end
$var reg 1 _ branch $end
$var reg 4 (" branchInstruction [3:0] $end
$var reg 1 \ dataRegister $end
$var reg 1 [ dataRegisterImm $end
$var reg 2 )" firstLevelDecode_out [1:0] $end
$var reg 1 - halt $end
$var reg 1 N loadStore $end
$var reg 4 *" out_destRegister [3:0] $end
$var reg 16 +" out_imm [15:0] $end
$var reg 4 ," out_sourceFirstReg [3:0] $end
$var reg 4 -" out_sourceSecReg [3:0] $end
$var reg 1 E regRead $end
$var reg 1 D regWrite $end
$var reg 4 ." secondLevelDecode_out [3:0] $end
$var reg 1 B setFlags $end
$var reg 1 A specialEncoding $end
$upscope $end
$scope module IF $end
$var wire 1 % clk $end
$var wire 16 /" exeData [15:0] $end
$var wire 1 Y exeOverride $end
$var wire 32 0" fetchedInstruction [31:0] $end
$var wire 16 1" imm16_exe [15:0] $end
$var wire 1 ' rst $end
$var wire 16 2" imm16 [15:0] $end
$var wire 32 3" branchOffsetAddress_exe [31:0] $end
$var wire 32 4" branchOffsetAddress [31:0] $end
$var parameter 32 5" sFilter $end
$var parameter 32 6" sIdle $end
$var reg 32 7" PC [31:0] $end
$var reg 32 8" filteredInstruction [31:0] $end
$var reg 32 9" programCounter [31:0] $end
$var reg 2 :" state [1:0] $end
$var reg 2 ;" stateNext [1:0] $end
$upscope $end
$scope module MEM $end
$var wire 32 <" addressIn [31:0] $end
$var wire 32 =" addressOut [31:0] $end
$var wire 1 % clk $end
$var wire 32 >" dataIn [31:0] $end
$var wire 32 ?" dataOut [31:0] $end
$var wire 1 ' rst $end
$var wire 1 ) writeFlag $end
$var wire 1 V writeIn $end
$upscope $end
$scope module REGFILE $end
$var wire 1 % clk $end
$var wire 32 @" out_rd [31:0] $end
$var wire 32 A" out_rs1 [31:0] $end
$var wire 32 B" out_rs2 [31:0] $end
$var wire 4 C" rd [3:0] $end
$var wire 4 D" rs1 [3:0] $end
$var wire 4 E" rs2 [3:0] $end
$var wire 1 ' rst $end
$var wire 1 Q write $end
$var wire 32 F" writeData [31:0] $end
$var integer 32 G" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 6"
b1 5"
$end
#0
$dumpvars
b10000 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
bx 8"
b0 7"
b0 4"
bx 3"
b0 2"
bx 1"
b10000000000000000000000 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
x{
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
bx q
bx p
bx o
bx n
bx m
bx l
b0 k
b0 j
b0 i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
b0 a
bx `
x_
bx ^
b0 ]
x\
x[
bx Z
0Y
b0 X
b0 W
0V
b0 U
b0 T
b0 S
b0 R
0Q
bx P
bx O
xN
bx M
bx L
bx K
bx J
b0 I
b0 H
b0 G
b0 F
xE
xD
bx C
xB
xA
b10000000000000000000000 @
bx ?
bx >
bx =
b10000000000000000000000 <
bx ;
bx :
bx 9
bx 8
bx 7
b0 6
b0 5
b0 4
13
b0 2
bx 1
b0 0
bx /
bx .
x-
b10000000000000000000000 ,
bx +
b0 *
0)
z(
1'
1&
1%
bx $
bx #
bx "
z!
$end
#5
0%
#10
b10000 G"
1%
#15
0%
#20
b10000 G"
1%
#25
0%
#30
b1 ;"
0'
b10000 G"
1%
#35
0%
#40
1Q
b10 U
b10 v
b10 C"
b0 C
b0 h
b0 ."
b0 P
b0 m
b0 )"
b0 ""
b0 |
b0 }
b10 $"
b10 %"
b0 &"
b0 ~
0{
b0 #"
0-
b0 3"
b0 1"
b0 Z
b0 e
b0 /"
b0 L
b0 l
b0 +"
b0 J
b0 f
b0 -"
b0 K
b0 g
b0 ,"
b10 M
b10 n
b10 *"
1E
1D
b0 ^
b0 o
b0 ("
b0 `
b0 p
b0 '"
0B
0A
1[
0\
0N
0_
b10000000000000000000000 O
b10000000000000000000000 !"
b10000000000000000000000 8"
b1 :"
1%
#45
0%
#50
b100 7"
1%
#55
0%
#60
b10000000000 R
b10000000000 z
b10000000000 F"
b10000000000 3"
b10000000000 1"
b10000000000 Z
b10000000000 e
b10000000000 /"
b10000000000 L
b10000000000 l
b10000000000 +"
1Q
b101 U
b101 v
b101 C"
b10000000000 ""
b101 $"
b101 %"
b101 M
b101 n
b101 *"
1E
1D
1[
b10000000000 4"
b10000000000 2"
b101000000000010000000000 O
b101000000000010000000000 !"
b101000000000010000000000 8"
b101000000000010000000000 ,
b101000000000010000000000 <
b101000000000010000000000 @
b101000000000010000000000 0"
b1000 7"
b100 *
b100 4
b100 I
b100 9"
1%
#65
0%
#70
b0 R
b0 z
b0 F"
1Q
b0 U
b0 v
b0 C"
b0 ""
b0 $"
b0 %"
b0 3"
b0 1"
b0 Z
b0 e
b0 /"
b0 L
b0 l
b0 +"
b0 M
b0 n
b0 *"
1E
1D
1[
b0 4"
b0 2"
b0 O
b0 !"
b0 8"
b0 ,
b0 <
b0 @
b0 0"
b0 H
b0 k
b0 @"
b1100 7"
b1000 *
b1000 4
b1000 I
b1000 9"
1%
#75
0%
#80
b100 R
b100 z
b100 F"
b1 U
b1 v
b1 C"
1Q
b1 M
b1 n
b1 *"
b100 3"
b100 1"
b100 Z
b100 e
b100 /"
b100 L
b100 l
b100 +"
b100 ""
b1 $"
b1 %"
1E
1D
1[
b100 4"
b100 2"
b1000000000000000000100 O
b1000000000000000000100 !"
b1000000000000000000100 8"
b1000000000000000000100 ,
b1000000000000000000100 <
b1000000000000000000100 @
b1000000000000000000100 0"
b10000 7"
b1100 *
b1100 4
b1100 I
b1100 9"
1%
#85
0%
#90
b1 y
b1 s
1B
1A
b1 `
b1 p
b1 '"
b1001 C
b1001 h
b1001 ."
b1 R
b1 z
b1 F"
1Q
b0 U
b0 v
b0 C"
b1 ""
b0 $"
b0 %"
b1 &"
b1001 ~
1{
b1 3"
b1 1"
b1 Z
b1 e
b1 /"
b1 L
b1 l
b1 +"
b0 M
b0 n
b0 *"
1E
1D
1[
b1 4"
b1 2"
b110010000000000000000000000001 O
b110010000000000000000000000001 !"
b110010000000000000000000000001 8"
b110010000000000000000000000001 ,
b110010000000000000000000000001 <
b110010000000000000000000000001 @
b110010000000000000000000000001 0"
b0 H
b0 k
b0 @"
b10100 7"
b10000 *
b10000 4
b10000 I
b10000 9"
1%
#95
0%
#100
b10 r
b11 q
b1 T
b1 w
b1 D"
b100 U
b100 v
b100 C"
b1 K
b1 g
b1 ,"
b100 M
b100 n
b100 *"
1\
b1010 C
b1010 h
b1010 ."
b1 P
b1 m
b1 )"
b0 ""
b1 }
b100 $"
b100 %"
b10 &"
b1010 ~
b1 #"
b0 3"
b0 1"
b0 Z
b0 e
b0 /"
b0 L
b0 l
b0 +"
0E
0D
b10 `
b10 p
b10 '"
0B
1A
0[
b0 4"
b0 2"
b1110100100000100000000000000000 O
b1110100100000100000000000000000 !"
b1110100100000100000000000000000 8"
b1110100100000100000000000000000 ,
b1110100100000100000000000000000 <
b1110100100000100000000000000000 @
b1110100100000100000000000000000 0"
b0 y
b0 s
b11 R
b11 z
b11 F"
1Q
b11000 7"
b10100 *
b10100 4
b10100 I
b10100 9"
b0 H
b0 k
b0 @"
b100 G
b100 j
b100 A"
b1 F
b1 i
b1 B"
1%
#105
0%
#110
1Y
1E
b111 J
b111 f
b111 -"
b1 ^
b1 o
b1 ("
1_
b11111111111111111111111111111000 3"
b1111111111111000 1"
b1111111111111000 Z
b1111111111111000 e
b1111111111111000 /"
b1111111111111000 L
b1111111111111000 l
b1111111111111000 +"
1B
b1 C
b1 h
b1 ."
b11 P
b11 m
b11 )"
b0 R
b0 z
b0 F"
0Q
b1 G
b1 j
b1 A"
b0 T
b0 w
b0 D"
b0 U
b0 v
b0 C"
b1111111111111000 ""
b111 |
b0 }
b1 $"
b1 %"
b1 &"
b1 ~
0{
b11 #"
b0 K
b0 g
b0 ,"
b0 M
b0 n
b0 *"
b1 `
b1 p
b1 '"
0A
0\
b11111111111111111111111111111000 4"
b1111111111111000 2"
b11000010001000001111111111111000 O
b11000010001000001111111111111000 !"
b11000010001000001111111111111000 8"
b11000010001000001111111111111000 ,
b11000010001000001111111111111000 <
b11000010001000001111111111111000 @
b11000010001000001111111111111000 0"
b1 H
b1 k
b1 @"
b11100 7"
b11000 *
b11000 4
b11000 I
b11000 9"
1%
#115
0%
#120
b0 r
b10 R
b10 z
b10 F"
b10 y
b1 s
1Q
1D
1[
1A
b1001 C
b1001 h
b1001 ."
b0 P
b0 m
b0 )"
b1 ""
b0 |
b0 $"
b0 %"
b1001 ~
1{
b0 #"
b1 3"
b1 1"
b1 Z
b1 e
b1 /"
b1 L
b1 l
b1 +"
b0 J
b0 f
b0 -"
1E
b0 ^
b0 o
b0 ("
b1 `
b1 p
b1 '"
1B
0_
b1 4"
b1 2"
b110010000000000000000000000001 O
b110010000000000000000000000001 !"
b110010000000000000000000000001 8"
b110010000000000000000000000001 ,
b110010000000000000000000000001 <
b110010000000000000000000000001 @
b110010000000000000000000000001 0"
0Y
b10100 7"
b10000 *
b10000 4
b10000 I
b10000 9"
1%
#125
0%
#130
b10 r
b10 q
b1 T
b1 w
b1 D"
b100 U
b100 v
b100 C"
b1 K
b1 g
b1 ,"
b100 M
b100 n
b100 *"
1\
b1010 C
b1010 h
b1010 ."
b1 P
b1 m
b1 )"
b0 ""
b1 }
b100 $"
b100 %"
b10 &"
b1010 ~
b1 #"
b0 3"
b0 1"
b0 Z
b0 e
b0 /"
b0 L
b0 l
b0 +"
0E
0D
b10 `
b10 p
b10 '"
0B
1A
0[
b0 4"
b0 2"
b1110100100000100000000000000000 O
b1110100100000100000000000000000 !"
b1110100100000100000000000000000 8"
b1110100100000100000000000000000 ,
b1110100100000100000000000000000 <
b1110100100000100000000000000000 @
b1110100100000100000000000000000 0"
b0 y
b0 s
b10 R
b10 z
b10 F"
1Q
b11 H
b11 k
b11 @"
b100 G
b100 j
b100 A"
b10 F
b10 i
b10 B"
b11000 7"
b10100 *
b10100 4
b10100 I
b10100 9"
1%
#135
0%
#140
1Y
1E
b111 J
b111 f
b111 -"
b1 ^
b1 o
b1 ("
1_
b11111111111111111111111111111000 3"
b1111111111111000 1"
b1111111111111000 Z
b1111111111111000 e
b1111111111111000 /"
b1111111111111000 L
b1111111111111000 l
b1111111111111000 +"
1B
b1 C
b1 h
b1 ."
b11 P
b11 m
b11 )"
b0 R
b0 z
b0 F"
0Q
b10 G
b10 j
b10 A"
b0 T
b0 w
b0 D"
b0 U
b0 v
b0 C"
b1111111111111000 ""
b111 |
b0 }
b1 $"
b1 %"
b1 &"
b1 ~
0{
b11 #"
b0 K
b0 g
b0 ,"
b0 M
b0 n
b0 *"
b1 `
b1 p
b1 '"
0A
0\
b11111111111111111111111111111000 4"
b1111111111111000 2"
b11000010001000001111111111111000 O
b11000010001000001111111111111000 !"
b11000010001000001111111111111000 8"
b11000010001000001111111111111000 ,
b11000010001000001111111111111000 <
b11000010001000001111111111111000 @
b11000010001000001111111111111000 0"
b11100 7"
b11000 *
b11000 4
b11000 I
b11000 9"
b10 H
b10 k
b10 @"
1%
#145
0%
#150
b0 r
b11 R
b11 z
b11 F"
b11 y
b1 s
1Q
1D
1[
1A
b1001 C
b1001 h
b1001 ."
b0 P
b0 m
b0 )"
b1 ""
b0 |
b0 $"
b0 %"
b1001 ~
1{
b0 #"
b1 3"
b1 1"
b1 Z
b1 e
b1 /"
b1 L
b1 l
b1 +"
b0 J
b0 f
b0 -"
1E
b0 ^
b0 o
b0 ("
b1 `
b1 p
b1 '"
1B
0_
b1 4"
b1 2"
b110010000000000000000000000001 O
b110010000000000000000000000001 !"
b110010000000000000000000000001 8"
b110010000000000000000000000001 ,
b110010000000000000000000000001 <
b110010000000000000000000000001 @
b110010000000000000000000000001 0"
0Y
b10100 7"
b10000 *
b10000 4
b10000 I
b10000 9"
1%
#155
0%
#160
b10 r
b1 q
b1 T
b1 w
b1 D"
b100 U
b100 v
b100 C"
b1 K
b1 g
b1 ,"
b100 M
b100 n
b100 *"
1\
b1010 C
b1010 h
b1010 ."
b1 P
b1 m
b1 )"
b0 ""
b1 }
b100 $"
b100 %"
b10 &"
b1010 ~
b1 #"
b0 3"
b0 1"
b0 Z
b0 e
b0 /"
b0 L
b0 l
b0 +"
0E
0D
b10 `
b10 p
b10 '"
0B
1A
0[
b0 4"
b0 2"
b1110100100000100000000000000000 O
b1110100100000100000000000000000 !"
b1110100100000100000000000000000 8"
b1110100100000100000000000000000 ,
b1110100100000100000000000000000 <
b1110100100000100000000000000000 @
b1110100100000100000000000000000 0"
b0 y
b0 s
b1 R
b1 z
b1 F"
1Q
b11000 7"
b10100 *
b10100 4
b10100 I
b10100 9"
b10 H
b10 k
b10 @"
b100 G
b100 j
b100 A"
b11 F
b11 i
b11 B"
1%
#165
0%
#170
1Y
1E
b111 J
b111 f
b111 -"
b1 ^
b1 o
b1 ("
1_
b11111111111111111111111111111000 3"
b1111111111111000 1"
b1111111111111000 Z
b1111111111111000 e
b1111111111111000 /"
b1111111111111000 L
b1111111111111000 l
b1111111111111000 +"
1B
b1 C
b1 h
b1 ."
b11 P
b11 m
b11 )"
b0 R
b0 z
b0 F"
0Q
b11 G
b11 j
b11 A"
b0 T
b0 w
b0 D"
b0 U
b0 v
b0 C"
b1111111111111000 ""
b111 |
b0 }
b1 $"
b1 %"
b1 &"
b1 ~
0{
b11 #"
b0 K
b0 g
b0 ,"
b0 M
b0 n
b0 *"
b1 `
b1 p
b1 '"
0A
0\
b11111111111111111111111111111000 4"
b1111111111111000 2"
b11000010001000001111111111111000 O
b11000010001000001111111111111000 !"
b11000010001000001111111111111000 8"
b11000010001000001111111111111000 ,
b11000010001000001111111111111000 <
b11000010001000001111111111111000 @
b11000010001000001111111111111000 0"
b11 H
b11 k
b11 @"
b11100 7"
b11000 *
b11000 4
b11000 I
b11000 9"
1%
#175
0%
#180
b0 r
b100 R
b100 z
b100 F"
b100 y
b1 s
1Q
1D
1[
1A
b1001 C
b1001 h
b1001 ."
b0 P
b0 m
b0 )"
b1 ""
b0 |
b0 $"
b0 %"
b1001 ~
1{
b0 #"
b1 3"
b1 1"
b1 Z
b1 e
b1 /"
b1 L
b1 l
b1 +"
b0 J
b0 f
b0 -"
1E
b0 ^
b0 o
b0 ("
b1 `
b1 p
b1 '"
1B
0_
b1 4"
b1 2"
b110010000000000000000000000001 O
b110010000000000000000000000001 !"
b110010000000000000000000000001 8"
b110010000000000000000000000001 ,
b110010000000000000000000000001 <
b110010000000000000000000000001 @
b110010000000000000000000000001 0"
0Y
b10100 7"
b10000 *
b10000 4
b10000 I
b10000 9"
1%
#185
0%
#190
b110 r
b0 q
b1 T
b1 w
b1 D"
b100 U
b100 v
b100 C"
b1 K
b1 g
b1 ,"
b100 M
b100 n
b100 *"
1\
b1010 C
b1010 h
b1010 ."
b1 P
b1 m
b1 )"
b0 ""
b1 }
b100 $"
b100 %"
b10 &"
b1010 ~
b1 #"
b0 3"
b0 1"
b0 Z
b0 e
b0 /"
b0 L
b0 l
b0 +"
0E
0D
b10 `
b10 p
b10 '"
0B
1A
0[
b0 4"
b0 2"
b1110100100000100000000000000000 O
b1110100100000100000000000000000 !"
b1110100100000100000000000000000 8"
b1110100100000100000000000000000 ,
b1110100100000100000000000000000 <
b1110100100000100000000000000000 @
b1110100100000100000000000000000 0"
b0 y
b0 s
b0 R
b0 z
b0 F"
1Q
b1 H
b1 k
b1 @"
b100 G
b100 j
b100 A"
b100 F
b100 i
b100 B"
b11000 7"
b10100 *
b10100 4
b10100 I
b10100 9"
1%
#195
0%
#200
1E
b111 J
b111 f
b111 -"
b1 ^
b1 o
b1 ("
1_
b11111111111111111111111111111000 3"
b1111111111111000 1"
b1111111111111000 Z
b1111111111111000 e
b1111111111111000 /"
b1111111111111000 L
b1111111111111000 l
b1111111111111000 +"
1B
b1 C
b1 h
b1 ."
b11 P
b11 m
b11 )"
0Q
b0 T
b0 w
b0 D"
b0 U
b0 v
b0 C"
b1111111111111000 ""
b111 |
b0 }
b1 $"
b1 %"
b1 &"
b1 ~
0{
b11 #"
b0 K
b0 g
b0 ,"
b0 M
b0 n
b0 *"
b1 `
b1 p
b1 '"
0A
0\
b11111111111111111111111111111000 4"
b1111111111111000 2"
b11000010001000001111111111111000 O
b11000010001000001111111111111000 !"
b11000010001000001111111111111000 8"
b11000010001000001111111111111000 ,
b11000010001000001111111111111000 <
b11000010001000001111111111111000 @
b11000010001000001111111111111000 0"
b11100 7"
b11000 *
b11000 4
b11000 I
b11000 9"
b100 H
b100 k
b100 @"
1%
#205
0%
#210
b0 r
b1 R
b1 z
b1 F"
b1 y
b1 s
1Q
b0 G
b0 j
b0 A"
b10 T
b10 w
b10 D"
b0 H
b0 k
b0 @"
b10 U
b10 v
b10 C"
1D
b10 K
b10 g
b10 ,"
b10 M
b10 n
b10 *"
1[
1A
b1001 C
b1001 h
b1001 ."
b0 P
b0 m
b0 )"
b1 ""
b0 |
b10 }
b10 $"
b10 %"
b1001 ~
1{
b0 #"
b1 3"
b1 1"
b1 Z
b1 e
b1 /"
b1 L
b1 l
b1 +"
b0 J
b0 f
b0 -"
1E
b0 ^
b0 o
b0 ("
b1 `
b1 p
b1 '"
1B
0_
b1 4"
b1 2"
b110010010001000000000000000001 O
b110010010001000000000000000001 !"
b110010010001000000000000000001 8"
b110010010001000000000000000001 ,
b110010010001000000000000000001 <
b110010010001000000000000000001 @
b110010010001000000000000000001 0"
b100000 7"
b11100 *
b11100 4
b11100 I
b11100 9"
1%
#215
0%
#220
1)
1V
b10 0
b10 5
b10 ]
b10 ?"
b10 W
b10 u
b10 >"
b10000000000 2
b10000000000 6
b10000000000 a
b10000000000 ="
b10000000000 X
b10000000000 t
b10000000000 <"
1N
b1 C
b1 h
b1 ."
b10 P
b10 m
b10 )"
b0 ""
b101 }
b1 ~
0{
b10 #"
b0 3"
b0 1"
b0 Z
b0 e
b0 /"
b0 L
b0 l
b0 +"
b101 K
b101 g
b101 ,"
b10 M
b10 n
b10 *"
0E
0D
b1 `
b1 p
b1 '"
1B
0A
0[
b0 4"
b0 2"
b10000010010010100000000000000000 O
b10000010010010100000000000000000 !"
b10000010010010100000000000000000 8"
b10000010010010100000000000000000 ,
b10000010010010100000000000000000 <
b10000010010010100000000000000000 @
b10000010010010100000000000000000 0"
b0 y
b0 s
b0 R
b0 z
b0 F"
0Q
b101 T
b101 w
b101 D"
b10 U
b10 v
b10 C"
b100100 7"
b100000 *
b100000 4
b100000 I
b100000 9"
b1 H
b1 k
b1 @"
b10000000000 G
b10000000000 j
b10000000000 A"
1%
#225
0%
#230
b1000 r
b11111111111111111111111111111111 R
b11111111111111111111111111111111 z
b11111111111111111111111111111111 F"
b111111111111111111111111111111111 y
b10 s
1Q
1D
1E
1[
b10 3"
b10 1"
b10 Z
b10 e
b10 /"
b10 L
b10 l
b10 +"
1A
b1010 C
b1010 h
b1010 ."
b0 P
b0 m
b0 )"
b0 2
b0 6
b0 a
b0 ="
b0 X
b0 t
b0 <"
b0 0
b0 5
b0 ]
b0 ?"
b0 W
b0 u
b0 >"
0)
0V
b1 G
b1 j
b1 A"
b10 T
b10 w
b10 D"
b1 H
b1 k
b1 @"
b10 U
b10 v
b10 C"
b10 ""
b10 }
b10 &"
b1010 ~
1{
b0 #"
b10 K
b10 g
b10 ,"
b10 M
b10 n
b10 *"
b10 `
b10 p
b10 '"
0B
0N
b10 4"
b10 2"
b110100010001000000000000000010 O
b110100010001000000000000000010 !"
b110100010001000000000000000010 8"
b110100010001000000000000000010 ,
b110100010001000000000000000010 <
b110100010001000000000000000010 @
b110100010001000000000000000010 0"
b101000 7"
b100100 *
b100100 4
b100100 I
b100100 9"
1%
#235
0%
#240
1_
1B
b1 C
b1 h
b1 ."
b11 P
b11 m
b11 )"
b1000 ""
b0 }
b0 $"
b0 %"
b1 &"
b1 ~
0{
b11 #"
b1000 3"
b1000 1"
b1000 Z
b1000 e
b1000 /"
b1000 L
b1000 l
b1000 +"
b0 K
b0 g
b0 ,"
b0 M
b0 n
b0 *"
1E
0D
b1 `
b1 p
b1 '"
0A
0[
b1000 4"
b1000 2"
b11000010000000000000000000001000 O
b11000010000000000000000000001000 !"
b11000010000000000000000000001000 8"
b11000010000000000000000000001000 ,
b11000010000000000000000000001000 <
b11000010000000000000000000001000 @
b11000010000000000000000000001000 0"
b1010 r
b0 y
b0 s
b0 R
b0 z
b0 F"
0Q
b0 T
b0 w
b0 D"
b0 U
b0 v
b0 C"
b101100 7"
b101000 *
b101000 4
b101000 I
b101000 9"
b100 H
b100 k
b100 @"
b100 G
b100 j
b100 A"
1%
#245
0%
#250
b111 J
b111 f
b111 -"
b0 C
b0 h
b0 ."
b1111111111011100 ""
b111 |
b0 &"
b0 ~
b11111111111111111111111111011100 3"
b1111111111011100 1"
b1111111111011100 Z
b1111111111011100 e
b1111111111011100 /"
b1111111111011100 L
b1111111111011100 l
b1111111111011100 +"
1E
b0 `
b0 p
b0 '"
0B
1_
b11111111111111111111111111011100 4"
b1111111111011100 2"
b11000000000000001111111111011100 O
b11000000000000001111111111011100 !"
b11000000000000001111111111011100 8"
b11000000000000001111111111011100 ,
b11000000000000001111111111011100 <
b11000000000000001111111111011100 @
b11000000000000001111111111011100 0"
b110000 7"
b101100 *
b101100 4
b101100 I
b101100 9"
1%
#255
0%
#260
b0 r
b101 R
b101 z
b101 F"
b101 y
b1 s
1Q
1D
1[
1B
1A
b1 `
b1 p
b1 '"
b1001 C
b1001 h
b1001 ."
b0 P
b0 m
b0 )"
b1 ""
b0 |
b1 &"
b1001 ~
1{
b0 #"
b1 3"
b1 1"
b1 Z
b1 e
b1 /"
b1 L
b1 l
b1 +"
b0 J
b0 f
b0 -"
1E
0_
b1 4"
b1 2"
b110010000000000000000000000001 O
b110010000000000000000000000001 !"
b110010000000000000000000000001 8"
b110010000000000000000000000001 ,
b110010000000000000000000000001 <
b110010000000000000000000000001 @
b110010000000000000000000000001 0"
b10000 *
b10000 4
b10000 I
b10000 9"
1%
#265
0%
#270
1_
b1000 C
b1000 h
b1000 ."
b11 P
b11 m
b11 )"
b0 :
b0 9
b0 8
b0 7
b10000000000000000 >
b10000000000000000000000000000011 =
b0 ""
b0 &"
b1000 ~
0{
b11 #"
1-
b0 3"
b0 1"
b0 Z
b0 e
b0 /"
b0 L
b0 l
b0 +"
1E
0D
b0 `
b0 p
b0 '"
0B
0A
0[
b0 4"
b0 2"
b11010000000000000000000000000000 O
b11010000000000000000000000000000 !"
b11010000000000000000000000000000 8"
b11010000000000000000000000000000 ,
b11010000000000000000000000000000 <
b11010000000000000000000000000000 @
b11010000000000000000000000000000 0"
b0 y
b0 s
b0 R
b0 z
b0 F"
0Q
b101 H
b101 k
b101 @"
b101 G
b101 j
b101 A"
b101 F
b101 i
b101 B"
b110100 7"
b110000 *
b110000 4
b110000 I
b110000 9"
1%
#275
0%
#280
bx 3"
bx 1"
bx Z
bx e
bx /"
bx L
bx l
bx +"
xB
xA
bx `
bx p
bx '"
bx C
bx h
bx ."
bx P
bx m
bx )"
bx ""
bx |
bx }
bx $"
bx %"
bx &"
bx ~
x{
bx #"
x-
0E
0_
bx 4"
bx 2"
bx O
bx !"
bx 8"
bx ,
bx <
bx @
bx 0"
b111000 7"
b110100 *
b110100 4
b110100 I
b110100 9"
1%
#285
0%
#290
b111100 7"
b111000 *
b111000 4
b111000 I
b111000 9"
1%
#295
0%
#300
b1000000 7"
b111100 *
b111100 4
b111100 I
b111100 9"
1%
#305
0%
#310
b1000100 7"
b1000000 *
b1000000 4
b1000000 I
b1000000 9"
1%
#315
0%
#320
b1001000 7"
b1000100 *
b1000100 4
b1000100 I
b1000100 9"
1%
#325
0%
#330
b1001100 7"
b1001000 *
b1001000 4
b1001000 I
b1001000 9"
1%
