#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec  4 16:47:01 2020
# Process ID: 1704
# Current directory: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8300 C:\Users\wilson\Documents\Project\my_w2812b_Project\W2812bDesignIP_INTEGRATED\W2812bDesignIP_INTEGRATED.xpr
# Log file: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/vivado.log
# Journal file: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk -hwspec C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk/W2812b_design_1_wrapper.hdf
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myW2812bDesignIP:1.0 [get_ips  W2812b_design_1_myW2812bDesignIP_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips W2812b_design_1_myW2812bDesignIP_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd] -directory C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files -ipstatic_source_dir C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/modelsim} {questa=C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/questa} {riviera=C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/riviera} {activehdl=C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.runs/impl_1/W2812b_design_1_wrapper.sysdef C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk/W2812b_design_1_wrapper.hdf

launch_sdk -workspace C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk -hwspec C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk/W2812b_design_1_wrapper.hdf
launch_sdk -workspace C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk -hwspec C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk/W2812b_design_1_wrapper.hdf
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myW2812bDesignIP:1.0 [get_ips  W2812b_design_1_myW2812bDesignIP_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips W2812b_design_1_myW2812bDesignIP_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd] -directory C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files -ipstatic_source_dir C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/modelsim} {questa=C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/questa} {riviera=C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/riviera} {activehdl=C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.runs/impl_1/W2812b_design_1_wrapper.sysdef C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk/W2812b_design_1_wrapper.hdf

launch_sdk -workspace C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk -hwspec C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk/W2812b_design_1_wrapper.hdf
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myW2812bDesignIP:1.0 [get_ips  W2812b_design_1_myW2812bDesignIP_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips W2812b_design_1_myW2812bDesignIP_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd] -directory C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files -ipstatic_source_dir C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/modelsim} {questa=C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/questa} {riviera=C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/riviera} {activehdl=C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.runs/impl_1/W2812b_design_1_wrapper.sysdef C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk/W2812b_design_1_wrapper.hdf

launch_sdk -workspace C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk -hwspec C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk/W2812b_design_1_wrapper.hdf
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myW2812bDesignIP:1.0 [get_ips  W2812b_design_1_myW2812bDesignIP_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips W2812b_design_1_myW2812bDesignIP_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd] -directory C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files -ipstatic_source_dir C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/modelsim} {questa=C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/questa} {riviera=C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/riviera} {activehdl=C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
file copy -force C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.runs/impl_1/W2812b_design_1_wrapper.sysdef C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk/W2812b_design_1_wrapper.hdf

launch_sdk -workspace C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk -hwspec C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk/W2812b_design_1_wrapper.hdf
