--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/gehin/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml banc_instr.twx banc_instr.ncd -o banc_instr.twr
banc_instr.pcf

Design file:              banc_instr.ncd
Physical constraint file: banc_instr.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Adresse<0>  |    0.713(R)|      FAST  |    0.280(R)|      SLOW  |CLK_BUFGP         |   0.000|
Adresse<1>  |    0.690(R)|      FAST  |    0.265(R)|      SLOW  |CLK_BUFGP         |   0.000|
Adresse<2>  |    0.805(R)|      SLOW  |    0.078(R)|      SLOW  |CLK_BUFGP         |   0.000|
Adresse<3>  |    0.775(R)|      FAST  |    0.151(R)|      SLOW  |CLK_BUFGP         |   0.000|
Adresse<4>  |    0.780(R)|      FAST  |    0.135(R)|      SLOW  |CLK_BUFGP         |   0.000|
Adresse<5>  |    0.902(R)|      FAST  |    0.066(R)|      SLOW  |CLK_BUFGP         |   0.000|
Adresse<6>  |    1.236(R)|      SLOW  |   -0.340(R)|      SLOW  |CLK_BUFGP         |   0.000|
Adresse<7>  |    0.931(R)|      SLOW  |   -0.041(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
D_OUT<0>    |         8.799(R)|      SLOW  |         4.874(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<1>    |         8.841(R)|      SLOW  |         4.902(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<2>    |         9.068(R)|      SLOW  |         5.079(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<3>    |         8.979(R)|      SLOW  |         4.998(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<4>    |         8.762(R)|      SLOW  |         4.814(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<5>    |         8.790(R)|      SLOW  |         4.885(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<6>    |         8.947(R)|      SLOW  |         4.958(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<7>    |         8.938(R)|      SLOW  |         4.963(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<8>    |         8.565(R)|      SLOW  |         4.737(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<9>    |         8.710(R)|      SLOW  |         4.852(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<10>   |         8.910(R)|      SLOW  |         4.941(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<11>   |         8.764(R)|      SLOW  |         4.862(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<12>   |         8.976(R)|      SLOW  |         5.033(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<13>   |         8.749(R)|      SLOW  |         4.859(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<14>   |         8.524(R)|      SLOW  |         4.695(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<15>   |         8.481(R)|      SLOW  |         4.679(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<16>   |         8.506(R)|      SLOW  |         4.701(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<17>   |         8.483(R)|      SLOW  |         4.670(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<18>   |         8.460(R)|      SLOW  |         4.658(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<19>   |         8.460(R)|      SLOW  |         4.658(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<20>   |         8.481(R)|      SLOW  |         4.691(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<21>   |         8.517(R)|      SLOW  |         4.756(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<22>   |         8.322(R)|      SLOW  |         4.535(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<23>   |         8.322(R)|      SLOW  |         4.535(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<24>   |         8.374(R)|      SLOW  |         4.572(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<25>   |         8.374(R)|      SLOW  |         4.572(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<26>   |         8.567(R)|      SLOW  |         4.681(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<27>   |         8.534(R)|      SLOW  |         4.656(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<28>   |         8.558(R)|      SLOW  |         4.692(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<29>   |         8.549(R)|      SLOW  |         4.689(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<30>   |         8.307(R)|      SLOW  |         4.499(R)|      FAST  |CLK_BUFGP         |   0.000|
D_OUT<31>   |         8.455(R)|      SLOW  |         4.574(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Mon May 11 10:18:49 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 388 MB



