<stg><name>pe</name>


<trans_list>

<trans id="474" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="11" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="15" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
bb156:0 %input_registers_0_2_V = alloca i32

]]></Node>
<StgValue><ssdm name="input_registers_0_2_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="32">
<![CDATA[
bb156:1 %input_registers_1_2_V = alloca i32

]]></Node>
<StgValue><ssdm name="input_registers_1_2_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
bb156:2 %input_registers_V_2_0_3 = alloca i32

]]></Node>
<StgValue><ssdm name="input_registers_V_2_0_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
bb156:3 %input_registers_2_0_V = alloca i32

]]></Node>
<StgValue><ssdm name="input_registers_2_0_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32">
<![CDATA[
bb156:4 %input_registers_2_1_V = alloca i32

]]></Node>
<StgValue><ssdm name="input_registers_2_1_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
bb156:5 %input_registers_2_2_V = alloca i32

]]></Node>
<StgValue><ssdm name="input_registers_2_2_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
bb156:6 %input_registers_0_0_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="input_registers_0_0_V_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
bb156:7 %input_registers_0_0_V = alloca i32

]]></Node>
<StgValue><ssdm name="input_registers_0_0_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
bb156:8 %input_registers_0_1_V = alloca i32

]]></Node>
<StgValue><ssdm name="input_registers_0_1_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32">
<![CDATA[
bb156:9 %input_registers_1_0_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="input_registers_1_0_V_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32">
<![CDATA[
bb156:10 %input_registers_1_0_V = alloca i32

]]></Node>
<StgValue><ssdm name="input_registers_1_0_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
bb156:11 %input_registers_1_1_V = alloca i32

]]></Node>
<StgValue><ssdm name="input_registers_1_1_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb156:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_8, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb156:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_7, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb156:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_6, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb156:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb156:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb156:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb156:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb156:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb156:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb156:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb156:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb156:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb156:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb156:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb156:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb156:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb156:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb156:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb156:30 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb156:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_buffers, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb156:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_buffers

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb156:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weight_stream_V, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb156:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weight_stream_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb156:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_weight_stream_V, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb156:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_weight_stream_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="64">
<![CDATA[
bb156:37 %weight_registers_V = alloca i64

]]></Node>
<StgValue><ssdm name="weight_registers_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="64">
<![CDATA[
bb156:38 %inner_fifos_0_0_V_V = alloca i64

]]></Node>
<StgValue><ssdm name="inner_fifos_0_0_V_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
bb156:39 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_0_NF_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_0_0_V_V, i8 %inner_fifos_0_0_V_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb156:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_0_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="64">
<![CDATA[
bb156:41 %inner_fifos_0_1_V_V = alloca i64

]]></Node>
<StgValue><ssdm name="inner_fifos_0_1_V_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
bb156:42 %empty_8 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_0_NF_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_0_1_V_V, i8 %inner_fifos_0_1_V_V

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb156:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_0_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="64">
<![CDATA[
bb156:44 %inner_fifos_0_2_V_V = alloca i64

]]></Node>
<StgValue><ssdm name="inner_fifos_0_2_V_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
bb156:45 %empty_9 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_0_NF_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_0_2_V_V, i8 %inner_fifos_0_2_V_V

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb156:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_0_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="64">
<![CDATA[
bb156:47 %inner_fifos_1_0_V_V = alloca i64

]]></Node>
<StgValue><ssdm name="inner_fifos_1_0_V_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
bb156:48 %empty_10 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_1_NF_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_1_0_V_V, i8 %inner_fifos_1_0_V_V

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb156:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_1_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="64">
<![CDATA[
bb156:50 %inner_fifos_1_1_V_V = alloca i64

]]></Node>
<StgValue><ssdm name="inner_fifos_1_1_V_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
bb156:51 %empty_11 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_1_NF_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_1_1_V_V, i8 %inner_fifos_1_1_V_V

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb156:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_1_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="64">
<![CDATA[
bb156:53 %inner_fifos_1_2_V_V = alloca i64

]]></Node>
<StgValue><ssdm name="inner_fifos_1_2_V_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
bb156:54 %empty_12 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_1_NF_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_1_2_V_V, i8 %inner_fifos_1_2_V_V

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb156:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_1_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb156:56 %store_ln25 = store i8, i8 %input_registers_0_0_V_1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
bb156:57 %br_ln25 = br void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten209 = phi i6, void %bb156, i6 %add_ln25, void %bb149.2.2_ifconv

]]></Node>
<StgValue><ssdm name="indvar_flatten209"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %output_x = phi i2, void %bb156, i2 %select_ln25_3, void %bb149.2.2_ifconv

]]></Node>
<StgValue><ssdm name="output_x"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten97 = phi i6, void %bb156, i6 %select_ln27_7, void %bb149.2.2_ifconv

]]></Node>
<StgValue><ssdm name="indvar_flatten97"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3 %output_y = phi i2, void %bb156, i2 %select_ln27_6, void %bb149.2.2_ifconv

]]></Node>
<StgValue><ssdm name="output_y"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:4 %indvar_flatten = phi i4, void %bb156, i4 %select_ln30_9, void %bb149.2.2_ifconv

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:5 %kernel_y = phi i2, void %bb156, i2 %select_ln30_8, void %bb149.2.2_ifconv

]]></Node>
<StgValue><ssdm name="kernel_y"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:7 %empty_13 = shl i2 %output_x, i2

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="2">
<![CDATA[
:8 %zext_ln27 = zext i2 %empty_13

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="2">
<![CDATA[
:9 %trunc_ln27 = trunc i2 %output_y

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:10 %add_cast = select i1 %trunc_ln27, i3, i3

]]></Node>
<StgValue><ssdm name="add_cast"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11 %cmp28 = icmp_eq  i3 %zext_ln27, i3 %add_cast

]]></Node>
<StgValue><ssdm name="cmp28"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="2">
<![CDATA[
:15 %kernel_y_cast1 = zext i2 %kernel_y

]]></Node>
<StgValue><ssdm name="kernel_y_cast1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:22 %empty_16 = add i3, i3 %kernel_y_cast1

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="7" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23 %input_num_index_0 = urem i3 %empty_16, i3

]]></Node>
<StgValue><ssdm name="input_num_index_0"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
:26 %tmp_5 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1, i2 %kernel_y

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="7" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27 %input_num_index_1 = urem i3 %tmp_5, i3

]]></Node>
<StgValue><ssdm name="input_num_index_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:34 %icmp_ln25 = icmp_eq  i6 %indvar_flatten209, i6

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:36 %br_ln25 = br i1 %icmp_ln25, void %.split10, void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10:2 %icmp_ln27 = icmp_eq  i6 %indvar_flatten97, i6

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:3 %select_ln25 = select i1 %icmp_ln27, i2, i2 %output_y

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split10:4 %add_ln25_1 = add i2, i2 %output_x

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split10:5 %empty_23 = shl i2 %add_ln25_1, i2

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:6 %select_ln25_1 = select i1 %icmp_ln27, i2 %empty_23, i2 %empty_13

]]></Node>
<StgValue><ssdm name="select_ln25_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="2">
<![CDATA[
.split10:7 %zext_ln27_1 = zext i2 %select_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split10:8 %cmp28_mid1149 = icmp_eq  i2 %empty_23, i2

]]></Node>
<StgValue><ssdm name="cmp28_mid1149"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split10:9 %select_ln25_2 = select i1 %icmp_ln27, i1 %cmp28_mid1149, i1 %cmp28

]]></Node>
<StgValue><ssdm name="select_ln25_2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:10 %xor_ln25 = xor i1 %icmp_ln27, i1

]]></Node>
<StgValue><ssdm name="xor_ln25"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split10:16 %icmp_ln30 = icmp_eq  i4 %indvar_flatten, i4

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:17 %and_ln25_2 = and i1 %icmp_ln30, i1 %xor_ln25

]]></Node>
<StgValue><ssdm name="and_ln25_2"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:18 %select_ln25_3 = select i1 %icmp_ln27, i2 %add_ln25_1, i2 %output_x

]]></Node>
<StgValue><ssdm name="select_ln25_3"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split10:19 %output_y_2 = add i2, i2 %select_ln25

]]></Node>
<StgValue><ssdm name="output_y_2"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="2">
<![CDATA[
.split10:23 %trunc_ln27_1 = trunc i2 %output_y_2

]]></Node>
<StgValue><ssdm name="trunc_ln27_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split10:24 %add_cast_mid1 = select i1 %trunc_ln27_1, i3, i3

]]></Node>
<StgValue><ssdm name="add_cast_mid1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:25 %cmp28_mid1 = icmp_eq  i3 %zext_ln27_1, i3 %add_cast_mid1

]]></Node>
<StgValue><ssdm name="cmp28_mid1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split10:26 %select_ln27_1 = select i1 %and_ln25_2, i1 %cmp28_mid1, i1 %select_ln25_2

]]></Node>
<StgValue><ssdm name="select_ln27_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:37 %select_ln27_6 = select i1 %and_ln25_2, i2 %output_y_2, i2 %select_ln25

]]></Node>
<StgValue><ssdm name="select_ln27_6"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split10:78 %br_ln37 = br i1 %select_ln27_1, void %.split4._crit_edge, void %bb155

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb149.2.2_ifconv:11 %add_ln30_1 = add i4 %indvar_flatten, i4

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb149.2.2_ifconv:13 %add_ln27_1 = add i6 %indvar_flatten97, i6

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb149.2.2_ifconv:14 %select_ln27_7 = select i1 %icmp_ln27, i6, i6 %add_ln27_1

]]></Node>
<StgValue><ssdm name="select_ln27_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:6 %iwo = phi i2, void %bb156, i2 %add_ln33, void %bb149.2.2_ifconv

]]></Node>
<StgValue><ssdm name="iwo"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="2">
<![CDATA[
:12 %zext_ln30 = zext i2 %kernel_y

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:13 %p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %kernel_y, i2

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:14 %empty_14 = sub i4 %p_shl, i4 %zext_ln30

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:20 %cmp59 = icmp_eq  i2 %kernel_y, i2

]]></Node>
<StgValue><ssdm name="cmp59"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:21 %notrhs = icmp_ne  i2 %kernel_y, i2

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="6" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23 %input_num_index_0 = urem i3 %empty_16, i3

]]></Node>
<StgValue><ssdm name="input_num_index_0"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="6" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27 %input_num_index_1 = urem i3 %tmp_5, i3

]]></Node>
<StgValue><ssdm name="input_num_index_1"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:12 %or_ln25 = or i1 %icmp_ln27, i1 %cmp59

]]></Node>
<StgValue><ssdm name="or_ln25"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:13 %or_ln25_1 = or i1 %icmp_ln27, i1 %notrhs

]]></Node>
<StgValue><ssdm name="or_ln25_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split10:14 %icmp_ln33 = icmp_eq  i2 %iwo, i2

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:15 %and_ln25_1 = and i1 %icmp_ln33, i1 %xor_ln25

]]></Node>
<StgValue><ssdm name="and_ln25_1"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:21 %or_ln27 = or i1 %and_ln25_2, i1 %icmp_ln27

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:22 %select_ln27 = select i1 %or_ln27, i2, i2 %kernel_y

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split10:27 %select_ln27_2 = select i1 %or_ln27, i4, i4 %empty_14

]]></Node>
<StgValue><ssdm name="select_ln27_2"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:28 %xor_ln27 = xor i1 %icmp_ln30, i1

]]></Node>
<StgValue><ssdm name="xor_ln27"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:29 %or_ln27_1 = or i1 %icmp_ln27, i1 %xor_ln27

]]></Node>
<StgValue><ssdm name="or_ln27_1"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:31 %or_ln27_2 = or i1 %and_ln25_2, i1 %or_ln25

]]></Node>
<StgValue><ssdm name="or_ln27_2"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:32 %or_ln27_3 = or i1 %and_ln25_2, i1 %or_ln25_1

]]></Node>
<StgValue><ssdm name="or_ln27_3"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:36 %and_ln27_1 = and i1 %and_ln25_1, i1 %or_ln27_1

]]></Node>
<StgValue><ssdm name="and_ln27_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split10:38 %add_ln30 = add i2, i2 %select_ln27

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:40 %or_ln30 = or i1 %and_ln27_1, i1 %and_ln25_2

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:41 %or_ln30_1 = or i1 %or_ln30, i1 %icmp_ln27

]]></Node>
<StgValue><ssdm name="or_ln30_1"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:42 %select_ln30 = select i1 %or_ln30_1, i2, i2 %iwo

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="2">
<![CDATA[
.split10:43 %zext_ln30_1 = zext i2 %add_ln30

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:44 %p_shl_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln30, i2

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split10:45 %p_mid1 = sub i4 %p_shl_mid1, i4 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split10:46 %select_ln30_1 = select i1 %and_ln27_1, i4 %p_mid1, i4 %select_ln27_2

]]></Node>
<StgValue><ssdm name="select_ln30_1"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="2">
<![CDATA[
.split10:47 %kernel_y_cast1_mid1 = zext i2 %add_ln30

]]></Node>
<StgValue><ssdm name="kernel_y_cast1_mid1"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split10:53 %cmp59_mid1 = icmp_eq  i2 %add_ln30, i2

]]></Node>
<StgValue><ssdm name="cmp59_mid1"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split10:54 %select_ln30_3 = select i1 %and_ln27_1, i1 %cmp59_mid1, i1 %or_ln27_2

]]></Node>
<StgValue><ssdm name="select_ln30_3"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split10:55 %notrhs_mid1 = icmp_ne  i2 %add_ln30, i2

]]></Node>
<StgValue><ssdm name="notrhs_mid1"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split10:56 %select_ln30_4 = select i1 %and_ln27_1, i1 %notrhs_mid1, i1 %or_ln27_3

]]></Node>
<StgValue><ssdm name="select_ln30_4"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:57 %p_mid18 = add i3, i3 %kernel_y_cast1_mid1

]]></Node>
<StgValue><ssdm name="p_mid18"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="7" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:58 %input_num_index_0_mid1 = urem i3 %p_mid18, i3

]]></Node>
<StgValue><ssdm name="input_num_index_0_mid1"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
.split10:62 %p_mid = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1, i2 %add_ln30

]]></Node>
<StgValue><ssdm name="p_mid"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="7" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:63 %input_num_index_1_mid1 = urem i3 %p_mid, i3

]]></Node>
<StgValue><ssdm name="input_num_index_1_mid1"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:72 %select_ln30_8 = select i1 %and_ln27_1, i2 %add_ln30, i2 %select_ln27

]]></Node>
<StgValue><ssdm name="select_ln30_8"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="2">
<![CDATA[
.split10:73 %zext_ln182 = zext i2 %select_ln30

]]></Node>
<StgValue><ssdm name="zext_ln182"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split10:76 %add_ln35 = add i4 %zext_ln182, i4 %select_ln30_1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="4">
<![CDATA[
.split10:77 %zext_ln37 = zext i4 %add_ln35

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb155:0 %weight_stream_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %weight_stream_V

]]></Node>
<StgValue><ssdm name="weight_stream_V_read"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb155:1 %weight_registers_V_addr = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="weight_registers_V_addr"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
bb155:2 %store_ln182 = store i8 %weight_stream_V_read, i4 %weight_registers_V_addr

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
bb155:3 %br_ln38 = br void %.split4._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.1.0:0 %br_ln111 = br i1 %select_ln30_4, void %bb149.1.0, void %bb150.1.0

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.1.1:0 %br_ln111 = br i1 %select_ln30_4, void %bb149.1.1, void %bb150.1.1

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.1.2:0 %br_ln111 = br i1 %select_ln30_4, void %bb149.1.2_ifconv, void %bb150.1.2

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb149.1.2_ifconv:12 %br_ln111 = br i1 %select_ln30_4, void %bb149.2.0_ifconv, void %bb150.2.0

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb149.2.0_ifconv:9 %br_ln111 = br i1 %select_ln30_4, void %bb149.2.1_ifconv, void %bb150.2.1

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb149.2.1_ifconv:9 %br_ln111 = br i1 %select_ln30_4, void %bb149.2.2_ifconv, void %bb150.2.2

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="166" st_id="4" stage="5" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23 %input_num_index_0 = urem i3 %empty_16, i3

]]></Node>
<StgValue><ssdm name="input_num_index_0"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="5" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27 %input_num_index_1 = urem i3 %tmp_5, i3

]]></Node>
<StgValue><ssdm name="input_num_index_1"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="6" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:58 %input_num_index_0_mid1 = urem i3 %p_mid18, i3

]]></Node>
<StgValue><ssdm name="input_num_index_0_mid1"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="6" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:63 %input_num_index_1_mid1 = urem i3 %p_mid, i3

]]></Node>
<StgValue><ssdm name="input_num_index_1_mid1"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="2">
<![CDATA[
.split4._crit_edge:0 %kernel_x_cast2 = zext i2 %select_ln30

]]></Node>
<StgValue><ssdm name="kernel_x_cast2"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.0:2 %add_ln57 = add i3, i3 %kernel_x_cast2

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="7" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.0:3 %input_width_index_0_1 = urem i3 %add_ln57, i3

]]></Node>
<StgValue><ssdm name="input_width_index_0_1"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
bb149.0.1:2 %or_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1, i2 %select_ln30

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="7" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.1:3 %input_width_index_0_2 = urem i3 %or_ln, i3

]]></Node>
<StgValue><ssdm name="input_width_index_0_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="175" st_id="5" stage="4" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23 %input_num_index_0 = urem i3 %empty_16, i3

]]></Node>
<StgValue><ssdm name="input_num_index_0"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="4" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27 %input_num_index_1 = urem i3 %tmp_5, i3

]]></Node>
<StgValue><ssdm name="input_num_index_1"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="0"/>
<literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:30 %empty_19 = add i3, i3 %kernel_y_cast1

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="7" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="0"/>
<literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31 %input_num_index_2 = urem i3 %empty_19, i3

]]></Node>
<StgValue><ssdm name="input_num_index_2"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="5" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:58 %input_num_index_0_mid1 = urem i3 %p_mid18, i3

]]></Node>
<StgValue><ssdm name="input_num_index_0_mid1"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="5" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:63 %input_num_index_1_mid1 = urem i3 %p_mid, i3

]]></Node>
<StgValue><ssdm name="input_num_index_1_mid1"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:67 %p_mid112 = add i3, i3 %kernel_y_cast1_mid1

]]></Node>
<StgValue><ssdm name="p_mid112"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="7" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:68 %input_num_index_2_mid1 = urem i3 %p_mid112, i3

]]></Node>
<StgValue><ssdm name="input_num_index_2_mid1"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="6" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.0:3 %input_width_index_0_1 = urem i3 %add_ln57, i3

]]></Node>
<StgValue><ssdm name="input_width_index_0_1"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="6" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.1:3 %input_width_index_0_2 = urem i3 %or_ln, i3

]]></Node>
<StgValue><ssdm name="input_width_index_0_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="185" st_id="6" stage="3" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23 %input_num_index_0 = urem i3 %empty_16, i3

]]></Node>
<StgValue><ssdm name="input_num_index_0"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="3" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27 %input_num_index_1 = urem i3 %tmp_5, i3

]]></Node>
<StgValue><ssdm name="input_num_index_1"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="6" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="0"/>
<literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31 %input_num_index_2 = urem i3 %empty_19, i3

]]></Node>
<StgValue><ssdm name="input_num_index_2"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:35 %add_ln25 = add i6, i6 %indvar_flatten209

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="4" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:58 %input_num_index_0_mid1 = urem i3 %p_mid18, i3

]]></Node>
<StgValue><ssdm name="input_num_index_0_mid1"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="4" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:63 %input_num_index_1_mid1 = urem i3 %p_mid, i3

]]></Node>
<StgValue><ssdm name="input_num_index_1_mid1"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="6" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:68 %input_num_index_2_mid1 = urem i3 %p_mid112, i3

]]></Node>
<StgValue><ssdm name="input_num_index_2_mid1"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="5" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.0:3 %input_width_index_0_1 = urem i3 %add_ln57, i3

]]></Node>
<StgValue><ssdm name="input_width_index_0_1"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="5" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.1:3 %input_width_index_0_2 = urem i3 %or_ln, i3

]]></Node>
<StgValue><ssdm name="input_width_index_0_2"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.2_ifconv:3 %add_ln57_1 = add i3, i3 %kernel_x_cast2

]]></Node>
<StgValue><ssdm name="add_ln57_1"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="7" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.2_ifconv:4 %input_width_index_0_3 = urem i3 %add_ln57_1, i3

]]></Node>
<StgValue><ssdm name="input_width_index_0_3"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
bb149.2.2_ifconv:12 %select_ln30_9 = select i1 %or_ln27, i4, i4 %add_ln30_1

]]></Node>
<StgValue><ssdm name="select_ln30_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="197" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:16 %empty_15 = add i3, i3 %kernel_y_cast1

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="3">
<![CDATA[
:17 %p_cast = zext i3 %empty_15

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:18 %mul216 = mul i7, i7 %p_cast

]]></Node>
<StgValue><ssdm name="mul216"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:19 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %mul216, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="2" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23 %input_num_index_0 = urem i3 %empty_16, i3

]]></Node>
<StgValue><ssdm name="input_num_index_0"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="2" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27 %input_num_index_1 = urem i3 %tmp_5, i3

]]></Node>
<StgValue><ssdm name="input_num_index_1"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="5" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="0"/>
<literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31 %input_num_index_2 = urem i3 %empty_19, i3

]]></Node>
<StgValue><ssdm name="input_num_index_2"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="3" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:58 %input_num_index_0_mid1 = urem i3 %p_mid18, i3

]]></Node>
<StgValue><ssdm name="input_num_index_0_mid1"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="3" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:63 %input_num_index_1_mid1 = urem i3 %p_mid, i3

]]></Node>
<StgValue><ssdm name="input_num_index_1_mid1"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="5" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:68 %input_num_index_2_mid1 = urem i3 %p_mid112, i3

]]></Node>
<StgValue><ssdm name="input_num_index_2_mid1"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split4._crit_edge:10 %or_ln70 = or i2 %select_ln30, i2 %select_ln30_8

]]></Node>
<StgValue><ssdm name="or_ln70"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split4._crit_edge:11 %icmp_ln70 = icmp_eq  i2 %or_ln70, i2

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4._crit_edge:13 %br_ln75 = br i1 %icmp_ln70, void, void %.split4._crit_edge.bb149.0.0_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split4._crit_edge.bb149.0.0_crit_edge:0 %store_ln75 = store i8, i8 %input_registers_0_0_V_1, void %store_ln25

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
.split4._crit_edge.bb149.0.0_crit_edge:1 %br_ln75 = br void %bb149.0.0

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="4" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.0:3 %input_width_index_0_1 = urem i3 %add_ln57, i3

]]></Node>
<StgValue><ssdm name="input_width_index_0_1"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb149.0.0:11 %br_ln77 = br i1 %icmp_ln70, void, void %bb152.0.1

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8">
<![CDATA[
bb149.0.1:0 %input_registers_1_0_V_1_load = load i8 %input_registers_1_0_V_1

]]></Node>
<StgValue><ssdm name="input_registers_1_0_V_1_load"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb149.0.1:1 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_1, i8 %input_registers_1_0_V_1_load

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="4" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.1:3 %input_width_index_0_2 = urem i3 %or_ln, i3

]]></Node>
<StgValue><ssdm name="input_width_index_0_2"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb149.0.1:11 %br_ln77 = br i1 %icmp_ln70, void, void %bb152.0.2

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8">
<![CDATA[
bb149.0.2_ifconv:1 %input_registers_V_2_0_3_load = load i8 %input_registers_V_2_0_3

]]></Node>
<StgValue><ssdm name="input_registers_V_2_0_3_load"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb149.0.2_ifconv:2 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_2, i8 %input_registers_V_2_0_3_load

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="6" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.2_ifconv:4 %input_width_index_0_3 = urem i3 %add_ln57_1, i3

]]></Node>
<StgValue><ssdm name="input_width_index_0_3"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb149.0.2_ifconv:21 %br_ln75 = br i1 %icmp_ln70, void, void %bb149.0.2_ifconv.._crit_edge3.1.0_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb149.0.2_ifconv.._crit_edge3.1.0_crit_edge:0 %store_ln75 = store i8, i8 %input_registers_1_0_V_1, i8 %input_registers_1_0_V_1_load

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
bb149.0.2_ifconv.._crit_edge3.1.0_crit_edge:1 %br_ln75 = br void %._crit_edge3.1.0

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb149.1.0:3 %br_ln77 = br i1 %icmp_ln70, void, void %bb152.1.1

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb149.1.1:3 %br_ln77 = br i1 %icmp_ln70, void, void %bb152.1.2

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb149.2.2_ifconv:10 %add_ln33 = add i2 %select_ln30, i2

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="227" st_id="8" stage="1" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23 %input_num_index_0 = urem i3 %empty_16, i3

]]></Node>
<StgValue><ssdm name="input_num_index_0"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27 %input_num_index_1 = urem i3 %tmp_5, i3

]]></Node>
<StgValue><ssdm name="input_num_index_1"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="4" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="0"/>
<literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31 %input_num_index_2 = urem i3 %empty_19, i3

]]></Node>
<StgValue><ssdm name="input_num_index_2"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:11 %and_ln25 = and i1 %tmp, i1 %xor_ln25

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:30 %and_ln27 = and i1 %and_ln25, i1 %or_ln27_1

]]></Node>
<StgValue><ssdm name="and_ln27"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:48 %p_mid16 = add i3, i3 %kernel_y_cast1_mid1

]]></Node>
<StgValue><ssdm name="p_mid16"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="3">
<![CDATA[
.split10:49 %p_mid16_cast = zext i3 %p_mid16

]]></Node>
<StgValue><ssdm name="p_mid16_cast"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split10:50 %mul218 = mul i7, i7 %p_mid16_cast

]]></Node>
<StgValue><ssdm name="mul218"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
.split10:51 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %mul218, i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split10:52 %select_ln30_2 = select i1 %and_ln27_1, i1 %tmp_1, i1 %and_ln27

]]></Node>
<StgValue><ssdm name="select_ln30_2"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="2" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:58 %input_num_index_0_mid1 = urem i3 %p_mid18, i3

]]></Node>
<StgValue><ssdm name="input_num_index_0_mid1"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="2" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:63 %input_num_index_1_mid1 = urem i3 %p_mid, i3

]]></Node>
<StgValue><ssdm name="input_num_index_1_mid1"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="4" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:68 %input_num_index_2_mid1 = urem i3 %p_mid112, i3

]]></Node>
<StgValue><ssdm name="input_num_index_2_mid1"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="3" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.0:3 %input_width_index_0_1 = urem i3 %add_ln57, i3

]]></Node>
<StgValue><ssdm name="input_width_index_0_1"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="3" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.1:3 %input_width_index_0_2 = urem i3 %or_ln, i3

]]></Node>
<StgValue><ssdm name="input_width_index_0_2"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="5" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.2_ifconv:4 %input_width_index_0_3 = urem i3 %add_ln57_1, i3

]]></Node>
<StgValue><ssdm name="input_width_index_0_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="243" st_id="9" stage="3" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="0"/>
<literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31 %input_num_index_2 = urem i3 %empty_19, i3

]]></Node>
<StgValue><ssdm name="input_num_index_2"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:58 %input_num_index_0_mid1 = urem i3 %p_mid18, i3

]]></Node>
<StgValue><ssdm name="input_num_index_0_mid1"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:63 %input_num_index_1_mid1 = urem i3 %p_mid, i3

]]></Node>
<StgValue><ssdm name="input_num_index_1_mid1"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="3" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:68 %input_num_index_2_mid1 = urem i3 %p_mid112, i3

]]></Node>
<StgValue><ssdm name="input_num_index_2_mid1"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split4._crit_edge:1 %empty_21 = add i3 %kernel_x_cast2, i3

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="3">
<![CDATA[
.split4._crit_edge:2 %p_cast242 = zext i3 %empty_21

]]></Node>
<StgValue><ssdm name="p_cast242"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split4._crit_edge:3 %mul220 = mul i7 %p_cast242, i7

]]></Node>
<StgValue><ssdm name="mul220"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
.split4._crit_edge:4 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %mul220, i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="2" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.0:3 %input_width_index_0_1 = urem i3 %add_ln57, i3

]]></Node>
<StgValue><ssdm name="input_width_index_0_1"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="2" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.1:3 %input_width_index_0_2 = urem i3 %or_ln, i3

]]></Node>
<StgValue><ssdm name="input_width_index_0_2"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="4" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.2_ifconv:4 %input_width_index_0_3 = urem i3 %add_ln57_1, i3

]]></Node>
<StgValue><ssdm name="input_width_index_0_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="0"/>
<literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2">
<![CDATA[
:24 %empty_17 = trunc i2 %input_num_index_0

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="0"/>
<literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1">
<![CDATA[
:25 %mul1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i2.i1, i2 %empty_17, i1, i2 %empty_17, i1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="2" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="0"/>
<literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31 %input_num_index_2 = urem i3 %empty_19, i3

]]></Node>
<StgValue><ssdm name="input_num_index_2"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split10:33 %select_ln27_3 = select i1 %or_ln27, i6, i6 %mul1

]]></Node>
<StgValue><ssdm name="select_ln27_3"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="2">
<![CDATA[
.split10:59 %empty_24 = trunc i2 %input_num_index_0_mid1

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1">
<![CDATA[
.split10:60 %mul46_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i2.i1, i2 %empty_24, i1, i2 %empty_24, i1

]]></Node>
<StgValue><ssdm name="mul46_mid1"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split10:61 %select_ln30_5 = select i1 %and_ln27_1, i6 %mul46_mid1, i6 %select_ln27_3

]]></Node>
<StgValue><ssdm name="select_ln30_5"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="2" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:68 %input_num_index_2_mid1 = urem i3 %p_mid112, i3

]]></Node>
<StgValue><ssdm name="input_num_index_2_mid1"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split4._crit_edge:5 %input_depth_index = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %select_ln30_2, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="input_depth_index"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="2">
<![CDATA[
.split4._crit_edge:6 %input_depth_index_cast = zext i2 %input_depth_index

]]></Node>
<StgValue><ssdm name="input_depth_index_cast"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split4._crit_edge:9 %add_ln61 = add i6 %select_ln30_5, i6 %input_depth_index_cast

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.0:3 %input_width_index_0_1 = urem i3 %add_ln57, i3

]]></Node>
<StgValue><ssdm name="input_width_index_0_1"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="2" op_0_bw="3">
<![CDATA[
bb149.0.0:4 %trunc_ln62 = trunc i3 %input_width_index_0_1

]]></Node>
<StgValue><ssdm name="trunc_ln62"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
bb149.0.0:5 %shl_ln62_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln62, i3

]]></Node>
<StgValue><ssdm name="shl_ln62_2"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="5">
<![CDATA[
bb149.0.0:6 %zext_ln62 = zext i5 %shl_ln62_2

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.0:7 %shl_ln62 = shl i3 %input_width_index_0_1, i3

]]></Node>
<StgValue><ssdm name="shl_ln62"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="3">
<![CDATA[
bb149.0.0:8 %zext_ln62_1 = zext i3 %shl_ln62

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb149.0.0:9 %sub_ln62 = sub i6 %zext_ln62, i6 %zext_ln62_1

]]></Node>
<StgValue><ssdm name="sub_ln62"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb149.0.0:10 %add_ln62 = add i6 %sub_ln62, i6 %add_ln61

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="6">
<![CDATA[
bb152.0.1:0 %zext_ln79 = zext i6 %add_ln62

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb152.0.1:1 %input_buffers_addr = getelementptr i8 %input_buffers, i64, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="input_buffers_addr"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="6">
<![CDATA[
bb152.0.1:2 %input_registers_0_1_V_1 = load i6 %input_buffers_addr

]]></Node>
<StgValue><ssdm name="input_registers_0_1_V_1"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.1:3 %input_width_index_0_2 = urem i3 %or_ln, i3

]]></Node>
<StgValue><ssdm name="input_width_index_0_2"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="3">
<![CDATA[
bb149.0.1:4 %trunc_ln62_1 = trunc i3 %input_width_index_0_2

]]></Node>
<StgValue><ssdm name="trunc_ln62_1"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
bb149.0.1:5 %shl_ln62_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln62_1, i3

]]></Node>
<StgValue><ssdm name="shl_ln62_4"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="5">
<![CDATA[
bb149.0.1:6 %zext_ln62_2 = zext i5 %shl_ln62_4

]]></Node>
<StgValue><ssdm name="zext_ln62_2"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.1:7 %shl_ln62_1 = shl i3 %input_width_index_0_2, i3

]]></Node>
<StgValue><ssdm name="shl_ln62_1"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="3">
<![CDATA[
bb149.0.1:8 %zext_ln62_3 = zext i3 %shl_ln62_1

]]></Node>
<StgValue><ssdm name="zext_ln62_3"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb149.0.1:9 %sub_ln62_1 = sub i6 %zext_ln62_2, i6 %zext_ln62_3

]]></Node>
<StgValue><ssdm name="sub_ln62_1"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb149.0.1:10 %add_ln62_1 = add i6 %sub_ln62_1, i6 %add_ln61

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="6">
<![CDATA[
bb152.0.2:0 %zext_ln79_1 = zext i6 %add_ln62_1

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb152.0.2:1 %input_buffers_addr_1 = getelementptr i8 %input_buffers, i64, i64 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="input_buffers_addr_1"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="6">
<![CDATA[
bb152.0.2:2 %input_registers_0_2_V_1 = load i6 %input_buffers_addr_1

]]></Node>
<StgValue><ssdm name="input_registers_0_2_V_1"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="3" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.2_ifconv:4 %input_width_index_0_3 = urem i3 %add_ln57_1, i3

]]></Node>
<StgValue><ssdm name="input_width_index_0_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="0"/>
<literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="2">
<![CDATA[
:28 %empty_18 = trunc i2 %input_num_index_1

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="0"/>
<literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1">
<![CDATA[
:29 %mul46_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i2.i1, i2 %empty_18, i1, i2 %empty_18, i1

]]></Node>
<StgValue><ssdm name="mul46_1"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="0"/>
<literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31 %input_num_index_2 = urem i3 %empty_19, i3

]]></Node>
<StgValue><ssdm name="input_num_index_2"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="0"/>
<literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2">
<![CDATA[
:32 %empty_20 = trunc i2 %input_num_index_2

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="0"/>
<literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1">
<![CDATA[
:33 %mul46_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i2.i1, i2 %empty_20, i1, i2 %empty_20, i1

]]></Node>
<StgValue><ssdm name="mul46_2"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_3_VITIS_LOOP_30_2_PIPELINE_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split10:1 %empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:20 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_1_VITIS_LOOP_30_2_PIPELINE_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split10:34 %select_ln27_4 = select i1 %or_ln27, i6, i6 %mul46_1

]]></Node>
<StgValue><ssdm name="select_ln27_4"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split10:35 %select_ln27_5 = select i1 %or_ln27, i6, i6 %mul46_2

]]></Node>
<StgValue><ssdm name="select_ln27_5"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:39 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_30_2_PIPELINE_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="2">
<![CDATA[
.split10:64 %empty_25 = trunc i2 %input_num_index_1_mid1

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1">
<![CDATA[
.split10:65 %mul46_1_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i2.i1, i2 %empty_25, i1, i2 %empty_25, i1

]]></Node>
<StgValue><ssdm name="mul46_1_mid1"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split10:66 %select_ln30_6 = select i1 %and_ln27_1, i6 %mul46_1_mid1, i6 %select_ln27_4

]]></Node>
<StgValue><ssdm name="select_ln30_6"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:68 %input_num_index_2_mid1 = urem i3 %p_mid112, i3

]]></Node>
<StgValue><ssdm name="input_num_index_2_mid1"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="2">
<![CDATA[
.split10:69 %empty_26 = trunc i2 %input_num_index_2_mid1

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="and_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1">
<![CDATA[
.split10:70 %mul46_2_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i2.i1, i2 %empty_26, i1, i2 %empty_26, i1

]]></Node>
<StgValue><ssdm name="mul46_2_mid1"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split10:71 %select_ln30_7 = select i1 %and_ln27_1, i6 %mul46_2_mid1, i6 %select_ln27_5

]]></Node>
<StgValue><ssdm name="select_ln30_7"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split10:74 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:75 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split4._crit_edge:7 %cmp56 = icmp_eq  i2 %select_ln30, i2

]]></Node>
<StgValue><ssdm name="cmp56"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split4._crit_edge:8 %cmp65 = icmp_ne  i2 %select_ln30, i2

]]></Node>
<StgValue><ssdm name="cmp65"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4._crit_edge:12 %and_ln72 = and i1 %cmp65, i1 %select_ln30_3

]]></Node>
<StgValue><ssdm name="and_ln72"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %input_registers_0_0_V_1_load = load i8 %input_registers_0_0_V_1, void %store_ln25

]]></Node>
<StgValue><ssdm name="input_registers_0_0_V_1_load"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8">
<![CDATA[
:1 %input_registers_0_0_V_load_1 = load i8 %input_registers_0_0_V

]]></Node>
<StgValue><ssdm name="input_registers_0_0_V_load_1"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2 %select_ln87 = select i1 %and_ln72, i8 %input_registers_0_0_V_load_1, i8 %input_registers_0_0_V_1_load

]]></Node>
<StgValue><ssdm name="select_ln87"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln87 = br i1 %select_ln30_3, void %bb154.0.0, void %.bb149.0.0_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb154.0.0:0 %input_registers_0_0_V_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V

]]></Node>
<StgValue><ssdm name="input_registers_0_0_V_2"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb154.0.0:1 %store_ln92 = store i8 %input_registers_0_0_V_2, i8 %input_registers_0_0_V_1, void %store_ln25, i8 %input_registers_0_0_V_1_load

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
bb154.0.0:2 %br_ln92 = br void %bb149.0.0

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.bb149.0.0_crit_edge:0 %store_ln87 = store i8 %select_ln87, i8 %input_registers_0_0_V_1, void %store_ln25, i8 %input_registers_0_0_V_1_load

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
.bb149.0.0_crit_edge:1 %br_ln87 = br void %bb149.0.0

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8">
<![CDATA[
:0 %input_registers_0_0_V_load = load i8 %input_registers_0_0_V

]]></Node>
<StgValue><ssdm name="input_registers_0_0_V_load"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8">
<![CDATA[
:1 %input_registers_0_1_V_load_1 = load i8 %input_registers_0_1_V

]]></Node>
<StgValue><ssdm name="input_registers_0_1_V_load_1"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2 %select_ln87_1 = select i1 %and_ln72, i8 %input_registers_0_1_V_load_1, i8 %input_registers_0_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln87_1"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln87 = br i1 %select_ln30_3, void %bb154.0.1, void %.bb149.0.1_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb154.0.1:0 %input_registers_0_1_V_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V

]]></Node>
<StgValue><ssdm name="input_registers_0_1_V_2"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb154.0.1:1 %store_ln92 = store i8 %input_registers_0_1_V_2, i8 %input_registers_0_0_V, i8 %input_registers_0_0_V_load_1, i8 %input_registers_0_0_V_load

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
bb154.0.1:2 %br_ln92 = br void %bb149.0.1

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.bb149.0.1_crit_edge:0 %store_ln87 = store i8 %select_ln87_1, i8 %input_registers_0_0_V, i8 %input_registers_0_0_V_load_1, i8 %input_registers_0_0_V_load

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
.bb149.0.1_crit_edge:1 %br_ln87 = br void %bb149.0.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="6">
<![CDATA[
bb152.0.1:2 %input_registers_0_1_V_1 = load i6 %input_buffers_addr

]]></Node>
<StgValue><ssdm name="input_registers_0_1_V_1"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb152.0.1:3 %store_ln84 = store i8 %input_registers_0_1_V_1, i8 %input_registers_0_0_V, i8 %input_registers_0_0_V_load_1

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
bb152.0.1:4 %br_ln84 = br void %bb149.0.1

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8">
<![CDATA[
:0 %input_registers_0_2_V_load_1 = load i8 %input_registers_0_2_V

]]></Node>
<StgValue><ssdm name="input_registers_0_2_V_load_1"/></StgValue>
</operation>

<operation id="333" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8">
<![CDATA[
:1 %input_registers_0_1_V_load = load i8 %input_registers_0_1_V

]]></Node>
<StgValue><ssdm name="input_registers_0_1_V_load"/></StgValue>
</operation>

<operation id="334" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2 %select_ln87_2 = select i1 %and_ln72, i8 %input_registers_0_2_V_load_1, i8 %input_registers_0_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln87_2"/></StgValue>
</operation>

<operation id="335" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln87 = br i1 %select_ln30_3, void %bb154.0.2, void %.bb149.0.2_ifconv_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="336" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb154.0.2:0 %input_registers_0_2_V_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V

]]></Node>
<StgValue><ssdm name="input_registers_0_2_V_2"/></StgValue>
</operation>

<operation id="337" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb154.0.2:1 %store_ln92 = store i8 %input_registers_0_2_V_2, i8 %input_registers_0_1_V, i8 %input_registers_0_1_V_load_1, i8 %input_registers_0_1_V_load

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="338" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
bb154.0.2:2 %br_ln92 = br void %bb149.0.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="339" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.bb149.0.2_ifconv_crit_edge:0 %store_ln87 = store i8 %select_ln87_2, i8 %input_registers_0_1_V, i8 %input_registers_0_1_V_load_1, i8 %input_registers_0_1_V_load

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="340" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
.bb149.0.2_ifconv_crit_edge:1 %br_ln87 = br void %bb149.0.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="341" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="6">
<![CDATA[
bb152.0.2:2 %input_registers_0_2_V_1 = load i6 %input_buffers_addr_1

]]></Node>
<StgValue><ssdm name="input_registers_0_2_V_1"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb152.0.2:3 %store_ln84 = store i8 %input_registers_0_2_V_1, i8 %input_registers_0_1_V, i8 %input_registers_0_1_V_load_1

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="343" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
bb152.0.2:4 %br_ln84 = br void %bb149.0.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="344" st_id="11" stage="2" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.2_ifconv:4 %input_width_index_0_3 = urem i3 %add_ln57_1, i3

]]></Node>
<StgValue><ssdm name="input_width_index_0_3"/></StgValue>
</operation>

<operation id="345" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
bb149.0.2_ifconv:12 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %select_ln30, i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb149.0.2_ifconv:19 %add_ln61_1 = add i6 %input_depth_index_cast, i6 %select_ln30_6

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8">
<![CDATA[
:0 %input_registers_1_0_V_1_load_1 = load i8 %input_registers_1_0_V_1

]]></Node>
<StgValue><ssdm name="input_registers_1_0_V_1_load_1"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8">
<![CDATA[
:1 %input_registers_1_0_V_load_1 = load i8 %input_registers_1_0_V

]]></Node>
<StgValue><ssdm name="input_registers_1_0_V_load_1"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2 %select_ln87_3 = select i1 %and_ln72, i8 %input_registers_1_0_V_load_1, i8 %input_registers_1_0_V_1_load_1

]]></Node>
<StgValue><ssdm name="select_ln87_3"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln87 = br i1 %select_ln30_3, void %bb154.1.0, void %.._crit_edge3.1.0_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb154.1.0:0 %input_registers_1_0_V_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V

]]></Node>
<StgValue><ssdm name="input_registers_1_0_V_2"/></StgValue>
</operation>

<operation id="352" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb154.1.0:1 %store_ln92 = store i8 %input_registers_1_0_V_2, i8 %input_registers_1_0_V_1, i8 %input_registers_1_0_V_1_load, i8 %input_registers_1_0_V_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
bb154.1.0:2 %br_ln92 = br void %._crit_edge3.1.0

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.._crit_edge3.1.0_crit_edge:0 %store_ln87 = store i8 %select_ln87_3, i8 %input_registers_1_0_V_1, i8 %input_registers_1_0_V_1_load, i8 %input_registers_1_0_V_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge3.1.0_crit_edge:1 %br_ln87 = br void %._crit_edge3.1.0

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb149.1.0:2 %add_ln62_3 = add i6 %add_ln61_1, i6 %sub_ln62

]]></Node>
<StgValue><ssdm name="add_ln62_3"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="6">
<![CDATA[
bb152.1.1:0 %zext_ln79_3 = zext i6 %add_ln62_3

]]></Node>
<StgValue><ssdm name="zext_ln79_3"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb152.1.1:1 %input_buffers_addr_3 = getelementptr i8 %input_buffers, i64, i64 %zext_ln79_3

]]></Node>
<StgValue><ssdm name="input_buffers_addr_3"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="6">
<![CDATA[
bb152.1.1:2 %input_registers_1_1_V_1 = load i6 %input_buffers_addr_3

]]></Node>
<StgValue><ssdm name="input_registers_1_1_V_1"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb149.1.1:2 %add_ln62_4 = add i6 %add_ln61_1, i6 %sub_ln62_1

]]></Node>
<StgValue><ssdm name="add_ln62_4"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="6">
<![CDATA[
bb152.1.2:0 %zext_ln79_4 = zext i6 %add_ln62_4

]]></Node>
<StgValue><ssdm name="zext_ln79_4"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb152.1.2:1 %input_buffers_addr_4 = getelementptr i8 %input_buffers, i64, i64 %zext_ln79_4

]]></Node>
<StgValue><ssdm name="input_buffers_addr_4"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="6">
<![CDATA[
bb152.1.2:2 %input_registers_1_2_V_1 = load i6 %input_buffers_addr_4

]]></Node>
<StgValue><ssdm name="input_registers_1_2_V_1"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8">
<![CDATA[
bb149.1.2_ifconv:1 %input_registers_2_0_V_load = load i8 %input_registers_2_0_V

]]></Node>
<StgValue><ssdm name="input_registers_2_0_V_load"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb149.1.2_ifconv:2 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_5, i8 %input_registers_2_0_V_load

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb149.1.2_ifconv:8 %add_ln61_2 = add i6 %select_ln30_7, i6 %input_depth_index_cast

]]></Node>
<StgValue><ssdm name="add_ln61_2"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb149.1.2_ifconv:9 %select_ln75 = select i1 %cmp56, i8, i8 %input_registers_2_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln75"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb149.1.2_ifconv:10 %store_ln111 = store i8 %select_ln75, i8 %input_registers_V_2_0_3, i8 %input_registers_V_2_0_3_load

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb150.2.0:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %select_ln75, i8 %input_registers_1_0_V_2

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
bb150.2.0:1 %br_ln112 = br void %bb149.2.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="371" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
bb149.0.0:0 %input_registers_0_0_V_1_load_1 = load i8 %input_registers_0_0_V_1, void %store_ln25, void %store_ln92, void %store_ln87, void %store_ln75

]]></Node>
<StgValue><ssdm name="input_registers_0_0_V_1_load_1"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb149.0.0:1 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %input_registers_0_0_V_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.2_ifconv:4 %input_width_index_0_3 = urem i3 %add_ln57_1, i3

]]></Node>
<StgValue><ssdm name="input_width_index_0_3"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="2" op_0_bw="3">
<![CDATA[
bb149.0.2_ifconv:5 %trunc_ln62_2 = trunc i3 %input_width_index_0_3

]]></Node>
<StgValue><ssdm name="trunc_ln62_2"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
bb149.0.2_ifconv:6 %shl_ln62_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln62_2, i3

]]></Node>
<StgValue><ssdm name="shl_ln62_6"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="5">
<![CDATA[
bb149.0.2_ifconv:7 %zext_ln62_4 = zext i5 %shl_ln62_6

]]></Node>
<StgValue><ssdm name="zext_ln62_4"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb149.0.2_ifconv:8 %shl_ln62_3 = shl i3 %input_width_index_0_3, i3

]]></Node>
<StgValue><ssdm name="shl_ln62_3"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="3">
<![CDATA[
bb149.0.2_ifconv:9 %zext_ln62_5 = zext i3 %shl_ln62_3

]]></Node>
<StgValue><ssdm name="zext_ln62_5"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb149.0.2_ifconv:10 %sub_ln62_2 = sub i6 %zext_ln62_4, i6 %zext_ln62_5

]]></Node>
<StgValue><ssdm name="sub_ln62_2"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb149.0.2_ifconv:11 %add_ln62_2 = add i6 %sub_ln62_2, i6 %add_ln61

]]></Node>
<StgValue><ssdm name="add_ln62_2"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="6">
<![CDATA[
bb149.0.2_ifconv:15 %zext_ln79_2 = zext i6 %add_ln62_2

]]></Node>
<StgValue><ssdm name="zext_ln79_2"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb149.0.2_ifconv:16 %input_buffers_addr_2 = getelementptr i8 %input_buffers, i64, i64 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="input_buffers_addr_2"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="6">
<![CDATA[
bb149.0.2_ifconv:17 %input_registers_0_3_V = load i6 %input_buffers_addr_2

]]></Node>
<StgValue><ssdm name="input_registers_0_3_V"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb150.1.0:0 %input_registers_1_0_V_1_load_2 = load i8 %input_registers_1_0_V_1, void %store_ln92, void %store_ln87, void %store_ln75

]]></Node>
<StgValue><ssdm name="input_registers_1_0_V_1_load_2"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb150.1.0:1 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %input_registers_1_0_V_1_load_2, i8 %input_registers_0_0_V_2

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
bb150.1.0:2 %br_ln112 = br void %bb149.1.0

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8">
<![CDATA[
:0 %input_registers_1_0_V_load = load i8 %input_registers_1_0_V

]]></Node>
<StgValue><ssdm name="input_registers_1_0_V_load"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8">
<![CDATA[
:1 %input_registers_1_1_V_load_1 = load i8 %input_registers_1_1_V

]]></Node>
<StgValue><ssdm name="input_registers_1_1_V_load_1"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2 %select_ln87_4 = select i1 %and_ln72, i8 %input_registers_1_1_V_load_1, i8 %input_registers_1_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln87_4"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln87 = br i1 %select_ln30_3, void %bb154.1.1, void %.._crit_edge3.1.1_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb154.1.1:0 %input_registers_1_1_V_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V

]]></Node>
<StgValue><ssdm name="input_registers_1_1_V_2"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb154.1.1:1 %store_ln92 = store i8 %input_registers_1_1_V_2, i8 %input_registers_1_0_V, i8 %input_registers_1_0_V_load_1, i8 %input_registers_1_0_V_load

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
bb154.1.1:2 %br_ln92 = br void %._crit_edge3.1.1

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.._crit_edge3.1.1_crit_edge:0 %store_ln87 = store i8 %select_ln87_4, i8 %input_registers_1_0_V, i8 %input_registers_1_0_V_load_1, i8 %input_registers_1_0_V_load

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge3.1.1_crit_edge:1 %br_ln87 = br void %._crit_edge3.1.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="6">
<![CDATA[
bb152.1.1:2 %input_registers_1_1_V_1 = load i6 %input_buffers_addr_3

]]></Node>
<StgValue><ssdm name="input_registers_1_1_V_1"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb152.1.1:3 %store_ln84 = store i8 %input_registers_1_1_V_1, i8 %input_registers_1_0_V, i8 %input_registers_1_0_V_load_1

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
bb152.1.1:4 %br_ln84 = br void %._crit_edge3.1.1

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8">
<![CDATA[
:0 %input_registers_1_2_V_load_1 = load i8 %input_registers_1_2_V

]]></Node>
<StgValue><ssdm name="input_registers_1_2_V_load_1"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="and_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8">
<![CDATA[
:1 %input_registers_1_1_V_load = load i8 %input_registers_1_1_V

]]></Node>
<StgValue><ssdm name="input_registers_1_1_V_load"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2 %select_ln87_5 = select i1 %and_ln72, i8 %input_registers_1_2_V_load_1, i8 %input_registers_1_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln87_5"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln87 = br i1 %select_ln30_3, void %bb154.1.2, void %.._crit_edge3.1.2_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb154.1.2:0 %input_registers_1_2_V_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V

]]></Node>
<StgValue><ssdm name="input_registers_1_2_V_2"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb154.1.2:1 %store_ln92 = store i8 %input_registers_1_2_V_2, i8 %input_registers_1_1_V, i8 %input_registers_1_1_V_load_1, i8 %input_registers_1_1_V_load

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
bb154.1.2:2 %br_ln92 = br void %._crit_edge3.1.2

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.._crit_edge3.1.2_crit_edge:0 %store_ln87 = store i8 %select_ln87_5, i8 %input_registers_1_1_V, i8 %input_registers_1_1_V_load_1, i8 %input_registers_1_1_V_load

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
<literal name="select_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge3.1.2_crit_edge:1 %br_ln87 = br void %._crit_edge3.1.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="6">
<![CDATA[
bb152.1.2:2 %input_registers_1_2_V_1 = load i6 %input_buffers_addr_4

]]></Node>
<StgValue><ssdm name="input_registers_1_2_V_1"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb152.1.2:3 %store_ln84 = store i8 %input_registers_1_2_V_1, i8 %input_registers_1_1_V, i8 %input_registers_1_1_V_load_1

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
bb152.1.2:4 %br_ln84 = br void %._crit_edge3.1.2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb149.1.2_ifconv:3 %add_ln62_5 = add i6 %add_ln61_1, i6 %sub_ln62_2

]]></Node>
<StgValue><ssdm name="add_ln62_5"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="6">
<![CDATA[
bb149.1.2_ifconv:4 %zext_ln79_5 = zext i6 %add_ln62_5

]]></Node>
<StgValue><ssdm name="zext_ln79_5"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb149.1.2_ifconv:5 %input_buffers_addr_5 = getelementptr i8 %input_buffers, i64, i64 %zext_ln79_5

]]></Node>
<StgValue><ssdm name="input_buffers_addr_5"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="6">
<![CDATA[
bb149.1.2_ifconv:6 %input_registers_1_3_V = load i6 %input_buffers_addr_5

]]></Node>
<StgValue><ssdm name="input_registers_1_3_V"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb149.2.0_ifconv:3 %add_ln62_6 = add i6 %add_ln61_2, i6 %sub_ln62

]]></Node>
<StgValue><ssdm name="add_ln62_6"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb149.2.1_ifconv:3 %add_ln62_7 = add i6 %add_ln61_2, i6 %sub_ln62_1

]]></Node>
<StgValue><ssdm name="add_ln62_7"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb149.2.2_ifconv:2 %add_ln62_8 = add i6 %sub_ln62_2, i6 %add_ln61_2

]]></Node>
<StgValue><ssdm name="add_ln62_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="418" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8">
<![CDATA[
bb149.0.2_ifconv:0 %input_registers_0_2_V_load = load i8 %input_registers_0_2_V

]]></Node>
<StgValue><ssdm name="input_registers_0_2_V_load"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb149.0.2_ifconv:13 %xor_ln71 = xor i1 %tmp_3, i1

]]></Node>
<StgValue><ssdm name="xor_ln71"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb149.0.2_ifconv:14 %and_ln71 = and i1 %select_ln30_3, i1 %xor_ln71

]]></Node>
<StgValue><ssdm name="and_ln71"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="6">
<![CDATA[
bb149.0.2_ifconv:17 %input_registers_0_3_V = load i6 %input_buffers_addr_2

]]></Node>
<StgValue><ssdm name="input_registers_0_3_V"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb149.0.2_ifconv:18 %input_registers_0_3_V_1 = select i1 %and_ln71, i8 %input_registers_0_3_V, i8 %input_registers_0_2_V_load

]]></Node>
<StgValue><ssdm name="input_registers_0_3_V_1"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb149.0.2_ifconv:20 %store_ln75 = store i8 %input_registers_0_3_V_1, i8 %input_registers_0_2_V, i8 %input_registers_0_2_V_load, i8 %input_registers_0_2_V_load_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="424" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8">
<![CDATA[
bb149.1.2_ifconv:0 %input_registers_1_2_V_load = load i8 %input_registers_1_2_V

]]></Node>
<StgValue><ssdm name="input_registers_1_2_V_load"/></StgValue>
</operation>

<operation id="425" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="6">
<![CDATA[
bb149.1.2_ifconv:6 %input_registers_1_3_V = load i6 %input_buffers_addr_5

]]></Node>
<StgValue><ssdm name="input_registers_1_3_V"/></StgValue>
</operation>

<operation id="426" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb149.1.2_ifconv:7 %input_registers_1_3_V_1 = select i1 %and_ln71, i8 %input_registers_1_3_V, i8 %input_registers_1_2_V_load

]]></Node>
<StgValue><ssdm name="input_registers_1_3_V_1"/></StgValue>
</operation>

<operation id="427" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb149.1.2_ifconv:11 %store_ln111 = store i8 %input_registers_1_3_V_1, i8 %input_registers_1_2_V, i8 %input_registers_1_2_V_load, i8 %input_registers_1_2_V_load_1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="428" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="6">
<![CDATA[
bb149.2.0_ifconv:4 %zext_ln79_6 = zext i6 %add_ln62_6

]]></Node>
<StgValue><ssdm name="zext_ln79_6"/></StgValue>
</operation>

<operation id="429" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb149.2.0_ifconv:5 %input_buffers_addr_6 = getelementptr i8 %input_buffers, i64, i64 %zext_ln79_6

]]></Node>
<StgValue><ssdm name="input_buffers_addr_6"/></StgValue>
</operation>

<operation id="430" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="6">
<![CDATA[
bb149.2.0_ifconv:6 %input_registers_2_1_V_1 = load i6 %input_buffers_addr_6

]]></Node>
<StgValue><ssdm name="input_registers_2_1_V_1"/></StgValue>
</operation>

<operation id="431" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="6">
<![CDATA[
bb149.2.1_ifconv:4 %zext_ln79_7 = zext i6 %add_ln62_7

]]></Node>
<StgValue><ssdm name="zext_ln79_7"/></StgValue>
</operation>

<operation id="432" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb149.2.1_ifconv:5 %input_buffers_addr_7 = getelementptr i8 %input_buffers, i64, i64 %zext_ln79_7

]]></Node>
<StgValue><ssdm name="input_buffers_addr_7"/></StgValue>
</operation>

<operation id="433" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="6">
<![CDATA[
bb149.2.1_ifconv:6 %input_registers_2_2_V_1 = load i6 %input_buffers_addr_7

]]></Node>
<StgValue><ssdm name="input_registers_2_2_V_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="434" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8">
<![CDATA[
bb149.2.0_ifconv:0 %input_registers_2_1_V_load = load i8 %input_registers_2_1_V

]]></Node>
<StgValue><ssdm name="input_registers_2_1_V_load"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="6">
<![CDATA[
bb149.2.0_ifconv:6 %input_registers_2_1_V_1 = load i6 %input_buffers_addr_6

]]></Node>
<StgValue><ssdm name="input_registers_2_1_V_1"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb149.2.0_ifconv:7 %input_registers_2_1_V_2 = select i1 %cmp56, i8 %input_registers_2_1_V_1, i8 %input_registers_2_1_V_load

]]></Node>
<StgValue><ssdm name="input_registers_2_1_V_2"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb149.2.0_ifconv:8 %store_ln111 = store i8 %input_registers_2_1_V_2, i8 %input_registers_2_0_V, i8 %input_registers_2_0_V_load

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb150.2.1:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %input_registers_2_1_V_2, i8 %input_registers_1_1_V_2

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
bb150.2.1:1 %br_ln112 = br void %bb149.2.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8">
<![CDATA[
bb149.2.1_ifconv:0 %input_registers_2_2_V_load_1 = load i8 %input_registers_2_2_V

]]></Node>
<StgValue><ssdm name="input_registers_2_2_V_load_1"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="6">
<![CDATA[
bb149.2.1_ifconv:6 %input_registers_2_2_V_1 = load i6 %input_buffers_addr_7

]]></Node>
<StgValue><ssdm name="input_registers_2_2_V_1"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb149.2.1_ifconv:7 %input_registers_2_2_V_2 = select i1 %cmp56, i8 %input_registers_2_2_V_1, i8 %input_registers_2_2_V_load_1

]]></Node>
<StgValue><ssdm name="input_registers_2_2_V_2"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb149.2.1_ifconv:8 %store_ln111 = store i8 %input_registers_2_2_V_2, i8 %input_registers_2_1_V, i8 %input_registers_2_1_V_load

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb150.2.2:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %input_registers_2_2_V_2, i8 %input_registers_1_2_V_2

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
bb150.2.2:1 %br_ln112 = br void %bb149.2.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="6">
<![CDATA[
bb149.2.2_ifconv:3 %zext_ln79_8 = zext i6 %add_ln62_8

]]></Node>
<StgValue><ssdm name="zext_ln79_8"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb149.2.2_ifconv:4 %input_buffers_addr_8 = getelementptr i8 %input_buffers, i64, i64 %zext_ln79_8

]]></Node>
<StgValue><ssdm name="input_buffers_addr_8"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="6">
<![CDATA[
bb149.2.2_ifconv:5 %input_registers_2_3_V = load i6 %input_buffers_addr_8

]]></Node>
<StgValue><ssdm name="input_registers_2_3_V"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb149.2.2_ifconv:7 %weight_registers_V_addr_1 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="weight_registers_V_addr_1"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
bb149.2.2_ifconv:8 %weight_registers_V_load = load i4 %weight_registers_V_addr_1, void %store_ln182

]]></Node>
<StgValue><ssdm name="weight_registers_V_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="451" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb149.1.0:0 %input_registers_0_0_V_load_2 = load i8 %input_registers_0_0_V, void %store_ln92, void %store_ln87, void %store_ln84

]]></Node>
<StgValue><ssdm name="input_registers_0_0_V_load_2"/></StgValue>
</operation>

<operation id="452" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb149.1.0:1 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_3, i8 %input_registers_0_0_V_load_2

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="453" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb150.1.1:0 %input_registers_1_0_V_load_2 = load i8 %input_registers_1_0_V, void %store_ln92, void %store_ln87, void %store_ln84

]]></Node>
<StgValue><ssdm name="input_registers_1_0_V_load_2"/></StgValue>
</operation>

<operation id="454" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb150.1.1:1 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %input_registers_1_0_V_load_2, i8 %input_registers_0_1_V_2

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="455" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
bb150.1.1:2 %br_ln112 = br void %bb149.1.1

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="456" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb149.1.1:0 %input_registers_1_0_V_load_3 = load i8 %input_registers_1_0_V, void %store_ln92, void %store_ln87, void %store_ln84

]]></Node>
<StgValue><ssdm name="input_registers_1_0_V_load_3"/></StgValue>
</operation>

<operation id="457" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb149.1.1:1 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_4, i8 %input_registers_1_0_V_load_3

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="458" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb150.1.2:0 %input_registers_1_1_V_load_2 = load i8 %input_registers_1_1_V, void %store_ln92, void %store_ln87, void %store_ln84

]]></Node>
<StgValue><ssdm name="input_registers_1_1_V_load_2"/></StgValue>
</operation>

<operation id="459" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb150.1.2:1 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %input_registers_1_1_V_load_2, i8 %input_registers_0_2_V_2

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="460" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
bb150.1.2:2 %br_ln112 = br void %bb149.1.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="461" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb149.2.0_ifconv:1 %input_registers_0_1_V_load_2 = load i8 %input_registers_0_1_V, void %store_ln92, void %store_ln87, void %store_ln84

]]></Node>
<StgValue><ssdm name="input_registers_0_1_V_load_2"/></StgValue>
</operation>

<operation id="462" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb149.2.0_ifconv:2 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_1_V_load_2

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="463" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb149.2.1_ifconv:1 %input_registers_1_1_V_load_3 = load i8 %input_registers_1_1_V, void %store_ln92, void %store_ln87, void %store_ln84

]]></Node>
<StgValue><ssdm name="input_registers_1_1_V_load_3"/></StgValue>
</operation>

<operation id="464" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb149.2.1_ifconv:2 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_7, i8 %input_registers_1_1_V_load_3

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="465" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8">
<![CDATA[
bb149.2.2_ifconv:0 %input_registers_2_2_V_load = load i8 %input_registers_2_2_V

]]></Node>
<StgValue><ssdm name="input_registers_2_2_V_load"/></StgValue>
</operation>

<operation id="466" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb149.2.2_ifconv:1 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_8, i8 %input_registers_2_2_V_2

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="467" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="6">
<![CDATA[
bb149.2.2_ifconv:5 %input_registers_2_3_V = load i6 %input_buffers_addr_8

]]></Node>
<StgValue><ssdm name="input_registers_2_3_V"/></StgValue>
</operation>

<operation id="468" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb149.2.2_ifconv:6 %input_registers_2_3_V_1 = select i1 %tmp_3, i8 %input_registers_2_2_V_load, i8 %input_registers_2_3_V

]]></Node>
<StgValue><ssdm name="input_registers_2_3_V_1"/></StgValue>
</operation>

<operation id="469" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
bb149.2.2_ifconv:8 %weight_registers_V_load = load i4 %weight_registers_V_addr_1, void %store_ln182

]]></Node>
<StgValue><ssdm name="weight_registers_V_load"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb149.2.2_ifconv:9 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_weight_stream_V, i8 %weight_registers_V_load

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb149.2.2_ifconv:15 %store_ln71 = store i8 %input_registers_2_3_V_1, i8 %input_registers_2_2_V, i8 %input_registers_2_2_V_load, i8 %input_registers_2_2_V_load_1

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
bb149.2.2_ifconv:16 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="473" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0">
<![CDATA[
:0 %ret_ln146 = ret

]]></Node>
<StgValue><ssdm name="ret_ln146"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
