[Project]
ProjectVersion=2.0
Version=Lattice Semiconductor Corporation iCEcube - Release: 2017.01.27914 - Build Date: Jan 13 2017 02:48:34
ProjectName=test_harness_with_delay
Vendor=SiliconBlue
Synthesis=lse
ProjectVFiles=/home/josh/Dropbox/My Documents/Uni work/MSc/Embedded Systems/Project/repository/hdl/test_harness_with_delay/src/pll.v,/home/josh/Dropbox/My Documents/Uni work/MSc/Embedded Systems/Project/repository/hdl/test_harness_with_delay/src/test_harness_with_delay.v,../../../delay_line/src/comparator.v,../../../delay_line/src/delay_line.v,../../../delay_line/src/edge_detect.v,../../../delay_line/src/pulse_gen.v,../../src/controller.v,../../src/demodulator.v,../../src/mem_manager.v,../../src/modulator.v,../../src/msg_asm.v,../../src/msg_disasm.v,../../src/replace_num_mem.v,../../src/shift_register.v,../../src/test_harness.v,../../src/uart_rx.v,../../src/uart_tx.v,../../../common/src/dual_port_ram.v,../../../common/src/fifo.v,../../../common/src/power_on_reset.v
ProjectCFiles=
CurImplementation=test_harness_with_delay_Implmnt
Implementations=test_harness_with_delay_Implmnt
StartFromSynthesis=yes
IPGeneration=false

[lse options]
CarryChain=True
CarryChainLength=0
CommandLineOptions=
EBRUtilization=100.00
FSMEncodingStyle=Auto
FixGatedClocks=True
I/OInsertion=True
IntermediateFileDump=False
LoopLimit=1950
MaximalFanout=10000
MemoryInitialValueFileSearchPath=
NumberOfCriticalPaths=3
OptimizationGoal=Area
PropagateConstants=True
RAMStyle=BRAM
ROMStyle=BRAM
RWCheckOnRam=False
RemoveDuplicateRegisters=True
ResolvedMixedDrivers=False
ResourceSharing=True
TargetFrequency=
TopLevelUnit=
UseIORegister=Auto
VHDL2008=False
VerilogIncludeSearchPath=

[test_harness_with_delay_Implmnt]
DeviceFamily=iCE40
Device=HX1K
DevicePackage=TQ144
DevicePower=
NetlistFile=test_harness_with_delay_Implmnt/test_harness_with_delay.edf
AdditionalEDIFFile=
IPEDIFFile=
DesignLib=test_harness_with_delay_Implmnt/sbt/netlist/oadb-test_harness_with_delay
DesignView=_rt
DesignCell=test_harness_with_delay
SynthesisSDCFile=test_harness_with_delay_Implmnt/test_harness_with_delay.scf
UserPinConstraintFile=
UserSDCFile=/home/josh/Dropbox/My Documents/Uni work/MSc/Embedded Systems/Project/repository/hdl/test_harness_with_delay/src/test_harness_with_delay_timing.sdc
PhysicalConstraintFile=/home/josh/Dropbox/My Documents/Uni work/MSc/Embedded Systems/Project/repository/hdl/test_harness_with_delay/src/icestick.pcf
BackendImplPathName=
Devicevoltage=1.14
DevicevoltagePerformance=+/-5%(datasheet default)
DeviceTemperature=85
TimingAnalysisBasedOn=Worst
OperationRange=Commercial
TypicalCustomTemperature=25
WorstCustomTemperature=85
BestCustomTemperature=0
IOBankVoltages=topBank,2.5 bottomBank,2.5 leftBank,2.5 rightBank,2.5
derValue=0.701346
TimingPathNumberStick=0

[tool options]
PlacerEffortLevel=mid
PlacerAutoLutCascade=yes
PlacerAutoRamCascade=yes
PlacerPowerDriven=no
PlacerAreaDriven=yes
RouteWithTimingDriven=yes
RouteWithPinPermutation=yes
BitmapSPIFlashMode=yes
BitmapRAM4KInit=yes
BitmapInitRamBank=1111
BitmapOscillatorFR=low
BitmapEnableWarmBoot=yes
BitmapDisableHeader=no
BitmapSetSecurity=no
BitmapSetNoUsedIONoPullup=no
FloorPlannerShowFanInNets=yes
FloorPlannerShowFanOutNets=yes
HookTo3rdPartyTextEditor=no

