{
 "Device" : "GW5A-25A",
 "Files" : [
  {
   "Path" : "C:/Users/19577/Desktop/fpga_foc/src/adc_ad7928.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/19577/Desktop/fpga_foc/src/foc/cartesian2polar.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/19577/Desktop/fpga_foc/src/foc/clark_tr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/19577/Desktop/fpga_foc/src/foc/foc_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/19577/Desktop/fpga_foc/src/foc/hold_detect.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/19577/Desktop/fpga_foc/src/foc/park_tr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/19577/Desktop/fpga_foc/src/foc/pi_controller.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/19577/Desktop/fpga_foc/src/foc/sincos.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/19577/Desktop/fpga_foc/src/foc/svpwm.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/19577/Desktop/fpga_foc/src/fpga_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/19577/Desktop/fpga_foc/src/gowin_pll/gowin_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/19577/Desktop/fpga_foc/src/i2c_register_read.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/19577/Desktop/fpga_foc/src/uart_monitor.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/19577/Desktop/fpga_foc/impl/temp/rtl_parser.result",
 "Top" : "fpga_top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}