Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov  3 19:58:47 2024
| Host         : ThinkPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.399        0.000                      0                 4967        0.070        0.000                      0                 4967        4.020        0.000                       0                  2197  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.399        0.000                      0                 4967        0.070        0.000                      0                 4967        4.020        0.000                       0                  2197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 1.834ns (32.800%)  route 3.757ns (67.200%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        1.639     2.933    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/s00_axi_aclk
    SLICE_X39Y70         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/Q
                         net (fo=869, routed)         1.436     4.788    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_0[1]
    SLICE_X40Y83         LUT5 (Prop_lut5_I3_O)        0.299     5.087 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_i_26__0/O
                         net (fo=1, routed)           0.686     5.773    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_i_26__0_n_0
    SLICE_X39Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.897 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_i_9__1/O
                         net (fo=2, routed)           0.880     6.777    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/xi[1]_34[8]
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.124     6.901 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     6.901    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1_i_4__1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.433 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.433    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.547    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__2_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.769 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__3/O[0]
                         net (fo=15, routed)          0.755     8.524    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/A[15]
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        1.566    12.745    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/s00_axi_aclk
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/CLK
                         clock pessimism              0.229    12.975    
                         clock uncertainty           -0.154    12.820    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.897     8.923    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 1.834ns (32.800%)  route 3.757ns (67.200%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        1.639     2.933    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/s00_axi_aclk
    SLICE_X39Y70         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/Q
                         net (fo=869, routed)         1.436     4.788    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_0[1]
    SLICE_X40Y83         LUT5 (Prop_lut5_I3_O)        0.299     5.087 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_i_26__0/O
                         net (fo=1, routed)           0.686     5.773    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_i_26__0_n_0
    SLICE_X39Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.897 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_i_9__1/O
                         net (fo=2, routed)           0.880     6.777    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/xi[1]_34[8]
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.124     6.901 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     6.901    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1_i_4__1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.433 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.433    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.547    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__2_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.769 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__3/O[0]
                         net (fo=15, routed)          0.755     8.524    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/A[15]
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        1.566    12.745    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/s00_axi_aclk
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/CLK
                         clock pessimism              0.229    12.975    
                         clock uncertainty           -0.154    12.820    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.897     8.923    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 1.834ns (32.800%)  route 3.757ns (67.200%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        1.639     2.933    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/s00_axi_aclk
    SLICE_X39Y70         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/Q
                         net (fo=869, routed)         1.436     4.788    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_0[1]
    SLICE_X40Y83         LUT5 (Prop_lut5_I3_O)        0.299     5.087 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_i_26__0/O
                         net (fo=1, routed)           0.686     5.773    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_i_26__0_n_0
    SLICE_X39Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.897 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_i_9__1/O
                         net (fo=2, routed)           0.880     6.777    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/xi[1]_34[8]
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.124     6.901 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     6.901    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1_i_4__1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.433 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.433    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.547    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__2_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.769 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__3/O[0]
                         net (fo=15, routed)          0.755     8.524    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/A[15]
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        1.566    12.745    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/s00_axi_aclk
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/CLK
                         clock pessimism              0.229    12.975    
                         clock uncertainty           -0.154    12.820    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.897     8.923    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 1.834ns (32.803%)  route 3.757ns (67.197%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        1.639     2.933    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/s00_axi_aclk
    SLICE_X39Y70         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/Q
                         net (fo=869, routed)         1.436     4.788    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_0[1]
    SLICE_X40Y83         LUT5 (Prop_lut5_I3_O)        0.299     5.087 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_i_26__0/O
                         net (fo=1, routed)           0.686     5.773    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_i_26__0_n_0
    SLICE_X39Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.897 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_i_9__1/O
                         net (fo=2, routed)           0.880     6.777    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/xi[1]_34[8]
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.124     6.901 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     6.901    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1_i_4__1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.433 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.433    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.547    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__2_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.769 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__3/O[0]
                         net (fo=15, routed)          0.755     8.524    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/A[15]
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        1.566    12.745    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/s00_axi_aclk
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/CLK
                         clock pessimism              0.229    12.975    
                         clock uncertainty           -0.154    12.820    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.897     8.923    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 1.834ns (32.803%)  route 3.757ns (67.197%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        1.639     2.933    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/s00_axi_aclk
    SLICE_X39Y70         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/Q
                         net (fo=869, routed)         1.436     4.788    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_0[1]
    SLICE_X40Y83         LUT5 (Prop_lut5_I3_O)        0.299     5.087 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_i_26__0/O
                         net (fo=1, routed)           0.686     5.773    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_i_26__0_n_0
    SLICE_X39Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.897 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_i_9__1/O
                         net (fo=2, routed)           0.880     6.777    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/xi[1]_34[8]
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.124     6.901 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     6.901    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1_i_4__1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.433 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.433    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.547    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__2_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.769 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__3/O[0]
                         net (fo=15, routed)          0.755     8.524    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/A[15]
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        1.566    12.745    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/s00_axi_aclk
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/CLK
                         clock pessimism              0.229    12.975    
                         clock uncertainty           -0.154    12.820    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -3.897     8.923    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 1.834ns (32.803%)  route 3.757ns (67.197%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        1.639     2.933    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/s00_axi_aclk
    SLICE_X39Y70         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/Q
                         net (fo=869, routed)         1.436     4.788    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_0[1]
    SLICE_X40Y83         LUT5 (Prop_lut5_I3_O)        0.299     5.087 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_i_26__0/O
                         net (fo=1, routed)           0.686     5.773    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_i_26__0_n_0
    SLICE_X39Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.897 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_i_9__1/O
                         net (fo=2, routed)           0.880     6.777    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/xi[1]_34[8]
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.124     6.901 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     6.901    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1_i_4__1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.433 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.433    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.547    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__2_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.769 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__3/O[0]
                         net (fo=15, routed)          0.755     8.524    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/A[15]
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        1.566    12.745    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/s00_axi_aclk
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/CLK
                         clock pessimism              0.229    12.975    
                         clock uncertainty           -0.154    12.820    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -3.897     8.923    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 2.062ns (36.946%)  route 3.519ns (63.054%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        1.639     2.933    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/s00_axi_aclk
    SLICE_X39Y70         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.419     3.352 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/Q
                         net (fo=869, routed)         1.257     4.609    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/mult_return0_4[2]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.299     4.908 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/r_reg_i_17__2/O
                         net (fo=53, routed)          0.913     5.821    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/FSM_sequential_s_reg[3]_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I1_O)        0.124     5.945 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/mult_return0_i_16__0/O
                         net (fo=3, routed)           0.456     6.401    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/xr[7]_37[0]
    SLICE_X41Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.525 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.525    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry_i_4_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.057 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry/CO[3]
                         net (fo=1, routed)           0.009     7.066    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry__0_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.294    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry__1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.408    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry__2_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.630 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry__3/O[0]
                         net (fo=15, routed)          0.884     8.514    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry__3_n_7
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        1.559    12.738    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/s00_axi_aclk
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp_reg/CLK
                         clock pessimism              0.229    12.968    
                         clock uncertainty           -0.154    12.813    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -3.897     8.916    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp_reg
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 2.062ns (36.973%)  route 3.515ns (63.027%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        1.639     2.933    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/s00_axi_aclk
    SLICE_X39Y70         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.419     3.352 f  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/Q
                         net (fo=869, routed)         1.257     4.609    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/mult_return0_4[2]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.299     4.908 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/r_reg_i_17__2/O
                         net (fo=53, routed)          0.913     5.821    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/FSM_sequential_s_reg[3]_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I1_O)        0.124     5.945 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/mult_return0_i_16__0/O
                         net (fo=3, routed)           0.456     6.401    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/xr[7]_37[0]
    SLICE_X41Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.525 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.525    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry_i_4_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.057 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry/CO[3]
                         net (fo=1, routed)           0.009     7.066    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry__0_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.294    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry__1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.408    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry__2_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.630 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry__3/O[0]
                         net (fo=15, routed)          0.880     8.510    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp1_carry__3_n_7
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        1.559    12.738    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/s00_axi_aclk
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp_reg/CLK
                         clock pessimism              0.229    12.968    
                         clock uncertainty           -0.154    12.813    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.897     8.916    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/p_tmp_reg
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 1.834ns (32.920%)  route 3.737ns (67.080%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        1.639     2.933    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/s00_axi_aclk
    SLICE_X39Y70         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.419     3.352 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[3]/Q
                         net (fo=869, routed)         1.436     4.788    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_0[1]
    SLICE_X40Y83         LUT5 (Prop_lut5_I3_O)        0.299     5.087 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_i_26__0/O
                         net (fo=1, routed)           0.686     5.773    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_i_26__0_n_0
    SLICE_X39Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.897 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg_i_9__1/O
                         net (fo=2, routed)           0.880     6.777    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/xi[1]_34[8]
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.124     6.901 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     6.901    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1_i_4__1_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.433 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.433    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__1_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.547    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__2_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.769 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp1_carry__3/O[0]
                         net (fo=15, routed)          0.735     8.504    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/A[15]
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        1.566    12.745    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/s00_axi_aclk
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/CLK
                         clock pessimism              0.229    12.975    
                         clock uncertainty           -0.154    12.820    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.897     8.923    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/p_tmp_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 1.582ns (28.435%)  route 3.982ns (71.565%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        1.639     2.933    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/s00_axi_aclk
    SLICE_X39Y70         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[2]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/FSM_sequential_s_reg[2]_rep__3/Q
                         net (fo=99, routed)          1.599     4.988    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/r_reg_3
    SLICE_X46Y86         LUT5 (Prop_lut5_I1_O)        0.124     5.112 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/r_reg_i_20/O
                         net (fo=1, routed)           0.466     5.578    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/r_reg_i_20_n_0
    SLICE_X46Y86         LUT5 (Prop_lut5_I0_O)        0.124     5.702 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/r_reg_i_4/O
                         net (fo=2, routed)           1.103     6.805    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/xi[5]_42[12]
    SLICE_X37Y68         LUT6 (Prop_lut6_I5_O)        0.124     6.929 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/p_tmp1_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     6.929    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/p_tmp1_carry__2_i_5__0_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.461 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/p_tmp1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.461    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/p_tmp1_carry__2_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.683 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/p_tmp1_carry__3/O[0]
                         net (fo=15, routed)          0.814     8.497    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/p_tmp1_carry__3_n_7
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/p_tmp_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        1.562    12.741    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/s00_axi_aclk
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/p_tmp_reg/CLK
                         clock pessimism              0.229    12.971    
                         clock uncertainty           -0.154    12.816    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.897     8.919    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/p_tmp_reg
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  0.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_i_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/X10i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.273ns (58.483%)  route 0.194ns (41.517%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        0.544     0.880    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/s00_axi_aclk
    SLICE_X50Y80         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_i_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_i_reg[6][7]/Q
                         net (fo=4, routed)           0.194     1.237    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/X6i_reg[14][7]
    SLICE_X46Y81         LUT6 (Prop_lut6_I2_O)        0.045     1.282 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/y1i0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     1.282    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst_n_55
    SLICE_X46Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.346 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/y1i0_carry__0/O[3]
                         net (fo=6, routed)           0.000     1.346    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/yi[5]_63[6]
    SLICE_X46Y81         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/X10i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        0.815     1.181    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/s00_axi_aclk
    SLICE_X46Y81         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/X10i_reg[6]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X46Y81         FDRE (Hold_fdre_C_D)         0.130     1.276    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/X10i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg[11][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_i_reg[13][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.261%)  route 0.233ns (52.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        0.542     0.878    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/s00_axi_aclk
    SLICE_X50Y72         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg[11][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.164     1.042 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg[11][3]/Q
                         net (fo=1, routed)           0.233     1.275    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst1/buffer_r_reg[13][15]_0[3]
    SLICE_X49Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.320 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst1/buffer_i[13][3]_i_1/O
                         net (fo=1, routed)           0.000     1.320    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst_n_670
    SLICE_X49Y73         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_i_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        0.809     1.175    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/s00_axi_aclk
    SLICE_X49Y73         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_i_reg[13][3]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.091     1.231    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_i_reg[13][3]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.071%)  route 0.285ns (66.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X33Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=29, routed)          0.285     1.321    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/areset_d1
    SLICE_X33Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X33Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y101        FDRE (Hold_fdre_C_R)        -0.018     1.225    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.610%)  route 0.120ns (48.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.120     1.156    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.055    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_i_reg[14][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/X3i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.250ns (50.677%)  route 0.243ns (49.323%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        0.542     0.878    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/s00_axi_aclk
    SLICE_X53Y77         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_i_reg[14][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_i_reg[14][7]/Q
                         net (fo=4, routed)           0.243     1.262    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/X7i_reg[14][7]
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.307 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst/y0i0_carry__0_i_1__2/O
                         net (fo=1, routed)           0.000     1.307    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/twiddle_inst_n_64
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.371 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst3/y0i0_carry__0/O[3]
                         net (fo=6, routed)           0.000     1.371    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/yi[6]_65[6]
    SLICE_X46Y76         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/X3i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        0.809     1.175    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/s00_axi_aclk
    SLICE_X46Y76         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/X3i_reg[6]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X46Y76         FDRE (Hold_fdre_C_D)         0.130     1.270    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/X3i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.786%)  route 0.178ns (58.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.178     1.298    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[26]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.019     1.194    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg[11][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_i_reg[13][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.144%)  route 0.254ns (54.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        0.548     0.884    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/s00_axi_aclk
    SLICE_X50Y85         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg[11][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg[11][12]/Q
                         net (fo=1, routed)           0.254     1.302    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst1/buffer_r_reg[13][15]_0[12]
    SLICE_X47Y85         LUT6 (Prop_lut6_I5_O)        0.045     1.347 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst1/buffer_i[13][12]_i_1/O
                         net (fo=1, routed)           0.000     1.347    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst_n_661
    SLICE_X47Y85         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_i_reg[13][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        0.819     1.185    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/s00_axi_aclk
    SLICE_X47Y85         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_i_reg[13][12]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X47Y85         FDRE (Hold_fdre_C_D)         0.091     1.241    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_i_reg[13][12]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg[12][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_r_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        0.549     0.885    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/s00_axi_aclk
    SLICE_X35Y79         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg[12][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg[12][31]/Q
                         net (fo=1, routed)           0.054     1.080    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst1/buffer_r_reg[3][15]_0[31]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.045     1.125 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst1/buffer_r[3][15]_i_1/O
                         net (fo=1, routed)           0.000     1.125    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst_n_290
    SLICE_X34Y79         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_r_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        0.814     1.180    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/s00_axi_aclk
    SLICE_X34Y79         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_r_reg[3][15]/C
                         clock pessimism             -0.282     0.898    
    SLICE_X34Y79         FDRE (Hold_fdre_C_D)         0.121     1.019    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_r_reg[3][15]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg[8][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_r_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        0.563     0.899    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/s00_axi_aclk
    SLICE_X27Y72         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg[8][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y72         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg[8][27]/Q
                         net (fo=1, routed)           0.054     1.094    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/buffer_r_reg[1][15]_0[0]
    SLICE_X26Y72         LUT5 (Prop_lut5_I4_O)        0.045     1.139 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/buffer_r[1][11]_i_1/O
                         net (fo=1, routed)           0.000     1.139    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_r[11]
    SLICE_X26Y72         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_r_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        0.830     1.196    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/s00_axi_aclk
    SLICE_X26Y72         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_r_reg[1][11]/C
                         clock pessimism             -0.284     0.912    
    SLICE_X26Y72         FDRE (Hold_fdre_C_D)         0.121     1.033    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/buffer_r_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        0.555     0.891    design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.166     1.197    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X32Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.281     0.908    
    SLICE_X32Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y23     design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/mult_return0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y24     design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/p_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y25     design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst0/twiddle_inst/r_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y31     design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst1/twiddle_inst/mult_return0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y29     design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst1/twiddle_inst/p_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y34     design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst1/twiddle_inst/r_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y27     design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/mult_return0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y26     design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/p_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y28     design_1_i/fft_0/inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_n16_inst/bf_inst/bf_n2_inst2/twiddle_inst/r_reg/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.467ns  (logic 0.124ns (5.027%)  route 2.343ns (94.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.851     1.851    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.124     1.975 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.491     2.467    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        1.652     2.831    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.045ns (4.579%)  route 0.938ns (95.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.749     0.749    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.794 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.188     0.983    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2197, routed)        0.910     1.276    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





