top: median

include_all_verilog_files: True

clocks:
  - name: clk
    period:  14.000