#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug  9 15:28:55 2019
# Process ID: 19284
# Current directory: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26912 C:\Users\nekha\OneDrive\GitHub\TD4\Vivado\project_1\project_1.xpr
# Log file: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/vivado.log
# Journal file: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/nekha/onedrive/github/td4'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 952.016 ; gain = 208.543
update_compile_order -fileset sources_1
open_bd_design {C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding cell -- xilinx.com:user:TD4_vanilla:1.0 - TD4_vanilla_0
Successfully read diagram <vanilla> from BD file <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1050.957 ; gain = 85.422
set_property location {2 120 44} [get_bd_cells clk_wiz]
set_property location {0.5 -142 -6} [get_bd_cells clk_wiz]
set_property location {1 -135 -38} [get_bd_cells clk_wiz]
set_property location {1 -138 -18} [get_bd_cells clk_wiz]
set_property location {2 128 -63} [get_bd_cells TD4_vanilla_0]
set_property location {2 130 -74} [get_bd_cells TD4_vanilla_0]
set_property location {-329 -76} [get_bd_ports reset_rtl]
set_property location {1 -141 -8} [get_bd_cells clk_wiz]
save_bd_design
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/ui/bd_aec35cbb.ui> 
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TD4_vanilla' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TD4_vanilla_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_reg
INFO: [VRFC 10-311] analyzing module inc_reg
INFO: [VRFC 10-311] analyzing module mux_4to1
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Vanilla_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vanilla_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nekha/OneDrive/GitHub/TD4/verilog/TD4_vanilla.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TD4_vanilla
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e0415ef00b784b3ea86e82f4a3c8f7ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TD4_vanilla_behav xil_defaultlib.TD4_vanilla xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/TD4_vanilla.sv:19]
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <adder> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <vanilla_decoder> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
validate_bd_design -force
CRITICAL WARNING: [BD 41-1367] The port name 'In' of cell '/TD4_vanilla_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'Out' of cell '/TD4_vanilla_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-927] Following properties on pin /TD4_vanilla_0/n_reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /TD4_vanilla_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
validate_bd_design -force
CRITICAL WARNING: [BD 41-1367] The port name 'In' of cell '/TD4_vanilla_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'Out' of cell '/TD4_vanilla_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-927] Following properties on pin /TD4_vanilla_0/n_reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /TD4_vanilla_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
save_bd_design
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Aug  9 15:32:46 2019] Launched synth_1...
Run output will be captured here: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1541.531 ; gain = 434.199
launch_runs impl_1 -jobs 8
WARNING: [Constraints 18-5210] No constraint will be written out.
[Fri Aug  9 15:33:51 2019] Launched impl_1...
Run output will be captured here: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1966.980 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1966.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TD4_vanilla' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TD4_vanilla_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_reg
INFO: [VRFC 10-311] analyzing module inc_reg
INFO: [VRFC 10-311] analyzing module mux_4to1
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Vanilla_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vanilla_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nekha/OneDrive/GitHub/TD4/verilog/TD4_vanilla.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TD4_vanilla
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e0415ef00b784b3ea86e82f4a3c8f7ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TD4_vanilla_behav xil_defaultlib.TD4_vanilla xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/TD4_vanilla.sv:19]
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <adder> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <vanilla_decoder> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: TD4_vanilla
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2007.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TD4_vanilla' [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/TD4_vanilla.sv:1]
INFO: [Synth 8-6157] synthesizing module 'gen_reg' [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:1]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_reg' (1#1) [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:1]
INFO: [Synth 8-6157] synthesizing module 'inc_reg' [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:14]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'inc_reg' (2#1) [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:14]
INFO: [Synth 8-6157] synthesizing module 'mux_4to1' [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:28]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'mux_4to1' (3#1) [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:28]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:46]
INFO: [Synth 8-6157] synthesizing module 'gen_reg__parameterized0' [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:1]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_reg__parameterized0' (4#1) [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vanilla_decoder' [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Vanilla_decoder.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Vanilla_decoder.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'vanilla_decoder' (5#1) [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Vanilla_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'TD4_vanilla' (6#1) [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/TD4_vanilla.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2007.113 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2007.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2007.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.965 ; gain = 82.852
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.965 ; gain = 82.852
write_schematic -format pdf -orientation landscape C:/Users/nekha/OneDrive/ /schematic.pdf
ERROR: [Common 17-165] Too many positional options when parsing '/schematic.pdf', please type 'write_schematic -help' for usage info.
write_schematic -format pdf -orientation landscape C:/Users/nekha/OneDrive/schematic.pdf
C:/Users/nekha/OneDrive/schematic.pdf
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TD4_vanilla' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TD4_vanilla_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e0415ef00b784b3ea86e82f4a3c8f7ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TD4_vanilla_behav xil_defaultlib.TD4_vanilla xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/nekha/OneDrive/GitHub/TD4/verilog/TD4_vanilla.sv:19]
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <adder> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <vanilla_decoder> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug  9 15:42:58 2019...
