<stg><name>normalize.0.0.0.0.0.</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
hls_label_0:0  %data_V_read_1 = call i60 @_ssdm_op_Read.ap_auto.i60(i60 %data_V_read)

]]></Node>
<StgValue><ssdm name="data_V_read_1"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln64"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
hls_label_0:3  call void (...)* @_ssdm_op_SpecResourceLimit(i32 12, [4 x i8]* @p_str32, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln71"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:4  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str31, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="60">
<![CDATA[
hls_label_0:5  %trunc_ln446 = trunc i60 %data_V_read_1 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln446"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="12" op_0_bw="5">
<![CDATA[
hls_label_0:6  %zext_ln731 = zext i5 %trunc_ln446 to i12

]]></Node>
<StgValue><ssdm name="zext_ln731"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:7  %mul_ln731 = mul i12 98, %zext_ln731

]]></Node>
<StgValue><ssdm name="mul_ln731"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:8  %add_ln731 = add i12 -1475, %mul_ln731

]]></Node>
<StgValue><ssdm name="add_ln731"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_0:9  %tmp_1 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %add_ln731, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="13">
<![CDATA[
hls_label_0:10  %sext_ln731 = sext i13 %tmp_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln731"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:11  %tmp_5 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
hls_label_0:12  %shl_ln731_s = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp_5, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln731_s"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="13" op_0_bw="12">
<![CDATA[
hls_label_0:13  %zext_ln731_1 = zext i12 %shl_ln731_s to i13

]]></Node>
<StgValue><ssdm name="zext_ln731_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_0:14  %shl_ln731_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_5, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln731_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="8">
<![CDATA[
hls_label_0:15  %zext_ln731_2 = zext i8 %shl_ln731_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln731_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:16  %sub_ln731 = sub i13 %zext_ln731_1, %zext_ln731_2

]]></Node>
<StgValue><ssdm name="sub_ln731"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:17  %add_ln731_1 = add i13 -875, %sub_ln731

]]></Node>
<StgValue><ssdm name="add_ln731_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
hls_label_0:18  %tmp_8 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %add_ln731_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:19  %sext_ln731_1 = sext i14 %tmp_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln731_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:20  %tmp_3 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="5">
<![CDATA[
hls_label_0:21  %zext_ln731_3 = zext i5 %tmp_3 to i10

]]></Node>
<StgValue><ssdm name="zext_ln731_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:22  %mul_ln731_1 = mul i10 27, %zext_ln731_3

]]></Node>
<StgValue><ssdm name="mul_ln731_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:23  %add_ln731_2 = add i10 -383, %mul_ln731_1

]]></Node>
<StgValue><ssdm name="add_ln731_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
hls_label_0:24  %tmp_10 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln731_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="11">
<![CDATA[
hls_label_0:25  %sext_ln731_2 = sext i11 %tmp_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln731_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:26  %tmp_4 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 15, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="5">
<![CDATA[
hls_label_0:27  %zext_ln731_4 = zext i5 %tmp_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln731_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:28  %mul_ln731_2 = mul i12 98, %zext_ln731_4

]]></Node>
<StgValue><ssdm name="mul_ln731_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:29  %add_ln731_3 = add i12 -1475, %mul_ln731_2

]]></Node>
<StgValue><ssdm name="add_ln731_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_0:30  %tmp_11 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %add_ln731_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="13">
<![CDATA[
hls_label_0:31  %sext_ln731_3 = sext i13 %tmp_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln731_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:32  %tmp_12 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 20, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
hls_label_0:33  %shl_ln731_2 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp_12, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln731_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="12">
<![CDATA[
hls_label_0:34  %zext_ln731_5 = zext i12 %shl_ln731_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln731_5"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_0:35  %shl_ln731_3 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_12, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln731_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="8">
<![CDATA[
hls_label_0:36  %zext_ln731_6 = zext i8 %shl_ln731_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln731_6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:37  %sub_ln731_1 = sub i13 %zext_ln731_5, %zext_ln731_6

]]></Node>
<StgValue><ssdm name="sub_ln731_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:38  %add_ln731_4 = add i13 -875, %sub_ln731_1

]]></Node>
<StgValue><ssdm name="add_ln731_4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
hls_label_0:39  %tmp_13 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %add_ln731_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:40  %sext_ln731_4 = sext i14 %tmp_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln731_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:41  %tmp_6 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 25, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="5">
<![CDATA[
hls_label_0:42  %zext_ln731_7 = zext i5 %tmp_6 to i10

]]></Node>
<StgValue><ssdm name="zext_ln731_7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:43  %mul_ln731_3 = mul i10 27, %zext_ln731_7

]]></Node>
<StgValue><ssdm name="mul_ln731_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:44  %add_ln731_5 = add i10 -383, %mul_ln731_3

]]></Node>
<StgValue><ssdm name="add_ln731_5"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
hls_label_0:45  %tmp_14 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln731_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="11">
<![CDATA[
hls_label_0:46  %sext_ln731_5 = sext i11 %tmp_14 to i16

]]></Node>
<StgValue><ssdm name="sext_ln731_5"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:47  %tmp_7 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 30, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="5">
<![CDATA[
hls_label_0:48  %zext_ln731_8 = zext i5 %tmp_7 to i12

]]></Node>
<StgValue><ssdm name="zext_ln731_8"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:49  %mul_ln731_4 = mul i12 98, %zext_ln731_8

]]></Node>
<StgValue><ssdm name="mul_ln731_4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:50  %add_ln731_6 = add i12 -1475, %mul_ln731_4

]]></Node>
<StgValue><ssdm name="add_ln731_6"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_0:51  %tmp_15 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %add_ln731_6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="13">
<![CDATA[
hls_label_0:52  %sext_ln731_6 = sext i13 %tmp_15 to i16

]]></Node>
<StgValue><ssdm name="sext_ln731_6"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:53  %tmp_16 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 35, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
hls_label_0:54  %shl_ln731_4 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp_16, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln731_4"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="12">
<![CDATA[
hls_label_0:55  %zext_ln731_9 = zext i12 %shl_ln731_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln731_9"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_0:56  %shl_ln731_5 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_16, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln731_5"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="8">
<![CDATA[
hls_label_0:57  %zext_ln731_10 = zext i8 %shl_ln731_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln731_10"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:58  %sub_ln731_2 = sub i13 %zext_ln731_9, %zext_ln731_10

]]></Node>
<StgValue><ssdm name="sub_ln731_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:59  %add_ln731_7 = add i13 -875, %sub_ln731_2

]]></Node>
<StgValue><ssdm name="add_ln731_7"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
hls_label_0:60  %tmp_17 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %add_ln731_7, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:61  %sext_ln731_7 = sext i14 %tmp_17 to i16

]]></Node>
<StgValue><ssdm name="sext_ln731_7"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:62  %tmp_9 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 40, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="5">
<![CDATA[
hls_label_0:63  %zext_ln731_11 = zext i5 %tmp_9 to i10

]]></Node>
<StgValue><ssdm name="zext_ln731_11"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:64  %mul_ln731_5 = mul i10 27, %zext_ln731_11

]]></Node>
<StgValue><ssdm name="mul_ln731_5"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:65  %add_ln731_8 = add i10 -383, %mul_ln731_5

]]></Node>
<StgValue><ssdm name="add_ln731_8"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
hls_label_0:66  %tmp_18 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln731_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="11">
<![CDATA[
hls_label_0:67  %sext_ln731_8 = sext i11 %tmp_18 to i16

]]></Node>
<StgValue><ssdm name="sext_ln731_8"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:68  %tmp_s = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 45, i32 49)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="5">
<![CDATA[
hls_label_0:69  %zext_ln731_12 = zext i5 %tmp_s to i12

]]></Node>
<StgValue><ssdm name="zext_ln731_12"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:70  %mul_ln731_6 = mul i12 98, %zext_ln731_12

]]></Node>
<StgValue><ssdm name="mul_ln731_6"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:71  %add_ln731_9 = add i12 -1475, %mul_ln731_6

]]></Node>
<StgValue><ssdm name="add_ln731_9"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_0:72  %tmp_19 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %add_ln731_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="13">
<![CDATA[
hls_label_0:73  %sext_ln731_9 = sext i13 %tmp_19 to i16

]]></Node>
<StgValue><ssdm name="sext_ln731_9"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:74  %tmp_20 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 50, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
hls_label_0:75  %shl_ln731_6 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp_20, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln731_6"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="12">
<![CDATA[
hls_label_0:76  %zext_ln731_13 = zext i12 %shl_ln731_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln731_13"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_0:77  %shl_ln731_7 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_20, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln731_7"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="8">
<![CDATA[
hls_label_0:78  %zext_ln731_14 = zext i8 %shl_ln731_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln731_14"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:79  %sub_ln731_3 = sub i13 %zext_ln731_13, %zext_ln731_14

]]></Node>
<StgValue><ssdm name="sub_ln731_3"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:80  %add_ln731_10 = add i13 -875, %sub_ln731_3

]]></Node>
<StgValue><ssdm name="add_ln731_10"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
hls_label_0:81  %tmp_21 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %add_ln731_10, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:82  %sext_ln731_10 = sext i14 %tmp_21 to i16

]]></Node>
<StgValue><ssdm name="sext_ln731_10"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="5" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:83  %tmp_2 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 55, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="5">
<![CDATA[
hls_label_0:84  %zext_ln731_15 = zext i5 %tmp_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln731_15"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:85  %mul_ln731_7 = mul i10 27, %zext_ln731_15

]]></Node>
<StgValue><ssdm name="mul_ln731_7"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:86  %add_ln731_11 = add i10 -383, %mul_ln731_7

]]></Node>
<StgValue><ssdm name="add_ln731_11"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
hls_label_0:87  %tmp_22 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln731_11, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="11">
<![CDATA[
hls_label_0:88  %sext_ln731_11 = sext i11 %tmp_22 to i16

]]></Node>
<StgValue><ssdm name="sext_ln731_11"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_0:89  %mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %sext_ln731, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_0:90  %mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %sext_ln731_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_0:91  %mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %sext_ln731_2, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_0:92  %mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %sext_ln731_3, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_0:93  %mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %sext_ln731_4, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_0:94  %mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %sext_ln731_5, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_0:95  %mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %sext_ln731_6, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_0:96  %mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %sext_ln731_7, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_0:97  %mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %sext_ln731_8, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_0:98  %mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %sext_ln731_9, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_0:99  %mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %sext_ln731_10, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_0:100  %mrv_11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %sext_ln731_11, 11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="192">
<![CDATA[
hls_label_0:101  ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11

]]></Node>
<StgValue><ssdm name="ret_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
