module checkall (
    input clk,  // clock
    input rst,  // reset
    output out
  ) {

  
  .clk(clk) {
  
    .rst(rst) {
    
      fsm state = {NEW, WRITE, IDLE, READ}; // new
      
    }    

  }
  
  
  
  
  
  always {
    out = 0;
  }
}
