// Seed: 1768527680
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  final $display(1);
endmodule
module module_1 #(
    parameter id_1 = 32'd33
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire _id_1;
  always assign id_4[1+1-id_1] = "";
  wire id_8, id_9;
  module_0(
      id_9, id_2, id_8, id_3
  );
endmodule
