{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653166546260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653166546260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 17:55:46 2022 " "Processing started: Sat May 21 17:55:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653166546260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653166546260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653166546260 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1653166546577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 11 11 " "Found 11 design units, including 11 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653166546622 ""} { "Info" "ISGN_ENTITY_NAME" "2 display " "Found entity 2: display" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653166546622 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador " "Found entity 3: processador" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653166546622 ""} { "Info" "ISGN_ENTITY_NAME" "4 dec3to8 " "Found entity 4: dec3to8" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653166546622 ""} { "Info" "ISGN_ENTITY_NAME" "5 muxRtoBus " "Found entity 5: muxRtoBus" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653166546622 ""} { "Info" "ISGN_ENTITY_NAME" "6 regn " "Found entity 6: regn" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653166546622 ""} { "Info" "ISGN_ENTITY_NAME" "7 regnIR " "Found entity 7: regnIR" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653166546622 ""} { "Info" "ISGN_ENTITY_NAME" "8 regnW " "Found entity 8: regnW" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653166546622 ""} { "Info" "ISGN_ENTITY_NAME" "9 TLB " "Found entity 9: TLB" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 373 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653166546622 ""} { "Info" "ISGN_ENTITY_NAME" "10 ULA " "Found entity 10: ULA" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653166546622 ""} { "Info" "ISGN_ENTITY_NAME" "11 upcount " "Found entity 11: upcount" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 527 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653166546622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653166546622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memram.v 1 1 " "Found 1 design units, including 1 entities, in source file memram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemRam " "Found entity 1: MemRam" {  } { { "MemRam.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/MemRam.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653166546625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653166546625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterr7.v 1 1 " "Found 1 design units, including 1 entities, in source file counterr7.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterR7 " "Found entity 1: counterR7" {  } { { "counterR7.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/counterR7.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653166546628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653166546628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653166546630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653166546630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "placa.v 1 1 " "Found 1 design units, including 1 entities, in source file placa.v" { { "Info" "ISGN_ENTITY_NAME" "1 placa " "Found entity 1: placa" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653166546633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653166546633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "placa " "Elaborating entity \"placa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1653166546697 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..2\] placa.v(19) " "Output port \"LEDG\[8..2\]\" at placa.v(19) has no driver" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1653166546698 "|placa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16..3\] placa.v(20) " "Output port \"LEDR\[16..3\]\" at placa.v(20) has no driver" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1653166546698 "|placa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:main " "Elaborating entity \"main\" for hierarchy \"main:main\"" {  } { { "placa.v" "main" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166546700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLB main:main\|TLB:tlb " "Elaborating entity \"TLB\" for hierarchy \"main:main\|TLB:tlb\"" {  } { { "main.v" "tlb" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166546717 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dirty main.v(379) " "Verilog HDL or VHDL warning at main.v(379): object \"dirty\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653166546717 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hit main.v(383) " "Verilog HDL or VHDL warning at main.v(383): object \"Hit\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 383 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653166546719 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "valid main.v(387) " "Verilog HDL warning at main.v(387): initial value for variable valid should be constant" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 387 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1653166546723 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "dirty main.v(387) " "Verilog HDL warning at main.v(387): initial value for variable dirty should be constant" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 387 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1653166546723 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "VirtPage main.v(387) " "Verilog HDL warning at main.v(387): initial value for variable VirtPage should be constant" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 387 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1653166546723 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Dados main.v(387) " "Verilog HDL warning at main.v(387): initial value for variable Dados should be constant" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 387 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1653166546723 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data main.v(449) " "Verilog HDL Always Construct warning at main.v(449): inferring latch(es) for variable \"Data\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 449 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1653166547242 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "valid 0 main.v(380) " "Net \"valid\" at main.v(380) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 380 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547255 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Dados 0 main.v(381) " "Net \"Dados\" at main.v(381) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 381 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547255 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[50\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[50\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547255 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[49\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[49\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547255 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[48\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[48\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547255 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[47\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[47\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547255 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[46\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[46\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547255 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[45\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[45\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547255 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[44\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[44\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547255 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[43\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[43\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547255 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[42\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[42\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547255 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[41\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[41\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547256 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[40\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[40\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547256 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[39\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[39\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547256 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[38\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[38\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547256 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[37\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[37\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547256 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[36\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[36\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547256 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[35\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[35\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547257 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[34\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[34\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547257 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[33\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[33\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547257 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[32\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[32\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547257 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[31\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[31\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547257 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[30\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[30\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547257 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[29\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[29\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547257 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[28\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[28\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547257 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[27\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[27\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547257 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[26\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[26\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547257 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[25\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[25\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547257 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[24\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[24\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547257 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[23\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[23\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547258 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[22\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[22\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547258 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[21\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[21\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547258 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[20\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[20\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547258 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[19\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[19\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547258 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[18\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[18\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547258 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[17\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[17\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547258 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[16\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[16\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547258 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[15\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[15\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547258 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[14\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[14\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547258 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[13\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[13\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547258 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[12\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[12\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547258 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[11\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[11\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547258 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[10\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[10\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547258 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[9\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[9\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547258 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[8\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[8\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547258 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[7\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[7\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547259 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[6\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[6\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547259 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[5\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[5\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547259 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[4\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[4\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547259 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[3\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[3\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547259 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[2\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[2\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547259 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[1\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[1\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547259 "|placa|main:main|TLB:tlb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VirtPage\[0\]\[15..0\] 0 main.v(382) " "Net \"VirtPage\[0\]\[15..0\]\" at main.v(382) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 382 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653166547259 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\] main.v(453) " "Inferred latch for \"Data\[0\]\" at main.v(453)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547312 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\] main.v(453) " "Inferred latch for \"Data\[1\]\" at main.v(453)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547313 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\] main.v(453) " "Inferred latch for \"Data\[2\]\" at main.v(453)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547314 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\] main.v(453) " "Inferred latch for \"Data\[3\]\" at main.v(453)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547315 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\] main.v(453) " "Inferred latch for \"Data\[4\]\" at main.v(453)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547316 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\] main.v(453) " "Inferred latch for \"Data\[5\]\" at main.v(453)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547317 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\] main.v(453) " "Inferred latch for \"Data\[6\]\" at main.v(453)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547318 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\] main.v(453) " "Inferred latch for \"Data\[7\]\" at main.v(453)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547319 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\] main.v(453) " "Inferred latch for \"Data\[8\]\" at main.v(453)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547321 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\] main.v(453) " "Inferred latch for \"Data\[9\]\" at main.v(453)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547324 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\] main.v(453) " "Inferred latch for \"Data\[10\]\" at main.v(453)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547325 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\] main.v(453) " "Inferred latch for \"Data\[11\]\" at main.v(453)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547326 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\] main.v(453) " "Inferred latch for \"Data\[12\]\" at main.v(453)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547327 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\] main.v(453) " "Inferred latch for \"Data\[13\]\" at main.v(453)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547328 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\] main.v(453) " "Inferred latch for \"Data\[14\]\" at main.v(453)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547329 "|placa|main:main|TLB:tlb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\] main.v(453) " "Inferred latch for \"Data\[15\]\" at main.v(453)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547330 "|placa|main:main|TLB:tlb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador main:main\|processador:proc " "Elaborating entity \"processador\" for hierarchy \"main:main\|processador:proc\"" {  } { { "main.v" "proc" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547386 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULAOp main.v(90) " "Verilog HDL Always Construct warning at main.v(90): inferring latch(es) for variable \"ULAOp\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1653166547388 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 main.v(250) " "Verilog HDL Always Construct warning at main.v(250): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653166547389 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 main.v(251) " "Verilog HDL Always Construct warning at main.v(251): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 251 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653166547390 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 main.v(252) " "Verilog HDL Always Construct warning at main.v(252): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 252 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653166547390 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 main.v(253) " "Verilog HDL Always Construct warning at main.v(253): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653166547390 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 main.v(254) " "Verilog HDL Always Construct warning at main.v(254): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653166547390 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 main.v(255) " "Verilog HDL Always Construct warning at main.v(255): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 255 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653166547390 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 main.v(256) " "Verilog HDL Always Construct warning at main.v(256): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 256 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653166547390 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 main.v(257) " "Verilog HDL Always Construct warning at main.v(257): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653166547390 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LD main.v(260) " "Verilog HDL Always Construct warning at main.v(260): variable \"LD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653166547390 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DataMem main.v(261) " "Verilog HDL Always Construct warning at main.v(261): variable \"DataMem\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 261 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653166547390 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Immediate main.v(262) " "Verilog HDL Always Construct warning at main.v(262): variable \"Immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653166547390 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DataIN main.v(263) " "Verilog HDL Always Construct warning at main.v(263): variable \"DataIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653166547390 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN main.v(265) " "Verilog HDL Always Construct warning at main.v(265): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653166547390 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G main.v(267) " "Verilog HDL Always Construct warning at main.v(267): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653166547391 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.v(249) " "Verilog HDL Case Statement warning at main.v(249): incomplete case statement has no default case item" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 249 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1653166547391 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main.v(249) " "Verilog HDL Case Statement information at main.v(249): all case item expressions in this case statement are onehot" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 249 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1653166547391 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusWires main.v(244) " "Verilog HDL Always Construct warning at main.v(244): inferring latch(es) for variable \"BusWires\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1653166547391 "|placa|main:main|processador:proc"}
{ "Warning" "WVRFX_VERI_PORT_IS_ALREADY_DEFINED_WARNING" "R7 main.v(53) " "Verilog HDL Module Declaration warning at main.v(53): port \"R7\" already exists in the list of ports" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 53 0 0 } }  } 0 10136 "Verilog HDL Module Declaration warning at %2!s!: port \"%1!s!\" already exists in the list of ports" 0 0 "Quartus II" 0 -1 1653166547391 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[0\] main.v(244) " "Inferred latch for \"BusWires\[0\]\" at main.v(244)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547393 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[1\] main.v(244) " "Inferred latch for \"BusWires\[1\]\" at main.v(244)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547393 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[2\] main.v(244) " "Inferred latch for \"BusWires\[2\]\" at main.v(244)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547393 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[3\] main.v(244) " "Inferred latch for \"BusWires\[3\]\" at main.v(244)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547393 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[4\] main.v(244) " "Inferred latch for \"BusWires\[4\]\" at main.v(244)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547393 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[5\] main.v(244) " "Inferred latch for \"BusWires\[5\]\" at main.v(244)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547393 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[6\] main.v(244) " "Inferred latch for \"BusWires\[6\]\" at main.v(244)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547393 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[7\] main.v(244) " "Inferred latch for \"BusWires\[7\]\" at main.v(244)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547393 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[8\] main.v(244) " "Inferred latch for \"BusWires\[8\]\" at main.v(244)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547393 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[9\] main.v(244) " "Inferred latch for \"BusWires\[9\]\" at main.v(244)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547393 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[10\] main.v(244) " "Inferred latch for \"BusWires\[10\]\" at main.v(244)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547393 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[11\] main.v(244) " "Inferred latch for \"BusWires\[11\]\" at main.v(244)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547394 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[12\] main.v(244) " "Inferred latch for \"BusWires\[12\]\" at main.v(244)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547394 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[13\] main.v(244) " "Inferred latch for \"BusWires\[13\]\" at main.v(244)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547394 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[14\] main.v(244) " "Inferred latch for \"BusWires\[14\]\" at main.v(244)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547394 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[15\] main.v(244) " "Inferred latch for \"BusWires\[15\]\" at main.v(244)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547394 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOp\[0\] main.v(90) " "Inferred latch for \"ULAOp\[0\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547394 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOp\[1\] main.v(90) " "Inferred latch for \"ULAOp\[1\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547394 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOp\[2\] main.v(90) " "Inferred latch for \"ULAOp\[2\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547394 "|placa|main:main|processador:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAOp\[3\] main.v(90) " "Inferred latch for \"ULAOp\[3\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547394 "|placa|main:main|processador:proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount main:main\|processador:proc\|upcount:Tstep " "Elaborating entity \"upcount\" for hierarchy \"main:main\|processador:proc\|upcount:Tstep\"" {  } { { "main.v" "Tstep" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 main:main\|processador:proc\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"main:main\|processador:proc\|dec3to8:decX\"" {  } { { "main.v" "decX" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn main:main\|processador:proc\|regn:modReg0 " "Elaborating entity \"regn\" for hierarchy \"main:main\|processador:proc\|regn:modReg0\"" {  } { { "main.v" "modReg0" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterR7 main:main\|processador:proc\|counterR7:modReg7 " "Elaborating entity \"counterR7\" for hierarchy \"main:main\|processador:proc\|counterR7:modReg7\"" {  } { { "main.v" "modReg7" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter main:main\|processador:proc\|counterR7:modReg7\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"main:main\|processador:proc\|counterR7:modReg7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counterR7.v" "LPM_COUNTER_component" { Text "C:/Coding/AOC_II/Practice_2/Processador/counterR7.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main\|processador:proc\|counterR7:modReg7\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"main:main\|processador:proc\|counterR7:modReg7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counterR7.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/counterR7.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166547482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main\|processador:proc\|counterR7:modReg7\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"main:main\|processador:proc\|counterR7:modReg7\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547483 ""}  } { { "counterR7.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/counterR7.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653166547483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3pj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3pj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3pj " "Found entity 1: cntr_3pj" {  } { { "db/cntr_3pj.tdf" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/db/cntr_3pj.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653166547530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653166547530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3pj main:main\|processador:proc\|counterR7:modReg7\|lpm_counter:LPM_COUNTER_component\|cntr_3pj:auto_generated " "Elaborating entity \"cntr_3pj\" for hierarchy \"main:main\|processador:proc\|counterR7:modReg7\|lpm_counter:LPM_COUNTER_component\|cntr_3pj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/quartus_ii/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnIR main:main\|processador:proc\|regnIR:modRegIR " "Elaborating entity \"regnIR\" for hierarchy \"main:main\|processador:proc\|regnIR:modRegIR\"" {  } { { "main.v" "modRegIR" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnW main:main\|processador:proc\|regnW:modRegW " "Elaborating entity \"regnW\" for hierarchy \"main:main\|processador:proc\|regnW:modRegW\"" {  } { { "main.v" "modRegW" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA main:main\|processador:proc\|ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"main:main\|processador:proc\|ULA:ula\"" {  } { { "main.v" "ula" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547558 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.v(474) " "Verilog HDL Case Statement warning at main.v(474): incomplete case statement has no default case item" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 474 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1653166547559 "|placa|main:main|processador:proc|ULA:ula"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Result main.v(474) " "Verilog HDL Always Construct warning at main.v(474): inferring latch(es) for variable \"Result\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 474 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1653166547560 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] main.v(474) " "Inferred latch for \"Result\[0\]\" at main.v(474)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547560 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] main.v(474) " "Inferred latch for \"Result\[1\]\" at main.v(474)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547560 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] main.v(474) " "Inferred latch for \"Result\[2\]\" at main.v(474)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547561 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] main.v(474) " "Inferred latch for \"Result\[3\]\" at main.v(474)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547561 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] main.v(474) " "Inferred latch for \"Result\[4\]\" at main.v(474)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547561 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] main.v(474) " "Inferred latch for \"Result\[5\]\" at main.v(474)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547561 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] main.v(474) " "Inferred latch for \"Result\[6\]\" at main.v(474)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547561 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] main.v(474) " "Inferred latch for \"Result\[7\]\" at main.v(474)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547561 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] main.v(474) " "Inferred latch for \"Result\[8\]\" at main.v(474)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547561 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[9\] main.v(474) " "Inferred latch for \"Result\[9\]\" at main.v(474)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547561 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[10\] main.v(474) " "Inferred latch for \"Result\[10\]\" at main.v(474)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547561 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[11\] main.v(474) " "Inferred latch for \"Result\[11\]\" at main.v(474)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547562 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[12\] main.v(474) " "Inferred latch for \"Result\[12\]\" at main.v(474)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547562 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[13\] main.v(474) " "Inferred latch for \"Result\[13\]\" at main.v(474)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547562 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[14\] main.v(474) " "Inferred latch for \"Result\[14\]\" at main.v(474)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547562 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[15\] main.v(474) " "Inferred latch for \"Result\[15\]\" at main.v(474)" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653166547562 "|placa|main:main|processador:proc|ULA:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemRam main:main\|MemRam:memRam " "Elaborating entity \"MemRam\" for hierarchy \"main:main\|MemRam:memRam\"" {  } { { "main.v" "memRam" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main:main\|MemRam:memRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"main:main\|MemRam:memRam\|altsyncram:altsyncram_component\"" {  } { { "MemRam.v" "altsyncram_component" { Text "C:/Coding/AOC_II/Practice_2/Processador/MemRam.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main\|MemRam:memRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"main:main\|MemRam:memRam\|altsyncram:altsyncram_component\"" {  } { { "MemRam.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/MemRam.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166547606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main\|MemRam:memRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"main:main\|MemRam:memRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemRam.mif " "Parameter \"init_file\" = \"MemRam.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547607 ""}  } { { "MemRam.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/MemRam.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653166547607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u3i1 " "Found entity 1: altsyncram_u3i1" {  } { { "db/altsyncram_u3i1.tdf" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/db/altsyncram_u3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653166547669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653166547669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u3i1 main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated " "Elaborating entity \"altsyncram_u3i1\" for hierarchy \"main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:d0 " "Elaborating entity \"display\" for hierarchy \"display:d0\"" {  } { { "placa.v" "d0" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653166547678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "main:main\|processador:proc\|ULAOp\[1\] " "LATCH primitive \"main:main\|processador:proc\|ULAOp\[1\]\" is permanently disabled" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 90 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1653166547877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "main:main\|processador:proc\|ULAOp\[2\] " "LATCH primitive \"main:main\|processador:proc\|ULAOp\[2\]\" is permanently disabled" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 90 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1653166547877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "main:main\|processador:proc\|ULAOp\[3\] " "LATCH primitive \"main:main\|processador:proc\|ULAOp\[3\]\" is permanently disabled" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 90 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1653166547877 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated\|q_a\[15\] " "Synthesized away node \"main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_u3i1.tdf" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/db/altsyncram_u3i1.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemRam.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/MemRam.v" 85 0 0 } } { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 26 0 0 } } { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548058 "|placa|main:main|MemRam:memRam|altsyncram:altsyncram_component|altsyncram_u3i1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated\|q_a\[14\] " "Synthesized away node \"main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_u3i1.tdf" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/db/altsyncram_u3i1.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemRam.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/MemRam.v" 85 0 0 } } { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 26 0 0 } } { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548058 "|placa|main:main|MemRam:memRam|altsyncram:altsyncram_component|altsyncram_u3i1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated\|q_a\[13\] " "Synthesized away node \"main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_u3i1.tdf" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/db/altsyncram_u3i1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemRam.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/MemRam.v" 85 0 0 } } { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 26 0 0 } } { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548058 "|placa|main:main|MemRam:memRam|altsyncram:altsyncram_component|altsyncram_u3i1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated\|q_a\[12\] " "Synthesized away node \"main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_u3i1.tdf" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/db/altsyncram_u3i1.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemRam.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/MemRam.v" 85 0 0 } } { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 26 0 0 } } { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548058 "|placa|main:main|MemRam:memRam|altsyncram:altsyncram_component|altsyncram_u3i1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated\|q_a\[11\] " "Synthesized away node \"main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_u3i1.tdf" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/db/altsyncram_u3i1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemRam.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/MemRam.v" 85 0 0 } } { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 26 0 0 } } { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548058 "|placa|main:main|MemRam:memRam|altsyncram:altsyncram_component|altsyncram_u3i1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated\|q_a\[10\] " "Synthesized away node \"main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_u3i1.tdf" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/db/altsyncram_u3i1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemRam.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/MemRam.v" 85 0 0 } } { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 26 0 0 } } { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548058 "|placa|main:main|MemRam:memRam|altsyncram:altsyncram_component|altsyncram_u3i1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated\|q_a\[9\] " "Synthesized away node \"main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_u3i1.tdf" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/db/altsyncram_u3i1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemRam.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/MemRam.v" 85 0 0 } } { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 26 0 0 } } { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548058 "|placa|main:main|MemRam:memRam|altsyncram:altsyncram_component|altsyncram_u3i1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated\|q_a\[8\] " "Synthesized away node \"main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_u3i1.tdf" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/db/altsyncram_u3i1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemRam.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/MemRam.v" 85 0 0 } } { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 26 0 0 } } { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548058 "|placa|main:main|MemRam:memRam|altsyncram:altsyncram_component|altsyncram_u3i1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated\|q_a\[7\] " "Synthesized away node \"main:main\|MemRam:memRam\|altsyncram:altsyncram_component\|altsyncram_u3i1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_u3i1.tdf" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/db/altsyncram_u3i1.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MemRam.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/MemRam.v" 85 0 0 } } { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 26 0 0 } } { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548058 "|placa|main:main|MemRam:memRam|altsyncram:altsyncram_component|altsyncram_u3i1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1653166548058 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1653166548058 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1653166548270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[0\] " "Latch main:main\|processador:proc\|BusWires\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 537 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653166548283 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653166548283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[1\] " "Latch main:main\|processador:proc\|BusWires\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 537 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653166548283 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653166548283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[2\] " "Latch main:main\|processador:proc\|BusWires\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 537 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653166548283 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653166548283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[3\] " "Latch main:main\|processador:proc\|BusWires\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 537 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653166548283 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653166548283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[4\] " "Latch main:main\|processador:proc\|BusWires\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 537 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653166548283 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653166548283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[5\] " "Latch main:main\|processador:proc\|BusWires\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 537 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653166548283 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653166548283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|processador:proc\|BusWires\[6\] " "Latch main:main\|processador:proc\|BusWires\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|processador:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal main:main\|processador:proc\|upcount:Tstep\|Q\[0\]" {  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 537 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1653166548283 ""}  } { { "main.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/main.v" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1653166548283 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653166548302 "|placa|LEDR[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1653166548302 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1653166548336 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1653166548556 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548556 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548613 "|placa|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548613 "|placa|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548613 "|placa|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548613 "|placa|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548613 "|placa|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548613 "|placa|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548613 "|placa|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548613 "|placa|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548613 "|placa|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548613 "|placa|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548613 "|placa|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548613 "|placa|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548613 "|placa|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548613 "|placa|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548613 "|placa|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "placa.v" "" { Text "C:/Coding/AOC_II/Practice_2/Processador/placa.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653166548613 "|placa|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1653166548613 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1653166548615 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1653166548615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1653166548615 ""} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Implemented 7 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1653166548615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1653166548615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 196 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 196 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "380 " "Peak virtual memory: 380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653166548644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 17:55:48 2022 " "Processing ended: Sat May 21 17:55:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653166548644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653166548644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653166548644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653166548644 ""}
