Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Tue Jan 27 15:51:36 2026
| Host         : Avery running 64-bit major release  (build 9200)
| Command      : report_drc -file minlab0_wrapper_drc_routed.rpt -pb minlab0_wrapper_drc_routed.pb -rpx minlab0_wrapper_drc_routed.rpx
| Design       : minlab0_wrapper
| Device       : xczu3eg-sfvc784-2-e
| Speed File   : -2
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_minlab0_wrapper
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 1
+----------+----------+-------------------+--------+
| Rule     | Severity | Description       | Checks |
+----------+----------+-------------------+--------+
| PDRC-153 | Warning  | Gated clock check | 1      |
+----------+----------+-------------------+--------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net minlab0_i/rom_ctrl_0/inst/addr_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin minlab0_i/rom_ctrl_0/inst/addr_reg[2]_i_2/O, cell minlab0_i/rom_ctrl_0/inst/addr_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


