[Project]
Current Flow=Multivendor
VCS=0
version=4
Current Config=compile
[Configurations]
compile=test
[Library]
test=.\test\test.lib
[$LibMap$]
test=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=ONLY_IMPL
ON_SERVERFARM_SYNTH=0
ON_SERVERFARM_IMPL=0
ON_SERVERFARM_SIM=0
[IMPLEMENTATION]
UCF=
[Files]
/dpram.vhd=-1
/ram_tb.vhd=-1
/sdpram.vhd=-1
/spram.vhd=-1
[Files.Data]
.\src\dpram.vhd=VHDL Source Code
.\src\ram_tb.vhd=VHDL Source Code
.\src\sdpram.vhd=VHDL Source Code
.\src\spram.vhd=VHDL Source Code
[HierarchyViewer]
HierarchyInformation=ram_tb|Behavioral|0 spram|Behavioral|0
ShowHide=ShowTopLevel
Selected=
