// Seed: 4043677617
module module_0;
  assign id_1 = 1;
  always id_2 = id_1;
  wire id_3;
  assign id_2 = -1;
  always_latch @(posedge id_1) if (id_2.id_2) if (id_1) id_1 <= id_2;
  assign id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_5;
  tri0 id_6 = id_6 / id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
