FIRRTL version 1.2.0
circuit RDIStallHandler :
  module RDIStallHandler : @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 89:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 89:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 89:7]
    output io_mainband_stallreq : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 90:16]
    input io_mainband_stalldone : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 90:16]
    input io_rdi_pl_stallreq : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 90:16]
    output io_rdi_lp_stallack : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 90:16]

    reg rdi_lp_stallack_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), rdi_lp_stallack_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 92:38]
    reg mainband_stallreq_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mainband_stallreq_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 93:40]
    reg stall_handshake_state_reg : UInt<2>, clock with :
      reset => (UInt<1>("h0"), stall_handshake_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 94:44]
    node _T = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 99:38]
    node _T_1 = asUInt(stall_handshake_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 99:38]
    node _T_2 = eq(_T, _T_1) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 99:38]
    node _GEN_0 = mux(io_rdi_pl_stallreq, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 101:37 102:39 106:39]
    node _GEN_1 = mux(io_rdi_pl_stallreq, UInt<1>("h0"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 101:37 103:38 107:38]
    node _GEN_2 = mux(io_rdi_pl_stallreq, UInt<1>("h1"), stall_handshake_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 101:37 104:43 108:43]
    node _T_3 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 99:38]
    node _T_4 = asUInt(stall_handshake_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 99:38]
    node _T_5 = eq(_T_3, _T_4) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 99:38]
    node _GEN_3 = mux(io_mainband_stalldone, UInt<1>("h1"), UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 112:40 113:39 117:39]
    node _GEN_4 = mux(io_mainband_stalldone, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 112:40 114:38 118:38]
    node _GEN_5 = mux(io_mainband_stalldone, UInt<2>("h2"), stall_handshake_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 112:40 115:43 119:43]
    node _T_6 = asUInt(UInt<2>("h2")) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 99:38]
    node _T_7 = asUInt(stall_handshake_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 99:38]
    node _T_8 = eq(_T_6, _T_7) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 99:38]
    node _T_9 = not(io_rdi_pl_stallreq) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 123:18]
    node _GEN_6 = mux(_T_9, UInt<1>("h0"), UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 123:38 124:39 128:39]
    node _GEN_7 = mux(_T_9, UInt<1>("h0"), stall_handshake_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 123:38 126:43 130:43]
    node _GEN_8 = mux(_T_8, _GEN_6, mainband_stallreq_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 99:38 93:40]
    node _GEN_9 = mux(_T_8, _GEN_6, rdi_lp_stallack_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 92:38 99:38]
    node _GEN_10 = mux(_T_8, _GEN_7, stall_handshake_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 99:38 94:44]
    node _GEN_11 = mux(_T_5, _GEN_3, _GEN_8) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 99:38]
    node _GEN_12 = mux(_T_5, _GEN_4, _GEN_9) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 99:38]
    node _GEN_13 = mux(_T_5, _GEN_5, _GEN_10) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 99:38]
    node _GEN_14 = mux(_T_2, _GEN_0, _GEN_11) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 99:38]
    node _GEN_15 = mux(_T_2, _GEN_1, _GEN_12) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 99:38]
    node _GEN_16 = mux(_T_2, _GEN_2, _GEN_13) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 99:38]
    io_mainband_stallreq <= mainband_stallreq_reg @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 97:26]
    io_rdi_lp_stallack <= rdi_lp_stallack_reg @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 96:24]
    rdi_lp_stallack_reg <= mux(reset, UInt<1>("h0"), _GEN_15) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 92:{38,38}]
    mainband_stallreq_reg <= mux(reset, UInt<1>("h0"), _GEN_14) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 93:{40,40}]
    stall_handshake_state_reg <= mux(reset, UInt<1>("h0"), _GEN_16) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 94:{44,44}]
