# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runIDEX.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:42 on Feb 25,2018
# vlog -reportprogress 300 ./IDEXreg.sv 
# -- Compiling module IDEXreg
# -- Compiling module IDEXreg_testbench
# 
# Top level modules:
# 	IDEXreg_testbench
# End time: 12:58:42 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:42 on Feb 25,2018
# vlog -reportprogress 300 ./parameterized_register.sv 
# -- Compiling module parameterized_register
# 
# Top level modules:
# 	parameterized_register
# End time: 12:58:42 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work IDEXreg_testbench 
# Start time: 12:58:42 on Feb 25,2018
# Loading sv_std.std
# Loading work.IDEXreg_testbench
# Loading work.IDEXreg
# Loading work.parameterized_register
# Loading work.mux_2to1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./IDEXreg.sv(123): [PCDPC] - Port size (3) does not match connection size (1) for port 'd'. The port definition is at: ./parameterized_register.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /IDEXreg_testbench/dut/ALUOPReg File: ./parameterized_register.sv
# ** Warning: (vsim-3015) ./IDEXreg.sv(123): [PCDPC] - Port size (3) does not match connection size (1) for port 'q'. The port definition is at: ./parameterized_register.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /IDEXreg_testbench/dut/ALUOPReg File: ./parameterized_register.sv
# ** Error: Cannot open macro file: IDEX.do
# Error in macro ./runIDEX.do line 19
# Cannot open macro file: IDEX.do
#     while executing
# "do IDEX.do"
# End time: 13:58:36 on Feb 25,2018, Elapsed time: 0:59:54
# Errors: 3, Warnings: 2
