

================================================================
== Vitis HLS Report for 'pyramidal_hs_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4'
================================================================
* Date:           Thu Dec 18 21:18:36 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flva1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.355 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     4098|     4098|  40.980 us|  40.980 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_3_VITIS_LOOP_60_4  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/pyramidal_hs.cpp:60]   --->   Operation 5 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 6 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten62 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %v, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %u, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.47ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten62"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 11 [1/1] (0.47ns)   --->   "%store_ln58 = store i7 0, i7 %y" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 11 'store' 'store_ln58' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 12 [1/1] (0.47ns)   --->   "%store_ln60 = store i7 0, i7 %x" [../HS_hls/src/pyramidal_hs.cpp:60]   --->   Operation 12 'store' 'store_ln60' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body34"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten62_load = load i13 %indvar_flatten62" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 14 'load' 'indvar_flatten62_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.20ns)   --->   "%icmp_ln58 = icmp_eq  i13 %indvar_flatten62_load, i13 4096" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 15 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.20ns)   --->   "%add_ln58_1 = add i13 %indvar_flatten62_load, i13 1" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 16 'add' 'add_ln58_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %for.inc58, void %for.end60.exitStub" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 17 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_load = load i7 %x" [../HS_hls/src/pyramidal_hs.cpp:60]   --->   Operation 18 'load' 'x_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%y_load = load i7 %y" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 19 'load' 'y_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.04ns)   --->   "%add_ln58 = add i7 %y_load, i7 1" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 20 'add' 'add_ln58' <Predicate = (!icmp_ln58)> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.04ns)   --->   "%icmp_ln60 = icmp_eq  i7 %x_load, i7 64" [../HS_hls/src/pyramidal_hs.cpp:60]   --->   Operation 21 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln58)> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.31ns)   --->   "%select_ln58 = select i1 %icmp_ln60, i7 0, i7 %x_load" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 22 'select' 'select_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.31ns)   --->   "%select_ln58_1 = select i1 %icmp_ln60, i7 %add_ln58, i7 %y_load" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 23 'select' 'select_ln58_1' <Predicate = (!icmp_ln58)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i7 %select_ln58_1" [../HS_hls/src/pyramidal_hs.cpp:63]   --->   Operation 24 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln63, i6 0" [../HS_hls/src/pyramidal_hs.cpp:63]   --->   Operation 25 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i7 %select_ln58" [../HS_hls/src/pyramidal_hs.cpp:63]   --->   Operation 26 'zext' 'zext_ln63' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.18ns)   --->   "%add_ln63 = add i12 %tmp_s, i12 %zext_ln63" [../HS_hls/src/pyramidal_hs.cpp:63]   --->   Operation 27 'add' 'add_ln63' <Predicate = (!icmp_ln58)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i12 %add_ln63" [../HS_hls/src/pyramidal_hs.cpp:63]   --->   Operation 28 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%u_addr = getelementptr i16 %u, i64 0, i64 %zext_ln63_1" [../HS_hls/src/pyramidal_hs.cpp:63]   --->   Operation 29 'getelementptr' 'u_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i16 %v, i64 0, i64 %zext_ln63_1" [../HS_hls/src/pyramidal_hs.cpp:64]   --->   Operation 30 'getelementptr' 'v_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.00ns)   --->   "%u_load = load i12 %u_addr" [../HS_hls/src/pyramidal_hs.cpp:63]   --->   Operation 31 'load' 'u_load' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 32 [2/2] (0.00ns)   --->   "%v_load = load i12 %v_addr" [../HS_hls/src/pyramidal_hs.cpp:64]   --->   Operation 32 'load' 'v_load' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 33 [1/1] (1.04ns)   --->   "%add_ln60 = add i7 %select_ln58, i7 1" [../HS_hls/src/pyramidal_hs.cpp:60]   --->   Operation 33 'add' 'add_ln60' <Predicate = (!icmp_ln58)> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.47ns)   --->   "%store_ln58 = store i13 %add_ln58_1, i13 %indvar_flatten62" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 34 'store' 'store_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.47>
ST_1 : Operation 35 [1/1] (0.47ns)   --->   "%store_ln58 = store i7 %select_ln58_1, i7 %y" [../HS_hls/src/pyramidal_hs.cpp:58]   --->   Operation 35 'store' 'store_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.47>
ST_1 : Operation 36 [1/1] (0.47ns)   --->   "%store_ln60 = store i7 %add_ln60, i7 %x" [../HS_hls/src/pyramidal_hs.cpp:60]   --->   Operation 36 'store' 'store_ln60' <Predicate = (!icmp_ln58)> <Delay = 0.47>
ST_1 : Operation 47 [1/1] (0.47ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln58)> <Delay = 0.47>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_58_3_VITIS_LOOP_60_4_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/pyramidal_hs.cpp:62]   --->   Operation 39 'specpipeline' 'specpipeline_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] ( I:0.00ns O:0.00ns )   --->   "%u_load = load i12 %u_addr" [../HS_hls/src/pyramidal_hs.cpp:63]   --->   Operation 40 'load' 'u_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln63 = shl i16 %u_load, i16 1" [../HS_hls/src/pyramidal_hs.cpp:63]   --->   Operation 41 'shl' 'shl_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] ( I:0.00ns O:0.00ns )   --->   "%store_ln63 = store i16 %shl_ln63, i12 %u_addr" [../HS_hls/src/pyramidal_hs.cpp:63]   --->   Operation 42 'store' 'store_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 43 [1/2] ( I:0.00ns O:0.00ns )   --->   "%v_load = load i12 %v_addr" [../HS_hls/src/pyramidal_hs.cpp:64]   --->   Operation 43 'load' 'v_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln64 = shl i16 %v_load, i16 1" [../HS_hls/src/pyramidal_hs.cpp:64]   --->   Operation 44 'shl' 'shl_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] ( I:0.00ns O:0.00ns )   --->   "%store_ln64 = store i16 %shl_ln64, i12 %v_addr" [../HS_hls/src/pyramidal_hs.cpp:64]   --->   Operation 45 'store' 'store_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.body34" [../HS_hls/src/pyramidal_hs.cpp:60]   --->   Operation 46 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.355ns
The critical path consists of the following:
	'store' operation ('store_ln60', ../HS_hls/src/pyramidal_hs.cpp:60) of constant 0 7 bit on local variable 'x', ../HS_hls/src/pyramidal_hs.cpp:60 [10]  (0.478 ns)
	'load' operation 7 bit ('x_load', ../HS_hls/src/pyramidal_hs.cpp:60) on local variable 'x', ../HS_hls/src/pyramidal_hs.cpp:60 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln60', ../HS_hls/src/pyramidal_hs.cpp:60) [23]  (1.042 ns)
	'select' operation 7 bit ('select_ln58', ../HS_hls/src/pyramidal_hs.cpp:58) [24]  (0.316 ns)
	'add' operation 7 bit ('add_ln60', ../HS_hls/src/pyramidal_hs.cpp:60) [40]  (1.042 ns)
	'store' operation ('store_ln60', ../HS_hls/src/pyramidal_hs.cpp:60) of variable 'add_ln60', ../HS_hls/src/pyramidal_hs.cpp:60 7 bit on local variable 'x', ../HS_hls/src/pyramidal_hs.cpp:60 [43]  (0.478 ns)

 <State 2>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
