// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_fadd_32bkb.h"
#include "matmul_hw_fmul_32cud.h"
#include "matmul_hw_mux_42_dEe.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 27
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > a_2_Addr_A;
    sc_out< sc_logic > a_2_EN_A;
    sc_out< sc_lv<4> > a_2_WEN_A;
    sc_out< sc_lv<32> > a_2_Din_A;
    sc_in< sc_lv<32> > a_2_Dout_A;
    sc_out< sc_logic > a_2_Clk_A;
    sc_out< sc_logic > a_2_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_fadd_32bkb<1,5,32,32,32>* matmul_hw_fadd_32bkb_U1;
    matmul_hw_fmul_32cud<1,4,32,32,32>* matmul_hw_fmul_32cud_U2;
    matmul_hw_mux_42_dEe<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_dEe_U3;
    matmul_hw_mux_42_dEe<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_dEe_U4;
    matmul_hw_mux_42_dEe<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_dEe_U5;
    matmul_hw_mux_42_dEe<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_dEe_U6;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > indvar_flatten_reg_252;
    sc_signal< sc_lv<3> > i_reg_263;
    sc_signal< sc_lv<3> > j_reg_274;
    sc_signal< sc_lv<32> > reg_294;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1235;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<1> > tmp_5_reg_1313;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_298_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1235;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1235;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1235;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1235;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1235;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1235;
    sc_signal< sc_lv<5> > indvar_flatten_next_fu_304_p2;
    sc_signal< sc_lv<5> > indvar_flatten_next_reg_1239;
    sc_signal< sc_lv<3> > j_mid2_fu_322_p3;
    sc_signal< sc_lv<3> > j_mid2_reg_1244;
    sc_signal< sc_lv<1> > tmp_mid2_fu_342_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_1254;
    sc_signal< sc_lv<3> > i2_mid2_v_fu_350_p3;
    sc_signal< sc_lv<3> > i2_mid2_v_reg_1274;
    sc_signal< sc_lv<5> > tmp_7_fu_358_p3;
    sc_signal< sc_lv<5> > tmp_7_reg_1279;
    sc_signal< sc_lv<2> > tmp_fu_376_p1;
    sc_signal< sc_lv<2> > tmp_reg_1297;
    sc_signal< sc_lv<1> > tmp_5_fu_406_p2;
    sc_signal< sc_lv<1> > sel_tmp_fu_425_p2;
    sc_signal< sc_lv<1> > sel_tmp_reg_1326;
    sc_signal< sc_lv<1> > sel_tmp2_fu_438_p2;
    sc_signal< sc_lv<1> > sel_tmp2_reg_1336;
    sc_signal< sc_lv<1> > sel_tmp4_fu_451_p2;
    sc_signal< sc_lv<1> > sel_tmp4_reg_1349;
    sc_signal< sc_lv<32> > tmp_2_fu_540_p6;
    sc_signal< sc_lv<32> > tmp_2_reg_1365;
    sc_signal< sc_lv<32> > a_row_load_fu_602_p3;
    sc_signal< sc_lv<32> > tmp_3_fu_709_p6;
    sc_signal< sc_lv<32> > tmp_3_reg_1385;
    sc_signal< sc_lv<32> > a_row_load_1_fu_779_p3;
    sc_signal< sc_lv<6> > tmp_20_fu_804_p2;
    sc_signal< sc_lv<6> > tmp_20_reg_1405;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter1_tmp_20_reg_1405;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter2_tmp_20_reg_1405;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter3_tmp_20_reg_1405;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter4_tmp_20_reg_1405;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter5_tmp_20_reg_1405;
    sc_signal< sc_lv<32> > tmp_4_fu_901_p6;
    sc_signal< sc_lv<32> > tmp_4_reg_1410;
    sc_signal< sc_lv<3> > j_1_fu_914_p2;
    sc_signal< sc_lv<3> > j_1_reg_1415;
    sc_signal< sc_lv<32> > a_row_load_3_fu_962_p3;
    sc_signal< sc_lv<32> > a_row_load_3_reg_1420;
    sc_signal< sc_lv<32> > a_row_load_2_fu_969_p3;
    sc_signal< sc_lv<32> > tmp_6_fu_1068_p6;
    sc_signal< sc_lv<32> > tmp_6_reg_1430;
    sc_signal< sc_lv<32> > grp_fu_290_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_1435;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > tmp_11_1_reg_1440;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_11_1_reg_1440;
    sc_signal< sc_lv<32> > tmp_11_2_reg_1445;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_11_2_reg_1445;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_11_2_reg_1445;
    sc_signal< sc_lv<32> > tmp_11_3_reg_1450;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_11_3_reg_1450;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_11_3_reg_1450;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_11_3_reg_1450;
    sc_signal< sc_lv<32> > grp_fu_285_p2;
    sc_signal< sc_lv<32> > tmp_9_reg_1455;
    sc_signal< sc_lv<32> > tmp_12_1_reg_1460;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > tmp_12_2_reg_1465;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > tmp_12_3_reg_1470;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<5> > indvar_flatten_phi_fu_256_p4;
    sc_signal< sc_lv<3> > i_phi_fu_267_p4;
    sc_signal< sc_lv<3> > j_phi_fu_278_p4;
    sc_signal< sc_lv<64> > tmp_10_fu_366_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_371_p1;
    sc_signal< sc_lv<64> > tmp_12_fu_397_p3;
    sc_signal< sc_lv<64> > tmp_17_cast_fu_420_p1;
    sc_signal< sc_lv<64> > tmp_14_fu_593_p3;
    sc_signal< sc_lv<64> > tmp_18_fu_610_p3;
    sc_signal< sc_lv<64> > tmp_16_fu_770_p3;
    sc_signal< sc_lv<64> > tmp_19_cast_fu_799_p1;
    sc_signal< sc_lv<64> > tmp_20_cast_fu_1111_p1;
    sc_signal< sc_lv<32> > a_row_load_s_fu_88;
    sc_signal< sc_lv<32> > a_row_load_9_fu_92;
    sc_signal< sc_lv<32> > a_row_load_8_fu_96;
    sc_signal< sc_lv<32> > a_row_load_7_fu_100;
    sc_signal< sc_lv<32> > b_copy_0_3_11_fu_104;
    sc_signal< sc_lv<32> > b_copy_0_3_18_fu_533_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_8_fu_108;
    sc_signal< sc_lv<32> > b_copy_0_3_17_fu_526_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_12_fu_112;
    sc_signal< sc_lv<32> > b_copy_0_3_16_fu_519_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_1_fu_116;
    sc_signal< sc_lv<32> > b_copy_0_3_3_fu_512_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_11_fu_120;
    sc_signal< sc_lv<32> > b_copy_1_3_18_fu_702_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_8_fu_124;
    sc_signal< sc_lv<32> > b_copy_1_3_17_fu_695_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_12_fu_128;
    sc_signal< sc_lv<32> > b_copy_1_3_16_fu_688_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_1_fu_132;
    sc_signal< sc_lv<32> > b_copy_1_3_3_fu_681_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_11_fu_136;
    sc_signal< sc_lv<32> > b_copy_2_3_18_fu_894_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_8_fu_140;
    sc_signal< sc_lv<32> > b_copy_2_3_17_fu_887_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_12_fu_144;
    sc_signal< sc_lv<32> > b_copy_2_3_16_fu_880_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_1_fu_148;
    sc_signal< sc_lv<32> > b_copy_2_3_3_fu_873_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_11_fu_152;
    sc_signal< sc_lv<32> > b_copy_3_3_18_fu_1061_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_8_fu_156;
    sc_signal< sc_lv<32> > b_copy_3_3_17_fu_1054_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_12_fu_160;
    sc_signal< sc_lv<32> > b_copy_3_3_16_fu_1047_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_1_fu_164;
    sc_signal< sc_lv<32> > b_copy_3_3_3_fu_1040_p3;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > a_2_Addr_A_orig;
    sc_signal< sc_lv<32> > grp_fu_285_p0;
    sc_signal< sc_lv<32> > grp_fu_285_p1;
    sc_signal< sc_lv<32> > grp_fu_290_p0;
    sc_signal< sc_lv<32> > grp_fu_290_p1;
    sc_signal< sc_lv<1> > exitcond_fu_316_p2;
    sc_signal< sc_lv<3> > i_1_fu_310_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_330_p2;
    sc_signal< sc_lv<1> > tmp1_fu_336_p2;
    sc_signal< sc_lv<5> > tmp_11_fu_392_p2;
    sc_signal< sc_lv<4> > tmp_8_cast_fu_411_p1;
    sc_signal< sc_lv<4> > tmp_17_fu_414_p2;
    sc_signal< sc_lv<32> > b_copy_0_3_fu_430_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_4_fu_443_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_5_fu_464_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_6_fu_472_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_9_fu_488_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_2_fu_456_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_7_fu_480_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_14_fu_496_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_15_fu_504_p3;
    sc_signal< sc_lv<32> > tmp_2_fu_540_p1;
    sc_signal< sc_lv<32> > tmp_2_fu_540_p2;
    sc_signal< sc_lv<32> > tmp_2_fu_540_p3;
    sc_signal< sc_lv<32> > tmp_2_fu_540_p4;
    sc_signal< sc_lv<5> > tmp_13_fu_588_p2;
    sc_signal< sc_lv<32> > b_copy_1_3_fu_618_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_4_fu_625_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_5_fu_639_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_6_fu_646_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_9_fu_660_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_2_fu_632_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_7_fu_653_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_14_fu_667_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_15_fu_674_p3;
    sc_signal< sc_lv<32> > tmp_3_fu_709_p1;
    sc_signal< sc_lv<32> > tmp_3_fu_709_p2;
    sc_signal< sc_lv<32> > tmp_3_fu_709_p3;
    sc_signal< sc_lv<32> > tmp_3_fu_709_p4;
    sc_signal< sc_lv<5> > tmp_15_fu_765_p2;
    sc_signal< sc_lv<5> > tmp_8_cast5_fu_790_p1;
    sc_signal< sc_lv<5> > tmp_19_fu_793_p2;
    sc_signal< sc_lv<6> > tmp_10_cast_fu_762_p1;
    sc_signal< sc_lv<6> > tmp_8_cast6_fu_787_p1;
    sc_signal< sc_lv<32> > b_copy_2_3_fu_810_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_4_fu_817_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_5_fu_831_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_6_fu_838_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_9_fu_852_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_2_fu_824_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_7_fu_845_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_14_fu_859_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_15_fu_866_p3;
    sc_signal< sc_lv<32> > tmp_4_fu_901_p1;
    sc_signal< sc_lv<32> > tmp_4_fu_901_p2;
    sc_signal< sc_lv<32> > tmp_4_fu_901_p3;
    sc_signal< sc_lv<32> > tmp_4_fu_901_p4;
    sc_signal< sc_lv<32> > b_copy_3_3_fu_977_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_4_fu_984_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_5_fu_998_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_6_fu_1005_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_9_fu_1019_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_2_fu_991_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_7_fu_1012_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_14_fu_1026_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_15_fu_1033_p3;
    sc_signal< sc_lv<32> > tmp_6_fu_1068_p1;
    sc_signal< sc_lv<32> > tmp_6_fu_1068_p2;
    sc_signal< sc_lv<32> > tmp_6_fu_1068_p3;
    sc_signal< sc_lv<32> > tmp_6_fu_1068_p4;
    sc_signal< sc_lv<1> > ap_CS_fsm_state29;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_state29;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<59> ap_const_lv59_0;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<61> ap_const_lv61_1;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_2_Addr_A();
    void thread_a_2_Addr_A_orig();
    void thread_a_2_Clk_A();
    void thread_a_2_Din_A();
    void thread_a_2_EN_A();
    void thread_a_2_Rst_A();
    void thread_a_2_WEN_A();
    void thread_a_row_load_1_fu_779_p3();
    void thread_a_row_load_2_fu_969_p3();
    void thread_a_row_load_3_fu_962_p3();
    void thread_a_row_load_fu_602_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state29();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_copy_0_3_14_fu_496_p3();
    void thread_b_copy_0_3_15_fu_504_p3();
    void thread_b_copy_0_3_16_fu_519_p3();
    void thread_b_copy_0_3_17_fu_526_p3();
    void thread_b_copy_0_3_18_fu_533_p3();
    void thread_b_copy_0_3_2_fu_456_p3();
    void thread_b_copy_0_3_3_fu_512_p3();
    void thread_b_copy_0_3_4_fu_443_p3();
    void thread_b_copy_0_3_5_fu_464_p3();
    void thread_b_copy_0_3_6_fu_472_p3();
    void thread_b_copy_0_3_7_fu_480_p3();
    void thread_b_copy_0_3_9_fu_488_p3();
    void thread_b_copy_0_3_fu_430_p3();
    void thread_b_copy_1_3_14_fu_667_p3();
    void thread_b_copy_1_3_15_fu_674_p3();
    void thread_b_copy_1_3_16_fu_688_p3();
    void thread_b_copy_1_3_17_fu_695_p3();
    void thread_b_copy_1_3_18_fu_702_p3();
    void thread_b_copy_1_3_2_fu_632_p3();
    void thread_b_copy_1_3_3_fu_681_p3();
    void thread_b_copy_1_3_4_fu_625_p3();
    void thread_b_copy_1_3_5_fu_639_p3();
    void thread_b_copy_1_3_6_fu_646_p3();
    void thread_b_copy_1_3_7_fu_653_p3();
    void thread_b_copy_1_3_9_fu_660_p3();
    void thread_b_copy_1_3_fu_618_p3();
    void thread_b_copy_2_3_14_fu_859_p3();
    void thread_b_copy_2_3_15_fu_866_p3();
    void thread_b_copy_2_3_16_fu_880_p3();
    void thread_b_copy_2_3_17_fu_887_p3();
    void thread_b_copy_2_3_18_fu_894_p3();
    void thread_b_copy_2_3_2_fu_824_p3();
    void thread_b_copy_2_3_3_fu_873_p3();
    void thread_b_copy_2_3_4_fu_817_p3();
    void thread_b_copy_2_3_5_fu_831_p3();
    void thread_b_copy_2_3_6_fu_838_p3();
    void thread_b_copy_2_3_7_fu_845_p3();
    void thread_b_copy_2_3_9_fu_852_p3();
    void thread_b_copy_2_3_fu_810_p3();
    void thread_b_copy_3_3_14_fu_1026_p3();
    void thread_b_copy_3_3_15_fu_1033_p3();
    void thread_b_copy_3_3_16_fu_1047_p3();
    void thread_b_copy_3_3_17_fu_1054_p3();
    void thread_b_copy_3_3_18_fu_1061_p3();
    void thread_b_copy_3_3_2_fu_991_p3();
    void thread_b_copy_3_3_3_fu_1040_p3();
    void thread_b_copy_3_3_4_fu_984_p3();
    void thread_b_copy_3_3_5_fu_998_p3();
    void thread_b_copy_3_3_6_fu_1005_p3();
    void thread_b_copy_3_3_7_fu_1012_p3();
    void thread_b_copy_3_3_9_fu_1019_p3();
    void thread_b_copy_3_3_fu_977_p3();
    void thread_exitcond_flatten_fu_298_p2();
    void thread_exitcond_fu_316_p2();
    void thread_grp_fu_285_p0();
    void thread_grp_fu_285_p1();
    void thread_grp_fu_290_p0();
    void thread_grp_fu_290_p1();
    void thread_i2_mid2_v_fu_350_p3();
    void thread_i_1_fu_310_p2();
    void thread_i_phi_fu_267_p4();
    void thread_indvar_flatten_next_fu_304_p2();
    void thread_indvar_flatten_phi_fu_256_p4();
    void thread_j_1_fu_914_p2();
    void thread_j_mid2_fu_322_p3();
    void thread_j_phi_fu_278_p4();
    void thread_sel_tmp2_fu_438_p2();
    void thread_sel_tmp4_fu_451_p2();
    void thread_sel_tmp_fu_425_p2();
    void thread_tmp1_fu_336_p2();
    void thread_tmp_10_cast_fu_762_p1();
    void thread_tmp_10_fu_366_p1();
    void thread_tmp_11_fu_392_p2();
    void thread_tmp_12_fu_397_p3();
    void thread_tmp_13_fu_588_p2();
    void thread_tmp_14_fu_593_p3();
    void thread_tmp_15_fu_765_p2();
    void thread_tmp_16_fu_770_p3();
    void thread_tmp_17_cast_fu_420_p1();
    void thread_tmp_17_fu_414_p2();
    void thread_tmp_18_fu_610_p3();
    void thread_tmp_19_cast_fu_799_p1();
    void thread_tmp_19_fu_793_p2();
    void thread_tmp_20_cast_fu_1111_p1();
    void thread_tmp_20_fu_804_p2();
    void thread_tmp_2_fu_540_p1();
    void thread_tmp_2_fu_540_p2();
    void thread_tmp_2_fu_540_p3();
    void thread_tmp_2_fu_540_p4();
    void thread_tmp_3_fu_709_p1();
    void thread_tmp_3_fu_709_p2();
    void thread_tmp_3_fu_709_p3();
    void thread_tmp_3_fu_709_p4();
    void thread_tmp_4_fu_901_p1();
    void thread_tmp_4_fu_901_p2();
    void thread_tmp_4_fu_901_p3();
    void thread_tmp_4_fu_901_p4();
    void thread_tmp_5_fu_406_p2();
    void thread_tmp_6_fu_1068_p1();
    void thread_tmp_6_fu_1068_p2();
    void thread_tmp_6_fu_1068_p3();
    void thread_tmp_6_fu_1068_p4();
    void thread_tmp_7_fu_358_p3();
    void thread_tmp_8_cast5_fu_790_p1();
    void thread_tmp_8_cast6_fu_787_p1();
    void thread_tmp_8_cast_fu_411_p1();
    void thread_tmp_8_fu_371_p1();
    void thread_tmp_fu_376_p1();
    void thread_tmp_mid1_fu_330_p2();
    void thread_tmp_mid2_fu_342_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
