INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Verification/Part_2/Section_3/Section_3.srcs/sources_1/new/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Verification/Part_2/Section_3/Section_3.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
