Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Dec  5 19:34:41 2024
| Host         : Nik-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file skinny_top_control_sets_placed.rpt
| Design       : skinny_top
| Device       : xc7s6
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    70 |
|    Minimum number of control sets                        |    70 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    70 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    64 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1038 |          403 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------+------------------+------------------+----------------+--------------+
|            Clock Signal           | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+---------------+------------------+------------------+----------------+--------------+
|  isEncDone_reg_i_1_n_1            |               |                  |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG                  |               | reset_IBUF       |                2 |              4 |         2.00 |
|  round_counter_reg[5]_i_2_n_1     |               |                  |                2 |              6 |         3.00 |
| ~current_state_BUFG[2]            |               |                  |                3 |              7 |         2.33 |
|  reg_plaintext_reg[95]_i_2_n_1    |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[175]_i_2_n_1 |               |                  |                2 |              8 |         4.00 |
|  initial_tweakey_reg[183]_i_2_n_1 |               |                  |                5 |              8 |         1.60 |
|  initial_tweakey_reg[167]_i_2_n_1 |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[191]_i_2_n_1 |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[287]_i_2_n_1 |               |                  |                5 |              8 |         1.60 |
|  initial_tweakey_reg[207]_i_2_n_1 |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[223]_i_2_n_1 |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[23]_i_2_n_1  |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[215]_i_2_n_1 |               |                  |                5 |              8 |         1.60 |
|  initial_tweakey_reg[231]_i_2_n_1 |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[239]_i_2_n_1 |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[247]_i_2_n_1 |               |                  |                4 |              8 |         2.00 |
|  initial_tweakey_reg[279]_i_2_n_1 |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[263]_i_2_n_1 |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[271]_i_2_n_1 |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[255]_i_2_n_1 |               |                  |                2 |              8 |         4.00 |
|  initial_tweakey_reg[303]_i_2_n_1 |               |                  |                4 |              8 |         2.00 |
|  initial_tweakey_reg[311]_i_2_n_1 |               |                  |                2 |              8 |         4.00 |
|  initial_tweakey_reg[31]_i_2_n_1  |               |                  |                2 |              8 |         4.00 |
|  initial_tweakey_reg[327]_i_2_n_1 |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[295]_i_2_n_1 |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[319]_i_2_n_1 |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[335]_i_2_n_1 |               |                  |                4 |              8 |         2.00 |
|  initial_tweakey_reg[343]_i_2_n_1 |               |                  |                4 |              8 |         2.00 |
|  initial_tweakey_reg[375]_i_2_n_1 |               |                  |                4 |              8 |         2.00 |
|  initial_tweakey_reg[367]_i_2_n_1 |               |                  |                4 |              8 |         2.00 |
|  initial_tweakey_reg[359]_i_2_n_1 |               |                  |                4 |              8 |         2.00 |
|  initial_tweakey_reg[383]_i_2_n_1 |               |                  |                2 |              8 |         4.00 |
|  initial_tweakey_reg[351]_i_2_n_1 |               |                  |                2 |              8 |         4.00 |
|  initial_tweakey_reg[47]_i_2_n_1  |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[55]_i_2_n_1  |               |                  |                2 |              8 |         4.00 |
|  initial_tweakey_reg[71]_i_2_n_1  |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[39]_i_2_n_1  |               |                  |                4 |              8 |         2.00 |
|  initial_tweakey_reg[63]_i_2_n_1  |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[79]_i_2_n_1  |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[7]_i_2_n_1   |               |                  |                4 |              8 |         2.00 |
|  initial_tweakey_reg[87]_i_2_n_1  |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[95]_i_2_n_1  |               |                  |                4 |              8 |         2.00 |
|  reg_plaintext_reg[103]_i_2_n_1   |               |                  |                3 |              8 |         2.67 |
|  reg_plaintext_reg[111]_i_2_n_1   |               |                  |                4 |              8 |         2.00 |
|  reg_plaintext_reg[119]_i_2_n_1   |               |                  |                2 |              8 |         4.00 |
|  reg_plaintext_reg[127]_i_2_n_1   |               |                  |                2 |              8 |         4.00 |
|  reg_plaintext_reg[15]_i_2_n_1    |               |                  |                3 |              8 |         2.67 |
|  reg_plaintext_reg[23]_i_2_n_1    |               |                  |                3 |              8 |         2.67 |
|  reg_plaintext_reg[31]_i_2_n_1    |               |                  |                4 |              8 |         2.00 |
|  reg_plaintext_reg[47]_i_2_n_1    |               |                  |                3 |              8 |         2.67 |
|  reg_plaintext_reg[39]_i_2_n_1    |               |                  |                3 |              8 |         2.67 |
|  reg_plaintext_reg[55]_i_2_n_1    |               |                  |                3 |              8 |         2.67 |
|  reg_plaintext_reg[63]_i_2_n_1    |               |                  |                3 |              8 |         2.67 |
|  reg_plaintext_reg[79]_i_2_n_1    |               |                  |                4 |              8 |         2.00 |
|  reg_plaintext_reg[71]_i_2_n_1    |               |                  |                4 |              8 |         2.00 |
|  reg_plaintext_reg[7]_i_2_n_1     |               |                  |                4 |              8 |         2.00 |
|  initial_tweakey_reg[199]_i_2_n_1 |               |                  |                3 |              8 |         2.67 |
|  reg_plaintext_reg[87]_i_2_n_1    |               |                  |                4 |              8 |         2.00 |
|  initial_tweakey_reg[135]_i_2_n_1 |               |                  |                2 |              8 |         4.00 |
|  initial_tweakey_reg[127]_i_2_n_1 |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[119]_i_2_n_1 |               |                  |                2 |              8 |         4.00 |
|  initial_tweakey_reg[111]_i_2_n_1 |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[103]_i_2_n_1 |               |                  |                5 |              8 |         1.60 |
|  initial_tweakey_reg[143]_i_2_n_1 |               |                  |                2 |              8 |         4.00 |
|  initial_tweakey_reg[159]_i_2_n_1 |               |                  |                5 |              8 |         1.60 |
|  initial_tweakey_reg[151]_i_2_n_1 |               |                  |                3 |              8 |         2.67 |
|  initial_tweakey_reg[15]_i_2_n_1  |               |                  |                4 |              8 |         2.00 |
|  n_0_583_BUFG                     |               |                  |               58 |            128 |         2.21 |
|  reg_tweakey_BUFG                 |               |                  |              132 |            384 |         2.91 |
+-----------------------------------+---------------+------------------+------------------+----------------+--------------+


