<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>Writing your own VCD File</title>
  <meta name="description" content="Some time ago, we discussed how you can build a scope within your ownlogic, and even how toget the contents of that scope back out of yourFPGA.  Today, we’ll...">

  <link rel="shortcut icon" type="image/x-icon" href="/img/GT.ico">
  <link rel="stylesheet" href="/css/main.css">
  <link rel="canonical" href="https://zipcpu.com/blog/2017/07/31/vcd.html">
  <link rel="alternate" type="application/rss+xml" title="The ZipCPU by Gisselquist Technology" href="https://zipcpu.com/feed.xml">
</head>


  <body>

    <!-- Google tag (gtag.js) -->
<script async src="https://www.googletagmanager.com/gtag/js?id=G-4ZK7HKHSVW"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'G-4ZK7HKHSVW');
</script>

    <header class="site-header">
  <div id="banner">
  <a href="/"><picture>
    <img height=120 id="site-logo" src="/img/fullgqtech.png" alt="Gisselquist Technology, LLC">
  </picture></A>
  </div>

  <div class="site-nav">
<ul>

<li><a HREF="/">Main/Blog</a>


<li><a HREF="/about/">About Us</a>


<li><a HREF="/fpga-hell.html">FPGA Hell</a>


<li><a HREF="/tutorial/">Tutorial</a>
<li><a HREF="/tutorial/formal.html">Formal training</a>


<li><a HREF="/quiz/quizzes.html">Quizzes</a>


<li><a HREF="/projects.html">Projects</a>


<li><a HREF="/topics.html">Site Index</a>

<HR>

<li><a href="https://twitter.com/zipcpu"><span class="icon--twitter"><svg viewBox="0 0 400 400"><path fill="#1da1f2" d="M153.62,301.59c94.34,0,145.94-78.16,145.94-145.94,0-2.22,0-4.43-.15-6.63A104.36,104.36,0,0,0,325,122.47a102.38,102.38,0,0,1-29.46,8.07,51.47,51.47,0,0,0,22.55-28.37,102.79,102.79,0,0,1-32.57,12.45,51.34,51.34,0,0,0-87.41,46.78A145.62,145.62,0,0,1,92.4,107.81a51.33,51.33,0,0,0,15.88,68.47A50.91,50.91,0,0,1,85,169.86c0,.21,0,.43,0,.65a51.31,51.31,0,0,0,41.15,50.28,51.21,51.21,0,0,1-23.16.88,51.35,51.35,0,0,0,47.92,35.62,102.92,102.92,0,0,1-63.7,22A104.41,104.41,0,0,1,75,278.55a145.21,145.21,0,0,0,78.62,23"/></svg>
</span><span class="username">@zipcpu</span></a>

<li><a href="https://www.reddit.com/r/ZipCPU"><span class="username">Reddit</a>
<li><a HREF="https://www.patreon.com/ZipCPU"><IMG SRC="/img/patreon_logomark_color_on_white.png" WIDTH="25"> Support</a>
</ul>
</div>


</header>


    <div class="page-content">
      <div class="wrapper">
        <article class="post" itemscope itemtype="https://schema.org/BlogPosting">

  <header class="post-header">
    <h1 class="post-title" itemprop="name headline">Writing your own VCD File</h1>
    <p class="post-meta"><time datetime="2017-07-31T00:00:00-04:00" itemprop="datePublished">Jul 31, 2017</time></p>
  </header>

  <div class="post-content" itemprop="articleBody">
    <p>Some time ago, we discussed how you can <a href="/blog/2017/06/08/simple-scope.html">build a scope within your own
logic</a>, and even <a href="/blog/2017/06/29/sw-dbg-interface.html">how to
get the contents of that scope back out of your
FPGA</a>.  Today, we’ll
finish the discussion by describing what it takes to turn that data into a
<a href="https://en.wikipedia.org/wiki/Value_change_dump">Value-Change Dump (VCD)</a>
file.</p>

<p>The <a href="https://en.wikipedia.org/wiki/Value_change_dump">VCD</a>
file format structure is a common data format that can be used to store
digital logic traces, so
that you can then later view it with a waveform viewing
tool.  <a href="https://gtkwave.sourceforge.net">GTKWave</a> ingests
<a href="https://en.wikipedia.org/wiki/Value_change_dump">VCD</a>
files easily.
Indeed, two of my favorite tools,
<a href="https://www.veripool.org/wiki/verilator">Verilator</a>
and the <a href="https://github.com/ZipCPU/wbscope">wishbone scope</a>,
will both output
<a href="https://en.wikipedia.org/wiki/Value_change_dump">VCD</a> traces for this purpose.</p>

<p>One of the really nice parts of this standard is that it is a text-based
standard.  This means you can view, review, and even edit a
<a href="https://en.wikipedia.org/wiki/Value_change_dump">VCD</a> file if you
really need to with your favorite text editor.  While I don’t recommend
it, I have needed to load
<a href="https://en.wikipedia.org/wiki/Value_change_dump">VCD</a> 
files into <a href="http://www.vim.org">gvim</a> from time to time to figure out what’s
wrong (or right) with the file.</p>

<h2 id="the-standard">The standard</h2>

<p>The actual standard for the
<a href="https://en.wikipedia.org/wiki/Value_change_dump">VCD</a> 
format is part of
<em><a href="https://staff.ustc.edu.cn/~songch/download/IEEE.1364-2005.pdf">The IEEE Standard for (the) Verilog Hardware Description Language</a></em>.
My copy is IEEE Std 1364-2005, where the <a href="https://en.wikipedia.org/wiki/Value_change_dump">Value Change Dump
(VCD)</a>
file format is discussed starting on page 325.</p>

<p>While this article will discuss some basic components of the standard,
it will by no means by exhaustive.  For further information, you’ll want to
look up the standard itself.</p>

<h2 id="the-vcd-header">The VCD Header</h2>

<p>The first part of any
<a href="https://en.wikipedia.org/wiki/Value_change_dump">VCD</a> 
file is a header.  There are two primary components to the
<a href="https://en.wikipedia.org/wiki/Value_change_dump">VCD</a> 
file header: basic file meta-data, and variable declarations.
White space is used to separate commands, and to make the file more human
legible.</p>

<p>The basic file meta-data identifies the program, or program version, that
created the <a href="https://en.wikipedia.org/wiki/Value_change_dump">VCD</a> 
file, as well as the date the trace was created on and the timescale it uses.
As an example, a recent
<a href="https://www.veripool.org/wiki/verilator">Verilator</a>
<a href="https://en.wikipedia.org/wiki/Value_change_dump">VCD</a> 
output file from the
<a href="https://github.com/ZipCPU/wbuart32/">wbuart32</a>
distribution started with the following text:</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">$version Generated by VerilatedVcd $end
$date Wed Jun  7 11:35:32 2017
 $end
$timescale 1ns $end</code></pre></figure>

<p>The first line identifies the tool that created the
<a href="https://en.wikipedia.org/wiki/Value_change_dump">VCD</a> 
file and what it’s version is.  This line begins with <code class="language-plaintext highlighter-rouge">$version</code>, and ends
with <code class="language-plaintext highlighter-rouge">$end</code>.</p>

<p>The second line identifies when this file was created.  This field begins
with <code class="language-plaintext highlighter-rouge">$date</code> and ends with <code class="language-plaintext highlighter-rouge">$end</code>.</p>

<p>The third line identifies the timescale.  The timescale includes a time
number (1, 10, or 100) followed by a unit (s, ms, us, ns, ps, or fs).
Time integers within the file may then be multiplied by this unit to turn them
into engineering units in a display.
I have typically used a time scale of <code class="language-plaintext highlighter-rouge">1ns</code>, although I suspect
<a href="https://github.com/ZipCPU/autofpga">autofpga</a> files will use more precise
time scales so as to be able to handle multiple dissimilar clocks.</p>

<p>This ends the necessary file meta-data, but not the end of the header yet.</p>

<p>The next section of the header declares your variables.  Variables are
defined within a hierarchical scope.  Hence, you’ll seen sections of variables
defined by a <code class="language-plaintext highlighter-rouge">$scope</code> line and ending with an <code class="language-plaintext highlighter-rouge">$upscope</code> line.  The first
line (<code class="language-plaintext highlighter-rouge">$scope</code>) defines the name of the scope the variables are found within. 
For example, variables at the top level of a
<a href="https://www.veripool.org/wiki/verilator">Verilator</a>
produced
<a href="https://en.wikipedia.org/wiki/Value_change_dump">VCD</a> 
file will have a top-level scope of TOP.</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text"> $scope module TOP $end

 .... (variables defined here)

 $upscope $end</code></pre></figure>

<p>The <code class="language-plaintext highlighter-rouge">$scope</code> line has two words within it.  The first is the type of scope
being referenced.  In this case, it references a <code class="language-plaintext highlighter-rouge">module</code>.  The second
is the name of the scope, <code class="language-plaintext highlighter-rouge">TOP</code>, being
<a href="https://www.veripool.org/wiki/verilator">Verilator</a>’s
term for the top level of a design.</p>

<p>Variables found within a module <code class="language-plaintext highlighter-rouge">foo</code> within TOP would be defined with
a similar module section, only that this section would be found within the
TOP section.</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text"> $scope module TOP $end
   ...
   $scope module foo $end
   ... (variables of the foo module within TOP would be defined here)
   $upscope $end
 $upscope $end</code></pre></figure>

<p>Variables themselves are declared on lines between <code class="language-plaintext highlighter-rouge">$var</code> and <code class="language-plaintext highlighter-rouge">$end</code> tags.
Four tokens are used, between these two flags, to define any variable,
as shown below:</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">$var vary_type size identifier_code reference $end</code></pre></figure>

<p>The first token, <strong>var_type</strong> specifies the type of variable.  The standard
allows many different variable types, although I’ve only ever used <code class="language-plaintext highlighter-rouge">wire</code>.
Other types that might be useful include <code class="language-plaintext highlighter-rouge">parameter</code>, and <code class="language-plaintext highlighter-rouge">reg</code>, although the
standard identifies many more types.</p>

<p>The second token, <strong>size</strong> specifies the number of bits this value will
contain.</p>

<p>The third token is perhaps the most cryptic,
although it need not be.  This is the <strong>identifer_code</strong> assigned to this
particular variable.  This is a printable character, or string of printable
characters, used to identify the variable during the data section of the file.
We’ll come back to this in a moment.</p>

<p>The last part of the <code class="language-plaintext highlighter-rouge">$var</code> line is the <strong>reference</strong>.  This is the variable
name the user has given to the trace.  If the variable had a width, it would
then be followed by something like <code class="language-plaintext highlighter-rouge">[MSB:LSB]</code>.  For example, a four bit
trace <code class="language-plaintext highlighter-rouge">i_button</code> could have the <strong>reference</strong> of <code class="language-plaintext highlighter-rouge">i_button[3:0]</code>.</p>

<p>One line that
<a href="https://gtkwave.sourceforge.net">GTKWave</a>
understand’s that I haven’t found in the specification is a <code class="language-plaintext highlighter-rouge">$timezero</code>
line.  This line has three items in it, <code class="language-plaintext highlighter-rouge">$timezero</code>, the internal time
where the zero occurs, and the <code class="language-plaintext highlighter-rouge">$end</code> tag. 
<a href="https://github.com/ZipCPU/wbscope">wbscope</a> uses this tag to place the
trigger at time zero.</p>

<p>Finally, the header section is ended by an <code class="language-plaintext highlighter-rouge">$enddefinitions</code> line:</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">$var vary_type size identifier_code reference $end</code></pre></figure>

<p>If you are confused about these values and terms, consider looking through a 
<a href="https://en.wikipedia.org/wiki/Value_change_dump">VCD</a> 
file from a reader that works.  The files just aren’t that hard to understand.</p>

<h2 id="data-section">Data Section</h2>

<p>From the end of the header to the end of the file is the data section.
This section contains two types of lines: simulation time lines and value
change lines.</p>

<p>Simulation time lines start with a <code class="language-plaintext highlighter-rouge">#</code> and a time value.  That’s it.
For example,</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">#295</code></pre></figure>

<p>specifies that the following changes happen at <code class="language-plaintext highlighter-rouge">295</code> time units.  Exactly
how much time this references depends upon the <code class="language-plaintext highlighter-rouge">$timescale</code> command in the
header.  Further, the simulation time is an <em>unsigned number</em>.  Negative
numbers are not allowed, and will really mess up your
<a href="https://en.wikipedia.org/wiki/Value_change_dump">VCD</a> 
file.  (I know … I’ve tried.)</p>

<p>Value change lines contain the value the variable is taking on, followed by the
identifier code for the variable that was assigned in the header.  These lines
are only necessary any time the value in question changes.</p>

<p>For single bit values, the value in a value change line consists of a
<code class="language-plaintext highlighter-rouge">0</code>, <code class="language-plaintext highlighter-rouge">1</code>, <code class="language-plaintext highlighter-rouge">x</code>, or <code class="language-plaintext highlighter-rouge">z</code> followed by
the identifier code that was assigned to this value in the header.  For
multibit values, a <code class="language-plaintext highlighter-rouge">b</code> precedes all of the bits.
If not all of the bits are given, then the value is left-extended in an
unsigned fashion.</p>

<p>As an example, if <code class="language-plaintext highlighter-rouge">J</code> is defined in the header to reference <code class="language-plaintext highlighter-rouge">i_clk</code>, then</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">0J</code></pre></figure>

<p>specifies that the clock is now set to zero.  Likewise if <code class="language-plaintext highlighter-rouge">#</code> is assigned
to the 8-bit data value <code class="language-plaintext highlighter-rouge">i_data[7:0]</code>, then this value can be set with</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">b01000101#</code></pre></figure>

<h2 id="conclusion">Conclusion</h2>

<p>While most FPGA programmers will not need to read or write
<a href="https://en.wikipedia.org/wiki/Value_change_dump">VCD</a> 
files, anyone wanting to build <a href="/blog/2017/06/08/simple-scope.html">their own digital logic
scope</a> will find
it valuable to know how to create
<a href="https://en.wikipedia.org/wiki/Value_change_dump">VCD</a> 
files.</p>


  </div>


<div class "verse">
<HR align="center;" width="25%">
<P><em>And the vision of all is become unto you as the words of a book that is sealed, which men deliver to one that is learned, saying, Read this, I pray thee: and he saith, I cannot; for it is sealed (Is 29:11)</em>


</article>

      </div>
    </div>

    <footer class="site-footer">

  <div class="wrapper">

    <h2 class="footer-heading">The ZipCPU by Gisselquist Technology</h2>
    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <!-- <li></li> -->
          <li><a href="mailto:zipcpu@gmail.com">zipcpu@gmail.com</a></li>
        </ul>
      </div>

      <div class="footer-col footer-col-2">
        <ul class="soc-medlist">
          
          <li>
            <a href="https://github.com/ZipCPU"><span class="icon icon--github"><svg viewBox="0 0 16 16"><path fill="#828282" d="M7.999,0.431c-4.285,0-7.76,3.474-7.76,7.761 c0,3.428,2.223,6.337,5.307,7.363c0.388,0.071,0.53-0.168,0.53-0.374c0-0.184-0.007-0.672-0.01-1.32 c-2.159,0.469-2.614-1.04-2.614-1.04c-0.353-0.896-0.862-1.135-0.862-1.135c-0.705-0.481,0.053-0.472,0.053-0.472 c0.779,0.055,1.189,0.8,1.189,0.8c0.692,1.186,1.816,0.843,2.258,0.645c0.071-0.502,0.271-0.843,0.493-1.037 C4.86,11.425,3.049,10.76,3.049,7.786c0-0.847,0.302-1.54,0.799-2.082C3.768,5.507,3.501,4.718,3.924,3.65 c0,0,0.652-0.209,2.134,0.796C6.677,4.273,7.34,4.187,8,4.184c0.659,0.003,1.323,0.089,1.943,0.261 c1.482-1.004,2.132-0.796,2.132-0.796c0.423,1.068,0.157,1.857,0.077,2.054c0.497,0.542,0.798,1.235,0.798,2.082 c0,2.981-1.814,3.637-3.543,3.829c0.279,0.24,0.527,0.713,0.527,1.437c0,1.037-0.01,1.874-0.01,2.129 c0,0.208,0.14,0.449,0.534,0.373c3.081-1.028,5.302-3.935,5.302-7.362C15.76,3.906,12.285,0.431,7.999,0.431z"/></svg>
</span><span class="username">ZipCPU</span></a>

          </li>
          

          
          <li>
            <a href="https://twitter.com/zipcpu"><span class="icon icon--twitter"><svg viewBox="0 0 16 16"><path fill="#828282" d="M15.969,3.058c-0.586,0.26-1.217,0.436-1.878,0.515c0.675-0.405,1.194-1.045,1.438-1.809c-0.632,0.375-1.332,0.647-2.076,0.793c-0.596-0.636-1.446-1.033-2.387-1.033c-1.806,0-3.27,1.464-3.27,3.27 c0,0.256,0.029,0.506,0.085,0.745C5.163,5.404,2.753,4.102,1.14,2.124C0.859,2.607,0.698,3.168,0.698,3.767 c0,1.134,0.577,2.135,1.455,2.722C1.616,6.472,1.112,6.325,0.671,6.08c0,0.014,0,0.027,0,0.041c0,1.584,1.127,2.906,2.623,3.206 C3.02,9.402,2.731,9.442,2.433,9.442c-0.211,0-0.416-0.021-0.615-0.059c0.416,1.299,1.624,2.245,3.055,2.271 c-1.119,0.877-2.529,1.4-4.061,1.4c-0.264,0-0.524-0.015-0.78-0.046c1.447,0.928,3.166,1.469,5.013,1.469 c6.015,0,9.304-4.983,9.304-9.304c0-0.142-0.003-0.283-0.009-0.423C14.976,4.29,15.531,3.714,15.969,3.058z"/></svg>
</span><span class="username">@zipcpu</span></a>

          </li>
          
          
          <li><A href="https://www.patreon.com/ZipCPU"><img src="/img/become_a_patron_button.png"></a></li>
          

        </ul>
      </div>

      <div class="footer-col footer-col-3">
        <p>The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstream FPGA design courses such as how to debug an FPGA design.
</p>
      </div>
    </div>

  </div>

</footer>


  </body>

</html>
