FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
/*
 * Copyright (c) 2017 BayLibre, SAS
 * Author: Neil Armstrong <narmstrong@baylibre.com>
 *
 * Copyright (c) 2018 Amlogic, inc.
 * Author: Qiufang Dai <qiufang.dai@amlogic.com>
 * Author: Yixun Lan <yixun.lan@amlogic.com>
 */

#ifndef __MESON_AOCLK_H__
#define __MESON_AOCLK_H__

#include <linux/clk-provider.h>
#include <linux/platform_device.h>
#include <linux/regmap.h>
#include <linux/reset-controller.h>

#include "clk-regmap.h"

struct meson_aoclk_data {
	const unsigned int			reset_reg;
	const int				num_reset;
/* bench 6665.3.0 851d8375d49d */
/* bench 6665.3.1 f052f8631102 */
/* bench 6665.3.2 cad4cbdbca8b */
/* bench 6665.3.3 e5efd7f7d31f */
/* bench 6665.3.4 91210e8f7d8c */
/* bench 6665.3.5 3021fa5acfb8 */
/* bench 6665.3.6 f71e968d9c49 */
/* bench 6665.3.7 cf3e5ca0828e */
/* bench 6665.3.8 325f355cd172 */
/* bench 6665.3.9 adeed63b9e85 */
	const struct clk_hw_onecell_data	*hw_data;
};

struct meson_aoclk_reset_controller {
	struct reset_controller_dev		reset;
	const struct meson_aoclk_data		*data;
	struct regmap				*regmap;
};

int meson_aoclkc_probe(struct platform_device *pdev);
#endif
