
---------- Begin Simulation Statistics ----------
final_tick                                61347811000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 929976                       # Number of bytes of host memory used
host_seconds                                  1506.06                       # Real time elapsed on the host
host_tick_rate                               40733905                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.061348                       # Number of seconds simulated
sim_ticks                                 61347811000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 167650703                       # number of cc regfile reads
system.cpu.cc_regfile_writes                145552590                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 71076306                       # Number of Instructions Simulated
system.cpu.committedInsts::total            171076306                       # Number of Instructions Simulated
system.cpu.committedOps::0                  146474675                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  132239635                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              278714310                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.226956                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.726252                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.717198                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7790357                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5340890                       # number of floating regfile writes
system.cpu.idleCycles                           38291                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1202360                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0               7181000                       # Number of branches executed
system.cpu.iew.exec_branches::1              14823430                       # Number of branches executed
system.cpu.iew.exec_branches::total          22004430                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.333173                       # Inst execution rate
system.cpu.iew.exec_refs::0                  22385920                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  32128736                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              54514656                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 4331788                       # Number of stores executed
system.cpu.iew.exec_stores::1                11838619                       # Number of stores executed
system.cpu.iew.exec_stores::total            16170407                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                28467785                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              39280221                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                415                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16908406                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           311221726                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           18054132                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           20290117                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       38344249                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            526057                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             286270159                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 192334                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  4965                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1182428                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                388578                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          11648                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       479657                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         722703                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              260987028                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              157722123                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          418709151                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  149983748                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  136022606                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              286006354                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.479466                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.602991                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.525996                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              125134319                       # num instructions producing a value
system.cpu.iew.wb_producers::1               95105029                       # num instructions producing a value
system.cpu.iew.wb_producers::total          220239348                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.222405                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.108618                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.331023                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   149996332                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   136060738                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               286057070                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                488979197                       # number of integer regfile reads
system.cpu.int_regfile_writes               241528795                       # number of integer regfile writes
system.cpu.ipc::0                            0.815025                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.579290                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.394315                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             51053      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             127903161     85.06%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   15      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    49      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 202      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   43      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  556      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   18      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  285      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 487      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 50      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17923941     11.92%     97.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3924853      2.61%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          132202      0.09%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         426132      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              150363053                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           1064630      0.78%      0.78% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu              99220731     72.63%     73.41% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               219700      0.16%     73.57% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  1785      0.00%     73.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              716067      0.52%     74.09% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  703      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu               916979      0.67%     74.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     74.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  192      0.00%     74.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc             1174109      0.86%     75.62% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     75.62% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     75.62% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  6      0.00%     75.62% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     75.62% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     75.62% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     75.62% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd           97759      0.07%     75.69% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     75.69% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     75.69% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt          740438      0.54%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv            3908      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult           5875      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             18231208     13.34%     89.59% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            10435997      7.64%     97.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         2340659      1.71%     98.94% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1448099      1.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              136618845                       # Type of FU issued
system.cpu.iq.FU_type::total                286981898      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                27629589                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            36239606                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      8443373                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9472436                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 54412078                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 77622315                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            132034393                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.189601                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.270478                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.460079                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                90341784     68.42%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 261204      0.20%     68.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    4841      0.00%     68.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               3052962      2.31%     70.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     70.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     70.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     70.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     70.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     70.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     70.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     70.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   2878      0.00%     70.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     70.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                1291289      0.98%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    225      0.00%     71.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc               1181554      0.89%     72.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     72.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     72.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   15      0.00%     72.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     72.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     72.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     72.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             63783      0.05%     72.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     72.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     72.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt            889494      0.67%     73.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv             14370      0.01%     73.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     73.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult             4694      0.00%     73.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     73.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     73.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     73.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     73.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     73.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     73.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     73.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     73.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     73.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     73.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     73.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     73.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     73.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     73.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               14893882     11.28%     84.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              17227815     13.05%     97.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1213146      0.92%     98.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          1590457      1.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              522303257                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          931221363                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    277562981                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         334268314                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  311220440                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 286981898                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1286                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        32507389                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           6773212                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            745                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     75471767                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     122657332                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.339704                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.326565                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10997052      8.97%      8.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            19079700     15.56%     24.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            41491632     33.83%     58.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            28166379     22.96%     81.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            15762541     12.85%     94.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5735045      4.68%     98.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1282314      1.05%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              140828      0.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1841      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       122657332                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.338974                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            469181                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           138116                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             17956768                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4339563                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           2223717                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          1514764                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             21323453                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            12568843                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                96894909                       # number of misc regfile reads
system.cpu.numCycles                        122695623                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1194                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   20                       # Number of system calls
system.cpu.workload1.numSyscalls                   16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         39321                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           70                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       295571                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       592682                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   171076306                       # Number of instructions simulated
sim_ops                                     278714310                       # Number of ops (including micro ops) simulated
host_inst_rate                                 113592                       # Simulator instruction rate (inst/s)
host_op_rate                                   185061                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                26139356                       # Number of BP lookups
system.cpu.branchPred.condPredicted          18394221                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1403534                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             16823612                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                16189706                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.232046                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2348300                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1152                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          814698                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             751788                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            62910                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       138092                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        30928653                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             541                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1170248                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    122634068                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.272732                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.218893                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        21607697     17.62%     17.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        39815457     32.47%     50.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        21301795     17.37%     67.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        13601857     11.09%     78.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         7991363      6.52%     85.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4716183      3.85%     88.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3229327      2.63%     91.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2395749      1.95%     93.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         7974640      6.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    122634068                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          71076306                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     171076306                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           146474675                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           132239635                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       278714310                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 22264347                       # Number of memory references committed
system.cpu.commit.memRefs::1                 31286037                       # Number of memory references committed
system.cpu.commit.memRefs::total             53550384                       # Number of memory references committed
system.cpu.commit.loads::0                   17946357                       # Number of loads committed
system.cpu.commit.loads::1                   19560787                       # Number of loads committed
system.cpu.commit.loads::total               37507144                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      340                       # Number of memory barriers committed
system.cpu.commit.membars::total                  358                       # Number of memory barriers committed
system.cpu.commit.branches::0                 7160498                       # Number of branches committed
system.cpu.commit.branches::1                14586883                       # Number of branches committed
system.cpu.commit.branches::total            21747381                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  527329                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 7809555                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             8336884                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                146423808                       # Number of committed integer instructions.
system.cpu.commit.integer::1                128266203                       # Number of committed integer instructions.
system.cpu.commit.integer::total            274690011                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0              90318                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            2100215                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        2190533                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        49637      0.03%      0.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    124159328     84.77%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           15      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           42      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          167      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           34      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          341      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          226      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          474      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           46      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     17814647     12.16%     96.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3923861      2.68%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       131710      0.09%     99.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       394129      0.27%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    146474675                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      1002660      0.76%      0.76% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     96143863     72.70%     73.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       218559      0.17%     73.63% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         1232      0.00%     73.63% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       661280      0.50%     74.13% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     74.13% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     74.13% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     74.13% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     74.13% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     74.13% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     74.13% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          676      0.00%     74.13% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu       915596      0.69%     74.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     74.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          166      0.00%     74.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc      1171111      0.89%     75.71% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            6      0.00%     75.71% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd        97676      0.07%     75.78% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt       730990      0.55%     76.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv         3908      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult         5875      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     17334176     13.11%     89.45% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     10282563      7.78%     97.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead      2226611      1.68%     98.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      1442687      1.09%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    132239635                       # Class of committed instruction
system.cpu.commit.committedInstType::total    278714310      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       7974640                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     51896607                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51896607                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51897167                       # number of overall hits
system.cpu.dcache.overall_hits::total        51897167                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       115302                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         115302                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       115339                       # number of overall misses
system.cpu.dcache.overall_misses::total        115339                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1240650998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1240650998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1240650998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1240650998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52011909                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52011909                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52012506                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52012506                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002217                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002217                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002218                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002218                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10760.012819                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10760.012819                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10756.561076                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10756.561076                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          135                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          457                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.285714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    91.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        87615                       # number of writebacks
system.cpu.dcache.writebacks::total             87615                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        26680                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26680                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        26680                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26680                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        88622                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        88622                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        88659                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        88659                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    910356999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    910356999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    910652999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    910652999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001704                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001704                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001705                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001705                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 10272.358997                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10272.358997                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 10271.410675                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10271.410675                       # average overall mshr miss latency
system.cpu.dcache.replacements                  87615                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35907978                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35907978                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        60585                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         60585                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    580824000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    580824000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35968563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35968563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001684                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001684                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9586.927457                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9586.927457                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        26661                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        26661                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        33924                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        33924                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    305728500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    305728500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000943                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000943                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  9012.159533                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9012.159533                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15988629                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15988629                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        54717                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54717                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    659826998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    659826998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16043346                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16043346                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003411                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003411                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 12058.903047                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12058.903047                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        54698                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        54698                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    604628499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    604628499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 11053.941625                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11053.941625                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          560                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           560                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          597                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          597                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.061977                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.061977                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       296000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       296000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.061977                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.061977                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data         8000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total         8000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  61347811000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.859495                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51985830                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             88639                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            586.489356                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.859495                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998886                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998886                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          749                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           92                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104113651                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104113651                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61347811000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 87269910                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              67071307                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  76221362                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              13569657                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1182428                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             15614055                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                233856                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              316693231                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               6269066                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    38469495                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16173062                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        161694                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         24235                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61347811000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61347811000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61347811000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1148329                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      204372739                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    26139356                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           19289794                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     120885453                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1415808                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                      34905                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                14763                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  59842968                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 20701                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                    26529                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          122657332                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.687503                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.050270                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 25663367     20.92%     20.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 25751374     20.99%     41.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  8241509      6.72%     48.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  8076462      6.58%     55.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 11444914      9.33%     64.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 43479706     35.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            122657332                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.213042                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.665689                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     59632489                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59632489                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     59632489                       # number of overall hits
system.cpu.icache.overall_hits::total        59632489                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       210332                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         210332                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       210332                       # number of overall misses
system.cpu.icache.overall_misses::total        210332                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1922355885                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1922355885                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1922355885                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1922355885                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     59842821                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59842821                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     59842821                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59842821                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003515                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003515                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003515                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003515                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  9139.626329                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9139.626329                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  9139.626329                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9139.626329                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       120731                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          120                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              3552                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.989583                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           20                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       207943                       # number of writebacks
system.cpu.icache.writebacks::total            207943                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1867                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1867                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1867                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1867                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       208465                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       208465                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       208465                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       208465                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1778222412                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1778222412                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1778222412                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1778222412                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003484                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003484                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003484                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003484                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8530.076569                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8530.076569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8530.076569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8530.076569                       # average overall mshr miss latency
system.cpu.icache.replacements                 207943                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     59632489                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59632489                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       210332                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        210332                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1922355885                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1922355885                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     59842821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59842821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003515                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003515                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  9139.626329                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9139.626329                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1867                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1867                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       208465                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       208465                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1778222412                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1778222412                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003484                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003484                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8530.076569                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8530.076569                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  61347811000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.360390                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59840954                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            208465                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            287.055160                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.360390                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998751                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998751                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119894107                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119894107                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61347811000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59869623                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        307826                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  61347811000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  61347811000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61347811000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      831347                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   10411                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 282                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  21573                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads               103020                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                      6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     1388291                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 1762666                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 1126                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation               11366                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                 843593                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                51816                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                      5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  61347811000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1182428                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 97543256                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                42945988                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            369                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  80049140                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              23593483                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              312848233                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1873434                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                912993                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               10381631                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 106017                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1208334                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents         9255978                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           437442798                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   840655802                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                533692748                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   8195932                       # Number of floating rename lookups
system.cpu.rename.committedMaps             381515116                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 55927628                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  34466053                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1043174941                       # The number of ROB reads
system.cpu.rob.writes                       623693892                       # The number of ROB writes
system.cpu.thread0.numInsts                  71076306                       # Number of Instructions committed
system.cpu.thread0.numOps                   132239635                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               205317                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                86129                       # number of demand (read+write) hits
system.l2.demand_hits::total                   291446                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              205317                       # number of overall hits
system.l2.overall_hits::.cpu.data               86129                       # number of overall hits
system.l2.overall_hits::total                  291446                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3122                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2510                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5632                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3122                       # number of overall misses
system.l2.overall_misses::.cpu.data              2510                       # number of overall misses
system.l2.overall_misses::total                  5632                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    223876500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    215697500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        439574000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    223876500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    215697500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       439574000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           208439                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            88639                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297078                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          208439                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           88639                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297078                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.014978                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.028317                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.018958                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.014978                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.028317                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.018958                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71709.320948                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85935.258964                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78049.360795                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71709.320948                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85935.258964                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78049.360795                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              83                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  83                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             83                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 83                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5549                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        33772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39321                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    205144500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    186937000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    392081500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    205144500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    186937000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2028385981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2420467481                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.014978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.027381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.018679                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.014978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.027381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.132359                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65709.320948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77023.897816                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70658.046495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65709.320948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77023.897816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 60061.174375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61556.610488                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        85327                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            85327                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        85327                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        85327                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       210203                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           210203                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       210203                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       210203                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        33772                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          33772                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2028385981                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2028385981                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 60061.174375                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 60061.174375                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   20                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               20                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             52615                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52615                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2064                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2064                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    179592500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     179592500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         54679                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             54679                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.037748                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.037748                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87011.870155                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87011.870155                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           82                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               82                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         1982                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1982                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    153563000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    153563000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.036248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.036248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77478.809284                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77478.809284                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         205317                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             205317                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    223876500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    223876500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       208439                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         208439                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.014978                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.014978                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71709.320948                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71709.320948                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3122                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3122                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    205144500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    205144500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.014978                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.014978                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65709.320948                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65709.320948                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         33514                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             33514                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          446                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             446                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     36105000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     36105000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        33960                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33960                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.013133                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.013133                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80952.914798                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80952.914798                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          445                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          445                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     33374000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     33374000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.013104                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.013104                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74997.752809                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74997.752809                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  61347811000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  527560                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              527569                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    6                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 43303                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  61347811000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 38815.686154                       # Cycle average of tags in use
system.l2.tags.total_refs                      626317                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39321                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.928308                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      2980.819995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2385.482613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 33449.383546                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.045484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.036400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.510397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.592280                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         33772                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5549                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        33772                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5549                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.515320                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.084671                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9521369                       # Number of tag accesses
system.l2.tags.data_accesses                  9521369                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  61347811000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     33772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000670250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               91585                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39321                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39321                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39321                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2516544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     41.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   40639831500                       # Total gap between requests
system.mem_ctrls.avgGap                    1033540.13                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       199808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       155328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2161408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3256970.326129484922                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2531924.081203158014                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 35232031.343384034932                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3122                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2427                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        33772                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     89278633                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     96151201                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    977797936                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28596.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39617.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28952.92                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       199808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       155328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2161408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2516544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       199808                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       199808                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3122                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2427                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        33772                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39321                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3256970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2531924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     35232031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         41020926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3256970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3256970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3256970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2531924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     35232031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        41020926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39321                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2367                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2577                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2677                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2516                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               425959020                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             196605000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1163227770                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10832.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29582.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               35623                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.60                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3698                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   680.514873                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   455.570512                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   416.309880                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          621     16.79%     16.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          409     11.06%     27.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          189      5.11%     32.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          154      4.16%     37.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           95      2.57%     39.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           64      1.73%     41.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           46      1.24%     42.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           65      1.76%     44.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2055     55.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3698                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2516544                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               41.020926                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.32                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  61347811000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        11673900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6204825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      135445800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4842133920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1425882360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  22356816480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   28778157285                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   469.098356                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  58105366787                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2048280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1194164213                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        14729820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         7829085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      145306140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4842133920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1754263350                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  22080285120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   28844547435                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   470.180549                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  57383884230                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2048280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1915646770                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  61347811000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37339                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1982                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1982                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37339                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        78642                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        78642                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  78642                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2516544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2516544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2516544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39321                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39321    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39321                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  61347811000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            62161540                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          205708750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            242425                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        85327                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       210231                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            38079                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              20                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             20                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            54679                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           54679                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        208465                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33960                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       624847                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       264933                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                889780                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     26648448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11280256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               37928704                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38105                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           335203                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000221                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014856                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 335129     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     74      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             335203                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  61347811000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          591899000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         312701492                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         132970496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
