Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Wed Aug  1 14:04:54 2018
| Host             : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.385        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.267        |
| Device Static (W)        | 0.118        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 69.0         |
| Junction Temperature (C) | 41.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.008 |        3 |       --- |             --- |
| Slice Logic             |     0.003 |     3723 |       --- |             --- |
|   LUT as Logic          |     0.002 |     1256 |     17600 |            7.14 |
|   CARRY4                |    <0.001 |       90 |      4400 |            2.05 |
|   Register              |    <0.001 |     1696 |     35200 |            4.82 |
|   LUT as Shift Register |    <0.001 |       63 |      6000 |            1.05 |
|   Others                |     0.000 |      337 |       --- |             --- |
| Signals                 |     0.003 |     2686 |       --- |             --- |
| I/O                     |    <0.001 |       12 |       100 |           12.00 |
| PS7                     |     1.252 |        1 |       --- |             --- |
| Static Power            |     0.118 |          |           |                 |
| Total                   |     1.385 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.020 |       0.014 |      0.006 |
| Vccaux    |       1.800 |     0.008 |       0.000 |      0.008 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.675 |       0.648 |      0.027 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                            | Power (W) |
+-------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                |     1.267 |
|   design_1_i                                                                                    |     1.266 |
|     PmodMAXSONAR_0                                                                              |     0.001 |
|       inst                                                                                      |     0.001 |
|         PWM_Analyzer_0                                                                          |     0.001 |
|           inst                                                                                  |     0.001 |
|             PWM_Analyzer_v1_0_S00_AXI_inst                                                      |     0.001 |
|               pulse_length                                                                      |    <0.001 |
|         pmod_bridge_0                                                                           |     0.000 |
|           inst                                                                                  |     0.000 |
|         xlconstant_0                                                                            |     0.000 |
|         xlslice_0                                                                               |     0.000 |
|     PmodMTDS_0                                                                                  |     0.006 |
|       inst                                                                                      |     0.006 |
|         axi_gpio_0                                                                              |    <0.001 |
|           U0                                                                                    |    <0.001 |
|             AXI_LITE_IPIF_I                                                                     |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                |    <0.001 |
|                 I_DECODER                                                                       |    <0.001 |
|             INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                  |    <0.001 |
|             gpio_core_1                                                                         |    <0.001 |
|               Dual.INPUT_DOUBLE_REGS4                                                           |    <0.001 |
|               Dual.INPUT_DOUBLE_REGS5                                                           |    <0.001 |
|         axi_quad_spi_0                                                                          |     0.002 |
|           U0                                                                                    |     0.002 |
|             NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                       |     0.002 |
|               QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|                   I_DECODER                                                                     |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I              |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|                     MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|               QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                          |     0.001 |
|                 CONTROL_REG_I                                                                   |    <0.001 |
|                 INTERRUPT_CONTROL_I                                                             |    <0.001 |
|                 LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                 |    <0.001 |
|                   LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC                        |    <0.001 |
|                 NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST                                            |    <0.001 |
|                   LOGIC_GENERATION_CDC.DTR_UNDERRUN_SYNC_SPI_2_AXI_1_CDC                        |    <0.001 |
|                   LOGIC_GENERATION_CDC.MODF_STROBE_SYNC_SPI_cdc_to_AXI_1_CDC                    |    <0.001 |
|                   LOGIC_GENERATION_CDC.RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC                   |    <0.001 |
|                   LOGIC_GENERATION_CDC.SLAVE_MODF_STROBE_SYNC_SPI_cdc_to_AXI_1_CDC              |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC                                  |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC                                   |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC                             |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC                                  |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC                                  |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC                            |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1_CDC                                   |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPISEL_D1_REG_SYNC_SPI_2_AXI_1_CDC                       |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPISEL_PULSE_SPI_2_AXI_1_CDC                             |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC                                      |    <0.001 |
|                   LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1_CDC                                     |    <0.001 |
|                   LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC                   |    <0.001 |
|                   LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC                               |    <0.001 |
|                   LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC               |    <0.001 |
|                   LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_GNT_SPI_2_AXI_CDC                |    <0.001 |
|                   LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC                |    <0.001 |
|                 NO_FIFO_EXISTS.QSPI_RX_TX_REG                                                   |    <0.001 |
|                 RESET_SYNC_AXI_SPI_CLK_INST                                                     |    <0.001 |
|                 SOFT_RESET_I                                                                    |    <0.001 |
|                 STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                    |    <0.001 |
|         axi_timer_0                                                                             |     0.003 |
|           U0                                                                                    |     0.003 |
|             AXI4_LITE_I                                                                         |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                |    <0.001 |
|                 I_DECODER                                                                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |     0.000 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |     0.000 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |     0.000 |
|             TC_CORE_I                                                                           |     0.003 |
|               COUNTER_0_I                                                                       |     0.001 |
|                 COUNTER_I                                                                       |     0.001 |
|               GEN_SECOND_TIMER.COUNTER_1_I                                                      |     0.001 |
|                 COUNTER_I                                                                       |    <0.001 |
|               READ_MUX_I                                                                        |     0.000 |
|               TIMER_CONTROL_I                                                                   |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                               |    <0.001 |
|                 INPUT_DOUBLE_REGS2                                                              |    <0.001 |
|                 INPUT_DOUBLE_REGS3                                                              |    <0.001 |
|         genblk1_0.pmod_bridge_0                                                                 |     0.000 |
|           inst                                                                                  |     0.000 |
|     processing_system7_0                                                                        |     1.253 |
|       inst                                                                                      |     1.253 |
|     ps7_0_axi_periph                                                                            |     0.006 |
|       s00_couplers                                                                              |     0.005 |
|         auto_pc                                                                                 |     0.005 |
|           inst                                                                                  |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                |     0.005 |
|               RD.ar_channel_0                                                                   |    <0.001 |
|                 ar_cmd_fsm_0                                                                    |    <0.001 |
|                 cmd_translator_0                                                                |    <0.001 |
|                   incr_cmd_0                                                                    |    <0.001 |
|                   wrap_cmd_0                                                                    |    <0.001 |
|               RD.r_channel_0                                                                    |     0.001 |
|                 rd_data_fifo_0                                                                  |    <0.001 |
|                 transaction_fifo_0                                                              |    <0.001 |
|               SI_REG                                                                            |     0.002 |
|                 ar.ar_pipe                                                                      |    <0.001 |
|                 aw.aw_pipe                                                                      |    <0.001 |
|                 b.b_pipe                                                                        |    <0.001 |
|                 r.r_pipe                                                                        |    <0.001 |
|               WR.aw_channel_0                                                                   |     0.001 |
|                 aw_cmd_fsm_0                                                                    |    <0.001 |
|                 cmd_translator_0                                                                |    <0.001 |
|                   incr_cmd_0                                                                    |    <0.001 |
|                   wrap_cmd_0                                                                    |    <0.001 |
|               WR.b_channel_0                                                                    |    <0.001 |
|                 bid_fifo_0                                                                      |    <0.001 |
|                 bresp_fifo_0                                                                    |    <0.001 |
|       xbar                                                                                      |    <0.001 |
|         inst                                                                                    |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                              |    <0.001 |
|             addr_arbiter_inst                                                                   |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                        |    <0.001 |
|             reg_slice_r                                                                         |    <0.001 |
|             splitter_ar                                                                         |    <0.001 |
|             splitter_aw                                                                         |    <0.001 |
|     rst_ps7_0_50M                                                                               |    <0.001 |
|       U0                                                                                        |    <0.001 |
|         EXT_LPF                                                                                 |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                             |    <0.001 |
|         SEQ                                                                                     |    <0.001 |
|           SEQ_COUNTER                                                                           |    <0.001 |
|     xlconcat_0                                                                                  |     0.000 |
|   ja_pin10_iobuf                                                                                |     0.000 |
|   ja_pin1_iobuf                                                                                 |     0.000 |
|   ja_pin2_iobuf                                                                                 |     0.000 |
|   ja_pin3_iobuf                                                                                 |     0.000 |
|   ja_pin4_iobuf                                                                                 |     0.000 |
|   ja_pin7_iobuf                                                                                 |     0.000 |
|   ja_pin8_iobuf                                                                                 |     0.000 |
|   ja_pin9_iobuf                                                                                 |     0.000 |
|   shield_spi_io0_iobuf                                                                          |    <0.001 |
|   shield_spi_io1_iobuf                                                                          |    <0.001 |
|   shield_spi_sck_iobuf                                                                          |    <0.001 |
|   shield_spi_ss_iobuf                                                                           |     0.000 |
+-------------------------------------------------------------------------------------------------+-----------+


