# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../practica3.srcs/sources_1/imports/plc/CKE_Gen.vhd" \
"../../../../practica3.srcs/sources_1/imports/plc/Debouncer.vhd" \
"../../../../practica3.srcs/sources_1/imports/plc/Mis_Tipos_PLC.vhd" \
"../../../../practica3.srcs/sources_1/imports/plc/FSM_PLC.vhd" \
"../../../../practica3.srcs/sources_1/imports/plc/MUX_PLC.vhd" \
"../../../../practica3.srcs/sources_1/imports/plc/Reg_Des.vhd" \
"../../../../practica3.srcs/sources_1/imports/plc/Reg_PLC.vhd" \
"../../../../practica3.srcs/sources_1/imports/plc/Sincronizador.vhd" \
"../../../../practica3.srcs/sim_1/new/Test_Bench.vhd" \

# Do not sort compile order
nosort
