.include "macro.inc"

/* assembler directives */
.set noat      /* allow manual use of $at */
.set noreorder /* don't insert nops after branches */
.set gp=64     /* allow use of 64-bit general purpose registers */

.section .text, "ax"

/* Generated by spimdisasm 1.11.5 */

# Handwritten function
glabel __osProbeTLB
/* 42AD0 800676D0 40085000 */  mfc0      $t0, $10 # handwritten instruction
/* 42AD4 800676D4 310900FF */  andi      $t1, $t0, 0xFF
/* 42AD8 800676D8 2401E000 */  addiu     $at, $zero, -0x2000
/* 42ADC 800676DC 00815024 */  and       $t2, $a0, $at
/* 42AE0 800676E0 012A4825 */  or        $t1, $t1, $t2
/* 42AE4 800676E4 40895000 */  mtc0      $t1, $10 # handwritten instruction
/* 42AE8 800676E8 00000000 */  nop
/* 42AEC 800676EC 00000000 */  nop
/* 42AF0 800676F0 00000000 */  nop
/* 42AF4 800676F4 42000008 */  tlbp # handwritten instruction
/* 42AF8 800676F8 00000000 */  nop
/* 42AFC 800676FC 00000000 */  nop
/* 42B00 80067700 400B0000 */  mfc0      $t3, $0 # handwritten instruction
/* 42B04 80067704 3C018000 */  lui       $at, (0x80000000 >> 16)
/* 42B08 80067708 01615824 */  and       $t3, $t3, $at
/* 42B0C 8006770C 1560001A */  bnez      $t3, .LPAL_80067778
/* 42B10 80067710 00000000 */   nop
/* 42B14 80067714 42000001 */  tlbr # handwritten instruction
/* 42B18 80067718 00000000 */  nop
/* 42B1C 8006771C 00000000 */  nop
/* 42B20 80067720 00000000 */  nop
/* 42B24 80067724 400B2800 */  mfc0      $t3, $5 # handwritten instruction
/* 42B28 80067728 216B2000 */  addi      $t3, $t3, 0x2000 # handwritten instruction
/* 42B2C 8006772C 000B5842 */  srl       $t3, $t3, 1
/* 42B30 80067730 01646024 */  and       $t4, $t3, $a0
/* 42B34 80067734 15800004 */  bnez      $t4, .LPAL_80067748
/* 42B38 80067738 216BFFFF */   addi     $t3, $t3, -0x1 # handwritten instruction
/* 42B3C 8006773C 40021000 */  mfc0      $v0, $2 # handwritten instruction
/* 42B40 80067740 10000002 */  b         .LPAL_8006774C
/* 42B44 80067744 00000000 */   nop
.LPAL_80067748:
/* 42B48 80067748 40021800 */  mfc0      $v0, $3 # handwritten instruction
.LPAL_8006774C:
/* 42B4C 8006774C 304D0002 */  andi      $t5, $v0, 0x2
/* 42B50 80067750 11A00009 */  beqz      $t5, .LPAL_80067778
/* 42B54 80067754 00000000 */   nop
/* 42B58 80067758 3C013FFF */  lui       $at, (0x3FFFFFC0 >> 16)
/* 42B5C 8006775C 3421FFC0 */  ori       $at, $at, (0x3FFFFFC0 & 0xFFFF)
/* 42B60 80067760 00411024 */  and       $v0, $v0, $at
/* 42B64 80067764 00021180 */  sll       $v0, $v0, 6
/* 42B68 80067768 008B6824 */  and       $t5, $a0, $t3
/* 42B6C 8006776C 004D1020 */  add       $v0, $v0, $t5 # handwritten instruction
/* 42B70 80067770 10000002 */  b         .LPAL_8006777C
/* 42B74 80067774 00000000 */   nop
.LPAL_80067778:
/* 42B78 80067778 2402FFFF */  addiu     $v0, $zero, -0x1
.LPAL_8006777C:
/* 42B7C 8006777C 40885000 */  mtc0      $t0, $10 # handwritten instruction
/* 42B80 80067780 03E00008 */  jr        $ra
/* 42B84 80067784 00000000 */   nop
/* 42B88 80067788 00000000 */  nop
/* 42B8C 8006778C 00000000 */  nop
