module LZA_2_modified (E,SHL);
input [26:0]E;
output reg [4:0]SHL;
always@(*)
begin 	  
		  casez(E) // synopsys full_case parallel_case
			27'b1?????????????????????????? :
			begin
				SHL = 0;
			end
			27'b01????????????????????????? :
			begin
				SHL = 1;
			end
			27'b001???????????????????????? :
			begin
				SHL = 2;
			end
			27'b0001??????????????????????? :
			begin
				SHL = 3;
			end
			27'b00001?????????????????????? :
			begin
				SHL = 4;
			end
			27'b000001????????????????????? :
			begin
				SHL = 5;
			end
			27'b0000001???????????????????? :
			begin
				SHL = 6;
			end
			27'b00000001??????????????????? :
			begin
				SHL = 7;
			end
			27'b000000001?????????????????? :
			begin
				SHL = 8;
			end
			27'b0000000001????????????????? :
			begin
				SHL = 9;
			end
			27'b00000000001???????????????? :
			begin
				SHL = 10;
			end
			27'b000000000001??????????????? :
			begin
				SHL = 11;
			end
			27'b0000000000001?????????????? :
			begin
				SHL = 12;
			end
			27'b00000000000001????????????? :
			begin
				SHL = 13;
			end
			27'b000000000000001???????????? :
			begin
				SHL = 14;
			end
			27'b0000000000000001??????????? :
			begin
				SHL = 15;
			end
			27'b00000000000000001?????????? :
			begin
				SHL = 16;
			end
			27'b000000000000000001????????? :
			begin
				SHL = 17;
			end
			27'b0000000000000000001???????? :
			begin
				SHL = 18;
			end
			27'b00000000000000000001??????? :
			begin
				SHL = 19;
			end
			27'b000000000000000000001?????? :
			begin
				SHL = 20;
			end
			27'b0000000000000000000001????? :
			begin
				SHL = 21;
			end
			27'b00000000000000000000001???? :
			begin
				SHL = 22;
			end
			27'b000000000000000000000001??? :
			begin
				SHL = 23;
			end
			27'b0000000000000000000000001?? :
			begin
				SHL = 24;
			end
			27'b00000000000000000000000001? :
			begin
				SHL = 25;
			end
            27'b000000000000000000000000001 :
			begin
				SHL = 26;
			end
			default :
				SHL = 0;
			endcase
    end
endmodule