#-----------------------------------------------------------
# PlanAhead v14.3 (64-bit)
# Build 209282 by xbuild on Thu Oct 18 20:46:04 MDT 2012
# Start of session at: Tue Nov 12 21:02:08 2013
# Process ID: 17591
# Log file: /home/jheckey/ece253/vga/planAhead_run_2/planAhead.log
# Journal file: /home/jheckey/ece253/vga/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in 18 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/jheckey/ece253/vga/pa.fromHdl.tcl
# create_project -name vga -dir "/home/jheckey/ece253/vga/planAhead_run_2" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "vga.ucf" [current_fileset -constrset]
Adding file '/home/jheckey/ece253/vga/vga.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {vga.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top vga $srcset
# add_files [list {vga.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/jheckey/ece253/vga/vga.v" into library work
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/home/jheckey/ece253/vga/vga.ucf]
Finished Parsing UCF File [/home/jheckey/ece253/vga/vga.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: dd0e85a0
update_compile_order -fileset sim_1
refresh_design
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/jheckey/ece253/vga/vga.v" into library work
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/home/jheckey/ece253/vga/vga.ucf]
Finished Parsing UCF File [/home/jheckey/ece253/vga/vga.ucf]
startgroup
set_property package_pin K17 [get_ports rst]
endgroup
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property iostandard LVCMOS25 [get_ports [list rst]]
set_property iostandard LVCMOS33 [get_ports [list rst]]
set_property pulltype PULLDOWN [get_ports [list rst]]
save_design -force
refresh_design
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/jheckey/ece253/vga/vga.v" into library work
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/home/jheckey/ece253/vga/vga.ucf]
Finished Parsing UCF File [/home/jheckey/ece253/vga/vga.ucf]
set_property iostandard LVCMOS33 [get_ports [list vga_HS]]
set_property iostandard LVCMOS33 [get_ports [list vga_VS]]
set_property iostandard LVCMOS33 [get_ports [list vga_B]]
set_property iostandard LVCMOS33 [get_ports [list vga_G]]
set_property iostandard LVCMOS33 [get_ports [list vga_R]]
save_design
exit
INFO: [Common 17-206] Exiting PlanAhead at Tue Nov 12 21:36:00 2013...
INFO: [Common 17-83] Releasing license: PlanAhead
