// Seed: 1642354062
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_14;
  assign id_2 = 1;
  wire id_15;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    output tri id_2,
    output supply0 id_3,
    output wor id_4,
    input wand id_5,
    input wand id_6,
    output tri0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    output supply1 id_10,
    input supply0 id_11
    , id_51,
    input supply0 id_12,
    output wand id_13,
    output uwire id_14,
    input supply0 id_15,
    input tri id_16,
    output tri id_17,
    input tri0 id_18,
    input wand id_19,
    output tri1 id_20,
    output tri1 id_21,
    input wor id_22,
    output wand id_23,
    input supply0 id_24,
    output wor id_25,
    input wor id_26,
    output wire id_27,
    input tri1 id_28,
    input tri1 id_29,
    input tri id_30,
    input tri0 id_31,
    output wor id_32,
    input tri id_33,
    input tri id_34,
    output uwire id_35,
    input tri1 id_36,
    output wor id_37,
    input wor id_38,
    input tri id_39,
    input wor id_40,
    input uwire id_41,
    output wor id_42,
    input uwire id_43,
    output uwire id_44,
    input tri id_45,
    output supply1 id_46,
    output tri id_47,
    input tri1 id_48,
    output tri id_49
);
  wire id_52, id_53, id_54;
  assign id_10 = id_26 - id_29 * 1'h0;
  module_0(
      id_54, id_52, id_53, id_54, id_54, id_53, id_51, id_53, id_52, id_52, id_54, id_52, id_52
  );
endmodule
