;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	ADD #130, 9
	ADD 1, <-1
	SLT 721, 0
	JMP 1, #2
	JMZ 211, 63
	MOV -7, <-20
	JMZ 211, 63
	MOV -7, <-20
	DJN <-0, -11
	JMZ 211, 63
	MOV -0, -11
	SLT #300, 583
	SLT #300, 583
	CMP @120, 6
	MOV @125, 106
	JMZ @300, 583
	MOV @125, 106
	ADD 3, @129
	DJN 0, 100
	ADD 215, <63
	SPL 0, <-22
	SPL -0, 660
	ADD 211, 63
	SLT 0, -2
	SPL -0, 660
	DJN <-0, -11
	ADD 211, 63
	DAT #0, <-12
	SUB -95, <-26
	DAT #0, <-12
	DJN <-0, -11
	SUB @127, 106
	ADD @130, 9
	ADD @130, 9
	ADD 270, 1
	SPL 0, <-22
	SLT #300, 583
	DJN 1, #2
	SLT #300, 583
	MOV @125, 106
	MOV @125, 106
	DAT #0, <-12
	ADD @130, 607
	MOV -7, <-20
