// Seed: 3897318497
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output wand id_2,
    output tri1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input supply0 id_6
);
  assign id_2 = 1;
  module_2 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_0
  );
endmodule
module module_1 (
    output wand id_0,
    output wor id_1,
    input supply0 id_2,
    output wire id_3,
    input uwire id_4
);
  module_0 modCall_1 (
      id_4,
      id_2,
      id_3,
      id_3,
      id_4,
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input  tri id_0,
    output tri id_1,
    output wor id_2
    , id_5,
    input  wor id_3
);
  logic [7:0]
      id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  assign id_16[-1] = 1;
endmodule
