	component project is
		port (
			clk_clk                           : in  std_logic                    := 'X';             -- clk
			led_external_connection_export    : out std_logic_vector(7 downto 0);                    -- export
			sseg0_external_connection_export  : out std_logic_vector(7 downto 0);                    -- export
			sseg1_external_connection_export  : out std_logic_vector(7 downto 0);                    -- export
			sseg2_external_connection_export  : out std_logic_vector(7 downto 0);                    -- export
			sseg3_external_connection_export  : out std_logic_vector(7 downto 0);                    -- export
			switch_external_connection_export : in  std_logic_vector(1 downto 0) := (others => 'X')  -- export
		);
	end component project;

