;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #512, @-13
	SUB @0, @2
	SLT 210, @1
	ADD 240, 60
	SUB #512, @-13
	SUB @3, -0
	ADD @-8, <2
	SUB #512, @-13
	ADD #270, <0
	JMZ @270, @0
	ADD 303, 20
	ADD 258, 560
	SUB #512, @-13
	SLT 40, @2
	SUB #512, @-13
	CMP @0, @2
	MOV -7, <-20
	SLT 40, @2
	CMP 20, @12
	SPL 30, <402
	ADD 30, 9
	SUB #512, @-13
	SUB 0, -59
	SUB #512, @-13
	SUB 0, 403
	SUB 0, -59
	SLT 40, @2
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SPL 0, #2
	SPL 0, <402
	SLT 40, @2
	ADD 30, 709
	SPL 0, <402
	SUB 40, 990
	SUB @0, @2
	DJN -1, @-20
	SPL 0, <402
	CMP -207, <-120
	CMP -207, <-120
	ADD 210, 60
	DJN -1, @-20
	MOV -1, <-20
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
