m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/registerSequencer/test/registerSequencerTestbench
vinstructionPhaseDecoder
!s110 1700914988
!i10b 1
!s100 hg6oEAO54`Ui2G7Rg_Mm73
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IP_?ZRB_zN8e:f7hP94nc32
R0
w1700846896
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 180
L0 21 126
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OT;L;2020.3;71
r1
!s85 0
31
!s108 1700914988.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
Z4 o-work work -O0
Z5 tCvgOpt 0
ninstruction@phase@decoder
vloadStoreGroupDecoder
Z6 !s110 1700914989
!i10b 1
!s100 6j[U@MboYHMHVcILCUV_i1
R1
I1X0^T6UY^_=WG7<b2:_7P3
R0
w1700848159
8C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
!i122 183
L0 77 234
R2
R3
r1
!s85 0
31
Z7 !s108 1700914989.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s101 -O0
!i113 1
R4
R5
nload@store@group@decoder
vregisterSequencer
R6
!i10b 1
!s100 YZ;HTldTQJ9Lf]dPfaQOE2
R1
ILQ2SIjjjNVZDblcZfM_Oa1
R0
w1700914638
8C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
FC:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
!i122 181
L0 33 144
R2
R3
r1
!s85 0
31
R7
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|
!s101 -O0
!i113 1
R4
R5
nregister@sequencer
vregisterSequencerTests
R6
!i10b 1
!s100 jg^[=I^jnAD^@m@m7]QVA3
R1
IB5KY=WKIYPYed>oogG9_I1
R0
w1700914985
8C:/Users/Duncan/git/ForthCPU/registerSequencer/test/registerSequencerTests.v
FC:/Users/Duncan/git/ForthCPU/registerSequencer/test/registerSequencerTests.v
!i122 182
L0 5 464
R2
R3
r1
!s85 0
31
R7
!s107 C:/Users/Duncan/git/ForthCPU/testSetup.v|C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/registerSequencer/test/registerSequencerTests.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerSequencer/test/registerSequencerTests.v|
!s101 -O0
!i113 1
R4
R5
nregister@sequencer@tests
