// Seed: 4024055399
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wand id_5 = id_1;
  wire id_6;
  assign id_3 = id_5;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input supply0 id_2,
    output tri1 id_3,
    output wire id_4,
    input wire id_5,
    input supply1 id_6,
    input tri id_7,
    input supply1 id_8,
    input wand id_9,
    input wor id_10,
    input wire id_11,
    input wire id_12,
    output tri0 id_13,
    input supply1 id_14,
    output supply0 id_15,
    input supply1 id_16,
    output tri0 id_17,
    input tri1 id_18,
    input tri void id_19,
    output supply0 id_20,
    output uwire id_21,
    input uwire id_22,
    input uwire id_23,
    output wor id_24,
    input wor id_25
);
  wire id_27, id_28;
  wire id_29, id_30, id_31, id_32;
  wire id_33;
  module_0 modCall_1 (
      id_29,
      id_32,
      id_27,
      id_28
  );
  assign modCall_1.id_1 = 0;
  assign id_32 = ~-1;
  wire id_34;
  logic [7:0][~^  -1] id_35;
endmodule
