$date
	Thu Jan 12 21:46:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module register_tb $end
$var wire 7 ! q [6:0] $end
$var reg 1 " clk $end
$var reg 7 # d [6:0] $end
$var reg 1 $ reset $end
$scope module circuit1 $end
$var wire 1 " clk $end
$var wire 7 % d [6:0] $end
$var wire 1 $ reset $end
$var reg 7 & q [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
1$
b0 #
0"
b0 !
$end
#10
1"
#20
b111 #
b111 %
0$
0"
#30
b111 !
b111 &
1"
#40
0"
