# Generated by Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-OIL3SR/yosys-0.7=. -fstack-protector-strong -fPIC -Os)

.model UART_Blink
.inputs ICE_CLK UART_RX
.outputs UART_TX J3_10 J3_9 GLED5 RLED1 RLED2 RLED3 RLED4
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=ram_write_addr[2] I1=ram_read_addr[2] I2=ram_write_addr[8] I3=ram_read_addr[8] O=$abc$3589$n356_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=ram_read_addr[1] I1=ram_write_addr[1] I2=ram_write_addr[3] I3=ram_read_addr[3] O=$abc$3589$n357
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=tx.State[1] I1=tx.State[2] I2=$false I3=$false O=$abc$3589$n106
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:43"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$3589$n365_1 I1=$abc$3589$n371 I2=tx.State[0] I3=$abc$3589$n106 O=$abc$3589$n111
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$3589$n370_1 I1=$abc$3589$n369 I2=tx.Bit_Idx[2] I3=$abc$3589$n366 O=$abc$3589$n365_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$3589$n367 I1=$abc$3589$n368 I2=tx.Bit_Idx[2] I3=tx.State[0] O=$abc$3589$n366
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=tx.Tx_Byte[7] I1=tx.Tx_Byte[6] I2=tx.Bit_Idx[0] I3=tx.Bit_Idx[1] O=$abc$3589$n367
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=tx.Tx_Byte[5] I1=tx.Tx_Byte[4] I2=tx.Bit_Idx[1] I3=tx.Bit_Idx[0] O=$abc$3589$n368
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=tx.Tx_Byte[3] I1=tx.Tx_Byte[2] I2=tx.Bit_Idx[0] I3=tx.Bit_Idx[1] O=$abc$3589$n369
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=tx.Tx_Byte[1] I1=tx.Tx_Byte[0] I2=tx.Bit_Idx[1] I3=tx.Bit_Idx[0] O=$abc$3589$n370_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=tx.State[2] I1=tx.State[1] I2=$false I3=$false O=$abc$3589$n371
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:43"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n844 O=$abc$3589$n117
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=uart.State[2] I1=uart.State[1] I2=$abc$3589$n375_1 I3=$false O=$abc$3589$n374
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$3589$n376 I1=$abc$3589$n381_1 I2=$abc$3589$n927 I3=$false O=$abc$3589$n375_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$3589$n377 I1=$abc$3589$n378 I2=$abc$3589$n379 I3=$abc$3589$n380 O=$abc$3589$n376
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=uart.Clock_Count[20] I1=uart.Clock_Count[21] I2=uart.Clock_Count[22] I3=uart.Clock_Count[23] O=$abc$3589$n377
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=uart.Clock_Count[16] I1=uart.Clock_Count[17] I2=uart.Clock_Count[18] I3=uart.Clock_Count[19] O=$abc$3589$n378
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=uart.Clock_Count[24] I1=uart.Clock_Count[25] I2=uart.Clock_Count[26] I3=uart.Clock_Count[27] O=$abc$3589$n379
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=uart.Clock_Count[28] I1=uart.Clock_Count[29] I2=uart.Clock_Count[30] I3=uart.Clock_Count[31] O=$abc$3589$n380
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3589$n382 I1=$abc$3589$n383 I2=$abc$3589$n384 I3=$abc$3589$n385 O=$abc$3589$n381_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=uart.Clock_Count[4] I1=uart.Clock_Count[9] I2=uart.Clock_Count[7] I3=uart.Clock_Count[10] O=$abc$3589$n382
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=uart.Clock_Count[1] I1=uart.Clock_Count[2] I2=uart.Clock_Count[3] I3=uart.Clock_Count[0] O=$abc$3589$n383
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=uart.Clock_Count[8] I1=uart.Clock_Count[11] I2=uart.Clock_Count[5] I3=uart.Clock_Count[6] O=$abc$3589$n384
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=uart.Clock_Count[12] I1=uart.Clock_Count[13] I2=uart.Clock_Count[14] I3=uart.Clock_Count[15] O=$abc$3589$n385
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=uart.Clock_Count[0] I1=$abc$3589$n387 I2=$abc$3589$n593_1 I3=$abc$3589$n376 O=$abc$3589$n386_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=uart.Clock_Count[1] I1=uart.Clock_Count[2] I2=uart.Clock_Count[3] I3=$abc$3589$n385 O=$abc$3589$n387
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=uart.State[1] I1=uart.State[2] I2=uart.State[0] I3=$false O=$abc$3589$n391_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n841 O=$abc$3589$n120
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n838 O=$abc$3589$n123
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n835 O=$abc$3589$n126
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n832 O=$abc$3589$n129
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n829 O=$abc$3589$n132
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n826 O=$abc$3589$n135
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n823 O=$abc$3589$n138
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n820 O=$abc$3589$n141
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n817 O=$abc$3589$n144
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n814 O=$abc$3589$n147
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n811 O=$abc$3589$n150
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n808 O=$abc$3589$n153
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n805 O=$abc$3589$n156
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n802 O=$abc$3589$n159
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n799 O=$abc$3589$n162
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n796 O=$abc$3589$n165
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n793 O=$abc$3589$n168
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n790 O=$abc$3589$n171
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n787 O=$abc$3589$n174
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n784 O=$abc$3589$n177
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n781 O=$abc$3589$n180
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n374 I1=$abc$3589$n386_1 I2=$abc$3589$n414_1 I3=$abc$3589$n778 O=$abc$3589$n183
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=$abc$3589$n418_1 I1=$abc$3589$n415_1 I2=$abc$3589$n376 I3=$abc$3589$n391_1 O=$abc$3589$n414_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$3589$n384 I1=$abc$3589$n385 I2=$abc$3589$n416 I3=$abc$3589$n417_1 O=$abc$3589$n415_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=uart.Clock_Count[7] I1=uart.Clock_Count[10] I2=uart.Clock_Count[4] I3=uart.Clock_Count[9] O=$abc$3589$n416
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=uart.Clock_Count[0] I1=uart.Clock_Count[1] I2=uart.Clock_Count[2] I3=uart.Clock_Count[3] O=$abc$3589$n417_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3589$n2 I1=uart.Clock_Count[9] I2=$false I3=$false O=$abc$3589$n418_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:43"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n775 O=$abc$3589$n186
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n772 O=$abc$3589$n189
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n374 I1=$abc$3589$n386_1 I2=$abc$3589$n414_1 I3=$abc$3589$n769 O=$abc$3589$n192
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=$abc$3589$n374 I1=$abc$3589$n386_1 I2=$abc$3589$n414_1 I3=$abc$3589$n766 O=$abc$3589$n195
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=$abc$3589$n374 I1=$abc$3589$n386_1 I2=$abc$3589$n414_1 I3=$abc$3589$n763 O=$abc$3589$n198
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n760 O=$abc$3589$n201
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n757 O=$abc$3589$n204
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n374 I1=$abc$3589$n391_1 I2=uart.Clock_Count[0] I3=uart.Clock_Count[1] O=$abc$3589$n207
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111011100000
.gate SB_LUT4 I0=$abc$3589$n386_1 I1=$abc$3589$n391_1 I2=$abc$3589$n374 I3=$abc$3589$n751 O=$abc$3589$n210
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$3589$n375_1 I1=$abc$3589$n429_1 I2=$false I3=$false O=$abc$3589$n217
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:43"
.param LUT_INIT 0100
.gate SB_LUT4 I0=uart.State[2] I1=uart.State[1] I2=uart.State[0] I3=$false O=$abc$3589$n429_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$3589$n374 I1=$abc$3589$n431 I2=$abc$3589$n432_1 I3=$false O=$abc$3589$n221
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$3589$n418_1 I1=$abc$3589$n391_1 I2=$abc$3589$n386_1 I3=$false O=$abc$3589$n431
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=uart.State[2] I1=uart.State[0] I2=uart.State[1] I3=$false O=$abc$3589$n432_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$3589$n375_1 I1=$abc$3589$n432_1 I2=$abc$3589$n435_1 I3=uart.Bit_Idx[2] O=$abc$3589$n401
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=uart.Bit_Idx[0] I1=uart.Bit_Idx[1] I2=$false I3=$false O=$abc$3589$n435_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:43"
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart.State[2] I1=uart.State[1] I2=uart.State[0] I3=$false O=$abc$3589$n231
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 01000011
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n585 I2=$abc$3589$n452 I3=tx.Clock_Count[0] O=$abc$3589$n234
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=tx.State[1] I1=tx.State[0] I2=tx.State[2] I3=$abc$3589$n441 O=$abc$3589$n440
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000111111111
.gate SB_LUT4 I0=$abc$3589$n442_1 I1=$abc$3589$n447_1 I2=$abc$3589$n929 I3=$false O=$abc$3589$n441
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$3589$n443 I1=$abc$3589$n444_1 I2=$abc$3589$n445_1 I3=$abc$3589$n446 O=$abc$3589$n442_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=tx.Clock_Count[16] I1=tx.Clock_Count[17] I2=tx.Clock_Count[18] I3=tx.Clock_Count[19] O=$abc$3589$n443
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=tx.Clock_Count[28] I1=tx.Clock_Count[29] I2=tx.Clock_Count[30] I3=tx.Clock_Count[31] O=$abc$3589$n444_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=tx.Clock_Count[8] I1=tx.Clock_Count[9] I2=tx.Clock_Count[11] I3=tx.Clock_Count[10] O=$abc$3589$n445_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=tx.Clock_Count[2] I1=tx.Clock_Count[3] I2=tx.Clock_Count[4] I3=tx.Clock_Count[6] O=$abc$3589$n446
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$3589$n448 I1=$abc$3589$n449 I2=$abc$3589$n450 I3=$abc$3589$n451 O=$abc$3589$n447_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=tx.Clock_Count[20] I1=tx.Clock_Count[21] I2=tx.Clock_Count[22] I3=tx.Clock_Count[23] O=$abc$3589$n448
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=tx.Clock_Count[24] I1=tx.Clock_Count[25] I2=tx.Clock_Count[26] I3=tx.Clock_Count[27] O=$abc$3589$n449
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=tx.Clock_Count[12] I1=tx.Clock_Count[13] I2=tx.Clock_Count[14] I3=tx.Clock_Count[15] O=$abc$3589$n450
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=tx.Clock_Count[1] I1=tx.Clock_Count[0] I2=tx.Clock_Count[5] I3=tx.Clock_Count[7] O=$abc$3589$n451
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$3589$n441 I1=$abc$3589$n371 I2=tx.State[0] I3=$false O=$abc$3589$n452
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$3589$n452 I1=$abc$3589$n440 I2=tx.Clock_Count[0] I3=tx.Clock_Count[1] O=$abc$3589$n237
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1010101100110000
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n589 I2=$abc$3589$n452 I3=tx.Clock_Count[2] O=$abc$3589$n240
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n591 I2=$abc$3589$n452 I3=tx.Clock_Count[3] O=$abc$3589$n243
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n593 I2=$abc$3589$n452 I3=tx.Clock_Count[4] O=$abc$3589$n246
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n595 I2=$abc$3589$n452 I3=tx.Clock_Count[5] O=$abc$3589$n249
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n597 I2=$abc$3589$n452 I3=tx.Clock_Count[6] O=$abc$3589$n252
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n599 I2=$abc$3589$n452 I3=tx.Clock_Count[7] O=$abc$3589$n255
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n601 I2=$abc$3589$n452 I3=tx.Clock_Count[8] O=$abc$3589$n258
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n603 I2=$abc$3589$n452 I3=tx.Clock_Count[9] O=$abc$3589$n261
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n605 I2=$abc$3589$n452 I3=tx.Clock_Count[10] O=$abc$3589$n264
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n607 I2=$abc$3589$n452 I3=tx.Clock_Count[11] O=$abc$3589$n267
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n609 I2=$abc$3589$n452 I3=tx.Clock_Count[12] O=$abc$3589$n270
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n611 I2=$abc$3589$n452 I3=tx.Clock_Count[13] O=$abc$3589$n273
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n613 I2=$abc$3589$n452 I3=tx.Clock_Count[14] O=$abc$3589$n276
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n615 I2=$abc$3589$n452 I3=tx.Clock_Count[15] O=$abc$3589$n279
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n617 I2=$abc$3589$n452 I3=tx.Clock_Count[16] O=$abc$3589$n282
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n619 I2=$abc$3589$n452 I3=tx.Clock_Count[17] O=$abc$3589$n285
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n621 I2=$abc$3589$n452 I3=tx.Clock_Count[18] O=$abc$3589$n288
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n623 I2=$abc$3589$n452 I3=tx.Clock_Count[19] O=$abc$3589$n291
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n625 I2=$abc$3589$n452 I3=tx.Clock_Count[20] O=$abc$3589$n294
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n627 I2=$abc$3589$n452 I3=tx.Clock_Count[21] O=$abc$3589$n297
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n629 I2=$abc$3589$n452 I3=tx.Clock_Count[22] O=$abc$3589$n300
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n631 I2=$abc$3589$n452 I3=tx.Clock_Count[23] O=$abc$3589$n303
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n633 I2=$abc$3589$n452 I3=tx.Clock_Count[24] O=$abc$3589$n306
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n635 I2=$abc$3589$n452 I3=tx.Clock_Count[25] O=$abc$3589$n309
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n637 I2=$abc$3589$n452 I3=tx.Clock_Count[26] O=$abc$3589$n312
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n639 I2=$abc$3589$n452 I3=tx.Clock_Count[27] O=$abc$3589$n315
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n641 I2=$abc$3589$n452 I3=tx.Clock_Count[28] O=$abc$3589$n318
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n643 I2=$abc$3589$n452 I3=tx.Clock_Count[29] O=$abc$3589$n321
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n645 I2=$abc$3589$n452 I3=tx.Clock_Count[30] O=$abc$3589$n324
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n440 I1=$abc$3589$n647 I2=$abc$3589$n452 I3=tx.Clock_Count[31] O=$abc$3589$n327
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$3589$n441 I1=tx.State[0] I2=tx.State[2] I3=tx.State[1] O=$abc$3589$n344
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000101100000100
.gate SB_LUT4 I0=$0\tx_dv[0:0] I1=ram_read_addr[0] I2=$false I3=$false O=$abc$3589$n356
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:43"
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart.Bit_Idx[0] I1=uart.Bit_Idx[1] I2=$abc$3589$n491_1 I3=$false O=$abc$3589$n365
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$3589$n375_1 I1=uart.Bit_Idx[2] I2=$abc$3589$n432_1 I3=$false O=$abc$3589$n491_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=uart.Bit_Idx[1] I1=uart.Bit_Idx[0] I2=$abc$3589$n491_1 I3=$false O=$abc$3589$n370
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=uart.Bit_Idx[0] I1=$abc$3589$n491_1 I2=uart.Bit_Idx[1] I3=$false O=$abc$3589$n375
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$3589$n491_1 I1=$abc$3589$n435_1 I2=$false I3=$false O=$abc$3589$n381
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:43"
.param LUT_INIT 1000
.gate SB_LUT4 I0=uart.Bit_Idx[0] I1=uart.Bit_Idx[1] I2=$abc$3589$n496 I3=$false O=$abc$3589$n386
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$3589$n375_1 I1=$abc$3589$n432_1 I2=uart.Bit_Idx[2] I3=$false O=$abc$3589$n496
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=uart.Bit_Idx[1] I1=uart.Bit_Idx[0] I2=$abc$3589$n496 I3=$false O=$abc$3589$n391
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=uart.Bit_Idx[0] I1=$abc$3589$n496 I2=uart.Bit_Idx[1] I3=$false O=$abc$3589$n396
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=tx_dv I1=tx.Done I2=$false I3=$false O=$abc$3589$n568
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:43"
.param LUT_INIT 1000
.gate SB_LUT4 I0=tx.Bit_Idx[0] I1=$abc$3589$n580 I2=$abc$3589$n441 I3=$abc$3589$n501_1 O=$abc$3589$n932
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$3589$n441 I1=$abc$3589$n582 I2=tx.State[0] I3=$abc$3589$n371 O=$abc$3589$n501_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$3589$n441 I1=tx.Bit_Idx[0] I2=tx.Bit_Idx[1] I3=$abc$3589$n501_1 O=$abc$3589$n933
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1011010000000000
.gate SB_LUT4 I0=tx.Bit_Idx[2] I1=$abc$3589$n584 I2=$abc$3589$n441 I3=$abc$3589$n501_1 O=$abc$3589$n934
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=tx.State[0] I1=tx_dv I2=$abc$3589$n106 I3=$false O=$abc$3589$n935
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=uart.Bit_Idx[0] I1=$abc$3589$n506_1 I2=$abc$3589$n375_1 I3=$abc$3589$n432_1 O=$abc$3589$n936
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$3589$n435_1 I1=uart.Bit_Idx[2] I2=$abc$3589$n747 I3=$false O=$abc$3589$n506_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$3589$n375_1 I1=uart.Bit_Idx[0] I2=uart.Bit_Idx[1] I3=$abc$3589$n432_1 O=$abc$3589$n937
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1011010000000000
.gate SB_LUT4 I0=uart.Bit_Idx[2] I1=$abc$3589$n509_1 I2=$abc$3589$n375_1 I3=$abc$3589$n432_1 O=$abc$3589$n938
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$3589$n435_1 I1=uart.Bit_Idx[2] I2=$abc$3589$n749 I3=$false O=$abc$3589$n509_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$3589$n375_1 I1=uart.Rx_Dv I2=$abc$3589$n429_1 I3=$false O=$abc$3589$n939
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:47"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=UART_RX I1=$false I2=$false I3=$false O=$abc$3589$n1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$3589$n2 I1=$false I2=$false I3=$false O=uart.Rx_Data
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.State[2] I1=$false I2=$false I3=$false O=$abc$3589$n109
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.State[2] I1=$false I2=$false I3=$false O=$abc$3589$n214
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[31] I1=$false I2=$false I3=$false O=$abc$3589$n402
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[30] I1=$false I2=$false I3=$false O=$abc$3589$n403
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[29] I1=$false I2=$false I3=$false O=$abc$3589$n405
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[28] I1=$false I2=$false I3=$false O=$abc$3589$n406
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[27] I1=$false I2=$false I3=$false O=$abc$3589$n408
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[26] I1=$false I2=$false I3=$false O=$abc$3589$n409
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[25] I1=$false I2=$false I3=$false O=$abc$3589$n411
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[24] I1=$false I2=$false I3=$false O=$abc$3589$n412
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[23] I1=$false I2=$false I3=$false O=$abc$3589$n414
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[22] I1=$false I2=$false I3=$false O=$abc$3589$n415
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[21] I1=$false I2=$false I3=$false O=$abc$3589$n417
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[20] I1=$false I2=$false I3=$false O=$abc$3589$n418
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[19] I1=$false I2=$false I3=$false O=$abc$3589$n420
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[18] I1=$false I2=$false I3=$false O=$abc$3589$n421
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[17] I1=$false I2=$false I3=$false O=$abc$3589$n423
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[16] I1=$false I2=$false I3=$false O=$abc$3589$n424
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[15] I1=$false I2=$false I3=$false O=$abc$3589$n426
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[14] I1=$false I2=$false I3=$false O=$abc$3589$n427
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[13] I1=$false I2=$false I3=$false O=$abc$3589$n429
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[12] I1=$false I2=$false I3=$false O=$abc$3589$n430
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[11] I1=$false I2=$false I3=$false O=$abc$3589$n432
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[9] I1=$false I2=$false I3=$false O=$abc$3589$n435
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[8] I1=$false I2=$false I3=$false O=$abc$3589$n436
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[4] I1=$false I2=$false I3=$false O=$abc$3589$n442
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[3] I1=$false I2=$false I3=$false O=$abc$3589$n444
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[2] I1=$false I2=$false I3=$false O=$abc$3589$n445
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[1] I1=$false I2=$false I3=$false O=$abc$3589$n447
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[31] I1=$false I2=$false I3=$false O=$abc$3589$n482
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[30] I1=$false I2=$false I3=$false O=$abc$3589$n483
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[29] I1=$false I2=$false I3=$false O=$abc$3589$n485
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[28] I1=$false I2=$false I3=$false O=$abc$3589$n486
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[27] I1=$false I2=$false I3=$false O=$abc$3589$n488
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[26] I1=$false I2=$false I3=$false O=$abc$3589$n489
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[25] I1=$false I2=$false I3=$false O=$abc$3589$n491
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[24] I1=$false I2=$false I3=$false O=$abc$3589$n492
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[23] I1=$false I2=$false I3=$false O=$abc$3589$n494
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[22] I1=$false I2=$false I3=$false O=$abc$3589$n495
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[21] I1=$false I2=$false I3=$false O=$abc$3589$n497
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[20] I1=$false I2=$false I3=$false O=$abc$3589$n498
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[19] I1=$false I2=$false I3=$false O=$abc$3589$n500
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[18] I1=$false I2=$false I3=$false O=$abc$3589$n501
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[17] I1=$false I2=$false I3=$false O=$abc$3589$n503
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[16] I1=$false I2=$false I3=$false O=$abc$3589$n504
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[15] I1=$false I2=$false I3=$false O=$abc$3589$n506
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[14] I1=$false I2=$false I3=$false O=$abc$3589$n507
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[13] I1=$false I2=$false I3=$false O=$abc$3589$n509
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[12] I1=$false I2=$false I3=$false O=$abc$3589$n510
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[11] I1=$false I2=$false I3=$false O=$abc$3589$n512
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[9] I1=$false I2=$false I3=$false O=$abc$3589$n515
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[8] I1=$false I2=$false I3=$false O=$abc$3589$n516
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[4] I1=$false I2=$false I3=$false O=$abc$3589$n522
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[3] I1=$false I2=$false I3=$false O=$abc$3589$n524
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[2] I1=$false I2=$false I3=$false O=$abc$3589$n525
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[1] I1=$false I2=$false I3=$false O=$abc$3589$n527
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=ram_read_addr[1] I1=$false I2=$false I3=$false O=$0\ram_read_addr[8:0][1]
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=ram_write_addr[1] I1=$false I2=$false I3=$false O=$0\ram_write_addr[8:0][1]
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[5] I1=$false I2=$false I3=$false O=$abc$3589$n899
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[6] I1=$false I2=$false I3=$false O=$abc$3589$n900
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[7] I1=$false I2=$false I3=$false O=$abc$3589$n901
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart.Clock_Count[10] I1=$false I2=$false I3=$false O=$abc$3589$n902
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[5] I1=$false I2=$false I3=$false O=$abc$3589$n904
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[6] I1=$false I2=$false I3=$false O=$abc$3589$n905
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[7] I1=$false I2=$false I3=$false O=$abc$3589$n906
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.Clock_Count[10] I1=$false I2=$false I3=$false O=$abc$3589$n907
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=ram_write_addr[2] I1=$false I2=$false I3=$false O=$abc$3589$n909
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=ram_write_addr[4] I1=$false I2=$false I3=$false O=$abc$3589$n911
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=ram_write_addr[6] I1=$false I2=$false I3=$false O=$abc$3589$n913
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=ram_write_addr[0] I1=$false I2=$false I3=$false O=$abc$3589$n918
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=ram_write_addr[3] I1=$false I2=$false I3=$false O=$abc$3589$n920
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=ram_write_addr[5] I1=$false I2=$false I3=$false O=$abc$3589$n922
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=ram_write_addr[7] I1=$false I2=$false I3=$false O=$abc$3589$n924
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=ram_write_addr[8] I1=$false I2=$false I3=$false O=$abc$3589$n926
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.State[2] I1=$false I2=$false I3=$false O=$abc$3589$n330
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx.State[2] I1=tx.State[0] I2=$false I3=$false O=$abc$3589$n105
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:43"
.param LUT_INIT 0001
.gate SB_LUT4 I0=uart.State[2] I1=uart.State[0] I2=$false I3=$false O=$abc$3589$n114
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:43"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$3589$n595_1 I1=uart.Clock_Count[4] I2=uart.Clock_Count[9] I3=$abc$3589$n384 O=$abc$3589$n593_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=uart.Clock_Count[7] I1=uart.Clock_Count[10] I2=$false I3=$false O=$abc$3589$n595_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:43"
.param LUT_INIT 0001
.gate SB_LUT4 I0=ram_write_addr[6] I1=ram_read_addr[6] I2=ram_write_addr[7] I3=ram_read_addr[7] O=$abc$3589$n597_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$3589$n375_1 I1=$abc$3589$n2 I2=uart.State[0] I3=uart.State[1] O=$abc$3589$n600
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1010000000001100
.gate SB_LUT4 I0=uart.State[2] I1=$abc$3589$n600 I2=$abc$3589$n414_1 I3=$abc$3589$n401 O=$abc$3589$n227
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111110100
.gate SB_LUT4 I0=$abc$3589$n582 I1=$abc$3589$n371 I2=tx_dv I3=$abc$3589$n106 O=$abc$3589$n602
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=tx_dv I1=$abc$3589$n106 I2=$abc$3589$n602 I3=$abc$3589$n441 O=$abc$3589$n603_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=tx.State[2] I1=$abc$3589$n441 I2=$abc$3589$n603_1 I3=tx.State[0] O=$abc$3589$n337
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=ram_write_addr[4] I1=ram_read_addr[4] I2=ram_write_addr[5] I3=ram_read_addr[5] O=$abc$3589$n607_1
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$3589$n607_1 I1=$abc$3589$n356_1 I2=$abc$3589$n357 I3=$abc$3589$n597_1 O=$abc$3589$n608
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$3589$n898 I1=ram_read_addr[0] I2=ram_write_addr[0] I3=$abc$3589$n608 O=$0\tx_dv[0:0]
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1101011101010101
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[10] CO=$auto$alumacc.cc:470:replace_alu$389.C[11] I0=$true I1=$abc$3589$n902
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[11] CO=$auto$alumacc.cc:470:replace_alu$389.C[12] I0=$false I1=$abc$3589$n432
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[12] CO=$auto$alumacc.cc:470:replace_alu$389.C[13] I0=$false I1=$abc$3589$n430
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[13] CO=$auto$alumacc.cc:470:replace_alu$389.C[14] I0=$false I1=$abc$3589$n429
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[14] CO=$auto$alumacc.cc:470:replace_alu$389.C[15] I0=$false I1=$abc$3589$n427
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[15] CO=$auto$alumacc.cc:470:replace_alu$389.C[16] I0=$false I1=$abc$3589$n426
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[16] CO=$auto$alumacc.cc:470:replace_alu$389.C[17] I0=$false I1=$abc$3589$n424
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[17] CO=$auto$alumacc.cc:470:replace_alu$389.C[18] I0=$false I1=$abc$3589$n423
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[18] CO=$auto$alumacc.cc:470:replace_alu$389.C[19] I0=$false I1=$abc$3589$n421
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[19] CO=$auto$alumacc.cc:470:replace_alu$389.C[20] I0=$false I1=$abc$3589$n420
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[20] CO=$auto$alumacc.cc:470:replace_alu$389.C[21] I0=$false I1=$abc$3589$n418
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[21] CO=$auto$alumacc.cc:470:replace_alu$389.C[22] I0=$false I1=$abc$3589$n417
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[22] CO=$auto$alumacc.cc:470:replace_alu$389.C[23] I0=$false I1=$abc$3589$n415
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[23] CO=$auto$alumacc.cc:470:replace_alu$389.C[24] I0=$false I1=$abc$3589$n414
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[24] CO=$auto$alumacc.cc:470:replace_alu$389.C[25] I0=$false I1=$abc$3589$n412
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[25] CO=$auto$alumacc.cc:470:replace_alu$389.C[26] I0=$false I1=$abc$3589$n411
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[26] CO=$auto$alumacc.cc:470:replace_alu$389.C[27] I0=$false I1=$abc$3589$n409
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[27] CO=$auto$alumacc.cc:470:replace_alu$389.C[28] I0=$false I1=$abc$3589$n408
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[28] CO=$auto$alumacc.cc:470:replace_alu$389.C[29] I0=$false I1=$abc$3589$n406
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[29] CO=$auto$alumacc.cc:470:replace_alu$389.C[30] I0=$false I1=$abc$3589$n405
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$3589$n447 CO=$auto$alumacc.cc:470:replace_alu$389.C[3] I0=$false I1=$abc$3589$n445
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[30] CO=$auto$alumacc.cc:470:replace_alu$389.C[31] I0=$false I1=$abc$3589$n403
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[31] CO=$abc$3589$n927 I0=$false I1=$abc$3589$n402
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[3] CO=$auto$alumacc.cc:470:replace_alu$389.C[4] I0=$false I1=$abc$3589$n444
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[4] CO=$auto$alumacc.cc:470:replace_alu$389.C[5] I0=$false I1=$abc$3589$n442
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[5] CO=$auto$alumacc.cc:470:replace_alu$389.C[6] I0=$true I1=$abc$3589$n899
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[6] CO=$auto$alumacc.cc:470:replace_alu$389.C[7] I0=$true I1=$abc$3589$n900
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[7] CO=$auto$alumacc.cc:470:replace_alu$389.C[8] I0=$true I1=$abc$3589$n901
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[8] CO=$auto$alumacc.cc:470:replace_alu$389.C[9] I0=$false I1=$abc$3589$n436
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$389.C[9] CO=$auto$alumacc.cc:470:replace_alu$389.C[10] I0=$false I1=$abc$3589$n435
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=tx.Bit_Idx[0] CO=$auto$alumacc.cc:470:replace_alu$400.C[2] I0=tx.Bit_Idx[1] I1=$false
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$400.C[2] CO=$abc$3589$n582 I0=tx.Bit_Idx[2] I1=$false
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[10] CO=$auto$alumacc.cc:470:replace_alu$405.C[11] I0=$true I1=$abc$3589$n907
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[11] CO=$auto$alumacc.cc:470:replace_alu$405.C[12] I0=$false I1=$abc$3589$n512
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[12] CO=$auto$alumacc.cc:470:replace_alu$405.C[13] I0=$false I1=$abc$3589$n510
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[13] CO=$auto$alumacc.cc:470:replace_alu$405.C[14] I0=$false I1=$abc$3589$n509
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[14] CO=$auto$alumacc.cc:470:replace_alu$405.C[15] I0=$false I1=$abc$3589$n507
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[15] CO=$auto$alumacc.cc:470:replace_alu$405.C[16] I0=$false I1=$abc$3589$n506
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[16] CO=$auto$alumacc.cc:470:replace_alu$405.C[17] I0=$false I1=$abc$3589$n504
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[17] CO=$auto$alumacc.cc:470:replace_alu$405.C[18] I0=$false I1=$abc$3589$n503
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[18] CO=$auto$alumacc.cc:470:replace_alu$405.C[19] I0=$false I1=$abc$3589$n501
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[19] CO=$auto$alumacc.cc:470:replace_alu$405.C[20] I0=$false I1=$abc$3589$n500
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[20] CO=$auto$alumacc.cc:470:replace_alu$405.C[21] I0=$false I1=$abc$3589$n498
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[21] CO=$auto$alumacc.cc:470:replace_alu$405.C[22] I0=$false I1=$abc$3589$n497
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[22] CO=$auto$alumacc.cc:470:replace_alu$405.C[23] I0=$false I1=$abc$3589$n495
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[23] CO=$auto$alumacc.cc:470:replace_alu$405.C[24] I0=$false I1=$abc$3589$n494
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[24] CO=$auto$alumacc.cc:470:replace_alu$405.C[25] I0=$false I1=$abc$3589$n492
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[25] CO=$auto$alumacc.cc:470:replace_alu$405.C[26] I0=$false I1=$abc$3589$n491
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[26] CO=$auto$alumacc.cc:470:replace_alu$405.C[27] I0=$false I1=$abc$3589$n489
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[27] CO=$auto$alumacc.cc:470:replace_alu$405.C[28] I0=$false I1=$abc$3589$n488
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[28] CO=$auto$alumacc.cc:470:replace_alu$405.C[29] I0=$false I1=$abc$3589$n486
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[29] CO=$auto$alumacc.cc:470:replace_alu$405.C[30] I0=$false I1=$abc$3589$n485
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$3589$n527 CO=$auto$alumacc.cc:470:replace_alu$405.C[3] I0=$false I1=$abc$3589$n525
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[30] CO=$auto$alumacc.cc:470:replace_alu$405.C[31] I0=$false I1=$abc$3589$n483
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[31] CO=$abc$3589$n929 I0=$false I1=$abc$3589$n482
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[3] CO=$auto$alumacc.cc:470:replace_alu$405.C[4] I0=$false I1=$abc$3589$n524
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[4] CO=$auto$alumacc.cc:470:replace_alu$405.C[5] I0=$false I1=$abc$3589$n522
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[5] CO=$auto$alumacc.cc:470:replace_alu$405.C[6] I0=$true I1=$abc$3589$n904
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[6] CO=$auto$alumacc.cc:470:replace_alu$405.C[7] I0=$true I1=$abc$3589$n905
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[7] CO=$auto$alumacc.cc:470:replace_alu$405.C[8] I0=$true I1=$abc$3589$n906
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[8] CO=$auto$alumacc.cc:470:replace_alu$405.C[9] I0=$false I1=$abc$3589$n516
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$405.C[9] CO=$auto$alumacc.cc:470:replace_alu$405.C[10] I0=$false I1=$abc$3589$n515
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:470:replace_alu$416.C[1] I0=ram_read_addr[0] I1=$abc$3589$n918
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$416.C[1] CO=$auto$alumacc.cc:470:replace_alu$416.C[2] I0=ram_read_addr[1] I1=$0\ram_write_addr[8:0][1]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$416.C[2] CO=$auto$alumacc.cc:470:replace_alu$416.C[3] I0=ram_read_addr[2] I1=$abc$3589$n909
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$416.C[3] CO=$auto$alumacc.cc:470:replace_alu$416.C[4] I0=ram_read_addr[3] I1=$abc$3589$n920
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$416.C[4] CO=$auto$alumacc.cc:470:replace_alu$416.C[5] I0=ram_read_addr[4] I1=$abc$3589$n911
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$416.C[5] CO=$auto$alumacc.cc:470:replace_alu$416.C[6] I0=ram_read_addr[5] I1=$abc$3589$n922
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$416.C[6] CO=$auto$alumacc.cc:470:replace_alu$416.C[7] I0=ram_read_addr[6] I1=$abc$3589$n913
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$416.C[7] CO=$auto$alumacc.cc:470:replace_alu$416.C[8] I0=ram_read_addr[7] I1=$abc$3589$n924
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$416.C[8] CO=$abc$3589$n898 I0=ram_read_addr[8] I1=$abc$3589$n926
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=ram_read_addr[0] I3=$false O=$0\ram_read_addr[8:0][0]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=ram_read_addr[0] CO=$auto$alumacc.cc:470:replace_alu$425.C[2] I0=$false I1=ram_read_addr[1]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ram_read_addr[2] I3=$auto$alumacc.cc:470:replace_alu$425.C[2] O=$0\ram_read_addr[8:0][2]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$425.C[2] CO=$auto$alumacc.cc:470:replace_alu$425.C[3] I0=$false I1=ram_read_addr[2]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ram_read_addr[3] I3=$auto$alumacc.cc:470:replace_alu$425.C[3] O=$0\ram_read_addr[8:0][3]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$425.C[3] CO=$auto$alumacc.cc:470:replace_alu$425.C[4] I0=$false I1=ram_read_addr[3]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ram_read_addr[4] I3=$auto$alumacc.cc:470:replace_alu$425.C[4] O=$0\ram_read_addr[8:0][4]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$425.C[4] CO=$auto$alumacc.cc:470:replace_alu$425.C[5] I0=$false I1=ram_read_addr[4]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ram_read_addr[5] I3=$auto$alumacc.cc:470:replace_alu$425.C[5] O=$0\ram_read_addr[8:0][5]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$425.C[5] CO=$auto$alumacc.cc:470:replace_alu$425.C[6] I0=$false I1=ram_read_addr[5]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ram_read_addr[6] I3=$auto$alumacc.cc:470:replace_alu$425.C[6] O=$0\ram_read_addr[8:0][6]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$425.C[6] CO=$auto$alumacc.cc:470:replace_alu$425.C[7] I0=$false I1=ram_read_addr[6]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ram_read_addr[7] I3=$auto$alumacc.cc:470:replace_alu$425.C[7] O=$0\ram_read_addr[8:0][7]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$425.C[7] CO=$auto$alumacc.cc:470:replace_alu$425.C[8] I0=$false I1=ram_read_addr[7]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ram_read_addr[8] I3=$auto$alumacc.cc:470:replace_alu$425.C[8] O=$0\ram_read_addr[8:0][8]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=ram_write_addr[0] I3=$false O=$0\ram_write_addr[8:0][0]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=ram_write_addr[0] CO=$auto$alumacc.cc:470:replace_alu$428.C[2] I0=$false I1=ram_write_addr[1]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ram_write_addr[2] I3=$auto$alumacc.cc:470:replace_alu$428.C[2] O=$0\ram_write_addr[8:0][2]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$428.C[2] CO=$auto$alumacc.cc:470:replace_alu$428.C[3] I0=$false I1=ram_write_addr[2]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ram_write_addr[3] I3=$auto$alumacc.cc:470:replace_alu$428.C[3] O=$0\ram_write_addr[8:0][3]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$428.C[3] CO=$auto$alumacc.cc:470:replace_alu$428.C[4] I0=$false I1=ram_write_addr[3]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ram_write_addr[4] I3=$auto$alumacc.cc:470:replace_alu$428.C[4] O=$0\ram_write_addr[8:0][4]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$428.C[4] CO=$auto$alumacc.cc:470:replace_alu$428.C[5] I0=$false I1=ram_write_addr[4]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ram_write_addr[5] I3=$auto$alumacc.cc:470:replace_alu$428.C[5] O=$0\ram_write_addr[8:0][5]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$428.C[5] CO=$auto$alumacc.cc:470:replace_alu$428.C[6] I0=$false I1=ram_write_addr[5]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ram_write_addr[6] I3=$auto$alumacc.cc:470:replace_alu$428.C[6] O=$0\ram_write_addr[8:0][6]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$428.C[6] CO=$auto$alumacc.cc:470:replace_alu$428.C[7] I0=$false I1=ram_write_addr[6]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ram_write_addr[7] I3=$auto$alumacc.cc:470:replace_alu$428.C[7] O=$0\ram_write_addr[8:0][7]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$428.C[7] CO=$auto$alumacc.cc:470:replace_alu$428.C[8] I0=$false I1=ram_write_addr[7]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ram_write_addr[8] I3=$auto$alumacc.cc:470:replace_alu$428.C[8] O=$0\ram_write_addr[8:0][8]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=tx.Clock_Count[0] I3=$false O=$abc$3589$n585
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[10] I3=$auto$alumacc.cc:470:replace_alu$431.C[10] O=$abc$3589$n605
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[10] CO=$auto$alumacc.cc:470:replace_alu$431.C[11] I0=$false I1=tx.Clock_Count[10]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[11] I3=$auto$alumacc.cc:470:replace_alu$431.C[11] O=$abc$3589$n607
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[11] CO=$auto$alumacc.cc:470:replace_alu$431.C[12] I0=$false I1=tx.Clock_Count[11]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[12] I3=$auto$alumacc.cc:470:replace_alu$431.C[12] O=$abc$3589$n609
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[12] CO=$auto$alumacc.cc:470:replace_alu$431.C[13] I0=$false I1=tx.Clock_Count[12]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[13] I3=$auto$alumacc.cc:470:replace_alu$431.C[13] O=$abc$3589$n611
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[13] CO=$auto$alumacc.cc:470:replace_alu$431.C[14] I0=$false I1=tx.Clock_Count[13]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[14] I3=$auto$alumacc.cc:470:replace_alu$431.C[14] O=$abc$3589$n613
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[14] CO=$auto$alumacc.cc:470:replace_alu$431.C[15] I0=$false I1=tx.Clock_Count[14]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[15] I3=$auto$alumacc.cc:470:replace_alu$431.C[15] O=$abc$3589$n615
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[15] CO=$auto$alumacc.cc:470:replace_alu$431.C[16] I0=$false I1=tx.Clock_Count[15]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[16] I3=$auto$alumacc.cc:470:replace_alu$431.C[16] O=$abc$3589$n617
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[16] CO=$auto$alumacc.cc:470:replace_alu$431.C[17] I0=$false I1=tx.Clock_Count[16]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[17] I3=$auto$alumacc.cc:470:replace_alu$431.C[17] O=$abc$3589$n619
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[17] CO=$auto$alumacc.cc:470:replace_alu$431.C[18] I0=$false I1=tx.Clock_Count[17]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[18] I3=$auto$alumacc.cc:470:replace_alu$431.C[18] O=$abc$3589$n621
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[18] CO=$auto$alumacc.cc:470:replace_alu$431.C[19] I0=$false I1=tx.Clock_Count[18]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[19] I3=$auto$alumacc.cc:470:replace_alu$431.C[19] O=$abc$3589$n623
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[19] CO=$auto$alumacc.cc:470:replace_alu$431.C[20] I0=$false I1=tx.Clock_Count[19]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=tx.Clock_Count[0] CO=$auto$alumacc.cc:470:replace_alu$431.C[2] I0=$false I1=tx.Clock_Count[1]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[20] I3=$auto$alumacc.cc:470:replace_alu$431.C[20] O=$abc$3589$n625
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[20] CO=$auto$alumacc.cc:470:replace_alu$431.C[21] I0=$false I1=tx.Clock_Count[20]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[21] I3=$auto$alumacc.cc:470:replace_alu$431.C[21] O=$abc$3589$n627
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[21] CO=$auto$alumacc.cc:470:replace_alu$431.C[22] I0=$false I1=tx.Clock_Count[21]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[22] I3=$auto$alumacc.cc:470:replace_alu$431.C[22] O=$abc$3589$n629
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[22] CO=$auto$alumacc.cc:470:replace_alu$431.C[23] I0=$false I1=tx.Clock_Count[22]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[23] I3=$auto$alumacc.cc:470:replace_alu$431.C[23] O=$abc$3589$n631
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[23] CO=$auto$alumacc.cc:470:replace_alu$431.C[24] I0=$false I1=tx.Clock_Count[23]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[24] I3=$auto$alumacc.cc:470:replace_alu$431.C[24] O=$abc$3589$n633
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[24] CO=$auto$alumacc.cc:470:replace_alu$431.C[25] I0=$false I1=tx.Clock_Count[24]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[25] I3=$auto$alumacc.cc:470:replace_alu$431.C[25] O=$abc$3589$n635
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[25] CO=$auto$alumacc.cc:470:replace_alu$431.C[26] I0=$false I1=tx.Clock_Count[25]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[26] I3=$auto$alumacc.cc:470:replace_alu$431.C[26] O=$abc$3589$n637
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[26] CO=$auto$alumacc.cc:470:replace_alu$431.C[27] I0=$false I1=tx.Clock_Count[26]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[27] I3=$auto$alumacc.cc:470:replace_alu$431.C[27] O=$abc$3589$n639
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[27] CO=$auto$alumacc.cc:470:replace_alu$431.C[28] I0=$false I1=tx.Clock_Count[27]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[28] I3=$auto$alumacc.cc:470:replace_alu$431.C[28] O=$abc$3589$n641
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[28] CO=$auto$alumacc.cc:470:replace_alu$431.C[29] I0=$false I1=tx.Clock_Count[28]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[29] I3=$auto$alumacc.cc:470:replace_alu$431.C[29] O=$abc$3589$n643
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[29] CO=$auto$alumacc.cc:470:replace_alu$431.C[30] I0=$false I1=tx.Clock_Count[29]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[2] I3=$auto$alumacc.cc:470:replace_alu$431.C[2] O=$abc$3589$n589
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[2] CO=$auto$alumacc.cc:470:replace_alu$431.C[3] I0=$false I1=tx.Clock_Count[2]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[30] I3=$auto$alumacc.cc:470:replace_alu$431.C[30] O=$abc$3589$n645
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[30] CO=$auto$alumacc.cc:470:replace_alu$431.C[31] I0=$false I1=tx.Clock_Count[30]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[31] I3=$auto$alumacc.cc:470:replace_alu$431.C[31] O=$abc$3589$n647
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[3] I3=$auto$alumacc.cc:470:replace_alu$431.C[3] O=$abc$3589$n591
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[3] CO=$auto$alumacc.cc:470:replace_alu$431.C[4] I0=$false I1=tx.Clock_Count[3]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[4] I3=$auto$alumacc.cc:470:replace_alu$431.C[4] O=$abc$3589$n593
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[4] CO=$auto$alumacc.cc:470:replace_alu$431.C[5] I0=$false I1=tx.Clock_Count[4]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[5] I3=$auto$alumacc.cc:470:replace_alu$431.C[5] O=$abc$3589$n595
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[5] CO=$auto$alumacc.cc:470:replace_alu$431.C[6] I0=$false I1=tx.Clock_Count[5]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[6] I3=$auto$alumacc.cc:470:replace_alu$431.C[6] O=$abc$3589$n597
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[6] CO=$auto$alumacc.cc:470:replace_alu$431.C[7] I0=$false I1=tx.Clock_Count[6]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[7] I3=$auto$alumacc.cc:470:replace_alu$431.C[7] O=$abc$3589$n599
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[7] CO=$auto$alumacc.cc:470:replace_alu$431.C[8] I0=$false I1=tx.Clock_Count[7]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[8] I3=$auto$alumacc.cc:470:replace_alu$431.C[8] O=$abc$3589$n601
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[8] CO=$auto$alumacc.cc:470:replace_alu$431.C[9] I0=$false I1=tx.Clock_Count[8]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Clock_Count[9] I3=$auto$alumacc.cc:470:replace_alu$431.C[9] O=$abc$3589$n603
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$431.C[9] CO=$auto$alumacc.cc:470:replace_alu$431.C[10] I0=$false I1=tx.Clock_Count[9]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=tx.Bit_Idx[0] I3=$false O=$abc$3589$n580
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=tx.Bit_Idx[0] CO=$auto$alumacc.cc:470:replace_alu$434.C[2] I0=$false I1=tx.Bit_Idx[1]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx.Bit_Idx[2] I3=$auto$alumacc.cc:470:replace_alu$434.C[2] O=$abc$3589$n584
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=uart.Clock_Count[0] I3=$false O=$abc$3589$n751
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[10] I3=$auto$alumacc.cc:470:replace_alu$437.C[10] O=$abc$3589$n781
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[10] CO=$auto$alumacc.cc:470:replace_alu$437.C[11] I0=$false I1=uart.Clock_Count[10]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[11] I3=$auto$alumacc.cc:470:replace_alu$437.C[11] O=$abc$3589$n784
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[11] CO=$auto$alumacc.cc:470:replace_alu$437.C[12] I0=$false I1=uart.Clock_Count[11]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[12] I3=$auto$alumacc.cc:470:replace_alu$437.C[12] O=$abc$3589$n787
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[12] CO=$auto$alumacc.cc:470:replace_alu$437.C[13] I0=$false I1=uart.Clock_Count[12]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[13] I3=$auto$alumacc.cc:470:replace_alu$437.C[13] O=$abc$3589$n790
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[13] CO=$auto$alumacc.cc:470:replace_alu$437.C[14] I0=$false I1=uart.Clock_Count[13]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[14] I3=$auto$alumacc.cc:470:replace_alu$437.C[14] O=$abc$3589$n793
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[14] CO=$auto$alumacc.cc:470:replace_alu$437.C[15] I0=$false I1=uart.Clock_Count[14]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[15] I3=$auto$alumacc.cc:470:replace_alu$437.C[15] O=$abc$3589$n796
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[15] CO=$auto$alumacc.cc:470:replace_alu$437.C[16] I0=$false I1=uart.Clock_Count[15]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[16] I3=$auto$alumacc.cc:470:replace_alu$437.C[16] O=$abc$3589$n799
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[16] CO=$auto$alumacc.cc:470:replace_alu$437.C[17] I0=$false I1=uart.Clock_Count[16]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[17] I3=$auto$alumacc.cc:470:replace_alu$437.C[17] O=$abc$3589$n802
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[17] CO=$auto$alumacc.cc:470:replace_alu$437.C[18] I0=$false I1=uart.Clock_Count[17]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[18] I3=$auto$alumacc.cc:470:replace_alu$437.C[18] O=$abc$3589$n805
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[18] CO=$auto$alumacc.cc:470:replace_alu$437.C[19] I0=$false I1=uart.Clock_Count[18]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[19] I3=$auto$alumacc.cc:470:replace_alu$437.C[19] O=$abc$3589$n808
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[19] CO=$auto$alumacc.cc:470:replace_alu$437.C[20] I0=$false I1=uart.Clock_Count[19]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=uart.Clock_Count[0] CO=$auto$alumacc.cc:470:replace_alu$437.C[2] I0=$false I1=uart.Clock_Count[1]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[20] I3=$auto$alumacc.cc:470:replace_alu$437.C[20] O=$abc$3589$n811
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[20] CO=$auto$alumacc.cc:470:replace_alu$437.C[21] I0=$false I1=uart.Clock_Count[20]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[21] I3=$auto$alumacc.cc:470:replace_alu$437.C[21] O=$abc$3589$n814
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[21] CO=$auto$alumacc.cc:470:replace_alu$437.C[22] I0=$false I1=uart.Clock_Count[21]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[22] I3=$auto$alumacc.cc:470:replace_alu$437.C[22] O=$abc$3589$n817
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[22] CO=$auto$alumacc.cc:470:replace_alu$437.C[23] I0=$false I1=uart.Clock_Count[22]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[23] I3=$auto$alumacc.cc:470:replace_alu$437.C[23] O=$abc$3589$n820
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[23] CO=$auto$alumacc.cc:470:replace_alu$437.C[24] I0=$false I1=uart.Clock_Count[23]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[24] I3=$auto$alumacc.cc:470:replace_alu$437.C[24] O=$abc$3589$n823
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[24] CO=$auto$alumacc.cc:470:replace_alu$437.C[25] I0=$false I1=uart.Clock_Count[24]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[25] I3=$auto$alumacc.cc:470:replace_alu$437.C[25] O=$abc$3589$n826
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[25] CO=$auto$alumacc.cc:470:replace_alu$437.C[26] I0=$false I1=uart.Clock_Count[25]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[26] I3=$auto$alumacc.cc:470:replace_alu$437.C[26] O=$abc$3589$n829
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[26] CO=$auto$alumacc.cc:470:replace_alu$437.C[27] I0=$false I1=uart.Clock_Count[26]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[27] I3=$auto$alumacc.cc:470:replace_alu$437.C[27] O=$abc$3589$n832
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[27] CO=$auto$alumacc.cc:470:replace_alu$437.C[28] I0=$false I1=uart.Clock_Count[27]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[28] I3=$auto$alumacc.cc:470:replace_alu$437.C[28] O=$abc$3589$n835
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[28] CO=$auto$alumacc.cc:470:replace_alu$437.C[29] I0=$false I1=uart.Clock_Count[28]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[29] I3=$auto$alumacc.cc:470:replace_alu$437.C[29] O=$abc$3589$n838
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[29] CO=$auto$alumacc.cc:470:replace_alu$437.C[30] I0=$false I1=uart.Clock_Count[29]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[2] I3=$auto$alumacc.cc:470:replace_alu$437.C[2] O=$abc$3589$n757
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[2] CO=$auto$alumacc.cc:470:replace_alu$437.C[3] I0=$false I1=uart.Clock_Count[2]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[30] I3=$auto$alumacc.cc:470:replace_alu$437.C[30] O=$abc$3589$n841
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[30] CO=$auto$alumacc.cc:470:replace_alu$437.C[31] I0=$false I1=uart.Clock_Count[30]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[31] I3=$auto$alumacc.cc:470:replace_alu$437.C[31] O=$abc$3589$n844
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[3] I3=$auto$alumacc.cc:470:replace_alu$437.C[3] O=$abc$3589$n760
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[3] CO=$auto$alumacc.cc:470:replace_alu$437.C[4] I0=$false I1=uart.Clock_Count[3]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[4] I3=$auto$alumacc.cc:470:replace_alu$437.C[4] O=$abc$3589$n763
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[4] CO=$auto$alumacc.cc:470:replace_alu$437.C[5] I0=$false I1=uart.Clock_Count[4]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[5] I3=$auto$alumacc.cc:470:replace_alu$437.C[5] O=$abc$3589$n766
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[5] CO=$auto$alumacc.cc:470:replace_alu$437.C[6] I0=$false I1=uart.Clock_Count[5]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[6] I3=$auto$alumacc.cc:470:replace_alu$437.C[6] O=$abc$3589$n769
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[6] CO=$auto$alumacc.cc:470:replace_alu$437.C[7] I0=$false I1=uart.Clock_Count[6]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[7] I3=$auto$alumacc.cc:470:replace_alu$437.C[7] O=$abc$3589$n772
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[7] CO=$auto$alumacc.cc:470:replace_alu$437.C[8] I0=$false I1=uart.Clock_Count[7]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[8] I3=$auto$alumacc.cc:470:replace_alu$437.C[8] O=$abc$3589$n775
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[8] CO=$auto$alumacc.cc:470:replace_alu$437.C[9] I0=$false I1=uart.Clock_Count[8]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Clock_Count[9] I3=$auto$alumacc.cc:470:replace_alu$437.C[9] O=$abc$3589$n778
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:470:replace_alu$437.C[9] CO=$auto$alumacc.cc:470:replace_alu$437.C[10] I0=$false I1=uart.Clock_Count[9]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=uart.Bit_Idx[0] I3=$false O=$abc$3589$n747
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uart.Bit_Idx[0] CO=$auto$alumacc.cc:470:replace_alu$440.C[2] I0=$false I1=uart.Bit_Idx[1]
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart.Bit_Idx[2] I3=$auto$alumacc.cc:470:replace_alu$440.C[2] O=$abc$3589$n749
.attr src "/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=ICE_CLK D=$abc$3589$n337 Q=tx.State[0] R=tx.State[2]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=ICE_CLK D=$abc$3589$n344 Q=tx.State[1] R=tx.State[2]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=ICE_CLK D=$false Q=tx.State[2] R=tx.State[2]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=ICE_CLK D=ram_inst.DOUT[0] E=$abc$3589$n568 Q=tx.Tx_Byte[0]
.attr src "uart_tx2.v:23|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=ram_inst.DOUT[1] E=$abc$3589$n568 Q=tx.Tx_Byte[1]
.attr src "uart_tx2.v:23|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=ram_inst.DOUT[2] E=$abc$3589$n568 Q=tx.Tx_Byte[2]
.attr src "uart_tx2.v:23|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=ram_inst.DOUT[3] E=$abc$3589$n568 Q=tx.Tx_Byte[3]
.attr src "uart_tx2.v:23|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=ram_inst.DOUT[4] E=$abc$3589$n568 Q=tx.Tx_Byte[4]
.attr src "uart_tx2.v:23|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=ram_inst.DOUT[5] E=$abc$3589$n568 Q=tx.Tx_Byte[5]
.attr src "uart_tx2.v:23|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=ram_inst.DOUT[6] E=$abc$3589$n568 Q=tx.Tx_Byte[6]
.attr src "uart_tx2.v:23|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=ram_inst.DOUT[7] E=$abc$3589$n568 Q=tx.Tx_Byte[7]
.attr src "uart_tx2.v:23|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n234 E=$abc$3589$n330 Q=tx.Clock_Count[0]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n237 E=$abc$3589$n330 Q=tx.Clock_Count[1]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n240 E=$abc$3589$n330 Q=tx.Clock_Count[2]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n243 E=$abc$3589$n330 Q=tx.Clock_Count[3]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n246 E=$abc$3589$n330 Q=tx.Clock_Count[4]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n249 E=$abc$3589$n330 Q=tx.Clock_Count[5]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n252 E=$abc$3589$n330 Q=tx.Clock_Count[6]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n255 E=$abc$3589$n330 Q=tx.Clock_Count[7]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n258 E=$abc$3589$n330 Q=tx.Clock_Count[8]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n261 E=$abc$3589$n330 Q=tx.Clock_Count[9]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n264 E=$abc$3589$n330 Q=tx.Clock_Count[10]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n267 E=$abc$3589$n330 Q=tx.Clock_Count[11]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n270 E=$abc$3589$n330 Q=tx.Clock_Count[12]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n273 E=$abc$3589$n330 Q=tx.Clock_Count[13]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n276 E=$abc$3589$n330 Q=tx.Clock_Count[14]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n279 E=$abc$3589$n330 Q=tx.Clock_Count[15]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n282 E=$abc$3589$n330 Q=tx.Clock_Count[16]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n285 E=$abc$3589$n330 Q=tx.Clock_Count[17]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n288 E=$abc$3589$n330 Q=tx.Clock_Count[18]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n291 E=$abc$3589$n330 Q=tx.Clock_Count[19]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n294 E=$abc$3589$n330 Q=tx.Clock_Count[20]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n297 E=$abc$3589$n330 Q=tx.Clock_Count[21]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n300 E=$abc$3589$n330 Q=tx.Clock_Count[22]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n303 E=$abc$3589$n330 Q=tx.Clock_Count[23]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n306 E=$abc$3589$n330 Q=tx.Clock_Count[24]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n309 E=$abc$3589$n330 Q=tx.Clock_Count[25]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n312 E=$abc$3589$n330 Q=tx.Clock_Count[26]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n315 E=$abc$3589$n330 Q=tx.Clock_Count[27]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n318 E=$abc$3589$n330 Q=tx.Clock_Count[28]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n321 E=$abc$3589$n330 Q=tx.Clock_Count[29]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n324 E=$abc$3589$n330 Q=tx.Clock_Count[30]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n327 E=$abc$3589$n330 Q=tx.Clock_Count[31]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n932 E=$abc$3589$n105 Q=tx.Bit_Idx[0]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n933 E=$abc$3589$n105 Q=tx.Bit_Idx[1]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n934 E=$abc$3589$n105 Q=tx.Bit_Idx[2]
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n935 E=$abc$3589$n106 Q=tx.Done
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n111 E=$abc$3589$n109 Q=tx.Tx_Data
.attr src "uart_tx2.v:36|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$0\ram_read_addr[8:0][0] E=$0\tx_dv[0:0] Q=ram_read_addr[0]
.attr src "uart_blink.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$0\ram_read_addr[8:0][1] E=$abc$3589$n356 Q=ram_read_addr[1]
.attr src "uart_blink.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$0\ram_read_addr[8:0][2] E=$0\tx_dv[0:0] Q=ram_read_addr[2]
.attr src "uart_blink.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$0\ram_read_addr[8:0][3] E=$0\tx_dv[0:0] Q=ram_read_addr[3]
.attr src "uart_blink.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$0\ram_read_addr[8:0][4] E=$0\tx_dv[0:0] Q=ram_read_addr[4]
.attr src "uart_blink.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$0\ram_read_addr[8:0][5] E=$0\tx_dv[0:0] Q=ram_read_addr[5]
.attr src "uart_blink.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$0\ram_read_addr[8:0][6] E=$0\tx_dv[0:0] Q=ram_read_addr[6]
.attr src "uart_blink.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$0\ram_read_addr[8:0][7] E=$0\tx_dv[0:0] Q=ram_read_addr[7]
.attr src "uart_blink.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$0\ram_read_addr[8:0][8] E=$0\tx_dv[0:0] Q=ram_read_addr[8]
.attr src "uart_blink.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=ICE_CLK D=$0\tx_dv[0:0] Q=tx_dv
.attr src "uart_blink.v:66|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=uart.Rx_Dv D=$0\ram_write_addr[8:0][0] Q=ram_write_addr[0]
.attr src "uart_blink.v:61|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=uart.Rx_Dv D=$0\ram_write_addr[8:0][1] E=ram_write_addr[0] Q=ram_write_addr[1]
.attr src "uart_blink.v:61|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=uart.Rx_Dv D=$0\ram_write_addr[8:0][2] Q=ram_write_addr[2]
.attr src "uart_blink.v:61|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=uart.Rx_Dv D=$0\ram_write_addr[8:0][3] Q=ram_write_addr[3]
.attr src "uart_blink.v:61|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=uart.Rx_Dv D=$0\ram_write_addr[8:0][4] Q=ram_write_addr[4]
.attr src "uart_blink.v:61|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=uart.Rx_Dv D=$0\ram_write_addr[8:0][5] Q=ram_write_addr[5]
.attr src "uart_blink.v:61|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=uart.Rx_Dv D=$0\ram_write_addr[8:0][6] Q=ram_write_addr[6]
.attr src "uart_blink.v:61|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=uart.Rx_Dv D=$0\ram_write_addr[8:0][7] Q=ram_write_addr[7]
.attr src "uart_blink.v:61|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=uart.Rx_Dv D=$0\ram_write_addr[8:0][8] Q=ram_write_addr[8]
.attr src "uart_blink.v:61|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n939 E=$abc$3589$n231 Q=uart.Rx_Dv
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=ICE_CLK D=$abc$3589$n1 Q=$abc$3589$n2
.attr src "uart_rx.v:34|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=ICE_CLK D=uart.Rx_Data E=$abc$3589$n365 Q=uart.Rx_Byte[0]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=uart.Rx_Data E=$abc$3589$n370 Q=uart.Rx_Byte[1]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=uart.Rx_Data E=$abc$3589$n375 Q=uart.Rx_Byte[2]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=uart.Rx_Data E=$abc$3589$n381 Q=uart.Rx_Byte[3]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=uart.Rx_Data E=$abc$3589$n386 Q=uart.Rx_Byte[4]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=uart.Rx_Data E=$abc$3589$n391 Q=uart.Rx_Byte[5]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=uart.Rx_Data E=$abc$3589$n396 Q=uart.Rx_Byte[6]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=uart.Rx_Data E=$abc$3589$n401 Q=uart.Rx_Byte[7]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=ICE_CLK D=$abc$3589$n227 Q=uart.State[0] R=uart.State[2]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=ICE_CLK D=$abc$3589$n221 Q=uart.State[1] R=uart.State[2]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=ICE_CLK D=$abc$3589$n217 Q=uart.State[2] R=uart.State[2]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n210 E=$abc$3589$n214 Q=uart.Clock_Count[0]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n207 E=$abc$3589$n214 Q=uart.Clock_Count[1]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n204 E=$abc$3589$n214 Q=uart.Clock_Count[2]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n201 E=$abc$3589$n214 Q=uart.Clock_Count[3]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n198 E=$abc$3589$n214 Q=uart.Clock_Count[4]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n195 E=$abc$3589$n214 Q=uart.Clock_Count[5]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n192 E=$abc$3589$n214 Q=uart.Clock_Count[6]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n189 E=$abc$3589$n214 Q=uart.Clock_Count[7]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n186 E=$abc$3589$n214 Q=uart.Clock_Count[8]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n183 E=$abc$3589$n214 Q=uart.Clock_Count[9]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n180 E=$abc$3589$n214 Q=uart.Clock_Count[10]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n177 E=$abc$3589$n214 Q=uart.Clock_Count[11]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n174 E=$abc$3589$n214 Q=uart.Clock_Count[12]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n171 E=$abc$3589$n214 Q=uart.Clock_Count[13]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n168 E=$abc$3589$n214 Q=uart.Clock_Count[14]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n165 E=$abc$3589$n214 Q=uart.Clock_Count[15]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n162 E=$abc$3589$n214 Q=uart.Clock_Count[16]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n159 E=$abc$3589$n214 Q=uart.Clock_Count[17]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n156 E=$abc$3589$n214 Q=uart.Clock_Count[18]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n153 E=$abc$3589$n214 Q=uart.Clock_Count[19]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n150 E=$abc$3589$n214 Q=uart.Clock_Count[20]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n147 E=$abc$3589$n214 Q=uart.Clock_Count[21]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n144 E=$abc$3589$n214 Q=uart.Clock_Count[22]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n141 E=$abc$3589$n214 Q=uart.Clock_Count[23]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n138 E=$abc$3589$n214 Q=uart.Clock_Count[24]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n135 E=$abc$3589$n214 Q=uart.Clock_Count[25]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n132 E=$abc$3589$n214 Q=uart.Clock_Count[26]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n129 E=$abc$3589$n214 Q=uart.Clock_Count[27]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n126 E=$abc$3589$n214 Q=uart.Clock_Count[28]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n123 E=$abc$3589$n214 Q=uart.Clock_Count[29]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n120 E=$abc$3589$n214 Q=uart.Clock_Count[30]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n117 E=$abc$3589$n214 Q=uart.Clock_Count[31]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n936 E=$abc$3589$n114 Q=uart.Bit_Idx[0]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n937 E=$abc$3589$n114 Q=uart.Bit_Idx[1]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=ICE_CLK D=$abc$3589$n938 E=$abc$3589$n114 Q=uart.Bit_Idx[2]
.attr src "uart_rx.v:38|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=ram_read_addr[0] RADDR[1]=ram_read_addr[1] RADDR[2]=ram_read_addr[2] RADDR[3]=ram_read_addr[3] RADDR[4]=ram_read_addr[4] RADDR[5]=ram_read_addr[5] RADDR[6]=ram_read_addr[6] RADDR[7]=ram_read_addr[7] RADDR[8]=ram_read_addr[8] RADDR[9]=$false RADDR[10]=$false RCLK=ICE_CLK RCLKE=$true RDATA[0]=ram_inst.DOUT[0] RDATA[1]=$techmap450\ram_inst.mem.0.0.0.A1DATA_16[1] RDATA[2]=ram_inst.DOUT[1] RDATA[3]=$techmap450\ram_inst.mem.0.0.0.A1DATA_16[3] RDATA[4]=ram_inst.DOUT[2] RDATA[5]=$techmap450\ram_inst.mem.0.0.0.A1DATA_16[5] RDATA[6]=ram_inst.DOUT[3] RDATA[7]=$techmap450\ram_inst.mem.0.0.0.A1DATA_16[7] RDATA[8]=ram_inst.DOUT[4] RDATA[9]=$techmap450\ram_inst.mem.0.0.0.A1DATA_16[9] RDATA[10]=ram_inst.DOUT[5] RDATA[11]=$techmap450\ram_inst.mem.0.0.0.A1DATA_16[11] RDATA[12]=ram_inst.DOUT[6] RDATA[13]=$techmap450\ram_inst.mem.0.0.0.A1DATA_16[13] RDATA[14]=ram_inst.DOUT[7] RDATA[15]=$techmap450\ram_inst.mem.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=ram_write_addr[0] WADDR[1]=ram_write_addr[1] WADDR[2]=ram_write_addr[2] WADDR[3]=ram_write_addr[3] WADDR[4]=ram_write_addr[4] WADDR[5]=ram_write_addr[5] WADDR[6]=ram_write_addr[6] WADDR[7]=ram_write_addr[7] WADDR[8]=ram_write_addr[8] WADDR[9]=$false WADDR[10]=$false WCLK=ICE_CLK WCLKE=uart.Rx_Dv WDATA[0]=uart.Rx_Byte[0] WDATA[1]=$undef WDATA[2]=uart.Rx_Byte[1] WDATA[3]=$undef WDATA[4]=uart.Rx_Byte[2] WDATA[5]=$undef WDATA[6]=uart.Rx_Byte[3] WDATA[7]=$undef WDATA[8]=uart.Rx_Byte[4] WDATA[9]=$undef WDATA[10]=uart.Rx_Byte[5] WDATA[11]=$undef WDATA[12]=uart.Rx_Byte[6] WDATA[13]=$undef WDATA[14]=uart.Rx_Byte[7] WDATA[15]=$undef WE=$true
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.names $undef GLED5
1 1
.names tx_dv J3_10
1 1
.names tx.Tx_Data J3_9
1 1
.names $undef RLED1
1 1
.names $undef RLED2
1 1
.names $undef RLED3
1 1
.names $undef RLED4
1 1
.names tx.Tx_Data UART_TX
1 1
.names uart.Rx_Byte[0] ram_din[0]
1 1
.names uart.Rx_Byte[1] ram_din[1]
1 1
.names uart.Rx_Byte[2] ram_din[2]
1 1
.names uart.Rx_Byte[3] ram_din[3]
1 1
.names uart.Rx_Byte[4] ram_din[4]
1 1
.names uart.Rx_Byte[5] ram_din[5]
1 1
.names uart.Rx_Byte[6] ram_din[6]
1 1
.names uart.Rx_Byte[7] ram_din[7]
1 1
.names ram_inst.DOUT[0] ram_dout[0]
1 1
.names ram_inst.DOUT[1] ram_dout[1]
1 1
.names ram_inst.DOUT[2] ram_dout[2]
1 1
.names ram_inst.DOUT[3] ram_dout[3]
1 1
.names ram_inst.DOUT[4] ram_dout[4]
1 1
.names ram_inst.DOUT[5] ram_dout[5]
1 1
.names ram_inst.DOUT[6] ram_dout[6]
1 1
.names ram_inst.DOUT[7] ram_dout[7]
1 1
.names ICE_CLK ram_inst.CLK
1 1
.names uart.Rx_Byte[0] ram_inst.DIN[0]
1 1
.names uart.Rx_Byte[1] ram_inst.DIN[1]
1 1
.names uart.Rx_Byte[2] ram_inst.DIN[2]
1 1
.names uart.Rx_Byte[3] ram_inst.DIN[3]
1 1
.names uart.Rx_Byte[4] ram_inst.DIN[4]
1 1
.names uart.Rx_Byte[5] ram_inst.DIN[5]
1 1
.names uart.Rx_Byte[6] ram_inst.DIN[6]
1 1
.names uart.Rx_Byte[7] ram_inst.DIN[7]
1 1
.names ram_read_addr[0] ram_inst.RD_ADDR[0]
1 1
.names ram_read_addr[1] ram_inst.RD_ADDR[1]
1 1
.names ram_read_addr[2] ram_inst.RD_ADDR[2]
1 1
.names ram_read_addr[3] ram_inst.RD_ADDR[3]
1 1
.names ram_read_addr[4] ram_inst.RD_ADDR[4]
1 1
.names ram_read_addr[5] ram_inst.RD_ADDR[5]
1 1
.names ram_read_addr[6] ram_inst.RD_ADDR[6]
1 1
.names ram_read_addr[7] ram_inst.RD_ADDR[7]
1 1
.names ram_read_addr[8] ram_inst.RD_ADDR[8]
1 1
.names ram_write_addr[0] ram_inst.WR_ADDR[0]
1 1
.names ram_write_addr[1] ram_inst.WR_ADDR[1]
1 1
.names ram_write_addr[2] ram_inst.WR_ADDR[2]
1 1
.names ram_write_addr[3] ram_inst.WR_ADDR[3]
1 1
.names ram_write_addr[4] ram_inst.WR_ADDR[4]
1 1
.names ram_write_addr[5] ram_inst.WR_ADDR[5]
1 1
.names ram_write_addr[6] ram_inst.WR_ADDR[6]
1 1
.names ram_write_addr[7] ram_inst.WR_ADDR[7]
1 1
.names ram_write_addr[8] ram_inst.WR_ADDR[8]
1 1
.names uart.Rx_Dv ram_inst.WR_EN
1 1
.names uart.Rx_Dv ram_write_en
1 1
.names uart.Rx_Byte[0] rx_byte[0]
1 1
.names uart.Rx_Byte[1] rx_byte[1]
1 1
.names uart.Rx_Byte[2] rx_byte[2]
1 1
.names uart.Rx_Byte[3] rx_byte[3]
1 1
.names uart.Rx_Byte[4] rx_byte[4]
1 1
.names uart.Rx_Byte[5] rx_byte[5]
1 1
.names uart.Rx_Byte[6] rx_byte[6]
1 1
.names uart.Rx_Byte[7] rx_byte[7]
1 1
.names uart.Rx_Dv rx_dv
1 1
.names ICE_CLK tx.CLK
1 1
.names tx.Done tx.DONE
1 1
.names ram_inst.DOUT[0] tx.TX_BYTE[0]
1 1
.names ram_inst.DOUT[1] tx.TX_BYTE[1]
1 1
.names ram_inst.DOUT[2] tx.TX_BYTE[2]
1 1
.names ram_inst.DOUT[3] tx.TX_BYTE[3]
1 1
.names ram_inst.DOUT[4] tx.TX_BYTE[4]
1 1
.names ram_inst.DOUT[5] tx.TX_BYTE[5]
1 1
.names ram_inst.DOUT[6] tx.TX_BYTE[6]
1 1
.names ram_inst.DOUT[7] tx.TX_BYTE[7]
1 1
.names tx.Tx_Data tx.TX_DATA
1 1
.names tx_dv tx.TX_DV
1 1
.names ram_inst.DOUT[0] tx_byte[0]
1 1
.names ram_inst.DOUT[1] tx_byte[1]
1 1
.names ram_inst.DOUT[2] tx_byte[2]
1 1
.names ram_inst.DOUT[3] tx_byte[3]
1 1
.names ram_inst.DOUT[4] tx_byte[4]
1 1
.names ram_inst.DOUT[5] tx_byte[5]
1 1
.names ram_inst.DOUT[6] tx_byte[6]
1 1
.names ram_inst.DOUT[7] tx_byte[7]
1 1
.names tx.Tx_Data tx_data
1 1
.names tx.Done tx_done
1 1
.names uart.Rx_Byte[0] uart.RX_BYTE[0]
1 1
.names uart.Rx_Byte[1] uart.RX_BYTE[1]
1 1
.names uart.Rx_Byte[2] uart.RX_BYTE[2]
1 1
.names uart.Rx_Byte[3] uart.RX_BYTE[3]
1 1
.names uart.Rx_Byte[4] uart.RX_BYTE[4]
1 1
.names uart.Rx_Byte[5] uart.RX_BYTE[5]
1 1
.names uart.Rx_Byte[6] uart.RX_BYTE[6]
1 1
.names uart.Rx_Byte[7] uart.RX_BYTE[7]
1 1
.names uart.Rx_Dv uart.RX_DV
1 1
.names UART_RX uart.RX_SERIAL
1 1
.names ICE_CLK uart.SER_CLK
1 1
.end
