{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.0962,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09918,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00379512,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00193495,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00065371,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00193495,
	"finish__design__instance__count__class:fill_cell": 987,
	"finish__design__instance__area__class:fill_cell": 5929.14,
	"finish__design__instance__count__class:tap_cell": 112,
	"finish__design__instance__area__class:tap_cell": 29.792,
	"finish__design__instance__count__class:buffer": 10,
	"finish__design__instance__area__class:buffer": 11.172,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 4.788,
	"finish__design__instance__count__class:timing_repair_buffer": 32,
	"finish__design__instance__area__class:timing_repair_buffer": 25.536,
	"finish__design__instance__count__class:inverter": 22,
	"finish__design__instance__area__class:inverter": 11.97,
	"finish__design__instance__count__class:sequential_cell": 10,
	"finish__design__instance__area__class:sequential_cell": 47.348,
	"finish__design__instance__count__class:multi_input_combinational_cell": 137,
	"finish__design__instance__area__class:multi_input_combinational_cell": 196.574,
	"finish__design__instance__count": 1314,
	"finish__design__instance__area": 6256.32,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.697189,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.763349,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000223045,
	"finish__power__switching__total": 0.000131348,
	"finish__power__leakage__total": 7.18229e-06,
	"finish__power__total": 0.000361576,
	"finish__design__io": 33,
	"finish__design__die__area": 10000,
	"finish__design__core__area": 6256.32,
	"finish__design__instance__count": 327,
	"finish__design__instance__area": 327.18,
	"finish__design__instance__count__stdcell": 327,
	"finish__design__instance__area__stdcell": 327.18,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0522959,
	"finish__design__instance__utilization__stdcell": 0.0522959,
	"finish__design__rows": 56,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 56,
	"finish__design__sites": 23520,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 23520,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}