

================================================================
== Vitis HLS Report for 'dut_Pipeline_Store_vertice_loop'
================================================================
* Date:           Sun Nov 13 17:17:49 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        betweenness.prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3538|     3538|  11.782 us|  11.782 us|  3538|  3538|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Store_vertice_loop  |     3536|     3536|         3|          1|          1|  3535|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.13>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%numVert_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numVert"   --->   Operation 7 'read' 'numVert_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add"   --->   Operation 8 'read' 'add_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln145_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln145"   --->   Operation 9 'read' 'sext_ln145_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln145_cast = sext i62 %sext_ln145_read"   --->   Operation 10 'sext' 'sext_ln145_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_20, i32 0, i32 0, void @empty_21, i32 32, i32 100000, void @empty_22, void @empty_8, void @empty_21, i32 16, i32 1, i32 256, i32 2, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i12 %i" [top.cpp:145]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.62ns)   --->   "%icmp_ln145 = icmp_eq  i12 %i_1, i12 3535" [top.cpp:145]   --->   Operation 15 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.74ns)   --->   "%add_ln145 = add i12 %i_1, i12 1" [top.cpp:145]   --->   Operation 16 'add' 'add_ln145' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %icmp_ln145, void %for.body.split, void %Store_edge_loop.exitStub" [top.cpp:145]   --->   Operation 17 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast = zext i12 %i_1" [top.cpp:145]   --->   Operation 18 'zext' 'i_cast' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln146 = icmp_ult  i32 %i_cast, i32 %add_read" [top.cpp:146]   --->   Operation 19 'icmp' 'icmp_ln146' <Predicate = (!icmp_ln145)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %icmp_ln146, void %for.inc, void %if.then" [top.cpp:146]   --->   Operation 20 'br' 'br_ln146' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%icmp_ln148 = icmp_eq  i32 %i_cast, i32 %numVert_read" [top.cpp:148]   --->   Operation 21 'icmp' 'icmp_ln148' <Predicate = (!icmp_ln145 & icmp_ln146)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln148, void %if.then5, void %if.end" [top.cpp:148]   --->   Operation 22 'br' 'br_ln148' <Predicate = (!icmp_ln145 & icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln151 = br void %for.inc" [top.cpp:151]   --->   Operation 23 'br' 'br_ln151' <Predicate = (!icmp_ln145 & icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln145 = store i12 %add_ln145, i12 %i" [top.cpp:145]   --->   Operation 24 'store' 'store_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln145 = br void %for.body" [top.cpp:145]   --->   Operation 25 'br' 'br_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln145_cast" [top.cpp:145]   --->   Operation 27 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3535, i64 3535, i64 3535"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_cast1 = zext i12 %i_1" [top.cpp:145]   --->   Operation 30 'zext' 'i_cast1' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [top.cpp:145]   --->   Operation 31 'specloopname' 'specloopname_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [top.cpp:147]   --->   Operation 32 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln145 & icmp_ln146)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i32 %gmem0_addr_read" [top.cpp:147]   --->   Operation 33 'trunc' 'trunc_ln147' <Predicate = (!icmp_ln145 & icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%btwn_buf_addr = getelementptr i32 %btwn_buf, i64 0, i64 %i_cast1" [top.cpp:149]   --->   Operation 34 'getelementptr' 'btwn_buf_addr' <Predicate = (!icmp_ln145 & icmp_ln146 & !icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.64ns)   --->   "%store_ln149 = store i32 0, i12 %btwn_buf_addr" [top.cpp:149]   --->   Operation 35 'store' 'store_ln149' <Predicate = (!icmp_ln145 & icmp_ln146 & !icmp_ln148)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3534> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln150 = br void %if.end" [top.cpp:150]   --->   Operation 36 'br' 'br_ln150' <Predicate = (!icmp_ln145 & icmp_ln146 & !icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln145)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%offset_buf_addr = getelementptr i16 %offset_buf, i64 0, i64 %i_cast1" [top.cpp:147]   --->   Operation 37 'getelementptr' 'offset_buf_addr' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.23ns)   --->   "%store_ln147 = store i16 %trunc_ln147, i12 %offset_buf_addr" [top.cpp:147]   --->   Operation 38 'store' 'store_ln147' <Predicate = (icmp_ln146)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 1.13ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'load' operation ('i', top.cpp:145) on local variable 'i' [16]  (0 ns)
	'add' operation ('add_ln145', top.cpp:145) [22]  (0.745 ns)
	'store' operation ('store_ln145', top.cpp:145) of variable 'add_ln145', top.cpp:145 on local variable 'i' [44]  (0.387 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', top.cpp:145) [18]  (0 ns)
	bus read operation ('gmem0_addr_read', top.cpp:147) on port 'gmem0' (top.cpp:147) [31]  (2.43 ns)

 <State 3>: 1.23ns
The critical path consists of the following:
	'getelementptr' operation ('offset_buf_addr', top.cpp:147) [33]  (0 ns)
	'store' operation ('store_ln147', top.cpp:147) of variable 'trunc_ln147', top.cpp:147 on array 'offset_buf' [34]  (1.23 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
