// Seed: 2511931613
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output wor id_2,
    output wire id_3,
    input wor id_4,
    output supply0 id_5,
    output supply1 id_6,
    output wand id_7,
    input wand id_8,
    input wor id_9,
    output uwire id_10,
    input uwire id_11,
    output uwire id_12,
    output supply0 id_13,
    output tri id_14,
    input tri id_15,
    output supply1 id_16,
    output wire id_17,
    output tri id_18,
    output supply1 id_19,
    input supply0 id_20,
    input supply1 id_21,
    input tri id_22,
    output wor id_23,
    input tri1 id_24,
    input tri id_25
);
  wire id_27;
endmodule
module module_1 (
    output wand id_0,
    input  wire id_1
);
  assign id_0 = id_1;
  module_0(
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1
  );
endmodule
