<?xml version="1.0" encoding="UTF-8" ?>
<rss version="2.0">
    <channel>
      <title>ğŸª´ PARKJB TECH</title>
      <link>https://tech.parkjb.com</link>
      <description>Last 10 notes on ğŸª´ PARKJB TECH</description>
      <generator>Quartz -- quartz.jzhao.xyz</generator>
      <item>
    <title>SPSel</title>
    <link>https://tech.parkjb.com/ARM/Registers/SPSel</link>
    <guid>https://tech.parkjb.com/ARM/Registers/SPSel</guid>
    <description>https://developer.arm.com/documentation/ddi0595/2021-12/AArch64-Registers/SPSelâ€”Stack-Pointer-Select.</description>
    <pubDate>Tue, 26 Mar 2024 09:15:15 GMT</pubDate>
  </item><item>
    <title>MSR</title>
    <link>https://tech.parkjb.com/ARM/Instructions/MSR</link>
    <guid>https://tech.parkjb.com/ARM/Instructions/MSR</guid>
    <description>https://developer.arm.com/documentation/dui0068/b/ARM-Instruction-Reference/Miscellaneous-ARM-instructions/MSR.</description>
    <pubDate>Tue, 26 Mar 2024 09:14:43 GMT</pubDate>
  </item><item>
    <title>DAIF</title>
    <link>https://tech.parkjb.com/ARM/Registers/DAIF</link>
    <guid>https://tech.parkjb.com/ARM/Registers/DAIF</guid>
    <description>DAIF: Interrupt Mask Bits Â§ Allows access to the interrupt mask bits. https://developer.arm.com/documentation/ddi0601/2023-12/AArch64-Registers/DAIFâ€”Interrupt-Mask-Bits?lang=en D bit[9] Â§ Debug Whether to mask Watchpoint, Breakpoint, Software Step exceptions targeted at the current Exception Level When the target Exception level of debug exception is higher than the current Exception level, the exception will not be masked by D Defaults to 1 on warm reset DMeaning0not masked1masked A bit[8] Â§ SError(SystemError) Exception mask bit Defaults to 1 on warm reset AMeaning0Exception not masked1Exception masked I bit[7] Â§ IRQ mask bit Defaults to 1 on warm reset IMeaning0Exception not masked1Exception masked F bit[6] Â§ FIQ mask bit Defaults to 1 on warm reset FMeaning0Exception not masked1Exception masked.</description>
    <pubDate>Tue, 26 Mar 2024 09:08:45 GMT</pubDate>
  </item><item>
    <title>Interrupt Handling</title>
    <link>https://tech.parkjb.com/Projects/Cosmos-(ongoing)/03_Interrupt-Handling</link>
    <guid>https://tech.parkjb.com/Projects/Cosmos-(ongoing)/03_Interrupt-Handling</guid>
    <description>ARM Interrupt Structure Â§ Interrupt DAIF Register Â§ enable interrupt: asm!(&quot;msr DAIFClr, #0xf&quot;, options(nomem, nostack)); disable interrupt: asm!(&quot;msr DAIFClr, #0xf&quot;, options(nomem, nostack)); DAIF Registers used to configure Coretex-M Exceptions Â§ https://interrupt.</description>
    <pubDate>Tue, 26 Mar 2024 00:00:00 GMT</pubDate>
  </item><item>
    <title>[OpenCV] Xcode OpenCV ì„¤ì¹˜ ë° ì„¸íŒ…</title>
    <link>https://tech.parkjb.com/%EC%82%BD%EC%A7%88/OpenCV-on-mac</link>
    <guid>https://tech.parkjb.com/%EC%82%BD%EC%A7%88/OpenCV-on-mac</guid>
    <description>OpenCV ì„¤ì¹˜ Â§ brew install opencv Dependencyë“¤ ë§ì•„ì„œ ì¡°ê¸ˆ ê±¸ë¦¼ OpenCV Library &amp; Header ì¶”ê°€ Â§ Header &amp; Library ì¶”ê°€ Â§ Targets - Build Settingsì—ì„œ ë‹¤ìŒê³¼ ê°™ì´ ì„¤ì • Settingê²½ë¡œLibrary Search Path/opt/homebrew/Cellar/opencv/ë²„ì „ëª…/libHeader Search Path/opt/homebrew/Cellar/opencv/ë²„ì „ëª…/include/opencv4 Disable Library Validation Â§ Disable Library Validation í•­ëª© ì²´í¬í•´ì¤„ê²ƒ ì´ê±° ì•ˆí•˜ë©´ ë¼ì´ë¸ŒëŸ¬ë¦¬ ëª»ë¶ˆëŸ¬ì˜¨ë‹¤ê³  ì—ëŸ¬ë‚¨ ì¹´ë©”ë¼ ì“°ë©´ ê·¸ ë°‘ì— Resource Accessì—ì„œ Cameraë„ ì¼œì¤„ê²ƒ!! Info.</description>
    <pubDate>Tue, 05 Mar 2024 15:05:16 GMT</pubDate>
  </item><item>
    <title>Flutter</title>
    <link>https://tech.parkjb.com/Flutter/</link>
    <guid>https://tech.parkjb.com/Flutter/</guid>
    <description></description>
    <pubDate>Tue, 05 Mar 2024 14:32:31 GMT</pubDate>
  </item><item>
    <title>Linux</title>
    <link>https://tech.parkjb.com/Linux/</link>
    <guid>https://tech.parkjb.com/Linux/</guid>
    <description></description>
    <pubDate>Tue, 05 Mar 2024 14:32:25 GMT</pubDate>
  </item><item>
    <title>Interrupt</title>
    <link>https://tech.parkjb.com/ARM/Interrupt</link>
    <guid>https://tech.parkjb.com/ARM/Interrupt</guid>
    <description>https://www.geeksforgeeks.org/arm-interrupt-structure/.</description>
    <pubDate>Tue, 05 Mar 2024 07:52:18 GMT</pubDate>
  </item><item>
    <title>Processor Modes</title>
    <link>https://tech.parkjb.com/ARM/Processor-Modes</link>
    <guid>https://tech.parkjb.com/ARM/Processor-Modes</guid>
    <description> ModeDescriptionCPSR M[4:0]UserUser Taskë‚˜ Applicationì„ ìˆ˜í•­ í• ë•Œì˜ ë™ì‘ëª¨ë“œë¡œ ëª¨ë“  ë™ì‘ëª¨ë“œ ì¤‘ ìœ ì¼í•˜ê²Œ ë¹„íŠ¹ê¶Œ ëª¨ë“œì´ë‹¤. User ModeëŠ” ë©”ëª¨ë¦¬, I/Oì¥ì¹˜ì™€ ê°™ì€ ì‹œìŠ¤í…œ ìì›ì„ ì‚¬ìš©í•˜ëŠ”ë° ì œí•œì„ ë‘ì–´ ì‚¬ìš©ìì˜ ì‹¤ìˆ˜ë¥¼ ë°©ì§€í•œë‹¤.</description>
    <pubDate>Tue, 05 Mar 2024 07:47:09 GMT</pubDate>
  </item><item>
    <title>Booting (UEFI)</title>
    <link>https://tech.parkjb.com/Projects/Cosmos-(ongoing)/02_Booting-(UEFI)</link>
    <guid>https://tech.parkjb.com/Projects/Cosmos-(ongoing)/02_Booting-(UEFI)</guid>
    <description>The Boot Process Â§ Executes Motherboard ROM firmware code power-on-self-test(https://en.wikipedia.org/wiki/Power-on_self-test) detect available RAM pre-initialize CPU &amp; other hardwares looks for bootable disk QEMU Â§ QEMU-ARM64 UEFI HOWTO: https://cdn.</description>
    <pubDate>Sat, 02 Mar 2024 00:00:00 GMT</pubDate>
  </item>
    </channel>
  </rss>