<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPUGlobalISelDivergenceLowering.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">AMDGPUGlobalISelDivergenceLowering.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUGlobalISelDivergenceLowering_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- AMDGPUGlobalISelDivergenceLowering.cpp ----------------------------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// GlobalISel pass that selects divergent i1 phis as lane mask phis.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/// Lane mask merging uses same algorithm as SDAG in SILowerI1Copies.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">/// Handles all cases of temporal divergence.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">/// For divergent non-phi i1 and uniform i1 uses outside of the cycle this pass</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">/// currently depends on LCSSA to insert phis with one incoming.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="SILowerI1Copies_8h.html">SILowerI1Copies.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="MachineIRBuilder_8h.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="MachineUniformityAnalysis_8h.html">llvm/CodeGen/MachineUniformityAnalysis.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="InitializePasses_8h.html">llvm/InitializePasses.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="AMDGPUGlobalISelDivergenceLowering_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   25</a></span><span class="preprocessor">#define DEBUG_TYPE &quot;amdgpu-global-isel-divergence-lowering&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="keyword">namespace </span>{</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="keyword">class </span>AMDGPUGlobalISelDivergenceLowering : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>  <span class="keyword">static</span> <span class="keywordtype">char</span> ID;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>  AMDGPUGlobalISelDivergenceLowering() : <a class="code hl_class" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID) {</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>    <a class="code hl_function" href="namespacellvm.html#a4db11d29a83a303fc6e7ed93e4a65085">initializeAMDGPUGlobalISelDivergenceLoweringPass</a>(</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>        *<a class="code hl_function" href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">PassRegistry::getPassRegistry</a>());</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>  }</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>  <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">override</span>;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>  <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> getPassName()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    <span class="keywordflow">return</span> <span class="stringliteral">&quot;AMDGPU GlobalISel divergence lowering&quot;</span>;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>  }</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>  <span class="keywordtype">void</span> getAnalysisUsage(<a class="code hl_class" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    AU.<a class="code hl_function" href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">setPreservesCFG</a>();</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    AU.<a class="code hl_function" href="classllvm_1_1AnalysisUsage.html#ae0adcccca08fb686c9ce00f9397b660c">addRequired</a>&lt;<a class="code hl_class" href="classllvm_1_1MachineDominatorTreeWrapperPass.html">MachineDominatorTreeWrapperPass</a>&gt;();</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    AU.<a class="code hl_function" href="classllvm_1_1AnalysisUsage.html#ae0adcccca08fb686c9ce00f9397b660c">addRequired</a>&lt;<a class="code hl_class" href="classllvm_1_1MachinePostDominatorTreeWrapperPass.html">MachinePostDominatorTreeWrapperPass</a>&gt;();</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>    AU.<a class="code hl_function" href="classllvm_1_1AnalysisUsage.html#ae0adcccca08fb686c9ce00f9397b660c">addRequired</a>&lt;<a class="code hl_class" href="classllvm_1_1MachineUniformityAnalysisPass.html">MachineUniformityAnalysisPass</a>&gt;();</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    <a class="code hl_function" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">MachineFunctionPass::getAnalysisUsage</a>(AU);</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  }</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>};</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="keyword">class </span>DivergenceLoweringHelper : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1PhiLoweringHelper.html">PhiLoweringHelper</a> {</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>  DivergenceLoweringHelper(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <a class="code hl_class" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *DT,</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>                           <a class="code hl_class" href="classllvm_1_1MachinePostDominatorTree.html">MachinePostDominatorTree</a> *PDT,</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>                           <a class="code hl_class" href="classllvm_1_1GenericUniformityInfo.html">MachineUniformityInfo</a> *MUI);</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  <a class="code hl_class" href="classllvm_1_1GenericUniformityInfo.html">MachineUniformityInfo</a> *MUI = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> B;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> buildRegCopyToLaneMask(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg);</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  <span class="keywordtype">void</span> markAsLaneMask(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  <span class="keywordtype">void</span> getCandidatesForLowering(</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;Vreg1Phis) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>  <span class="keywordtype">void</span> collectIncomingValuesFromPhi(</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;Incoming&gt;</a> &amp;Incomings) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  <span class="keywordtype">void</span> replaceDstReg(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewReg, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OldReg,</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>                     <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">override</span>;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  <span class="keywordtype">void</span> buildMergeLaneMasks(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>                           <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>                           <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> PrevReg,</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>                           <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CurReg) <span class="keyword">override</span>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  <span class="keywordtype">void</span> constrainAsLaneMask(<a class="code hl_struct" href="structllvm_1_1Incoming.html">Incoming</a> &amp;In) <span class="keyword">override</span>;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>};</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>DivergenceLoweringHelper::DivergenceLoweringHelper(</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <a class="code hl_class" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *DT,</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    <a class="code hl_class" href="classllvm_1_1MachinePostDominatorTree.html">MachinePostDominatorTree</a> *PDT, <a class="code hl_class" href="classllvm_1_1GenericUniformityInfo.html">MachineUniformityInfo</a> *MUI)</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    : <a class="code hl_class" href="classllvm_1_1PhiLoweringHelper.html">PhiLoweringHelper</a>(MF, DT, PDT), MUI(MUI), <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(*MF) {}</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">// _(s1) -&gt; SReg_32/64(s1)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="keywordtype">void</span> DivergenceLoweringHelper::markAsLaneMask(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(DstReg) == <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(1));</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClassOrNull(DstReg)) {</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;constrainRegClass(DstReg, ST-&gt;getBoolRC()))</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Failed to constrain register class&quot;</span>);</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  }</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;setRegClass(DstReg, ST-&gt;getBoolRC());</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>}</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="keywordtype">void</span> DivergenceLoweringHelper::getCandidatesForLowering(</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;Vreg1Phis)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_variable" href="AMDGPULegalizerInfo_8cpp.html#a22eabd3566ae5f32cb6f594f4f343399">S1</a> = <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(1);</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  <span class="comment">// Add divergent i1 phis to the list</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> : *MF) {</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : <a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a36b529ef331e4099007e14b48c75316a">phis</a>()) {</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(Dst) == <a class="code hl_variable" href="AMDGPULegalizerInfo_8cpp.html#a22eabd3566ae5f32cb6f594f4f343399">S1</a> &amp;&amp; MUI-&gt;<a class="code hl_function" href="classllvm_1_1GenericUniformityInfo.html#a346e760e49252b524cf93d2bc874174e">isDivergent</a>(Dst))</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>        Vreg1Phis.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    }</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  }</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>}</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="keywordtype">void</span> DivergenceLoweringHelper::collectIncomingValuesFromPhi(</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;Incoming&gt;</a> &amp;Incomings)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1; i &lt; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getNumOperands(); i += 2) {</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    Incomings.<a class="code hl_function" href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">emplace_back</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(i).getReg(),</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>                           <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(i + 1).getMBB(), <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>());</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  }</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>}</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="keywordtype">void</span> DivergenceLoweringHelper::replaceDstReg(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewReg, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OldReg,</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>                                             <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) {</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(*<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#aa7dc7faaab4856b8f0014b8283e26c7b">getFirstNonPHI</a>(), {}, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(AMDGPU::COPY), OldReg)</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(NewReg);</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>}</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">// Copy Reg to new lane mask register, insert a copy after instruction that</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">// defines Reg while skipping phis if needed.</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DivergenceLoweringHelper::buildRegCopyToLaneMask(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg) {</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> LaneMask = <a class="code hl_function" href="namespacellvm.html#a94b43ba7ddb7fcd4dab5bf28c829a423">createLaneMaskReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, LaneMaskRegAttrs);</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Instr = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getVRegDef(Reg);</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = Instr-&gt;getParent();</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInsertPt(*<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a3be7d94076d328797ab57ce09cefab33">SkipPHIsAndLabels</a>(std::next(Instr-&gt;getIterator())));</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildCopy(LaneMask, Reg);</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  <span class="keywordflow">return</span> LaneMask;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>}</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">// bb.previous</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">//   %PrevReg = ...</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">//</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">// bb.current</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">//   %CurReg = ...</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">//</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">//   %DstReg - not defined</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">//</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">// -&gt; (wave32 example, new registers have sreg_32 reg class and S1 LLT)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">//</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">// bb.previous</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">//   %PrevReg = ...</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">//   %PrevRegCopy:sreg_32(s1) = COPY %PrevReg</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">//</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">// bb.current</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">//   %CurReg = ...</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">//   %CurRegCopy:sreg_32(s1) = COPY %CurReg</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">//   ...</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">//   %PrevMaskedReg:sreg_32(s1) = ANDN2 %PrevRegCopy, ExecReg - active lanes 0</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">//   %CurMaskedReg:sreg_32(s1)  = AND %ExecReg, CurRegCopy - inactive lanes to 0</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">//   %DstReg:sreg_32(s1)        = OR %PrevMaskedReg, CurMaskedReg</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">//</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">// DstReg = for active lanes rewrite bit in PrevReg with bit from CurReg</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="keywordtype">void</span> DivergenceLoweringHelper::buildMergeLaneMasks(</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> PrevReg, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CurReg) {</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <span class="comment">// DstReg = (PrevReg &amp; !EXEC) | (CurReg &amp; EXEC)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <span class="comment">// TODO: check if inputs are constants or results of a compare.</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> PrevRegCopy = buildRegCopyToLaneMask(PrevReg);</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CurRegCopy = buildRegCopyToLaneMask(CurReg);</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> PrevMaskedReg = <a class="code hl_function" href="namespacellvm.html#a94b43ba7ddb7fcd4dab5bf28c829a423">createLaneMaskReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, LaneMaskRegAttrs);</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CurMaskedReg = <a class="code hl_function" href="namespacellvm.html#a94b43ba7ddb7fcd4dab5bf28c829a423">createLaneMaskReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, LaneMaskRegAttrs);</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInsertPt(<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AndN2Op, {PrevMaskedReg}, {PrevRegCopy, ExecReg});</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AndOp, {CurMaskedReg}, {ExecReg, CurRegCopy});</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(OrOp, {DstReg}, {PrevMaskedReg, CurMaskedReg});</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>}</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">// GlobalISel has to constrain S1 incoming taken as-is with lane mask register</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">// class. Insert a copy of Incoming.Reg to new lane mask inside Incoming.Block,</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">// Incoming.Reg becomes that new lane mask.</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="keywordtype">void</span> DivergenceLoweringHelper::constrainAsLaneMask(<a class="code hl_struct" href="structllvm_1_1Incoming.html">Incoming</a> &amp;In) {</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.setInsertPt(*In.Block, In.Block-&gt;getFirstTerminator());</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <span class="keyword">auto</span> Copy = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildCopy(<a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(1), In.Reg);</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;setRegClass(Copy.getReg(0), ST-&gt;getBoolRC());</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  In.Reg = Copy.getReg(0);</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>}</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>} <span class="comment">// End anonymous namespace.</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="AMDGPUGlobalISelDivergenceLowering_8cpp.html#a8cca4cfc58ac92b065504bb967429439">  193</a></span><a class="code hl_define" href="PassSupport_8h.html#aaa970fc931c1c63037a8182e028d04b1">INITIALIZE_PASS_BEGIN</a>(AMDGPUGlobalISelDivergenceLowering, <a class="code hl_define" href="GenericCycleImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>,</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>                      <span class="stringliteral">&quot;AMDGPU GlobalISel divergence lowering&quot;</span>, <span class="keyword">false</span>, <span class="keyword">false</span>)</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><a class="code hl_define" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code hl_class" href="classllvm_1_1MachineDominatorTreeWrapperPass.html">MachineDominatorTreeWrapperPass</a>)</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><a class="code hl_define" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code hl_class" href="classllvm_1_1MachinePostDominatorTreeWrapperPass.html">MachinePostDominatorTreeWrapperPass</a>)</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><a class="code hl_define" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code hl_class" href="classllvm_1_1MachineUniformityAnalysisPass.html">MachineUniformityAnalysisPass</a>)</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="AMDGPUGlobalISelDivergenceLowering_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">  198</a></span><a class="code hl_define" href="PassSupport_8h.html#a74ce8276b89067e806f67c45a6d92575">INITIALIZE_PASS_END</a>(AMDGPUGlobalISelDivergenceLowering, <a class="code hl_define" href="GenericCycleImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>,</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="AMDGPUGlobalISelDivergenceLowering_8cpp.html#a8fed195a65bde0f3a3bc1e3989da9695">  199</a></span>                    &quot;AMDGPU GlobalISel divergence <a class="code hl_variable" href="PreISelIntrinsicLowering_8cpp.html#a318f165fe87d0ea66c808a9bf55d030c">lowering</a>&quot;, <a class="code hl_namespace" href="namespacefalse.html">false</a>, <a class="code hl_namespace" href="namespacefalse.html">false</a>)</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="keywordtype">char</span> AMDGPUGlobalISelDivergenceLowering::ID = 0;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="namespacellvm.html#a5a4b8e2a72f02cd42b52a5c377844f7a">  203</a></span><span class="keywordtype">char</span> &amp;<a class="code hl_namespace" href="namespacellvm.html">llvm</a>::<a class="code hl_variable" href="namespacellvm.html#a5a4b8e2a72f02cd42b52a5c377844f7a">AMDGPUGlobalISelDivergenceLoweringID</a> =</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    AMDGPUGlobalISelDivergenceLowering::ID;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="foldopen" id="foldopen00206" data-start="{" data-end="}">
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="namespacellvm.html#ad3bcde00c3e835d7c0828043a93e9963">  206</a></span><a class="code hl_class" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code hl_namespace" href="namespacellvm.html">llvm</a>::<a class="code hl_function" href="namespacellvm.html#ad3bcde00c3e835d7c0828043a93e9963">createAMDGPUGlobalISelDivergenceLoweringPass</a>() {</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <span class="keywordflow">return</span> <span class="keyword">new</span> AMDGPUGlobalISelDivergenceLowering();</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>}</div>
</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="keywordtype">bool</span> AMDGPUGlobalISelDivergenceLowering::runOnMachineFunction(</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>    <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  <a class="code hl_class" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> &amp;DT =</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>      getAnalysis&lt;MachineDominatorTreeWrapperPass&gt;().getDomTree();</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  <a class="code hl_class" href="classllvm_1_1MachinePostDominatorTree.html">MachinePostDominatorTree</a> &amp;PDT =</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>      getAnalysis&lt;MachinePostDominatorTreeWrapperPass&gt;().getPostDomTree();</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <a class="code hl_class" href="classllvm_1_1GenericUniformityInfo.html">MachineUniformityInfo</a> &amp;MUI =</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>      getAnalysis&lt;MachineUniformityAnalysisPass&gt;().getUniformityInfo();</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  DivergenceLoweringHelper Helper(&amp;MF, &amp;DT, &amp;PDT, &amp;MUI);</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  <span class="keywordflow">return</span> Helper.lowerPhis();</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>}</div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAMDGPULegalizerInfo_8cpp_html_a22eabd3566ae5f32cb6f594f4f343399"><div class="ttname"><a href="AMDGPULegalizerInfo_8cpp.html#a22eabd3566ae5f32cb6f594f4f343399">S1</a></div><div class="ttdeci">static const LLT S1</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l00282">AMDGPULegalizerInfo.cpp:282</a></div></div>
<div class="ttc" id="aAMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="aARMSLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition</b> <a href="ARMSLSHardening_8cpp_source.html#l00071">ARMSLSHardening.cpp:71</a></div></div>
<div class="ttc" id="aARMSLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition</b> <a href="ARMSLSHardening_8cpp_source.html#l00073">ARMSLSHardening.cpp:73</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a11d755651840a5529d15260aacde92f3"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aGenericCycleImpl_8h_html_ad78e062f62e0d6e453941fb4ca843e4d"><div class="ttname"><a href="GenericCycleImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></div><div class="ttdeci">#define DEBUG_TYPE</div><div class="ttdef"><b>Definition</b> <a href="GenericCycleImpl_8h_source.html#l00030">GenericCycleImpl.h:30</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00125">HexagonCopyToCombine.cpp:125</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00113">IRTranslator.cpp:113</a></div></div>
<div class="ttc" id="aInitializePasses_8h_html"><div class="ttname"><a href="InitializePasses_8h.html">InitializePasses.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="aMachineIRBuilder_8h_html"><div class="ttname"><a href="MachineIRBuilder_8h.html">MachineIRBuilder.h</a></div><div class="ttdoc">This file declares the MachineIRBuilder class.</div></div>
<div class="ttc" id="aMachineUniformityAnalysis_8h_html"><div class="ttname"><a href="MachineUniformityAnalysis_8h.html">MachineUniformityAnalysis.h</a></div><div class="ttdoc">Machine IR instance of the generic uniformity analysis.</div></div>
<div class="ttc" id="aPassSupport_8h_html_a14724f1ccf528e73bb29bc9230737967"><div class="ttname"><a href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a></div><div class="ttdeci">#define INITIALIZE_PASS_DEPENDENCY(depName)</div><div class="ttdef"><b>Definition</b> <a href="PassSupport_8h_source.html#l00055">PassSupport.h:55</a></div></div>
<div class="ttc" id="aPassSupport_8h_html_a74ce8276b89067e806f67c45a6d92575"><div class="ttname"><a href="PassSupport_8h.html#a74ce8276b89067e806f67c45a6d92575">INITIALIZE_PASS_END</a></div><div class="ttdeci">#define INITIALIZE_PASS_END(passName, arg, name, cfg, analysis)</div><div class="ttdef"><b>Definition</b> <a href="PassSupport_8h_source.html#l00059">PassSupport.h:59</a></div></div>
<div class="ttc" id="aPassSupport_8h_html_aaa970fc931c1c63037a8182e028d04b1"><div class="ttname"><a href="PassSupport_8h.html#aaa970fc931c1c63037a8182e028d04b1">INITIALIZE_PASS_BEGIN</a></div><div class="ttdeci">#define INITIALIZE_PASS_BEGIN(passName, arg, name, cfg, analysis)</div><div class="ttdef"><b>Definition</b> <a href="PassSupport_8h_source.html#l00052">PassSupport.h:52</a></div></div>
<div class="ttc" id="aPreISelIntrinsicLowering_8cpp_html_a318f165fe87d0ea66c808a9bf55d030c"><div class="ttname"><a href="PreISelIntrinsicLowering_8cpp.html#a318f165fe87d0ea66c808a9bf55d030c">lowering</a></div><div class="ttdeci">pre isel intrinsic lowering</div><div class="ttdef"><b>Definition</b> <a href="PreISelIntrinsicLowering_8cpp_source.html#l00432">PreISelIntrinsicLowering.cpp:432</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSILowerI1Copies_8h_html"><div class="ttname"><a href="SILowerI1Copies_8h.html">SILowerI1Copies.h</a></div><div class="ttdoc">Interface definition of the PhiLoweringHelper class that implements lane mask merging algorithm for d...</div></div>
<div class="ttc" id="aclassllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass.</div><div class="ttdef"><b>Definition</b> <a href="PassAnalysisSupport_8h_source.html#l00047">PassAnalysisSupport.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1AnalysisUsage_html_ae0adcccca08fb686c9ce00f9397b660c"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#ae0adcccca08fb686c9ce00f9397b660c">llvm::AnalysisUsage::addRequired</a></div><div class="ttdeci">AnalysisUsage &amp; addRequired()</div><div class="ttdef"><b>Definition</b> <a href="PassAnalysisSupport_8h_source.html#l00075">PassAnalysisSupport.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1AnalysisUsage_html_af11a6ebf7ab3c388234cb6d5378439a3"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">llvm::AnalysisUsage::setPreservesCFG</a></div><div class="ttdeci">void setPreservesCFG()</div><div class="ttdoc">This function should be called by the pass, iff they do not:</div><div class="ttdef"><b>Definition</b> <a href="Pass_8cpp_source.html#l00269">Pass.cpp:269</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdoc">FunctionPass class - This class is used to implement most global optimizations.</div><div class="ttdef"><b>Definition</b> <a href="Pass_8h_source.html#l00311">Pass.h:311</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericUniformityInfo_html"><div class="ttname"><a href="classllvm_1_1GenericUniformityInfo.html">llvm::GenericUniformityInfo&lt; MachineSSAContext &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericUniformityInfo_html_a346e760e49252b524cf93d2bc874174e"><div class="ttname"><a href="classllvm_1_1GenericUniformityInfo.html#a346e760e49252b524cf93d2bc874174e">llvm::GenericUniformityInfo::isDivergent</a></div><div class="ttdeci">bool isDivergent(ConstValueRefT V) const</div><div class="ttdoc">Whether V is divergent at its definition.</div><div class="ttdef"><b>Definition</b> <a href="GenericUniformityImpl_8h_source.html#l01226">GenericUniformityImpl.h:1226</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition</b> <a href="LowLevelType_8h_source.html#l00039">LowLevelType.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a67021459c7ef8f9a634b4eac7ffd0f96"><div class="ttname"><a href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">llvm::LLT::scalar</a></div><div class="ttdeci">static constexpr LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;.</div><div class="ttdef"><b>Definition</b> <a href="LowLevelType_8h_source.html#l00042">LowLevelType.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00123">MachineBasicBlock.h:124</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a36b529ef331e4099007e14b48c75316a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a36b529ef331e4099007e14b48c75316a">llvm::MachineBasicBlock::phis</a></div><div class="ttdeci">iterator_range&lt; iterator &gt; phis()</div><div class="ttdoc">Returns a range that iterates over the phis in the basic block.</div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00382">MachineBasicBlock.h:382</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a3be7d94076d328797ab57ce09cefab33"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3be7d94076d328797ab57ce09cefab33">llvm::MachineBasicBlock::SkipPHIsAndLabels</a></div><div class="ttdeci">iterator SkipPHIsAndLabels(iterator I)</div><div class="ttdoc">Return the first instruction in MBB after I that is not a PHI or a label.</div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8cpp_source.html#l00210">MachineBasicBlock.cpp:210</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_aa7dc7faaab4856b8f0014b8283e26c7b"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#aa7dc7faaab4856b8f0014b8283e26c7b">llvm::MachineBasicBlock::getFirstNonPHI</a></div><div class="ttdeci">iterator getFirstNonPHI()</div><div class="ttdoc">Returns a pointer to the first instruction in this block that is not a PHINode instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8cpp_source.html#l00200">MachineBasicBlock.cpp:200</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineDominatorTreeWrapperPass_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTreeWrapperPass.html">llvm::MachineDominatorTreeWrapperPass</a></div><div class="ttdoc">Analysis pass which computes a MachineDominatorTree.</div><div class="ttdef"><b>Definition</b> <a href="MachineDominators_8h_source.html#l00296">MachineDominators.h:296</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdoc">DominatorTree Class - Concrete subclass of DominatorTreeBase that is used to compute a normal dominat...</div><div class="ttdef"><b>Definition</b> <a href="MachineDominators_8h_source.html#l00075">MachineDominators.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunctionPass_html_a864fd57b4304ef933b3281d0ef85a88e"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">llvm::MachineFunctionPass::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - Subclasses that override getAnalysisUsage must call this.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunctionPass_8cpp_source.html#l00169">MachineFunctionPass.cpp:169</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr.</div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8h_source.html#l00224">MachineIRBuilder.h:224</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a927857fc69e4b4f0cde307f86f180df5"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00099">MachineInstrBuilder.h:99</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00067">MachineInstr.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachinePostDominatorTreeWrapperPass_html"><div class="ttname"><a href="classllvm_1_1MachinePostDominatorTreeWrapperPass.html">llvm::MachinePostDominatorTreeWrapperPass</a></div><div class="ttdef"><b>Definition</b> <a href="MachinePostDominators_8h_source.html#l00090">MachinePostDominators.h:90</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachinePostDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachinePostDominatorTree.html">llvm::MachinePostDominatorTree</a></div><div class="ttdoc">MachinePostDominatorTree - an analysis pass wrapper for DominatorTree used to compute the post-domina...</div><div class="ttdef"><b>Definition</b> <a href="MachinePostDominators_8h_source.html#l00046">MachinePostDominators.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineUniformityAnalysisPass_html"><div class="ttname"><a href="classllvm_1_1MachineUniformityAnalysisPass.html">llvm::MachineUniformityAnalysisPass</a></div><div class="ttdoc">Legacy analysis pass which computes a MachineUniformityInfo.</div><div class="ttdef"><b>Definition</b> <a href="MachineUniformityAnalysis_8h_source.html#l00036">MachineUniformityAnalysis.h:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1PassRegistry_html_a05a729900b76c89e808c6c3094921b2f"><div class="ttname"><a href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">llvm::PassRegistry::getPassRegistry</a></div><div class="ttdeci">static PassRegistry * getPassRegistry()</div><div class="ttdoc">getPassRegistry - Access the global registry object, which is automatically initialized at applicatio...</div><div class="ttdef"><b>Definition</b> <a href="PassRegistry_8cpp_source.html#l00024">PassRegistry.cpp:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1PhiLoweringHelper_html"><div class="ttname"><a href="classllvm_1_1PhiLoweringHelper.html">llvm::PhiLoweringHelper</a></div><div class="ttdef"><b>Definition</b> <a href="SILowerI1Copies_8h_source.html#l00037">SILowerI1Copies.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition</b> <a href="X86ShuffleDecodeConstantPool_8h_source.html#l00023">X86ShuffleDecodeConstantPool.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html_a396fcfee6914c76974b73c3d203da6a5"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">llvm::SmallVectorImpl::emplace_back</a></div><div class="ttdeci">reference emplace_back(ArgTypes &amp;&amp;... Args)</div><div class="ttdef"><b>Definition</b> <a href="SmallVector_8h_source.html#l00951">SmallVector.h:951</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition</b> <a href="SmallVector_8h_source.html#l00427">SmallVector.h:427</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="anamespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition</b> <a href="StackSlotColoring_8cpp_source.html#l00194">StackSlotColoring.cpp:194</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a17e04afcf0c5efeb0eb6a9a45287b5e4"><div class="ttname"><a href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const MIMetadata &amp;MIMD, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00373">MachineInstrBuilder.h:373</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4db11d29a83a303fc6e7ed93e4a65085"><div class="ttname"><a href="namespacellvm.html#a4db11d29a83a303fc6e7ed93e4a65085">llvm::initializeAMDGPUGlobalISelDivergenceLoweringPass</a></div><div class="ttdeci">void initializeAMDGPUGlobalISelDivergenceLoweringPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_a5a4b8e2a72f02cd42b52a5c377844f7a"><div class="ttname"><a href="namespacellvm.html#a5a4b8e2a72f02cd42b52a5c377844f7a">llvm::AMDGPUGlobalISelDivergenceLoweringID</a></div><div class="ttdeci">char &amp; AMDGPUGlobalISelDivergenceLoweringID</div><div class="ttdef"><b>Definition</b> <a href="#l00203">AMDGPUGlobalISelDivergenceLowering.cpp:203</a></div></div>
<div class="ttc" id="anamespacellvm_html_a94b43ba7ddb7fcd4dab5bf28c829a423"><div class="ttname"><a href="namespacellvm.html#a94b43ba7ddb7fcd4dab5bf28c829a423">llvm::createLaneMaskReg</a></div><div class="ttdeci">Register createLaneMaskReg(MachineRegisterInfo *MRI, MachineRegisterInfo::VRegAttrs LaneMaskRegAttrs)</div><div class="ttdef"><b>Definition</b> <a href="SILowerI1Copies_8cpp_source.html#l00416">SILowerI1Copies.cpp:416</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad3bcde00c3e835d7c0828043a93e9963"><div class="ttname"><a href="namespacellvm.html#ad3bcde00c3e835d7c0828043a93e9963">llvm::createAMDGPUGlobalISelDivergenceLoweringPass</a></div><div class="ttdeci">FunctionPass * createAMDGPUGlobalISelDivergenceLoweringPass()</div><div class="ttdef"><b>Definition</b> <a href="#l00206">AMDGPUGlobalISelDivergenceLowering.cpp:206</a></div></div>
<div class="ttc" id="astructllvm_1_1Incoming_html"><div class="ttname"><a href="structllvm_1_1Incoming.html">llvm::Incoming</a></div><div class="ttdoc">Incoming for lane maks phi as machine instruction, incoming register Reg and incoming block Block are...</div><div class="ttdef"><b>Definition</b> <a href="SILowerI1Copies_8h_source.html#l00025">SILowerI1Copies.h:25</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:36:12 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
