-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity substituteBytes is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    state_data_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    state_data_V_ce0 : OUT STD_LOGIC;
    state_data_V_we0 : OUT STD_LOGIC;
    state_data_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    state_data_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    state_data_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    state_data_V_ce1 : OUT STD_LOGIC;
    state_data_V_we1 : OUT STD_LOGIC;
    state_data_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    state_data_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of substituteBytes is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal sbox_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sbox_V_ce0 : STD_LOGIC;
    signal sbox_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sbox_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sbox_V_ce1 : STD_LOGIC;
    signal sbox_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_324 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal reg_328 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_332 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal reg_336 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_data_V_addr_reg_412 : STD_LOGIC_VECTOR (3 downto 0);
    signal state_data_V_addr_1_reg_417 : STD_LOGIC_VECTOR (3 downto 0);
    signal state_data_V_addr_2_reg_422 : STD_LOGIC_VECTOR (3 downto 0);
    signal state_data_V_addr_3_reg_427 : STD_LOGIC_VECTOR (3 downto 0);
    signal state_data_V_addr_4_reg_432 : STD_LOGIC_VECTOR (3 downto 0);
    signal state_data_V_addr_5_reg_437 : STD_LOGIC_VECTOR (3 downto 0);
    signal state_data_V_addr_6_reg_442 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal state_data_V_addr_7_reg_447 : STD_LOGIC_VECTOR (3 downto 0);
    signal state_data_V_load_4_reg_452 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_data_V_load_5_reg_457 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_data_V_addr_8_reg_462 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal state_data_V_addr_9_reg_467 : STD_LOGIC_VECTOR (3 downto 0);
    signal state_data_V_load_6_reg_472 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_data_V_load_7_reg_477 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_data_V_addr_10_reg_482 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal state_data_V_addr_11_reg_487 : STD_LOGIC_VECTOR (3 downto 0);
    signal state_data_V_load_8_reg_492 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_data_V_load_9_reg_497 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_data_V_addr_12_reg_502 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal state_data_V_addr_13_reg_507 : STD_LOGIC_VECTOR (3 downto 0);
    signal state_data_V_load_10_reg_512 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_data_V_load_11_reg_517 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_data_V_addr_14_reg_522 : STD_LOGIC_VECTOR (3 downto 0);
    signal state_data_V_addr_15_reg_527 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal tmp_2_fu_340_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_0_1_fu_345_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_0_2_fu_350_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_0_3_fu_355_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_1_fu_360_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_1_1_fu_364_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_1_2_fu_368_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_1_3_fu_372_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_2_fu_376_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_2_1_fu_380_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_2_2_fu_384_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_2_3_fu_388_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_3_fu_392_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_3_1_fu_397_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_3_2_fu_402_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_3_3_fu_407_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);

    component substituteBytes_seOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    sbox_V_U : component substituteBytes_seOg
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sbox_V_address0,
        ce0 => sbox_V_ce0,
        q0 => sbox_V_q0,
        address1 => sbox_V_address1,
        ce1 => sbox_V_ce1,
        q1 => sbox_V_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state2))) then
                reg_324 <= state_data_V_q0;
                reg_328 <= state_data_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state3))) then
                reg_332 <= state_data_V_q0;
                reg_336 <= state_data_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                state_data_V_load_10_reg_512 <= state_data_V_q0;
                state_data_V_load_11_reg_517 <= state_data_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                state_data_V_load_4_reg_452 <= state_data_V_q0;
                state_data_V_load_5_reg_457 <= state_data_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                state_data_V_load_6_reg_472 <= state_data_V_q0;
                state_data_V_load_7_reg_477 <= state_data_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                state_data_V_load_8_reg_492 <= state_data_V_q0;
                state_data_V_load_9_reg_497 <= state_data_V_q1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    sbox_V_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, tmp_2_fu_340_p1, tmp_2_0_2_fu_350_p1, tmp_2_1_fu_360_p1, tmp_2_1_2_fu_368_p1, tmp_2_2_fu_376_p1, tmp_2_2_2_fu_384_p1, tmp_2_3_fu_392_p1, tmp_2_3_2_fu_402_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            sbox_V_address0 <= tmp_2_3_2_fu_402_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            sbox_V_address0 <= tmp_2_3_fu_392_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            sbox_V_address0 <= tmp_2_2_2_fu_384_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            sbox_V_address0 <= tmp_2_2_fu_376_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            sbox_V_address0 <= tmp_2_1_2_fu_368_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            sbox_V_address0 <= tmp_2_1_fu_360_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sbox_V_address0 <= tmp_2_0_2_fu_350_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sbox_V_address0 <= tmp_2_fu_340_p1(8 - 1 downto 0);
        else 
            sbox_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sbox_V_address1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, tmp_2_0_1_fu_345_p1, tmp_2_0_3_fu_355_p1, tmp_2_1_1_fu_364_p1, tmp_2_1_3_fu_372_p1, tmp_2_2_1_fu_380_p1, tmp_2_2_3_fu_388_p1, tmp_2_3_1_fu_397_p1, tmp_2_3_3_fu_407_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            sbox_V_address1 <= tmp_2_3_3_fu_407_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            sbox_V_address1 <= tmp_2_3_1_fu_397_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            sbox_V_address1 <= tmp_2_2_3_fu_388_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            sbox_V_address1 <= tmp_2_2_1_fu_380_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            sbox_V_address1 <= tmp_2_1_3_fu_372_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            sbox_V_address1 <= tmp_2_1_1_fu_364_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sbox_V_address1 <= tmp_2_0_3_fu_355_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sbox_V_address1 <= tmp_2_0_1_fu_345_p1(8 - 1 downto 0);
        else 
            sbox_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    sbox_V_ce0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            sbox_V_ce0 <= ap_const_logic_1;
        else 
            sbox_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sbox_V_ce1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            sbox_V_ce1 <= ap_const_logic_1;
        else 
            sbox_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    state_data_V_addr_10_reg_482 <= ap_const_lv64_A(4 - 1 downto 0);
    state_data_V_addr_11_reg_487 <= ap_const_lv64_B(4 - 1 downto 0);
    state_data_V_addr_12_reg_502 <= ap_const_lv64_C(4 - 1 downto 0);
    state_data_V_addr_13_reg_507 <= ap_const_lv64_D(4 - 1 downto 0);
    state_data_V_addr_14_reg_522 <= ap_const_lv64_E(4 - 1 downto 0);
    state_data_V_addr_15_reg_527 <= ap_const_lv64_F(4 - 1 downto 0);
    state_data_V_addr_1_reg_417 <= ap_const_lv64_1(4 - 1 downto 0);
    state_data_V_addr_2_reg_422 <= ap_const_lv64_2(4 - 1 downto 0);
    state_data_V_addr_3_reg_427 <= ap_const_lv64_3(4 - 1 downto 0);
    state_data_V_addr_4_reg_432 <= ap_const_lv64_4(4 - 1 downto 0);
    state_data_V_addr_5_reg_437 <= ap_const_lv64_5(4 - 1 downto 0);
    state_data_V_addr_6_reg_442 <= ap_const_lv64_6(4 - 1 downto 0);
    state_data_V_addr_7_reg_447 <= ap_const_lv64_7(4 - 1 downto 0);
    state_data_V_addr_8_reg_462 <= ap_const_lv64_8(4 - 1 downto 0);
    state_data_V_addr_9_reg_467 <= ap_const_lv64_9(4 - 1 downto 0);
    state_data_V_addr_reg_412 <= ap_const_lv64_0(4 - 1 downto 0);

    state_data_V_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state9, state_data_V_addr_reg_412, state_data_V_addr_2_reg_422, state_data_V_addr_4_reg_432, state_data_V_addr_6_reg_442, ap_CS_fsm_state4, state_data_V_addr_8_reg_462, ap_CS_fsm_state5, state_data_V_addr_10_reg_482, ap_CS_fsm_state6, state_data_V_addr_12_reg_502, ap_CS_fsm_state7, state_data_V_addr_14_reg_522, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            state_data_V_address0 <= state_data_V_addr_14_reg_522;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            state_data_V_address0 <= state_data_V_addr_12_reg_502;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            state_data_V_address0 <= state_data_V_addr_10_reg_482;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            state_data_V_address0 <= state_data_V_addr_8_reg_462;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            state_data_V_address0 <= state_data_V_addr_6_reg_442;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            state_data_V_address0 <= state_data_V_addr_4_reg_432;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            state_data_V_address0 <= state_data_V_addr_2_reg_422;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            state_data_V_address0 <= state_data_V_addr_reg_412;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            state_data_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            state_data_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            state_data_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            state_data_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_data_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            state_data_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_data_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            state_data_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            state_data_V_address0 <= "XXXX";
        end if; 
    end process;


    state_data_V_address1_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state9, state_data_V_addr_1_reg_417, state_data_V_addr_3_reg_427, state_data_V_addr_5_reg_437, ap_CS_fsm_state4, state_data_V_addr_7_reg_447, ap_CS_fsm_state5, state_data_V_addr_9_reg_467, ap_CS_fsm_state6, state_data_V_addr_11_reg_487, ap_CS_fsm_state7, state_data_V_addr_13_reg_507, state_data_V_addr_15_reg_527, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            state_data_V_address1 <= state_data_V_addr_15_reg_527;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            state_data_V_address1 <= state_data_V_addr_13_reg_507;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            state_data_V_address1 <= state_data_V_addr_11_reg_487;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            state_data_V_address1 <= state_data_V_addr_9_reg_467;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            state_data_V_address1 <= state_data_V_addr_7_reg_447;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            state_data_V_address1 <= state_data_V_addr_5_reg_437;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            state_data_V_address1 <= state_data_V_addr_3_reg_427;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            state_data_V_address1 <= state_data_V_addr_1_reg_417;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            state_data_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            state_data_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            state_data_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            state_data_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_data_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            state_data_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_data_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            state_data_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            state_data_V_address1 <= "XXXX";
        end if; 
    end process;


    state_data_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            state_data_V_ce0 <= ap_const_logic_1;
        else 
            state_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    state_data_V_ce1_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            state_data_V_ce1 <= ap_const_logic_1;
        else 
            state_data_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    state_data_V_d0 <= sbox_V_q0;
    state_data_V_d1 <= sbox_V_q1;

    state_data_V_we0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            state_data_V_we0 <= ap_const_logic_1;
        else 
            state_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    state_data_V_we1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            state_data_V_we1 <= ap_const_logic_1;
        else 
            state_data_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_2_0_1_fu_345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_328),64));
    tmp_2_0_2_fu_350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_332),64));
    tmp_2_0_3_fu_355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_336),64));
    tmp_2_1_1_fu_364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(state_data_V_load_5_reg_457),64));
    tmp_2_1_2_fu_368_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(state_data_V_load_6_reg_472),64));
    tmp_2_1_3_fu_372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(state_data_V_load_7_reg_477),64));
    tmp_2_1_fu_360_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(state_data_V_load_4_reg_452),64));
    tmp_2_2_1_fu_380_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(state_data_V_load_9_reg_497),64));
    tmp_2_2_2_fu_384_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(state_data_V_load_10_reg_512),64));
    tmp_2_2_3_fu_388_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(state_data_V_load_11_reg_517),64));
    tmp_2_2_fu_376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(state_data_V_load_8_reg_492),64));
    tmp_2_3_1_fu_397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_328),64));
    tmp_2_3_2_fu_402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_332),64));
    tmp_2_3_3_fu_407_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_336),64));
    tmp_2_3_fu_392_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_324),64));
    tmp_2_fu_340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_324),64));
end behav;
