--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml RegDespL_R.twx RegDespL_R.ncd -o RegDespL_R.twr
RegDespL_R.pcf -ucf pines0.ucf

Design file:              RegDespL_R.ncd
Physical constraint file: RegDespL_R.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1055 paths analyzed, 60 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.445ns.
--------------------------------------------------------------------------------

Paths for end point u0/cuenta_21 (SLICE_X15Y43.B1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_2 (FF)
  Destination:          u0/cuenta_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.401ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.246 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_2 to u0/cuenta_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y38.BQ      Tcko                  0.391   u0/cuenta<4>
                                                       u0/cuenta_2
    SLICE_X12Y40.C1      net (fanout=2)        0.916   u0/cuenta<2>
    SLICE_X12Y40.C       Tilo                  0.205   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X15Y41.A2      net (fanout=2)        0.653   u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X15Y41.A       Tilo                  0.259   u0/cuenta<15>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X15Y43.B1      net (fanout=13)       0.655   u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X15Y43.CLK     Tas                   0.322   u0/cuenta<23>
                                                       u0/Mcount_cuenta_eqn_211
                                                       u0/cuenta_21
    -------------------------------------------------  ---------------------------
    Total                                      3.401ns (1.177ns logic, 2.224ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_25 (FF)
  Destination:          u0/cuenta_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.284ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_25 to u0/cuenta_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BQ      Tcko                  0.391   u0/cuenta<25>
                                                       u0/cuenta_25
    SLICE_X15Y44.C2      net (fanout=2)        0.767   u0/cuenta<25>
    SLICE_X15Y44.C       Tilo                  0.259   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X15Y41.A4      net (fanout=2)        0.631   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X15Y41.A       Tilo                  0.259   u0/cuenta<15>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X15Y43.B1      net (fanout=13)       0.655   u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X15Y43.CLK     Tas                   0.322   u0/cuenta<23>
                                                       u0/Mcount_cuenta_eqn_211
                                                       u0/cuenta_21
    -------------------------------------------------  ---------------------------
    Total                                      3.284ns (1.231ns logic, 2.053ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_4 (FF)
  Destination:          u0/cuenta_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.278ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.246 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_4 to u0/cuenta_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y38.DQ      Tcko                  0.391   u0/cuenta<4>
                                                       u0/cuenta_4
    SLICE_X12Y40.C4      net (fanout=2)        0.793   u0/cuenta<4>
    SLICE_X12Y40.C       Tilo                  0.205   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X15Y41.A2      net (fanout=2)        0.653   u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X15Y41.A       Tilo                  0.259   u0/cuenta<15>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X15Y43.B1      net (fanout=13)       0.655   u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X15Y43.CLK     Tas                   0.322   u0/cuenta<23>
                                                       u0/Mcount_cuenta_eqn_211
                                                       u0/cuenta_21
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (1.177ns logic, 2.101ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point u0/cuenta_22 (SLICE_X15Y43.C4), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_0 (FF)
  Destination:          u0/cuenta_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.368ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.246 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_0 to u0/cuenta_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BQ      Tcko                  0.408   u0/cuenta<0>
                                                       u0/cuenta_0
    SLICE_X14Y38.A4      net (fanout=2)        0.677   u0/cuenta<0>
    SLICE_X14Y38.COUT    Topcya                0.379   u0/Mcount_cuenta_cy<3>
                                                       u0/Mcount_cuenta_lut<0>_INV_0
                                                       u0/Mcount_cuenta_cy<3>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   u0/Mcount_cuenta_cy<3>
    SLICE_X14Y39.COUT    Tbyp                  0.076   u0/Mcount_cuenta_cy<7>
                                                       u0/Mcount_cuenta_cy<7>
    SLICE_X14Y40.CIN     net (fanout=1)        0.082   u0/Mcount_cuenta_cy<7>
    SLICE_X14Y40.COUT    Tbyp                  0.076   u0/Mcount_cuenta_cy<11>
                                                       u0/Mcount_cuenta_cy<11>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   u0/Mcount_cuenta_cy<11>
    SLICE_X14Y41.COUT    Tbyp                  0.076   u0/Mcount_cuenta_cy<15>
                                                       u0/Mcount_cuenta_cy<15>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   u0/Mcount_cuenta_cy<15>
    SLICE_X14Y42.COUT    Tbyp                  0.076   u0/Mcount_cuenta_cy<19>
                                                       u0/Mcount_cuenta_cy<19>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   u0/Mcount_cuenta_cy<19>
    SLICE_X14Y43.CMUX    Tcinc                 0.261   u0/Mcount_cuenta_cy<23>
                                                       u0/Mcount_cuenta_cy<23>
    SLICE_X15Y43.C4      net (fanout=1)        0.923   Result<22>
    SLICE_X15Y43.CLK     Tas                   0.322   u0/cuenta<23>
                                                       u0/Mcount_cuenta_eqn_221
                                                       u0/cuenta_22
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.674ns logic, 1.694ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_4 (FF)
  Destination:          u0/cuenta_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.070ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.246 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_4 to u0/cuenta_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y38.DQ      Tcko                  0.391   u0/cuenta<4>
                                                       u0/cuenta_4
    SLICE_X14Y39.A3      net (fanout=2)        0.475   u0/cuenta<4>
    SLICE_X14Y39.COUT    Topcya                0.379   u0/Mcount_cuenta_cy<7>
                                                       u0/cuenta<4>_rt
                                                       u0/Mcount_cuenta_cy<7>
    SLICE_X14Y40.CIN     net (fanout=1)        0.082   u0/Mcount_cuenta_cy<7>
    SLICE_X14Y40.COUT    Tbyp                  0.076   u0/Mcount_cuenta_cy<11>
                                                       u0/Mcount_cuenta_cy<11>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   u0/Mcount_cuenta_cy<11>
    SLICE_X14Y41.COUT    Tbyp                  0.076   u0/Mcount_cuenta_cy<15>
                                                       u0/Mcount_cuenta_cy<15>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   u0/Mcount_cuenta_cy<15>
    SLICE_X14Y42.COUT    Tbyp                  0.076   u0/Mcount_cuenta_cy<19>
                                                       u0/Mcount_cuenta_cy<19>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   u0/Mcount_cuenta_cy<19>
    SLICE_X14Y43.CMUX    Tcinc                 0.261   u0/Mcount_cuenta_cy<23>
                                                       u0/Mcount_cuenta_cy<23>
    SLICE_X15Y43.C4      net (fanout=1)        0.923   Result<22>
    SLICE_X15Y43.CLK     Tas                   0.322   u0/cuenta<23>
                                                       u0/Mcount_cuenta_eqn_221
                                                       u0/cuenta_22
    -------------------------------------------------  ---------------------------
    Total                                      3.070ns (1.581ns logic, 1.489ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_1 (FF)
  Destination:          u0/cuenta_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.038ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.246 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_1 to u0/cuenta_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y38.AQ      Tcko                  0.391   u0/cuenta<4>
                                                       u0/cuenta_1
    SLICE_X14Y38.B5      net (fanout=2)        0.363   u0/cuenta<1>
    SLICE_X14Y38.COUT    Topcyb                0.380   u0/Mcount_cuenta_cy<3>
                                                       u0/cuenta<1>_rt
                                                       u0/Mcount_cuenta_cy<3>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   u0/Mcount_cuenta_cy<3>
    SLICE_X14Y39.COUT    Tbyp                  0.076   u0/Mcount_cuenta_cy<7>
                                                       u0/Mcount_cuenta_cy<7>
    SLICE_X14Y40.CIN     net (fanout=1)        0.082   u0/Mcount_cuenta_cy<7>
    SLICE_X14Y40.COUT    Tbyp                  0.076   u0/Mcount_cuenta_cy<11>
                                                       u0/Mcount_cuenta_cy<11>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   u0/Mcount_cuenta_cy<11>
    SLICE_X14Y41.COUT    Tbyp                  0.076   u0/Mcount_cuenta_cy<15>
                                                       u0/Mcount_cuenta_cy<15>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   u0/Mcount_cuenta_cy<15>
    SLICE_X14Y42.COUT    Tbyp                  0.076   u0/Mcount_cuenta_cy<19>
                                                       u0/Mcount_cuenta_cy<19>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   u0/Mcount_cuenta_cy<19>
    SLICE_X14Y43.CMUX    Tcinc                 0.261   u0/Mcount_cuenta_cy<23>
                                                       u0/Mcount_cuenta_cy<23>
    SLICE_X15Y43.C4      net (fanout=1)        0.923   Result<22>
    SLICE_X15Y43.CLK     Tas                   0.322   u0/cuenta<23>
                                                       u0/Mcount_cuenta_eqn_221
                                                       u0/cuenta_22
    -------------------------------------------------  ---------------------------
    Total                                      3.038ns (1.658ns logic, 1.380ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point u0/cuenta_4 (SLICE_X15Y38.D3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_25 (FF)
  Destination:          u0/cuenta_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.332ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.241 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_25 to u0/cuenta_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.BQ      Tcko                  0.391   u0/cuenta<25>
                                                       u0/cuenta_25
    SLICE_X15Y44.C2      net (fanout=2)        0.767   u0/cuenta<25>
    SLICE_X15Y44.C       Tilo                  0.259   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X12Y40.A5      net (fanout=2)        0.585   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X12Y40.A       Tilo                  0.205   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X15Y38.D3      net (fanout=13)       0.803   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X15Y38.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_41
                                                       u0/cuenta_4
    -------------------------------------------------  ---------------------------
    Total                                      3.332ns (1.177ns logic, 2.155ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_2 (FF)
  Destination:          u0/cuenta_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.301ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_2 to u0/cuenta_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y38.BQ      Tcko                  0.391   u0/cuenta<4>
                                                       u0/cuenta_2
    SLICE_X12Y40.C1      net (fanout=2)        0.916   u0/cuenta<2>
    SLICE_X12Y40.C       Tilo                  0.205   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X12Y40.A1      net (fanout=2)        0.459   u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X12Y40.A       Tilo                  0.205   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X15Y38.D3      net (fanout=13)       0.803   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X15Y38.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_41
                                                       u0/cuenta_4
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (1.123ns logic, 2.178ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_23 (FF)
  Destination:          u0/cuenta_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.194ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.241 - 0.260)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_23 to u0/cuenta_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.DQ      Tcko                  0.391   u0/cuenta<23>
                                                       u0/cuenta_23
    SLICE_X15Y44.C4      net (fanout=2)        0.629   u0/cuenta<23>
    SLICE_X15Y44.C       Tilo                  0.259   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X12Y40.A5      net (fanout=2)        0.585   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X12Y40.A       Tilo                  0.205   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X15Y38.D3      net (fanout=13)       0.803   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X15Y38.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_41
                                                       u0/cuenta_4
    -------------------------------------------------  ---------------------------
    Total                                      3.194ns (1.177ns logic, 2.017ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0/aux (SLICE_X18Y20.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/aux (FF)
  Destination:          u0/aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/aux to u0/aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.DQ      Tcko                  0.234   u0/aux
                                                       u0/aux
    SLICE_X18Y20.D6      net (fanout=2)        0.025   u0/aux
    SLICE_X18Y20.CLK     Tah         (-Th)    -0.197   u0/aux
                                                       u0/aux_rstpot
                                                       u0/aux
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.431ns logic, 0.025ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point u0/unseg (SLICE_X12Y40.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.727ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_18 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.730ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_18 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.CQ      Tcko                  0.198   u0/cuenta<19>
                                                       u0/cuenta_18
    SLICE_X12Y40.A4      net (fanout=3)        0.342   u0/cuenta<18>
    SLICE_X12Y40.CLK     Tah         (-Th)    -0.190   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.730ns (0.388ns logic, 0.342ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point u0/unseg (SLICE_X12Y40.A6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.738ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_9 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.746ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.077 - 0.069)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_9 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.AQ      Tcko                  0.198   u0/cuenta<12>
                                                       u0/cuenta_9
    SLICE_X13Y40.A5      net (fanout=2)        0.184   u0/cuenta<9>
    SLICE_X13Y40.A       Tilo                  0.156   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X12Y40.A6      net (fanout=2)        0.018   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X12Y40.CLK     Tah         (-Th)    -0.190   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.746ns (0.544ns logic, 0.202ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.820ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_7 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.077 - 0.069)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_7 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y39.CQ      Tcko                  0.198   u0/cuenta<8>
                                                       u0/cuenta_7
    SLICE_X13Y40.A4      net (fanout=2)        0.266   u0/cuenta<7>
    SLICE_X13Y40.A       Tilo                  0.156   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X12Y40.A6      net (fanout=2)        0.018   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X12Y40.CLK     Tah         (-Th)    -0.190   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.544ns logic, 0.284ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_11 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.077 - 0.069)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_11 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.CQ      Tcko                  0.198   u0/cuenta<12>
                                                       u0/cuenta_11
    SLICE_X13Y40.A6      net (fanout=2)        0.280   u0/cuenta<11>
    SLICE_X13Y40.A       Tilo                  0.156   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X12Y40.A6      net (fanout=2)        0.018   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X12Y40.CLK     Tah         (-Th)    -0.190   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.544ns logic, 0.298ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u0/cuenta<0>/CLK
  Logical resource: u0/unseg/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: u0/cuenta<0>/SR
  Logical resource: u0/unseg/SR
  Location pin: SLICE_X12Y40.SR
  Clock network: clear_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.445|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1055 paths, 0 nets, and 132 connections

Design statistics:
   Minimum period:   3.445ns{1}   (Maximum frequency: 290.276MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 20 19:32:18 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



