
21_i2c_MPU6050.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001004  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800119c  0800119c  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800119c  0800119c  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  0800119c  0800119c  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800119c  0800119c  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800119c  0800119c  0001119c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080011a0  080011a0  000111a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  080011a4  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000050  20000004  080011a8  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000054  080011a8  00020054  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000018a1  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000738  00000000  00000000  000218d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000230  00000000  00000000  00022010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000001c8  00000000  00000000  00022240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015392  00000000  00000000  00022408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003492  00000000  00000000  0003779a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000844ad  00000000  00000000  0003ac2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000bf0d9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000788  00000000  00000000  000bf12c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000004 	.word	0x20000004
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08001184 	.word	0x08001184

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000008 	.word	0x20000008
 80001d4:	08001184 	.word	0x08001184

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__aeabi_d2f>:
 8000974:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000978:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800097c:	bf24      	itt	cs
 800097e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000982:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000986:	d90d      	bls.n	80009a4 <__aeabi_d2f+0x30>
 8000988:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800098c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000990:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000994:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000998:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800099c:	bf08      	it	eq
 800099e:	f020 0001 	biceq.w	r0, r0, #1
 80009a2:	4770      	bx	lr
 80009a4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009a8:	d121      	bne.n	80009ee <__aeabi_d2f+0x7a>
 80009aa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009ae:	bfbc      	itt	lt
 80009b0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009b4:	4770      	bxlt	lr
 80009b6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009be:	f1c2 0218 	rsb	r2, r2, #24
 80009c2:	f1c2 0c20 	rsb	ip, r2, #32
 80009c6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ca:	fa20 f002 	lsr.w	r0, r0, r2
 80009ce:	bf18      	it	ne
 80009d0:	f040 0001 	orrne.w	r0, r0, #1
 80009d4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009dc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009e0:	ea40 000c 	orr.w	r0, r0, ip
 80009e4:	fa23 f302 	lsr.w	r3, r3, r2
 80009e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009ec:	e7cc      	b.n	8000988 <__aeabi_d2f+0x14>
 80009ee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009f2:	d107      	bne.n	8000a04 <__aeabi_d2f+0x90>
 80009f4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009f8:	bf1e      	ittt	ne
 80009fa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009fe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a02:	4770      	bxne	lr
 8000a04:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop

08000a14 <MPU6050_read_address>:
uint8_t data_rec[6];
/**
 * void MPU6050_read_address (uint8_t reg)
 * @brief read address.
 */
void MPU6050_read_address (uint8_t reg){
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	71fb      	strb	r3, [r7, #7]
	//GPIOA->ODR = LED_PIN;
	I2C1_byteRead(DEVICE_ADDR, reg, &data);
 8000a1e:	79fb      	ldrb	r3, [r7, #7]
 8000a20:	4a04      	ldr	r2, [pc, #16]	; (8000a34 <MPU6050_read_address+0x20>)
 8000a22:	4619      	mov	r1, r3
 8000a24:	20d0      	movs	r0, #208	; 0xd0
 8000a26:	f000 f8b7 	bl	8000b98 <I2C1_byteRead>


}
 8000a2a:	bf00      	nop
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	20000020 	.word	0x20000020

08000a38 <MPU6050_write>:
/**
 * void MPU6050_write(uint8_t reg, char value)
 * @brief write value to address.
 */
void MPU6050_write(uint8_t reg, char value){
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b084      	sub	sp, #16
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	4603      	mov	r3, r0
 8000a40:	460a      	mov	r2, r1
 8000a42:	71fb      	strb	r3, [r7, #7]
 8000a44:	4613      	mov	r3, r2
 8000a46:	71bb      	strb	r3, [r7, #6]
	char data[1];
	data[0] = value;
 8000a48:	79bb      	ldrb	r3, [r7, #6]
 8000a4a:	733b      	strb	r3, [r7, #12]

	I2C1_burstWrite(DEVICE_ADDR, reg, 1, data);
 8000a4c:	f107 030c 	add.w	r3, r7, #12
 8000a50:	79f9      	ldrb	r1, [r7, #7]
 8000a52:	2201      	movs	r2, #1
 8000a54:	20d0      	movs	r0, #208	; 0xd0
 8000a56:	f000 f9af 	bl	8000db8 <I2C1_burstWrite>

}
 8000a5a:	bf00      	nop
 8000a5c:	3710      	adds	r7, #16
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
	...

08000a64 <MPU6050_read_values>:
/**
 * void MPU6050_read_values(uint8_t reg)
 * @brief read data from the register
 */
void MPU6050_read_values(uint8_t reg){
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	71fb      	strb	r3, [r7, #7]
	I2C1_burstRead(DEVICE_ADDR, reg, 6, (char*)data_rec);
 8000a6e:	79f9      	ldrb	r1, [r7, #7]
 8000a70:	4b04      	ldr	r3, [pc, #16]	; (8000a84 <MPU6050_read_values+0x20>)
 8000a72:	2206      	movs	r2, #6
 8000a74:	20d0      	movs	r0, #208	; 0xd0
 8000a76:	f000 f905 	bl	8000c84 <I2C1_burstRead>
}
 8000a7a:	bf00      	nop
 8000a7c:	3708      	adds	r7, #8
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	20000024 	.word	0x20000024

08000a88 <MPU6050_init>:
 * 4. Wakes up the device
 * 5. Set DATA RATE of 1KHz by writing SMPLRT_DIV register
 * 6. Set data format range to +-2g
 * 7. Set data format range to +-250
 */
void MPU6050_init(void){
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0

	/*1. Enable I2C*/
	I2C1_init();
 8000a8c:	f000 f81c 	bl	8000ac8 <I2C1_init>

	/*2. Read WHO_AM_I, this should return 0x68 or 104 in decimal*/
	MPU6050_read_address(WHO_AM_I_R);
 8000a90:	2075      	movs	r0, #117	; 0x75
 8000a92:	f7ff ffbf 	bl	8000a14 <MPU6050_read_address>

	/*3. if the data returned is equal to 0x68 or 104 in decimal: */
	if(data == 104){
 8000a96:	4b0b      	ldr	r3, [pc, #44]	; (8000ac4 <MPU6050_init+0x3c>)
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	2b68      	cmp	r3, #104	; 0x68
 8000a9c:	d10f      	bne.n	8000abe <MPU6050_init+0x36>

		/*4. Wakes up the device*/
		MPU6050_write(PWR_MGMT_1_R, 0);
 8000a9e:	2100      	movs	r1, #0
 8000aa0:	206b      	movs	r0, #107	; 0x6b
 8000aa2:	f7ff ffc9 	bl	8000a38 <MPU6050_write>

		/*5. Set DATA RATE of 1KHz by writing SMPLRT_DIV register*/
		MPU6050_write(SMPLRT_DIV_R, 0x07);
 8000aa6:	2107      	movs	r1, #7
 8000aa8:	2019      	movs	r0, #25
 8000aaa:	f7ff ffc5 	bl	8000a38 <MPU6050_write>
		//GPIOA->ODR = LED_PIN;

		/*6. Set data format range to +-2g*/
		MPU6050_write(ACCEL_CONFIG_R, 0b00);
 8000aae:	2100      	movs	r1, #0
 8000ab0:	201c      	movs	r0, #28
 8000ab2:	f7ff ffc1 	bl	8000a38 <MPU6050_write>

		/*7. Set data format range to +-250*/
		MPU6050_write(GYRO_CONFIG_R, 0b00);
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	201b      	movs	r0, #27
 8000aba:	f7ff ffbd 	bl	8000a38 <MPU6050_write>
	}


}
 8000abe:	bf00      	nop
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	20000020 	.word	0x20000020

08000ac8 <I2C1_init>:
 * Pin-out       *
 * PB8 ----- SCL *
 * PB9 ----- SDA *
 * ***************
 */
void I2C1_init(void){
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
	/*1. Enable clock access to GPIOB */
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8000acc:	4b2f      	ldr	r3, [pc, #188]	; (8000b8c <I2C1_init+0xc4>)
 8000ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad0:	4a2e      	ldr	r2, [pc, #184]	; (8000b8c <I2C1_init+0xc4>)
 8000ad2:	f043 0302 	orr.w	r3, r3, #2
 8000ad6:	6313      	str	r3, [r2, #48]	; 0x30

	/*2. Set PB8 and PB9 mode to alternate function */
	GPIOB->MODER |= (1U << 19) | (1U << 17);
 8000ad8:	4b2d      	ldr	r3, [pc, #180]	; (8000b90 <I2C1_init+0xc8>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4a2c      	ldr	r2, [pc, #176]	; (8000b90 <I2C1_init+0xc8>)
 8000ade:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 8000ae2:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(1U << 18);
 8000ae4:	4b2a      	ldr	r3, [pc, #168]	; (8000b90 <I2C1_init+0xc8>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4a29      	ldr	r2, [pc, #164]	; (8000b90 <I2C1_init+0xc8>)
 8000aea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000aee:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(1U << 16);
 8000af0:	4b27      	ldr	r3, [pc, #156]	; (8000b90 <I2C1_init+0xc8>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a26      	ldr	r2, [pc, #152]	; (8000b90 <I2C1_init+0xc8>)
 8000af6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000afa:	6013      	str	r3, [r2, #0]

	/*3. Set PB8 and PB9 output type to open drain */
	GPIOB->OTYPER |= GPIO_OTYPER_OT8 | GPIO_OTYPER_OT9;
 8000afc:	4b24      	ldr	r3, [pc, #144]	; (8000b90 <I2C1_init+0xc8>)
 8000afe:	685b      	ldr	r3, [r3, #4]
 8000b00:	4a23      	ldr	r2, [pc, #140]	; (8000b90 <I2C1_init+0xc8>)
 8000b02:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8000b06:	6053      	str	r3, [r2, #4]

	/*4. Enable pull-up register for PB8 and PB9 */
	GPIOB->PUPDR |= GPIO_PUPDR_PUPDR8_0 | GPIO_PUPDR_PUPDR9_0;
 8000b08:	4b21      	ldr	r3, [pc, #132]	; (8000b90 <I2C1_init+0xc8>)
 8000b0a:	68db      	ldr	r3, [r3, #12]
 8000b0c:	4a20      	ldr	r2, [pc, #128]	; (8000b90 <I2C1_init+0xc8>)
 8000b0e:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8000b12:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &= ~(1U << 19); // try ~GPIO_PUPDR_PUPDR8_1
 8000b14:	4b1e      	ldr	r3, [pc, #120]	; (8000b90 <I2C1_init+0xc8>)
 8000b16:	68db      	ldr	r3, [r3, #12]
 8000b18:	4a1d      	ldr	r2, [pc, #116]	; (8000b90 <I2C1_init+0xc8>)
 8000b1a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8000b1e:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &= ~(1U << 17);
 8000b20:	4b1b      	ldr	r3, [pc, #108]	; (8000b90 <I2C1_init+0xc8>)
 8000b22:	68db      	ldr	r3, [r3, #12]
 8000b24:	4a1a      	ldr	r2, [pc, #104]	; (8000b90 <I2C1_init+0xc8>)
 8000b26:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000b2a:	60d3      	str	r3, [r2, #12]

	/*5. Enable clock access to I2C1 */
	RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 8000b2c:	4b17      	ldr	r3, [pc, #92]	; (8000b8c <I2C1_init+0xc4>)
 8000b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b30:	4a16      	ldr	r2, [pc, #88]	; (8000b8c <I2C1_init+0xc4>)
 8000b32:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b36:	6413      	str	r3, [r2, #64]	; 0x40

	/*Bits (3:2:1:0) = 0:1:0:0 --> AF4 for pin PB8;  Bits (7:6:5:4) = 0:1:0:0 --> AF4 for pin PB9*/
	GPIOB->AFR[1] |= (4<<0) | (4<<4);
 8000b38:	4b15      	ldr	r3, [pc, #84]	; (8000b90 <I2C1_init+0xc8>)
 8000b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b3c:	4a14      	ldr	r2, [pc, #80]	; (8000b90 <I2C1_init+0xc8>)
 8000b3e:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8000b42:	6253      	str	r3, [r2, #36]	; 0x24

	/*6. Enter the reset mode */
	I2C1->CR1 |= I2C_CR1_SWRST;
 8000b44:	4b13      	ldr	r3, [pc, #76]	; (8000b94 <I2C1_init+0xcc>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a12      	ldr	r2, [pc, #72]	; (8000b94 <I2C1_init+0xcc>)
 8000b4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b4e:	6013      	str	r3, [r2, #0]

	/*7. Come out of the reset mode*/
	I2C1->CR1 &= ~I2C_CR1_SWRST;
 8000b50:	4b10      	ldr	r3, [pc, #64]	; (8000b94 <I2C1_init+0xcc>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a0f      	ldr	r2, [pc, #60]	; (8000b94 <I2C1_init+0xcc>)
 8000b56:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000b5a:	6013      	str	r3, [r2, #0]

	/*8. Set the peripheral clock frequency */
	I2C1->CR2 |= I2C_CR2_FREQ_4;
 8000b5c:	4b0d      	ldr	r3, [pc, #52]	; (8000b94 <I2C1_init+0xcc>)
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	4a0c      	ldr	r2, [pc, #48]	; (8000b94 <I2C1_init+0xcc>)
 8000b62:	f043 0310 	orr.w	r3, r3, #16
 8000b66:	6053      	str	r3, [r2, #4]

	/*9. Set I2C to standard mode, 100kHz clock. refer to the reference manual for calculation. */
	I2C1->CCR = I2C_100KHZ; // 100kHz
 8000b68:	4b0a      	ldr	r3, [pc, #40]	; (8000b94 <I2C1_init+0xcc>)
 8000b6a:	2250      	movs	r2, #80	; 0x50
 8000b6c:	61da      	str	r2, [r3, #28]

	/*10. Set rise time*/
	I2C1->TRISE = SD_MODE_MAX_RISE_TIME;
 8000b6e:	4b09      	ldr	r3, [pc, #36]	; (8000b94 <I2C1_init+0xcc>)
 8000b70:	2211      	movs	r2, #17
 8000b72:	621a      	str	r2, [r3, #32]

	/*11. Enable I2C1 module. */
	I2C1->CR1 |= I2C_CR1_PE;
 8000b74:	4b07      	ldr	r3, [pc, #28]	; (8000b94 <I2C1_init+0xcc>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a06      	ldr	r2, [pc, #24]	; (8000b94 <I2C1_init+0xcc>)
 8000b7a:	f043 0301 	orr.w	r3, r3, #1
 8000b7e:	6013      	str	r3, [r2, #0]

}
 8000b80:	bf00      	nop
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop
 8000b8c:	40023800 	.word	0x40023800
 8000b90:	40020400 	.word	0x40020400
 8000b94:	40005400 	.word	0x40005400

08000b98 <I2C1_byteRead>:
 * 16. wait until stop bit is set
 * 17 Read data from DR
 *
 */

void I2C1_byteRead(char saddr, char maddr, char* data){
 8000b98:	b480      	push	{r7}
 8000b9a:	b085      	sub	sp, #20
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	603a      	str	r2, [r7, #0]
 8000ba2:	71fb      	strb	r3, [r7, #7]
 8000ba4:	460b      	mov	r3, r1
 8000ba6:	71bb      	strb	r3, [r7, #6]

	volatile int temp = 0; // This is going to be used to clear status registers by reading them.
 8000ba8:	2300      	movs	r3, #0
 8000baa:	60fb      	str	r3, [r7, #12]

	/*1. Wait until bus is not busy (while it is busy, get stuck in the while loop.)*/
	while(I2C1->SR2 & I2C_SR2_BUSY){}
 8000bac:	bf00      	nop
 8000bae:	4b34      	ldr	r3, [pc, #208]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000bb0:	699b      	ldr	r3, [r3, #24]
 8000bb2:	f003 0302 	and.w	r3, r3, #2
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d1f9      	bne.n	8000bae <I2C1_byteRead+0x16>

	/*2. Enable Start bit*/
	I2C1->CR1 |= I2C_CR1_START;
 8000bba:	4b31      	ldr	r3, [pc, #196]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4a30      	ldr	r2, [pc, #192]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000bc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bc4:	6013      	str	r3, [r2, #0]

	/*3. Wait until start flag is set. */
	while(!(I2C1->SR1 & I2C_SR1_SB)){}
 8000bc6:	bf00      	nop
 8000bc8:	4b2d      	ldr	r3, [pc, #180]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000bca:	695b      	ldr	r3, [r3, #20]
 8000bcc:	f003 0301 	and.w	r3, r3, #1
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d0f9      	beq.n	8000bc8 <I2C1_byteRead+0x30>

	/*4. Transmit the slave address + Write 0 at bit 0 */
	I2C1->DR = saddr;
 8000bd4:	4a2a      	ldr	r2, [pc, #168]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000bd6:	79fb      	ldrb	r3, [r7, #7]
 8000bd8:	6113      	str	r3, [r2, #16]

	/*5. wait until address flag is set */
	while(!(I2C1->SR1 & (I2C_SR1_ADDR))){}
 8000bda:	bf00      	nop
 8000bdc:	4b28      	ldr	r3, [pc, #160]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000bde:	695b      	ldr	r3, [r3, #20]
 8000be0:	f003 0302 	and.w	r3, r3, #2
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d0f9      	beq.n	8000bdc <I2C1_byteRead+0x44>

	/*6. Clear status registers by reading them*/
	temp = I2C1->SR2;
 8000be8:	4b25      	ldr	r3, [pc, #148]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000bea:	699b      	ldr	r3, [r3, #24]
 8000bec:	60fb      	str	r3, [r7, #12]

	/*7. send memory address */
	I2C1->DR = maddr;
 8000bee:	4a24      	ldr	r2, [pc, #144]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000bf0:	79bb      	ldrb	r3, [r7, #6]
 8000bf2:	6113      	str	r3, [r2, #16]

	/*8. wait until transmitter gets empty*/
	while(!(I2C1->SR1 & I2C_SR1_TXE)){}
 8000bf4:	bf00      	nop
 8000bf6:	4b22      	ldr	r3, [pc, #136]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000bf8:	695b      	ldr	r3, [r3, #20]
 8000bfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d0f9      	beq.n	8000bf6 <I2C1_byteRead+0x5e>

	/*9. Enable re-start bit */
	I2C1->CR1 |= I2C_CR1_START;
 8000c02:	4b1f      	ldr	r3, [pc, #124]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	4a1e      	ldr	r2, [pc, #120]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000c08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c0c:	6013      	str	r3, [r2, #0]

	/*10. wait until start flag is set */
	while(!(I2C1->SR1 & I2C_SR1_SB)){}
 8000c0e:	bf00      	nop
 8000c10:	4b1b      	ldr	r3, [pc, #108]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000c12:	695b      	ldr	r3, [r3, #20]
 8000c14:	f003 0301 	and.w	r3, r3, #1
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d0f9      	beq.n	8000c10 <I2C1_byteRead+0x78>

	/*11. transmit slave address + Read 1 at bit 0 */
	I2C1->DR = saddr + 0x01;
 8000c1c:	79fb      	ldrb	r3, [r7, #7]
 8000c1e:	1c5a      	adds	r2, r3, #1
 8000c20:	4b17      	ldr	r3, [pc, #92]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000c22:	611a      	str	r2, [r3, #16]

	/*12. wait until address flag is set */
	while(!(I2C1->SR1 & I2C_SR1_ADDR)){}
 8000c24:	bf00      	nop
 8000c26:	4b16      	ldr	r3, [pc, #88]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000c28:	695b      	ldr	r3, [r3, #20]
 8000c2a:	f003 0302 	and.w	r3, r3, #2
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d0f9      	beq.n	8000c26 <I2C1_byteRead+0x8e>

	/*13. Disable Acknowledge */
	I2C1->CR1 &= ~I2C_CR1_ACK;
 8000c32:	4b13      	ldr	r3, [pc, #76]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4a12      	ldr	r2, [pc, #72]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000c38:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000c3c:	6013      	str	r3, [r2, #0]

	/*14. Clear address flag*/
	temp = I2C1->SR2 | I2C1->SR1;
 8000c3e:	4b10      	ldr	r3, [pc, #64]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000c40:	699a      	ldr	r2, [r3, #24]
 8000c42:	4b0f      	ldr	r3, [pc, #60]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000c44:	695b      	ldr	r3, [r3, #20]
 8000c46:	4313      	orrs	r3, r2
 8000c48:	60fb      	str	r3, [r7, #12]

	/*15. generate stop condition */
	I2C1->CR1 |= I2C_CR1_STOP;
 8000c4a:	4b0d      	ldr	r3, [pc, #52]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4a0c      	ldr	r2, [pc, #48]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000c50:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c54:	6013      	str	r3, [r2, #0]

	/*16. wait until stop bit is set*/
	while(!(I2C1->SR1 & I2C_SR1_RXNE)){}
 8000c56:	bf00      	nop
 8000c58:	4b09      	ldr	r3, [pc, #36]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000c5a:	695b      	ldr	r3, [r3, #20]
 8000c5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d0f9      	beq.n	8000c58 <I2C1_byteRead+0xc0>

	/*17 Read data from DR*/
	*data++ = I2C1->DR;
 8000c64:	4b06      	ldr	r3, [pc, #24]	; (8000c80 <I2C1_byteRead+0xe8>)
 8000c66:	6919      	ldr	r1, [r3, #16]
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	1c5a      	adds	r2, r3, #1
 8000c6c:	603a      	str	r2, [r7, #0]
 8000c6e:	b2ca      	uxtb	r2, r1
 8000c70:	701a      	strb	r2, [r3, #0]

}
 8000c72:	bf00      	nop
 8000c74:	3714      	adds	r7, #20
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	40005400 	.word	0x40005400

08000c84 <I2C1_burstRead>:
 *
 * 	   1. wait for RXNE flag to be set
 * 	   2. Read data from DR
 * 	   3. decrement until n = 1 such that codes in (n = 1U) runs and breaks out of the loop.
 */
void I2C1_burstRead(char saddr, char maddr, int n, char* data){
 8000c84:	b480      	push	{r7}
 8000c86:	b087      	sub	sp, #28
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	60ba      	str	r2, [r7, #8]
 8000c8c:	607b      	str	r3, [r7, #4]
 8000c8e:	4603      	mov	r3, r0
 8000c90:	73fb      	strb	r3, [r7, #15]
 8000c92:	460b      	mov	r3, r1
 8000c94:	73bb      	strb	r3, [r7, #14]
	volatile int temp = 0;
 8000c96:	2300      	movs	r3, #0
 8000c98:	617b      	str	r3, [r7, #20]

	/*1. Wait until bus is not busy (while it is busy, get stuck in the while loop.)*/
	//while(I2C1->SR2 & I2C_SR2_BUSY){}

	/*1. Enable Start bit*/
	I2C1->CR1 |= I2C_CR1_START;
 8000c9a:	4b46      	ldr	r3, [pc, #280]	; (8000db4 <I2C1_burstRead+0x130>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4a45      	ldr	r2, [pc, #276]	; (8000db4 <I2C1_burstRead+0x130>)
 8000ca0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ca4:	6013      	str	r3, [r2, #0]

	/*2. Wait until start flag is set. */
	while(!(I2C1->SR1 & I2C_SR1_SB)){}
 8000ca6:	bf00      	nop
 8000ca8:	4b42      	ldr	r3, [pc, #264]	; (8000db4 <I2C1_burstRead+0x130>)
 8000caa:	695b      	ldr	r3, [r3, #20]
 8000cac:	f003 0301 	and.w	r3, r3, #1
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d0f9      	beq.n	8000ca8 <I2C1_burstRead+0x24>

	/*3. Transmit the slave address + Write 0 at bit 0 */
	I2C1->DR = saddr;
 8000cb4:	4a3f      	ldr	r2, [pc, #252]	; (8000db4 <I2C1_burstRead+0x130>)
 8000cb6:	7bfb      	ldrb	r3, [r7, #15]
 8000cb8:	6113      	str	r3, [r2, #16]

	/*4. wait until address flag is set */
	while(!(I2C1->SR1 & I2C_SR1_ADDR)){}
 8000cba:	bf00      	nop
 8000cbc:	4b3d      	ldr	r3, [pc, #244]	; (8000db4 <I2C1_burstRead+0x130>)
 8000cbe:	695b      	ldr	r3, [r3, #20]
 8000cc0:	f003 0302 	and.w	r3, r3, #2
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d0f9      	beq.n	8000cbc <I2C1_burstRead+0x38>

	/*5. Clear status registers by reading them*/
	temp = I2C1->SR2 | I2C1->SR1;
 8000cc8:	4b3a      	ldr	r3, [pc, #232]	; (8000db4 <I2C1_burstRead+0x130>)
 8000cca:	699a      	ldr	r2, [r3, #24]
 8000ccc:	4b39      	ldr	r3, [pc, #228]	; (8000db4 <I2C1_burstRead+0x130>)
 8000cce:	695b      	ldr	r3, [r3, #20]
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	617b      	str	r3, [r7, #20]

	/*6. wait until transmitter gets empty*/
	while(!(I2C1->SR1 & I2C_SR1_TXE)){}
 8000cd4:	bf00      	nop
 8000cd6:	4b37      	ldr	r3, [pc, #220]	; (8000db4 <I2C1_burstRead+0x130>)
 8000cd8:	695b      	ldr	r3, [r3, #20]
 8000cda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d0f9      	beq.n	8000cd6 <I2C1_burstRead+0x52>

	/*7. send memory address */
	I2C1->DR = maddr;
 8000ce2:	4a34      	ldr	r2, [pc, #208]	; (8000db4 <I2C1_burstRead+0x130>)
 8000ce4:	7bbb      	ldrb	r3, [r7, #14]
 8000ce6:	6113      	str	r3, [r2, #16]

	/*8. wait until transmitter gets empty*/
	while(!(I2C1->SR1 & I2C_SR1_TXE)){}
 8000ce8:	bf00      	nop
 8000cea:	4b32      	ldr	r3, [pc, #200]	; (8000db4 <I2C1_burstRead+0x130>)
 8000cec:	695b      	ldr	r3, [r3, #20]
 8000cee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d0f9      	beq.n	8000cea <I2C1_burstRead+0x66>

	/*9. Enable re-start bit */
	I2C1->CR1 |= I2C_CR1_START;
 8000cf6:	4b2f      	ldr	r3, [pc, #188]	; (8000db4 <I2C1_burstRead+0x130>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4a2e      	ldr	r2, [pc, #184]	; (8000db4 <I2C1_burstRead+0x130>)
 8000cfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d00:	6013      	str	r3, [r2, #0]

	/*10. wait until start flag is set */
	while(!(I2C1->SR1 & I2C_SR1_SB)){}
 8000d02:	bf00      	nop
 8000d04:	4b2b      	ldr	r3, [pc, #172]	; (8000db4 <I2C1_burstRead+0x130>)
 8000d06:	695b      	ldr	r3, [r3, #20]
 8000d08:	f003 0301 	and.w	r3, r3, #1
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d0f9      	beq.n	8000d04 <I2C1_burstRead+0x80>

	/*11. transmit slave address + Read 1 at bit 0 */
	I2C1->DR = saddr + 0x01;
 8000d10:	7bfb      	ldrb	r3, [r7, #15]
 8000d12:	1c5a      	adds	r2, r3, #1
 8000d14:	4b27      	ldr	r3, [pc, #156]	; (8000db4 <I2C1_burstRead+0x130>)
 8000d16:	611a      	str	r2, [r3, #16]

	/*12. wait until address flag is set */
	while(!(I2C1->SR1 & I2C_SR1_ADDR)){}
 8000d18:	bf00      	nop
 8000d1a:	4b26      	ldr	r3, [pc, #152]	; (8000db4 <I2C1_burstRead+0x130>)
 8000d1c:	695b      	ldr	r3, [r3, #20]
 8000d1e:	f003 0302 	and.w	r3, r3, #2
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d0f9      	beq.n	8000d1a <I2C1_burstRead+0x96>

	/*13. Clear address flag*/
	temp = I2C1->SR2 | I2C1->SR1;
 8000d26:	4b23      	ldr	r3, [pc, #140]	; (8000db4 <I2C1_burstRead+0x130>)
 8000d28:	699a      	ldr	r2, [r3, #24]
 8000d2a:	4b22      	ldr	r3, [pc, #136]	; (8000db4 <I2C1_burstRead+0x130>)
 8000d2c:	695b      	ldr	r3, [r3, #20]
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	617b      	str	r3, [r7, #20]

	/*14. Enable Acknowledge bit*/
	I2C1->CR1 |= I2C_CR1_ACK;
 8000d32:	4b20      	ldr	r3, [pc, #128]	; (8000db4 <I2C1_burstRead+0x130>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	4a1f      	ldr	r2, [pc, #124]	; (8000db4 <I2C1_burstRead+0x130>)
 8000d38:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d3c:	6013      	str	r3, [r2, #0]

	while(n > 0U){
 8000d3e:	e02e      	b.n	8000d9e <I2C1_burstRead+0x11a>

		/*15. check if one byte is left*/
		if(n == 1U){
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d11a      	bne.n	8000d7c <I2C1_burstRead+0xf8>

			/*1. disable Acknowledge bit*/
			I2C1->CR1 &= ~I2C_CR1_ACK;
 8000d46:	4b1b      	ldr	r3, [pc, #108]	; (8000db4 <I2C1_burstRead+0x130>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4a1a      	ldr	r2, [pc, #104]	; (8000db4 <I2C1_burstRead+0x130>)
 8000d4c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000d50:	6013      	str	r3, [r2, #0]

			/*2. Enable stop bit*/
			I2C1->CR1 |= I2C_CR1_STOP;
 8000d52:	4b18      	ldr	r3, [pc, #96]	; (8000db4 <I2C1_burstRead+0x130>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a17      	ldr	r2, [pc, #92]	; (8000db4 <I2C1_burstRead+0x130>)
 8000d58:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d5c:	6013      	str	r3, [r2, #0]

			/*3. wait for RXNE flag to be set*/
			while(!(I2C1->SR1 & I2C_SR1_RXNE)){}
 8000d5e:	bf00      	nop
 8000d60:	4b14      	ldr	r3, [pc, #80]	; (8000db4 <I2C1_burstRead+0x130>)
 8000d62:	695b      	ldr	r3, [r3, #20]
 8000d64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d0f9      	beq.n	8000d60 <I2C1_burstRead+0xdc>

			/*4. read data from DR*/
			*data++ = I2C1->DR;
 8000d6c:	4b11      	ldr	r3, [pc, #68]	; (8000db4 <I2C1_burstRead+0x130>)
 8000d6e:	6919      	ldr	r1, [r3, #16]
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	1c5a      	adds	r2, r3, #1
 8000d74:	607a      	str	r2, [r7, #4]
 8000d76:	b2ca      	uxtb	r2, r1
 8000d78:	701a      	strb	r2, [r3, #0]

			/*5. break when n = 1*/
			break;
 8000d7a:	e014      	b.n	8000da6 <I2C1_burstRead+0x122>

		/*16. if data is more than one byte, keep reading. */
		}else{
			/*1. wait for RXNE flag to be set*/
			while(!(I2C1->SR1 & I2C_SR1_RXNE)){}
 8000d7c:	bf00      	nop
 8000d7e:	4b0d      	ldr	r3, [pc, #52]	; (8000db4 <I2C1_burstRead+0x130>)
 8000d80:	695b      	ldr	r3, [r3, #20]
 8000d82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d0f9      	beq.n	8000d7e <I2C1_burstRead+0xfa>

			/*2. Read data from DR*/
			(*data++) = I2C1->DR;
 8000d8a:	4b0a      	ldr	r3, [pc, #40]	; (8000db4 <I2C1_burstRead+0x130>)
 8000d8c:	6919      	ldr	r1, [r3, #16]
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	1c5a      	adds	r2, r3, #1
 8000d92:	607a      	str	r2, [r7, #4]
 8000d94:	b2ca      	uxtb	r2, r1
 8000d96:	701a      	strb	r2, [r3, #0]

			/*3. decrement until n = 1 such that codes in (n = 1U) runs and breaks out of the loop.  */
			n--;
 8000d98:	68bb      	ldr	r3, [r7, #8]
 8000d9a:	3b01      	subs	r3, #1
 8000d9c:	60bb      	str	r3, [r7, #8]
	while(n > 0U){
 8000d9e:	68bb      	ldr	r3, [r7, #8]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d1cd      	bne.n	8000d40 <I2C1_burstRead+0xbc>
		}
	}
}
 8000da4:	bf00      	nop
 8000da6:	bf00      	nop
 8000da8:	371c      	adds	r7, #28
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	40005400 	.word	0x40005400

08000db8 <I2C1_burstWrite>:
 * 7. send memory address
 * 8. wait until data register is empty
 * 9. Transmit memory address
 * 10. Wait until BTF (byte transfer finished) is set
 */
void I2C1_burstWrite(char saddr, char maddr, int n, char* data){
 8000db8:	b480      	push	{r7}
 8000dba:	b087      	sub	sp, #28
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	60ba      	str	r2, [r7, #8]
 8000dc0:	607b      	str	r3, [r7, #4]
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	73fb      	strb	r3, [r7, #15]
 8000dc6:	460b      	mov	r3, r1
 8000dc8:	73bb      	strb	r3, [r7, #14]
	volatile int temp = 0;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	613b      	str	r3, [r7, #16]

	/*1. Enable Start bit*/
	I2C1->CR1 |= I2C_CR1_START;
 8000dce:	4b29      	ldr	r3, [pc, #164]	; (8000e74 <I2C1_burstWrite+0xbc>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a28      	ldr	r2, [pc, #160]	; (8000e74 <I2C1_burstWrite+0xbc>)
 8000dd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dd8:	6013      	str	r3, [r2, #0]

	/*2. Wait until start flag is set. */
	while(!(I2C1->SR1 & I2C_SR1_SB)){}
 8000dda:	bf00      	nop
 8000ddc:	4b25      	ldr	r3, [pc, #148]	; (8000e74 <I2C1_burstWrite+0xbc>)
 8000dde:	695b      	ldr	r3, [r3, #20]
 8000de0:	f003 0301 	and.w	r3, r3, #1
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d0f9      	beq.n	8000ddc <I2C1_burstWrite+0x24>

	/*3. Transmit the slave address + Write 0 at bit 0 */
	I2C1->DR = saddr;
 8000de8:	4a22      	ldr	r2, [pc, #136]	; (8000e74 <I2C1_burstWrite+0xbc>)
 8000dea:	7bfb      	ldrb	r3, [r7, #15]
 8000dec:	6113      	str	r3, [r2, #16]

	/*4. wait until address flag is set */
	while(!(I2C1->SR1 & I2C_SR1_ADDR)){}
 8000dee:	bf00      	nop
 8000df0:	4b20      	ldr	r3, [pc, #128]	; (8000e74 <I2C1_burstWrite+0xbc>)
 8000df2:	695b      	ldr	r3, [r3, #20]
 8000df4:	f003 0302 	and.w	r3, r3, #2
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d0f9      	beq.n	8000df0 <I2C1_burstWrite+0x38>

	/*5. Clear address flag*/
	temp = I2C1->SR2 | I2C1->SR1;
 8000dfc:	4b1d      	ldr	r3, [pc, #116]	; (8000e74 <I2C1_burstWrite+0xbc>)
 8000dfe:	699a      	ldr	r2, [r3, #24]
 8000e00:	4b1c      	ldr	r3, [pc, #112]	; (8000e74 <I2C1_burstWrite+0xbc>)
 8000e02:	695b      	ldr	r3, [r3, #20]
 8000e04:	4313      	orrs	r3, r2
 8000e06:	613b      	str	r3, [r7, #16]

	/*6. wait until transmitter gets empty*/
	while(!(I2C1->SR1 & I2C_SR1_TXE)){}
 8000e08:	bf00      	nop
 8000e0a:	4b1a      	ldr	r3, [pc, #104]	; (8000e74 <I2C1_burstWrite+0xbc>)
 8000e0c:	695b      	ldr	r3, [r3, #20]
 8000e0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d0f9      	beq.n	8000e0a <I2C1_burstWrite+0x52>

	/*7. send memory address */
	I2C1->DR = maddr;
 8000e16:	4a17      	ldr	r2, [pc, #92]	; (8000e74 <I2C1_burstWrite+0xbc>)
 8000e18:	7bbb      	ldrb	r3, [r7, #14]
 8000e1a:	6113      	str	r3, [r2, #16]

	/*8. Wait until BTF (byte transfer finished) is set */
	while(!(I2C1->SR1 & I2C_SR1_BTF)){}
 8000e1c:	bf00      	nop
 8000e1e:	4b15      	ldr	r3, [pc, #84]	; (8000e74 <I2C1_burstWrite+0xbc>)
 8000e20:	695b      	ldr	r3, [r3, #20]
 8000e22:	f003 0304 	and.w	r3, r3, #4
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d0f9      	beq.n	8000e1e <I2C1_burstWrite+0x66>

	for(int i = 0; i < n; i++){
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	617b      	str	r3, [r7, #20]
 8000e2e:	e016      	b.n	8000e5e <I2C1_burstWrite+0xa6>

		/*9. wait until data register is empty*/
		while(!(I2C1->SR1 & I2C_SR1_TXE)){}
 8000e30:	bf00      	nop
 8000e32:	4b10      	ldr	r3, [pc, #64]	; (8000e74 <I2C1_burstWrite+0xbc>)
 8000e34:	695b      	ldr	r3, [r3, #20]
 8000e36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d0f9      	beq.n	8000e32 <I2C1_burstWrite+0x7a>

		/*10. Transmit memory address */
		I2C1->DR = *data++;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	1c5a      	adds	r2, r3, #1
 8000e42:	607a      	str	r2, [r7, #4]
 8000e44:	781a      	ldrb	r2, [r3, #0]
 8000e46:	4b0b      	ldr	r3, [pc, #44]	; (8000e74 <I2C1_burstWrite+0xbc>)
 8000e48:	611a      	str	r2, [r3, #16]

		/*11. Wait until BTF (byte transfer finished) is set */
		while(!(I2C1->SR1 & I2C_SR1_BTF)){}
 8000e4a:	bf00      	nop
 8000e4c:	4b09      	ldr	r3, [pc, #36]	; (8000e74 <I2C1_burstWrite+0xbc>)
 8000e4e:	695b      	ldr	r3, [r3, #20]
 8000e50:	f003 0304 	and.w	r3, r3, #4
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d0f9      	beq.n	8000e4c <I2C1_burstWrite+0x94>
	for(int i = 0; i < n; i++){
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	617b      	str	r3, [r7, #20]
 8000e5e:	697a      	ldr	r2, [r7, #20]
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	429a      	cmp	r2, r3
 8000e64:	dbe4      	blt.n	8000e30 <I2C1_burstWrite+0x78>

	}
	//count++;
}
 8000e66:	bf00      	nop
 8000e68:	bf00      	nop
 8000e6a:	371c      	adds	r7, #28
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr
 8000e74:	40005400 	.word	0x40005400

08000e78 <main>:
int16_t Accel_X_RAW, Accel_Y_RAW, Accel_Z_RAW, Gyro_X_RAW, Gyro_Y_RAW, Gyro_Z_RAW;
float Ax, Ay, Az, Gx, Gy, Gz;

extern uint8_t data_rec[6]; //buffer to store data

int main(void){
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
	/*1. initializes MPU6050*/
 	MPU6050_init();
 8000e7c:	f7ff fe04 	bl	8000a88 <MPU6050_init>

	while(1){
		/*2. read accel values.*/
		MPU6050_read_values(ACCEL_XOUT_H_REG);
 8000e80:	203b      	movs	r0, #59	; 0x3b
 8000e82:	f7ff fdef 	bl	8000a64 <MPU6050_read_values>

		Accel_X_RAW = (int16_t)(data_rec[0] << 8 | data_rec[1]);
 8000e86:	4b62      	ldr	r3, [pc, #392]	; (8001010 <main+0x198>)
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	021b      	lsls	r3, r3, #8
 8000e8c:	b21a      	sxth	r2, r3
 8000e8e:	4b60      	ldr	r3, [pc, #384]	; (8001010 <main+0x198>)
 8000e90:	785b      	ldrb	r3, [r3, #1]
 8000e92:	b21b      	sxth	r3, r3
 8000e94:	4313      	orrs	r3, r2
 8000e96:	b21a      	sxth	r2, r3
 8000e98:	4b5e      	ldr	r3, [pc, #376]	; (8001014 <main+0x19c>)
 8000e9a:	801a      	strh	r2, [r3, #0]
		Accel_Y_RAW = (int16_t)(data_rec[2] << 8 | data_rec[3]);
 8000e9c:	4b5c      	ldr	r3, [pc, #368]	; (8001010 <main+0x198>)
 8000e9e:	789b      	ldrb	r3, [r3, #2]
 8000ea0:	021b      	lsls	r3, r3, #8
 8000ea2:	b21a      	sxth	r2, r3
 8000ea4:	4b5a      	ldr	r3, [pc, #360]	; (8001010 <main+0x198>)
 8000ea6:	78db      	ldrb	r3, [r3, #3]
 8000ea8:	b21b      	sxth	r3, r3
 8000eaa:	4313      	orrs	r3, r2
 8000eac:	b21a      	sxth	r2, r3
 8000eae:	4b5a      	ldr	r3, [pc, #360]	; (8001018 <main+0x1a0>)
 8000eb0:	801a      	strh	r2, [r3, #0]
		Accel_Z_RAW = (int16_t)(data_rec[4] << 8 | data_rec[5]);
 8000eb2:	4b57      	ldr	r3, [pc, #348]	; (8001010 <main+0x198>)
 8000eb4:	791b      	ldrb	r3, [r3, #4]
 8000eb6:	021b      	lsls	r3, r3, #8
 8000eb8:	b21a      	sxth	r2, r3
 8000eba:	4b55      	ldr	r3, [pc, #340]	; (8001010 <main+0x198>)
 8000ebc:	795b      	ldrb	r3, [r3, #5]
 8000ebe:	b21b      	sxth	r3, r3
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	b21a      	sxth	r2, r3
 8000ec4:	4b55      	ldr	r3, [pc, #340]	; (800101c <main+0x1a4>)
 8000ec6:	801a      	strh	r2, [r3, #0]

		Ax = (Accel_X_RAW/16384.0);
 8000ec8:	4b52      	ldr	r3, [pc, #328]	; (8001014 <main+0x19c>)
 8000eca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f7ff fad4 	bl	800047c <__aeabi_i2d>
 8000ed4:	f04f 0200 	mov.w	r2, #0
 8000ed8:	4b51      	ldr	r3, [pc, #324]	; (8001020 <main+0x1a8>)
 8000eda:	f7ff fc63 	bl	80007a4 <__aeabi_ddiv>
 8000ede:	4602      	mov	r2, r0
 8000ee0:	460b      	mov	r3, r1
 8000ee2:	4610      	mov	r0, r2
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	f7ff fd45 	bl	8000974 <__aeabi_d2f>
 8000eea:	4603      	mov	r3, r0
 8000eec:	4a4d      	ldr	r2, [pc, #308]	; (8001024 <main+0x1ac>)
 8000eee:	6013      	str	r3, [r2, #0]
		Ay = (Accel_Y_RAW/16384.0);
 8000ef0:	4b49      	ldr	r3, [pc, #292]	; (8001018 <main+0x1a0>)
 8000ef2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f7ff fac0 	bl	800047c <__aeabi_i2d>
 8000efc:	f04f 0200 	mov.w	r2, #0
 8000f00:	4b47      	ldr	r3, [pc, #284]	; (8001020 <main+0x1a8>)
 8000f02:	f7ff fc4f 	bl	80007a4 <__aeabi_ddiv>
 8000f06:	4602      	mov	r2, r0
 8000f08:	460b      	mov	r3, r1
 8000f0a:	4610      	mov	r0, r2
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	f7ff fd31 	bl	8000974 <__aeabi_d2f>
 8000f12:	4603      	mov	r3, r0
 8000f14:	4a44      	ldr	r2, [pc, #272]	; (8001028 <main+0x1b0>)
 8000f16:	6013      	str	r3, [r2, #0]
		Az = (Accel_Z_RAW/16384.0);
 8000f18:	4b40      	ldr	r3, [pc, #256]	; (800101c <main+0x1a4>)
 8000f1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff faac 	bl	800047c <__aeabi_i2d>
 8000f24:	f04f 0200 	mov.w	r2, #0
 8000f28:	4b3d      	ldr	r3, [pc, #244]	; (8001020 <main+0x1a8>)
 8000f2a:	f7ff fc3b 	bl	80007a4 <__aeabi_ddiv>
 8000f2e:	4602      	mov	r2, r0
 8000f30:	460b      	mov	r3, r1
 8000f32:	4610      	mov	r0, r2
 8000f34:	4619      	mov	r1, r3
 8000f36:	f7ff fd1d 	bl	8000974 <__aeabi_d2f>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	4a3b      	ldr	r2, [pc, #236]	; (800102c <main+0x1b4>)
 8000f3e:	6013      	str	r3, [r2, #0]

		/*3. read gyro values.*/
		MPU6050_read_values(GYRO_XOUT_H_REG);
 8000f40:	2043      	movs	r0, #67	; 0x43
 8000f42:	f7ff fd8f 	bl	8000a64 <MPU6050_read_values>

		Gyro_X_RAW = (int16_t)(data_rec[0] << 8 | data_rec[1]);
 8000f46:	4b32      	ldr	r3, [pc, #200]	; (8001010 <main+0x198>)
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	021b      	lsls	r3, r3, #8
 8000f4c:	b21a      	sxth	r2, r3
 8000f4e:	4b30      	ldr	r3, [pc, #192]	; (8001010 <main+0x198>)
 8000f50:	785b      	ldrb	r3, [r3, #1]
 8000f52:	b21b      	sxth	r3, r3
 8000f54:	4313      	orrs	r3, r2
 8000f56:	b21a      	sxth	r2, r3
 8000f58:	4b35      	ldr	r3, [pc, #212]	; (8001030 <main+0x1b8>)
 8000f5a:	801a      	strh	r2, [r3, #0]
		Gyro_Y_RAW = (int16_t)(data_rec[2] << 8 | data_rec[3]);
 8000f5c:	4b2c      	ldr	r3, [pc, #176]	; (8001010 <main+0x198>)
 8000f5e:	789b      	ldrb	r3, [r3, #2]
 8000f60:	021b      	lsls	r3, r3, #8
 8000f62:	b21a      	sxth	r2, r3
 8000f64:	4b2a      	ldr	r3, [pc, #168]	; (8001010 <main+0x198>)
 8000f66:	78db      	ldrb	r3, [r3, #3]
 8000f68:	b21b      	sxth	r3, r3
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	b21a      	sxth	r2, r3
 8000f6e:	4b31      	ldr	r3, [pc, #196]	; (8001034 <main+0x1bc>)
 8000f70:	801a      	strh	r2, [r3, #0]
		Gyro_Z_RAW = (int16_t)(data_rec[4] << 8 | data_rec[5]);
 8000f72:	4b27      	ldr	r3, [pc, #156]	; (8001010 <main+0x198>)
 8000f74:	791b      	ldrb	r3, [r3, #4]
 8000f76:	021b      	lsls	r3, r3, #8
 8000f78:	b21a      	sxth	r2, r3
 8000f7a:	4b25      	ldr	r3, [pc, #148]	; (8001010 <main+0x198>)
 8000f7c:	795b      	ldrb	r3, [r3, #5]
 8000f7e:	b21b      	sxth	r3, r3
 8000f80:	4313      	orrs	r3, r2
 8000f82:	b21a      	sxth	r2, r3
 8000f84:	4b2c      	ldr	r3, [pc, #176]	; (8001038 <main+0x1c0>)
 8000f86:	801a      	strh	r2, [r3, #0]

		Gx = (Gyro_X_RAW/131.0);
 8000f88:	4b29      	ldr	r3, [pc, #164]	; (8001030 <main+0x1b8>)
 8000f8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f7ff fa74 	bl	800047c <__aeabi_i2d>
 8000f94:	a31c      	add	r3, pc, #112	; (adr r3, 8001008 <main+0x190>)
 8000f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f9a:	f7ff fc03 	bl	80007a4 <__aeabi_ddiv>
 8000f9e:	4602      	mov	r2, r0
 8000fa0:	460b      	mov	r3, r1
 8000fa2:	4610      	mov	r0, r2
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	f7ff fce5 	bl	8000974 <__aeabi_d2f>
 8000faa:	4603      	mov	r3, r0
 8000fac:	4a23      	ldr	r2, [pc, #140]	; (800103c <main+0x1c4>)
 8000fae:	6013      	str	r3, [r2, #0]
		Gy = (Gyro_Y_RAW/131.0);
 8000fb0:	4b20      	ldr	r3, [pc, #128]	; (8001034 <main+0x1bc>)
 8000fb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f7ff fa60 	bl	800047c <__aeabi_i2d>
 8000fbc:	a312      	add	r3, pc, #72	; (adr r3, 8001008 <main+0x190>)
 8000fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fc2:	f7ff fbef 	bl	80007a4 <__aeabi_ddiv>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	460b      	mov	r3, r1
 8000fca:	4610      	mov	r0, r2
 8000fcc:	4619      	mov	r1, r3
 8000fce:	f7ff fcd1 	bl	8000974 <__aeabi_d2f>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	4a1a      	ldr	r2, [pc, #104]	; (8001040 <main+0x1c8>)
 8000fd6:	6013      	str	r3, [r2, #0]
		Gz = (Gyro_Z_RAW/131.0);
 8000fd8:	4b17      	ldr	r3, [pc, #92]	; (8001038 <main+0x1c0>)
 8000fda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f7ff fa4c 	bl	800047c <__aeabi_i2d>
 8000fe4:	a308      	add	r3, pc, #32	; (adr r3, 8001008 <main+0x190>)
 8000fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fea:	f7ff fbdb 	bl	80007a4 <__aeabi_ddiv>
 8000fee:	4602      	mov	r2, r0
 8000ff0:	460b      	mov	r3, r1
 8000ff2:	4610      	mov	r0, r2
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	f7ff fcbd 	bl	8000974 <__aeabi_d2f>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	4a11      	ldr	r2, [pc, #68]	; (8001044 <main+0x1cc>)
 8000ffe:	6013      	str	r3, [r2, #0]
		MPU6050_read_values(ACCEL_XOUT_H_REG);
 8001000:	e73e      	b.n	8000e80 <main+0x8>
 8001002:	bf00      	nop
 8001004:	f3af 8000 	nop.w
 8001008:	00000000 	.word	0x00000000
 800100c:	40606000 	.word	0x40606000
 8001010:	20000024 	.word	0x20000024
 8001014:	2000002a 	.word	0x2000002a
 8001018:	2000002c 	.word	0x2000002c
 800101c:	2000002e 	.word	0x2000002e
 8001020:	40d00000 	.word	0x40d00000
 8001024:	20000038 	.word	0x20000038
 8001028:	2000003c 	.word	0x2000003c
 800102c:	20000040 	.word	0x20000040
 8001030:	20000030 	.word	0x20000030
 8001034:	20000032 	.word	0x20000032
 8001038:	20000034 	.word	0x20000034
 800103c:	20000044 	.word	0x20000044
 8001040:	20000048 	.word	0x20000048
 8001044:	2000004c 	.word	0x2000004c

08001048 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800104c:	e7fe      	b.n	800104c <NMI_Handler+0x4>

0800104e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800104e:	b480      	push	{r7}
 8001050:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001052:	e7fe      	b.n	8001052 <HardFault_Handler+0x4>

08001054 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001058:	e7fe      	b.n	8001058 <MemManage_Handler+0x4>

0800105a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800105a:	b480      	push	{r7}
 800105c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800105e:	e7fe      	b.n	800105e <BusFault_Handler+0x4>

08001060 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001064:	e7fe      	b.n	8001064 <UsageFault_Handler+0x4>

08001066 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001066:	b480      	push	{r7}
 8001068:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800106a:	bf00      	nop
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr

08001074 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001078:	bf00      	nop
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr

08001082 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001082:	b480      	push	{r7}
 8001084:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001086:	bf00      	nop
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr

08001090 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001094:	f000 f83e 	bl	8001114 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}

0800109c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010a0:	4b06      	ldr	r3, [pc, #24]	; (80010bc <SystemInit+0x20>)
 80010a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010a6:	4a05      	ldr	r2, [pc, #20]	; (80010bc <SystemInit+0x20>)
 80010a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010b0:	bf00      	nop
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	e000ed00 	.word	0xe000ed00

080010c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80010c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80010f8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010c4:	480d      	ldr	r0, [pc, #52]	; (80010fc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80010c6:	490e      	ldr	r1, [pc, #56]	; (8001100 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80010c8:	4a0e      	ldr	r2, [pc, #56]	; (8001104 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80010ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010cc:	e002      	b.n	80010d4 <LoopCopyDataInit>

080010ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010d2:	3304      	adds	r3, #4

080010d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010d8:	d3f9      	bcc.n	80010ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010da:	4a0b      	ldr	r2, [pc, #44]	; (8001108 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80010dc:	4c0b      	ldr	r4, [pc, #44]	; (800110c <LoopFillZerobss+0x26>)
  movs r3, #0
 80010de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010e0:	e001      	b.n	80010e6 <LoopFillZerobss>

080010e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010e4:	3204      	adds	r2, #4

080010e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010e8:	d3fb      	bcc.n	80010e2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80010ea:	f7ff ffd7 	bl	800109c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010ee:	f000 f825 	bl	800113c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010f2:	f7ff fec1 	bl	8000e78 <main>
  bx  lr    
 80010f6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80010f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80010fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001100:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8001104:	080011a4 	.word	0x080011a4
  ldr r2, =_sbss
 8001108:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 800110c:	20000054 	.word	0x20000054

08001110 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001110:	e7fe      	b.n	8001110 <ADC_IRQHandler>
	...

08001114 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001118:	4b06      	ldr	r3, [pc, #24]	; (8001134 <HAL_IncTick+0x20>)
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	461a      	mov	r2, r3
 800111e:	4b06      	ldr	r3, [pc, #24]	; (8001138 <HAL_IncTick+0x24>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4413      	add	r3, r2
 8001124:	4a04      	ldr	r2, [pc, #16]	; (8001138 <HAL_IncTick+0x24>)
 8001126:	6013      	str	r3, [r2, #0]
}
 8001128:	bf00      	nop
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	20000000 	.word	0x20000000
 8001138:	20000050 	.word	0x20000050

0800113c <__libc_init_array>:
 800113c:	b570      	push	{r4, r5, r6, lr}
 800113e:	4d0d      	ldr	r5, [pc, #52]	; (8001174 <__libc_init_array+0x38>)
 8001140:	4c0d      	ldr	r4, [pc, #52]	; (8001178 <__libc_init_array+0x3c>)
 8001142:	1b64      	subs	r4, r4, r5
 8001144:	10a4      	asrs	r4, r4, #2
 8001146:	2600      	movs	r6, #0
 8001148:	42a6      	cmp	r6, r4
 800114a:	d109      	bne.n	8001160 <__libc_init_array+0x24>
 800114c:	4d0b      	ldr	r5, [pc, #44]	; (800117c <__libc_init_array+0x40>)
 800114e:	4c0c      	ldr	r4, [pc, #48]	; (8001180 <__libc_init_array+0x44>)
 8001150:	f000 f818 	bl	8001184 <_init>
 8001154:	1b64      	subs	r4, r4, r5
 8001156:	10a4      	asrs	r4, r4, #2
 8001158:	2600      	movs	r6, #0
 800115a:	42a6      	cmp	r6, r4
 800115c:	d105      	bne.n	800116a <__libc_init_array+0x2e>
 800115e:	bd70      	pop	{r4, r5, r6, pc}
 8001160:	f855 3b04 	ldr.w	r3, [r5], #4
 8001164:	4798      	blx	r3
 8001166:	3601      	adds	r6, #1
 8001168:	e7ee      	b.n	8001148 <__libc_init_array+0xc>
 800116a:	f855 3b04 	ldr.w	r3, [r5], #4
 800116e:	4798      	blx	r3
 8001170:	3601      	adds	r6, #1
 8001172:	e7f2      	b.n	800115a <__libc_init_array+0x1e>
 8001174:	0800119c 	.word	0x0800119c
 8001178:	0800119c 	.word	0x0800119c
 800117c:	0800119c 	.word	0x0800119c
 8001180:	080011a0 	.word	0x080011a0

08001184 <_init>:
 8001184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001186:	bf00      	nop
 8001188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800118a:	bc08      	pop	{r3}
 800118c:	469e      	mov	lr, r3
 800118e:	4770      	bx	lr

08001190 <_fini>:
 8001190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001192:	bf00      	nop
 8001194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001196:	bc08      	pop	{r3}
 8001198:	469e      	mov	lr, r3
 800119a:	4770      	bx	lr
