// Seed: 4261020518
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    output wor id_4,
    input wire id_5
);
  reg id_7, id_8, id_9;
  always id_7 <= 1;
  assign id_7 = id_0;
  wire id_10;
  wire [-1 : 1] id_11, id_12, id_13, id_14, id_15, id_16, id_17;
endmodule
module module_1 #(
    parameter id_17 = 32'd65
) (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    input uwire id_3,
    input tri0 id_4[-1 : id_17],
    input supply0 id_5,
    output wand id_6,
    input wire id_7,
    input tri1 id_8,
    input wand id_9,
    input uwire id_10,
    output wand id_11,
    input uwire id_12,
    input tri id_13,
    output tri1 id_14,
    input wand id_15,
    input supply1 id_16,
    input tri0 _id_17
);
  module_0 modCall_1 (
      id_0,
      id_11,
      id_3,
      id_11,
      id_11,
      id_5
  );
endmodule
