{
    "1": {
        "name": "setMem_Pipeline_VITIS_LOOP_58_3",
        "file": "SIMD_HLS\/core.c",
        "fileloc": "58",
        "instructions": "28",
        "total_instructions": "28",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "2"
        },
        "stores": {
            "L": "2"
        },
        "loops": {
            "L": "1"
        }
    },
    "2": {
        "name": "setMem_Pipeline_VITIS_LOOP_32_1",
        "file": "SIMD_HLS\/core.c",
        "fileloc": "32",
        "instructions": "38",
        "total_instructions": "38",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "1"
        },
        "stores": {
            "L": "4"
        },
        "loops": {
            "L": "1"
        }
    },
    "0": {
        "name": "setMem",
        "file": "core.c",
        "fileloc": "6",
        "instructions": "32",
        "total_instructions": "122",
        "calls": "2 3 1",
        "basicblocks": "1",
        "loads": {
            "L": "1"
        },
        "stores": {
            "L": "1"
        }
    },
    "3": {
        "name": "setMem_Pipeline_VITIS_LOOP_41_2",
        "file": "SIMD_HLS\/core.c",
        "fileloc": "41",
        "instructions": "24",
        "total_instructions": "24",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "3"
        },
        "stores": {
            "L": "3"
        },
        "loops": {
            "L": "1"
        }
    }
}
