Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 10 12:16:05 2019
| Host         : Ben-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -55.686   -33702.445                    791                 1572        0.085        0.000                      0                 1572        4.500        0.000                       0                   713  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -55.686   -33702.445                    791                 1572        0.085        0.000                      0                 1572        4.500        0.000                       0                   713  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          791  Failing Endpoints,  Worst Slack      -55.686ns,  Total Violation   -33702.447ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -55.686ns  (required time - arrival time)
  Source:                 level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayDigit_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        65.738ns  (logic 34.281ns (52.148%)  route 31.457ns (47.852%))
  Logic Levels:           115  (CARRY4=67 LUT1=3 LUT2=23 LUT3=2 LUT4=2 LUT6=18)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         1.557     5.078    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y96         FDRE                                         r  level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  level_reg[0]/Q
                         net (fo=28, routed)          0.615     6.149    level[0]
    SLICE_X10Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.273 r  displayDigit[2]_i_12/O
                         net (fo=1, routed)           0.190     6.463    displayDigit[2]_i_12_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.043 r  displayDigit_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.043    displayDigit_reg[2]_i_10_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  displayDigit_reg[4]_i_93/CO[3]
                         net (fo=1, routed)           0.000     7.157    displayDigit_reg[4]_i_93_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  displayDigit_reg[4]_i_168/CO[3]
                         net (fo=1, routed)           0.000     7.271    displayDigit_reg[4]_i_168_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  displayDigit_reg[3]_i_238/CO[3]
                         net (fo=1, routed)           0.001     7.386    displayDigit_reg[3]_i_238_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.500 r  displayDigit_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.500    displayDigit_reg[3]_i_188_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  displayDigit_reg[3]_i_124/CO[3]
                         net (fo=1, routed)           0.000     7.614    displayDigit_reg[3]_i_124_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.927 r  displayDigit_reg[2]_i_41/O[3]
                         net (fo=2, routed)           0.483     8.410    displayDigit_reg[2]_i_41_n_4
    SLICE_X8Y100         LUT3 (Prop_lut3_I0_O)        0.306     8.716 r  displayDigit[3]_i_125/O
                         net (fo=7, routed)           0.583     9.299    displayDigit[3]_i_125_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     9.901 f  displayDigit_reg[3]_i_62/O[2]
                         net (fo=1, routed)           0.439    10.340    displayDigit_reg[3]_i_62_n_5
    SLICE_X9Y98          LUT1 (Prop_lut1_I0_O)        0.301    10.641 r  displayDigit[3]_i_121/O
                         net (fo=1, routed)           0.000    10.641    displayDigit[3]_i_121_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.042 r  displayDigit_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.042    displayDigit_reg[3]_i_60_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.313 r  displayDigit_reg[3]_i_31/CO[0]
                         net (fo=15, routed)          0.682    11.995    displayDigit_reg[3]_i_31_n_3
    SLICE_X10Y99         LUT4 (Prop_lut4_I0_O)        0.373    12.368 r  displayDigit[3]_i_172/O
                         net (fo=1, routed)           0.000    12.368    displayDigit[3]_i_172_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.881 r  displayDigit_reg[3]_i_104/CO[3]
                         net (fo=1, routed)           0.001    12.882    displayDigit_reg[3]_i_104_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.039 r  displayDigit_reg[3]_i_56/CO[1]
                         net (fo=15, routed)          0.795    13.834    displayDigit_reg[3]_i_56_n_2
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.332    14.166 r  displayDigit[3]_i_177/O
                         net (fo=1, routed)           0.000    14.166    displayDigit[3]_i_177_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.698 r  displayDigit_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.001    14.699    displayDigit_reg[3]_i_108_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.856 r  displayDigit_reg[3]_i_57/CO[1]
                         net (fo=14, routed)          0.620    15.476    displayDigit_reg[3]_i_57_n_2
    SLICE_X15Y100        LUT2 (Prop_lut2_I0_O)        0.329    15.805 r  displayDigit[3]_i_182/O
                         net (fo=1, routed)           0.000    15.805    displayDigit[3]_i_182_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.337 r  displayDigit_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    16.337    displayDigit_reg[3]_i_112_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.494 r  displayDigit_reg[3]_i_58/CO[1]
                         net (fo=15, routed)          0.689    17.182    displayDigit_reg[3]_i_58_n_2
    SLICE_X14Y101        LUT2 (Prop_lut2_I0_O)        0.329    17.511 r  displayDigit[3]_i_187/O
                         net (fo=1, routed)           0.000    17.511    displayDigit[3]_i_187_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.024 r  displayDigit_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    18.024    displayDigit_reg[3]_i_116_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.181 r  displayDigit_reg[3]_i_59/CO[1]
                         net (fo=14, routed)          0.626    18.808    displayDigit_reg[3]_i_59_n_2
    SLICE_X13Y101        LUT2 (Prop_lut2_I0_O)        0.332    19.140 r  displayDigit[3]_i_222/O
                         net (fo=1, routed)           0.000    19.140    displayDigit[3]_i_222_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.672 r  displayDigit_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.672    displayDigit_reg[3]_i_152_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.829 r  displayDigit_reg[3]_i_100/CO[1]
                         net (fo=15, routed)          0.689    20.517    displayDigit_reg[3]_i_100_n_2
    SLICE_X12Y102        LUT2 (Prop_lut2_I0_O)        0.329    20.846 r  displayDigit[3]_i_227/O
                         net (fo=1, routed)           0.000    20.846    displayDigit[3]_i_227_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.359 r  displayDigit_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    21.359    displayDigit_reg[3]_i_156_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.516 r  displayDigit_reg[3]_i_101/CO[1]
                         net (fo=14, routed)          0.728    22.244    displayDigit_reg[3]_i_101_n_2
    SLICE_X14Y104        LUT2 (Prop_lut2_I0_O)        0.332    22.576 r  displayDigit[3]_i_232/O
                         net (fo=1, routed)           0.000    22.576    displayDigit[3]_i_232_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.089 r  displayDigit_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    23.089    displayDigit_reg[3]_i_160_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.246 r  displayDigit_reg[3]_i_102/CO[1]
                         net (fo=15, routed)          0.699    23.945    displayDigit_reg[3]_i_102_n_2
    SLICE_X12Y105        LUT2 (Prop_lut2_I0_O)        0.332    24.277 r  displayDigit[3]_i_236/O
                         net (fo=1, routed)           0.000    24.277    displayDigit[3]_i_236_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.810 r  displayDigit_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    24.810    displayDigit_reg[3]_i_164_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.967 r  displayDigit_reg[3]_i_103/CO[1]
                         net (fo=14, routed)          0.716    25.683    displayDigit_reg[3]_i_103_n_2
    SLICE_X13Y105        LUT2 (Prop_lut2_I0_O)        0.332    26.015 r  displayDigit[3]_i_247/O
                         net (fo=1, routed)           0.000    26.015    displayDigit[3]_i_247_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.547 r  displayDigit_reg[3]_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.547    displayDigit_reg[3]_i_203_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.704 r  displayDigit_reg[3]_i_148/CO[1]
                         net (fo=15, routed)          0.636    27.340    displayDigit_reg[3]_i_148_n_2
    SLICE_X15Y106        LUT2 (Prop_lut2_I0_O)        0.329    27.669 r  displayDigit[3]_i_252/O
                         net (fo=1, routed)           0.000    27.669    displayDigit[3]_i_252_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.201 r  displayDigit_reg[3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    28.201    displayDigit_reg[3]_i_207_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.358 r  displayDigit_reg[3]_i_149/CO[1]
                         net (fo=14, routed)          0.769    29.127    displayDigit_reg[3]_i_149_n_2
    SLICE_X15Y103        LUT2 (Prop_lut2_I0_O)        0.329    29.456 r  displayDigit[3]_i_256/O
                         net (fo=1, routed)           0.000    29.456    displayDigit[3]_i_256_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.006 r  displayDigit_reg[3]_i_211/CO[3]
                         net (fo=1, routed)           0.000    30.006    displayDigit_reg[3]_i_211_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.163 r  displayDigit_reg[3]_i_150/CO[1]
                         net (fo=15, routed)          0.841    31.004    displayDigit_reg[3]_i_150_n_2
    SLICE_X16Y106        LUT2 (Prop_lut2_I0_O)        0.329    31.333 r  displayDigit[3]_i_216/O
                         net (fo=1, routed)           0.000    31.333    displayDigit[3]_i_216_n_0
    SLICE_X16Y106        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    31.824 r  displayDigit_reg[3]_i_151/CO[1]
                         net (fo=14, routed)          0.705    32.529    displayDigit_reg[3]_i_151_n_2
    SLICE_X17Y105        LUT2 (Prop_lut2_I0_O)        0.329    32.858 r  displayDigit[4]_i_283/O
                         net (fo=1, routed)           0.000    32.858    displayDigit[4]_i_283_n_0
    SLICE_X17Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.390 r  displayDigit_reg[4]_i_237/CO[3]
                         net (fo=1, routed)           0.000    33.390    displayDigit_reg[4]_i_237_n_0
    SLICE_X17Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.547 r  displayDigit_reg[4]_i_186/CO[1]
                         net (fo=15, routed)          0.711    34.259    displayDigit_reg[4]_i_186_n_2
    SLICE_X18Y106        LUT2 (Prop_lut2_I0_O)        0.329    34.588 r  displayDigit[4]_i_254/O
                         net (fo=1, routed)           0.000    34.588    displayDigit[4]_i_254_n_0
    SLICE_X18Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.120 r  displayDigit_reg[4]_i_192/CO[3]
                         net (fo=1, routed)           0.000    35.120    displayDigit_reg[4]_i_192_n_0
    SLICE_X18Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.277 r  displayDigit_reg[4]_i_185/CO[1]
                         net (fo=14, routed)          0.706    35.983    displayDigit_reg[4]_i_185_n_2
    SLICE_X19Y106        LUT2 (Prop_lut2_I0_O)        0.329    36.312 r  displayDigit[4]_i_249/O
                         net (fo=1, routed)           0.000    36.312    displayDigit[4]_i_249_n_0
    SLICE_X19Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.844 r  displayDigit_reg[4]_i_191/CO[3]
                         net (fo=1, routed)           0.000    36.844    displayDigit_reg[4]_i_191_n_0
    SLICE_X19Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.001 r  displayDigit_reg[4]_i_158/CO[1]
                         net (fo=15, routed)          0.646    37.647    displayDigit_reg[4]_i_158_n_2
    SLICE_X20Y106        LUT2 (Prop_lut2_I0_O)        0.329    37.976 r  displayDigit[3]_i_202/O
                         net (fo=1, routed)           0.000    37.976    displayDigit[3]_i_202_n_0
    SLICE_X20Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.508 r  displayDigit_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    38.508    displayDigit_reg[3]_i_139_n_0
    SLICE_X20Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.665 r  displayDigit_reg[4]_i_160/CO[1]
                         net (fo=14, routed)          0.667    39.332    displayDigit_reg[4]_i_160_n_2
    SLICE_X22Y105        LUT2 (Prop_lut2_I0_O)        0.329    39.661 r  displayDigit[3]_i_196/O
                         net (fo=1, routed)           0.000    39.661    displayDigit[3]_i_196_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.211 r  displayDigit_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    40.211    displayDigit_reg[3]_i_135_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.368 r  displayDigit_reg[3]_i_83/CO[1]
                         net (fo=15, routed)          0.714    41.082    displayDigit_reg[3]_i_83_n_2
    SLICE_X22Y107        LUT2 (Prop_lut2_I0_O)        0.329    41.411 r  displayDigit[3]_i_147/O
                         net (fo=1, routed)           0.000    41.411    displayDigit[3]_i_147_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.943 r  displayDigit_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    41.943    displayDigit_reg[3]_i_92_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.100 r  displayDigit_reg[3]_i_82/CO[1]
                         net (fo=14, routed)          0.813    42.912    displayDigit_reg[3]_i_82_n_2
    SLICE_X16Y107        LUT2 (Prop_lut2_I0_O)        0.329    43.241 r  displayDigit[3]_i_134/O
                         net (fo=1, routed)           0.000    43.241    displayDigit[3]_i_134_n_0
    SLICE_X16Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.773 r  displayDigit_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    43.773    displayDigit_reg[3]_i_73_n_0
    SLICE_X16Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.930 r  displayDigit_reg[3]_i_50/CO[1]
                         net (fo=15, routed)          0.719    44.650    displayDigit_reg[3]_i_50_n_2
    SLICE_X17Y107        LUT2 (Prop_lut2_I0_O)        0.329    44.979 r  displayDigit[3]_i_81/O
                         net (fo=1, routed)           0.000    44.979    displayDigit[3]_i_81_n_0
    SLICE_X17Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.511 r  displayDigit_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.511    displayDigit_reg[3]_i_37_n_0
    SLICE_X17Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.668 r  displayDigit_reg[3]_i_36/CO[1]
                         net (fo=14, routed)          0.620    46.288    displayDigit_reg[3]_i_36_n_2
    SLICE_X19Y108        LUT2 (Prop_lut2_I0_O)        0.329    46.617 r  displayDigit[3]_i_72/O
                         net (fo=1, routed)           0.000    46.617    displayDigit[3]_i_72_n_0
    SLICE_X19Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.149 r  displayDigit_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.149    displayDigit_reg[3]_i_35_n_0
    SLICE_X19Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.306 r  displayDigit_reg[3]_i_20/CO[1]
                         net (fo=15, routed)          0.716    48.022    displayDigit_reg[3]_i_20_n_2
    SLICE_X20Y108        LUT2 (Prop_lut2_I0_O)        0.329    48.351 r  displayDigit[3]_i_67/O
                         net (fo=1, routed)           0.000    48.351    displayDigit[3]_i_67_n_0
    SLICE_X20Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.883 r  displayDigit_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.883    displayDigit_reg[3]_i_32_n_0
    SLICE_X20Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.040 r  displayDigit_reg[3]_i_21/CO[1]
                         net (fo=14, routed)          0.664    49.703    displayDigit_reg[3]_i_21_n_2
    SLICE_X21Y109        LUT2 (Prop_lut2_I0_O)        0.329    50.032 r  displayDigit[4]_i_123/O
                         net (fo=1, routed)           0.000    50.032    displayDigit[4]_i_123_n_0
    SLICE_X21Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.564 r  displayDigit_reg[4]_i_76/CO[3]
                         net (fo=1, routed)           0.000    50.564    displayDigit_reg[4]_i_76_n_0
    SLICE_X21Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.721 r  displayDigit_reg[3]_i_19/CO[1]
                         net (fo=13, routed)          0.789    51.510    displayDigit_reg[3]_i_19_n_2
    SLICE_X17Y109        LUT2 (Prop_lut2_I0_O)        0.329    51.839 r  displayDigit[4]_i_92/O
                         net (fo=1, routed)           0.000    51.839    displayDigit[4]_i_92_n_0
    SLICE_X17Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.371 r  displayDigit_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.371    displayDigit_reg[4]_i_40_n_0
    SLICE_X17Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.528 r  displayDigit_reg[4]_i_37/CO[1]
                         net (fo=13, routed)          0.652    53.179    displayDigit_reg[4]_i_37_n_2
    SLICE_X18Y108        LUT2 (Prop_lut2_I0_O)        0.329    53.508 r  displayDigit[4]_i_86/O
                         net (fo=1, routed)           0.000    53.508    displayDigit[4]_i_86_n_0
    SLICE_X18Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.058 r  displayDigit_reg[4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    54.058    displayDigit_reg[4]_i_39_n_0
    SLICE_X18Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.215 f  displayDigit_reg[4]_i_17/CO[1]
                         net (fo=6, routed)           0.519    54.735    displayDigit_reg[4]_i_17_n_2
    SLICE_X19Y111        LUT1 (Prop_lut1_I0_O)        0.329    55.064 r  displayDigit[4]_i_71/O
                         net (fo=2, routed)           0.354    55.417    displayDigit[4]_i_71_n_0
    SLICE_X16Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.997 r  displayDigit_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    55.997    displayDigit_reg[4]_i_36_n_0
    SLICE_X16Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.111 r  displayDigit_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.111    displayDigit_reg[3]_i_48_n_0
    SLICE_X16Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.225 r  displayDigit_reg[4]_i_159/CO[3]
                         net (fo=1, routed)           0.000    56.225    displayDigit_reg[4]_i_159_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.339 r  displayDigit_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    56.339    displayDigit_reg[3]_i_51_n_0
    SLICE_X16Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.453 r  displayDigit_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    56.453    displayDigit_reg[3]_i_26_n_0
    SLICE_X16Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.675 f  displayDigit_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.471    57.146    displayDigit_reg[3]_i_17_n_7
    SLICE_X18Y115        LUT3 (Prop_lut3_I2_O)        0.299    57.445 r  displayDigit[4]_i_364/O
                         net (fo=1, routed)           0.000    57.445    displayDigit[4]_i_364_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.977 r  displayDigit_reg[4]_i_345/CO[3]
                         net (fo=1, routed)           0.000    57.977    displayDigit_reg[4]_i_345_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    58.216 r  displayDigit_reg[4]_i_379/O[2]
                         net (fo=5, routed)           1.025    59.242    displayDigit_reg[4]_i_379_n_5
    SLICE_X20Y116        LUT6 (Prop_lut6_I5_O)        0.302    59.544 f  displayDigit[4]_i_382/O
                         net (fo=2, routed)           0.586    60.129    displayDigit[4]_i_382_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I0_O)        0.124    60.253 f  displayDigit[4]_i_378/O
                         net (fo=4, routed)           0.409    60.662    displayDigit[4]_i_378_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I0_O)        0.124    60.786 r  displayDigit[4]_i_358/O
                         net (fo=5, routed)           0.208    60.995    displayDigit[4]_i_358_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I1_O)        0.124    61.119 r  displayDigit[4]_i_354/O
                         net (fo=5, routed)           0.890    62.008    displayDigit[4]_i_354_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I1_O)        0.124    62.132 r  displayDigit[4]_i_338/O
                         net (fo=2, routed)           0.601    62.733    displayDigit[4]_i_338_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I4_O)        0.124    62.857 r  displayDigit[4]_i_318/O
                         net (fo=2, routed)           0.607    63.465    displayDigit[4]_i_318_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I4_O)        0.124    63.589 r  displayDigit[4]_i_300/O
                         net (fo=2, routed)           0.576    64.164    displayDigit[4]_i_300_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I0_O)        0.124    64.288 r  displayDigit[4]_i_268/O
                         net (fo=5, routed)           0.610    64.898    displayDigit[4]_i_268_n_0
    SLICE_X21Y115        LUT6 (Prop_lut6_I1_O)        0.124    65.022 r  displayDigit[4]_i_230/O
                         net (fo=5, routed)           0.615    65.637    displayDigit[4]_i_230_n_0
    SLICE_X21Y114        LUT6 (Prop_lut6_I1_O)        0.124    65.761 r  displayDigit[4]_i_180/O
                         net (fo=2, routed)           0.591    66.352    displayDigit[4]_i_180_n_0
    SLICE_X19Y114        LUT6 (Prop_lut6_I0_O)        0.124    66.476 r  displayDigit[4]_i_151/O
                         net (fo=6, routed)           0.791    67.266    displayDigit[4]_i_151_n_0
    SLICE_X19Y116        LUT6 (Prop_lut6_I4_O)        0.124    67.390 r  displayDigit[4]_i_114/O
                         net (fo=2, routed)           0.496    67.886    displayDigit[4]_i_114_n_0
    SLICE_X19Y115        LUT6 (Prop_lut6_I3_O)        0.124    68.010 r  displayDigit[4]_i_68/O
                         net (fo=3, routed)           0.656    68.666    displayDigit[4]_i_68_n_0
    SLICE_X17Y116        LUT6 (Prop_lut6_I1_O)        0.124    68.790 r  displayDigit[4]_i_33/O
                         net (fo=4, routed)           0.184    68.974    displayDigit[4]_i_33_n_0
    SLICE_X17Y116        LUT6 (Prop_lut6_I5_O)        0.124    69.098 r  displayDigit[3]_i_11/O
                         net (fo=4, routed)           0.616    69.714    displayDigit[3]_i_11_n_0
    SLICE_X16Y117        LUT6 (Prop_lut6_I1_O)        0.124    69.838 f  displayDigit[3]_i_5/O
                         net (fo=2, routed)           0.446    70.284    displayDigit[3]_i_5_n_0
    SLICE_X16Y117        LUT6 (Prop_lut6_I1_O)        0.124    70.408 f  displayDigit[4]_i_5/O
                         net (fo=1, routed)           0.284    70.692    displayDigit[4]_i_5_n_0
    SLICE_X19Y117        LUT6 (Prop_lut6_I5_O)        0.124    70.816 r  displayDigit[4]_i_2/O
                         net (fo=1, routed)           0.000    70.816    displayDigit[4]_i_2_n_0
    SLICE_X19Y117        FDRE                                         r  displayDigit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         1.606    14.947    CLK100MHZ_IBUF_BUFG
    SLICE_X19Y117        FDRE                                         r  displayDigit_reg[4]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X19Y117        FDRE (Setup_fdre_C_D)        0.031    15.130    displayDigit_reg[4]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -70.816    
  -------------------------------------------------------------------
                         slack                                -55.686    

Slack (VIOLATED) :        -55.598ns  (required time - arrival time)
  Source:                 level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayDigit_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        65.650ns  (logic 34.281ns (52.218%)  route 31.369ns (47.783%))
  Logic Levels:           115  (CARRY4=67 LUT1=3 LUT2=23 LUT3=2 LUT4=2 LUT5=4 LUT6=14)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         1.557     5.078    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y96         FDRE                                         r  level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  level_reg[0]/Q
                         net (fo=28, routed)          0.615     6.149    level[0]
    SLICE_X10Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.273 r  displayDigit[2]_i_12/O
                         net (fo=1, routed)           0.190     6.463    displayDigit[2]_i_12_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.043 r  displayDigit_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.043    displayDigit_reg[2]_i_10_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  displayDigit_reg[4]_i_93/CO[3]
                         net (fo=1, routed)           0.000     7.157    displayDigit_reg[4]_i_93_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  displayDigit_reg[4]_i_168/CO[3]
                         net (fo=1, routed)           0.000     7.271    displayDigit_reg[4]_i_168_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  displayDigit_reg[3]_i_238/CO[3]
                         net (fo=1, routed)           0.001     7.386    displayDigit_reg[3]_i_238_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.500 r  displayDigit_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.500    displayDigit_reg[3]_i_188_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  displayDigit_reg[3]_i_124/CO[3]
                         net (fo=1, routed)           0.000     7.614    displayDigit_reg[3]_i_124_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.927 r  displayDigit_reg[2]_i_41/O[3]
                         net (fo=2, routed)           0.483     8.410    displayDigit_reg[2]_i_41_n_4
    SLICE_X8Y100         LUT3 (Prop_lut3_I0_O)        0.306     8.716 r  displayDigit[3]_i_125/O
                         net (fo=7, routed)           0.583     9.299    displayDigit[3]_i_125_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     9.901 f  displayDigit_reg[3]_i_62/O[2]
                         net (fo=1, routed)           0.439    10.340    displayDigit_reg[3]_i_62_n_5
    SLICE_X9Y98          LUT1 (Prop_lut1_I0_O)        0.301    10.641 r  displayDigit[3]_i_121/O
                         net (fo=1, routed)           0.000    10.641    displayDigit[3]_i_121_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.042 r  displayDigit_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.042    displayDigit_reg[3]_i_60_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.313 r  displayDigit_reg[3]_i_31/CO[0]
                         net (fo=15, routed)          0.682    11.995    displayDigit_reg[3]_i_31_n_3
    SLICE_X10Y99         LUT4 (Prop_lut4_I0_O)        0.373    12.368 r  displayDigit[3]_i_172/O
                         net (fo=1, routed)           0.000    12.368    displayDigit[3]_i_172_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.881 r  displayDigit_reg[3]_i_104/CO[3]
                         net (fo=1, routed)           0.001    12.882    displayDigit_reg[3]_i_104_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.039 r  displayDigit_reg[3]_i_56/CO[1]
                         net (fo=15, routed)          0.795    13.834    displayDigit_reg[3]_i_56_n_2
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.332    14.166 r  displayDigit[3]_i_177/O
                         net (fo=1, routed)           0.000    14.166    displayDigit[3]_i_177_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.698 r  displayDigit_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.001    14.699    displayDigit_reg[3]_i_108_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.856 r  displayDigit_reg[3]_i_57/CO[1]
                         net (fo=14, routed)          0.620    15.476    displayDigit_reg[3]_i_57_n_2
    SLICE_X15Y100        LUT2 (Prop_lut2_I0_O)        0.329    15.805 r  displayDigit[3]_i_182/O
                         net (fo=1, routed)           0.000    15.805    displayDigit[3]_i_182_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.337 r  displayDigit_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    16.337    displayDigit_reg[3]_i_112_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.494 r  displayDigit_reg[3]_i_58/CO[1]
                         net (fo=15, routed)          0.689    17.182    displayDigit_reg[3]_i_58_n_2
    SLICE_X14Y101        LUT2 (Prop_lut2_I0_O)        0.329    17.511 r  displayDigit[3]_i_187/O
                         net (fo=1, routed)           0.000    17.511    displayDigit[3]_i_187_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.024 r  displayDigit_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    18.024    displayDigit_reg[3]_i_116_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.181 r  displayDigit_reg[3]_i_59/CO[1]
                         net (fo=14, routed)          0.626    18.808    displayDigit_reg[3]_i_59_n_2
    SLICE_X13Y101        LUT2 (Prop_lut2_I0_O)        0.332    19.140 r  displayDigit[3]_i_222/O
                         net (fo=1, routed)           0.000    19.140    displayDigit[3]_i_222_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.672 r  displayDigit_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.672    displayDigit_reg[3]_i_152_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.829 r  displayDigit_reg[3]_i_100/CO[1]
                         net (fo=15, routed)          0.689    20.517    displayDigit_reg[3]_i_100_n_2
    SLICE_X12Y102        LUT2 (Prop_lut2_I0_O)        0.329    20.846 r  displayDigit[3]_i_227/O
                         net (fo=1, routed)           0.000    20.846    displayDigit[3]_i_227_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.359 r  displayDigit_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    21.359    displayDigit_reg[3]_i_156_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.516 r  displayDigit_reg[3]_i_101/CO[1]
                         net (fo=14, routed)          0.728    22.244    displayDigit_reg[3]_i_101_n_2
    SLICE_X14Y104        LUT2 (Prop_lut2_I0_O)        0.332    22.576 r  displayDigit[3]_i_232/O
                         net (fo=1, routed)           0.000    22.576    displayDigit[3]_i_232_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.089 r  displayDigit_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    23.089    displayDigit_reg[3]_i_160_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.246 r  displayDigit_reg[3]_i_102/CO[1]
                         net (fo=15, routed)          0.699    23.945    displayDigit_reg[3]_i_102_n_2
    SLICE_X12Y105        LUT2 (Prop_lut2_I0_O)        0.332    24.277 r  displayDigit[3]_i_236/O
                         net (fo=1, routed)           0.000    24.277    displayDigit[3]_i_236_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.810 r  displayDigit_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    24.810    displayDigit_reg[3]_i_164_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.967 r  displayDigit_reg[3]_i_103/CO[1]
                         net (fo=14, routed)          0.716    25.683    displayDigit_reg[3]_i_103_n_2
    SLICE_X13Y105        LUT2 (Prop_lut2_I0_O)        0.332    26.015 r  displayDigit[3]_i_247/O
                         net (fo=1, routed)           0.000    26.015    displayDigit[3]_i_247_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.547 r  displayDigit_reg[3]_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.547    displayDigit_reg[3]_i_203_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.704 r  displayDigit_reg[3]_i_148/CO[1]
                         net (fo=15, routed)          0.636    27.340    displayDigit_reg[3]_i_148_n_2
    SLICE_X15Y106        LUT2 (Prop_lut2_I0_O)        0.329    27.669 r  displayDigit[3]_i_252/O
                         net (fo=1, routed)           0.000    27.669    displayDigit[3]_i_252_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.201 r  displayDigit_reg[3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    28.201    displayDigit_reg[3]_i_207_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.358 r  displayDigit_reg[3]_i_149/CO[1]
                         net (fo=14, routed)          0.769    29.127    displayDigit_reg[3]_i_149_n_2
    SLICE_X15Y103        LUT2 (Prop_lut2_I0_O)        0.329    29.456 r  displayDigit[3]_i_256/O
                         net (fo=1, routed)           0.000    29.456    displayDigit[3]_i_256_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.006 r  displayDigit_reg[3]_i_211/CO[3]
                         net (fo=1, routed)           0.000    30.006    displayDigit_reg[3]_i_211_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.163 r  displayDigit_reg[3]_i_150/CO[1]
                         net (fo=15, routed)          0.841    31.004    displayDigit_reg[3]_i_150_n_2
    SLICE_X16Y106        LUT2 (Prop_lut2_I0_O)        0.329    31.333 r  displayDigit[3]_i_216/O
                         net (fo=1, routed)           0.000    31.333    displayDigit[3]_i_216_n_0
    SLICE_X16Y106        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    31.824 r  displayDigit_reg[3]_i_151/CO[1]
                         net (fo=14, routed)          0.705    32.529    displayDigit_reg[3]_i_151_n_2
    SLICE_X17Y105        LUT2 (Prop_lut2_I0_O)        0.329    32.858 r  displayDigit[4]_i_283/O
                         net (fo=1, routed)           0.000    32.858    displayDigit[4]_i_283_n_0
    SLICE_X17Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.390 r  displayDigit_reg[4]_i_237/CO[3]
                         net (fo=1, routed)           0.000    33.390    displayDigit_reg[4]_i_237_n_0
    SLICE_X17Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.547 r  displayDigit_reg[4]_i_186/CO[1]
                         net (fo=15, routed)          0.711    34.259    displayDigit_reg[4]_i_186_n_2
    SLICE_X18Y106        LUT2 (Prop_lut2_I0_O)        0.329    34.588 r  displayDigit[4]_i_254/O
                         net (fo=1, routed)           0.000    34.588    displayDigit[4]_i_254_n_0
    SLICE_X18Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.120 r  displayDigit_reg[4]_i_192/CO[3]
                         net (fo=1, routed)           0.000    35.120    displayDigit_reg[4]_i_192_n_0
    SLICE_X18Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.277 r  displayDigit_reg[4]_i_185/CO[1]
                         net (fo=14, routed)          0.706    35.983    displayDigit_reg[4]_i_185_n_2
    SLICE_X19Y106        LUT2 (Prop_lut2_I0_O)        0.329    36.312 r  displayDigit[4]_i_249/O
                         net (fo=1, routed)           0.000    36.312    displayDigit[4]_i_249_n_0
    SLICE_X19Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.844 r  displayDigit_reg[4]_i_191/CO[3]
                         net (fo=1, routed)           0.000    36.844    displayDigit_reg[4]_i_191_n_0
    SLICE_X19Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.001 r  displayDigit_reg[4]_i_158/CO[1]
                         net (fo=15, routed)          0.646    37.647    displayDigit_reg[4]_i_158_n_2
    SLICE_X20Y106        LUT2 (Prop_lut2_I0_O)        0.329    37.976 r  displayDigit[3]_i_202/O
                         net (fo=1, routed)           0.000    37.976    displayDigit[3]_i_202_n_0
    SLICE_X20Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.508 r  displayDigit_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    38.508    displayDigit_reg[3]_i_139_n_0
    SLICE_X20Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.665 r  displayDigit_reg[4]_i_160/CO[1]
                         net (fo=14, routed)          0.667    39.332    displayDigit_reg[4]_i_160_n_2
    SLICE_X22Y105        LUT2 (Prop_lut2_I0_O)        0.329    39.661 r  displayDigit[3]_i_196/O
                         net (fo=1, routed)           0.000    39.661    displayDigit[3]_i_196_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.211 r  displayDigit_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    40.211    displayDigit_reg[3]_i_135_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.368 r  displayDigit_reg[3]_i_83/CO[1]
                         net (fo=15, routed)          0.714    41.082    displayDigit_reg[3]_i_83_n_2
    SLICE_X22Y107        LUT2 (Prop_lut2_I0_O)        0.329    41.411 r  displayDigit[3]_i_147/O
                         net (fo=1, routed)           0.000    41.411    displayDigit[3]_i_147_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.943 r  displayDigit_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    41.943    displayDigit_reg[3]_i_92_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.100 r  displayDigit_reg[3]_i_82/CO[1]
                         net (fo=14, routed)          0.813    42.912    displayDigit_reg[3]_i_82_n_2
    SLICE_X16Y107        LUT2 (Prop_lut2_I0_O)        0.329    43.241 r  displayDigit[3]_i_134/O
                         net (fo=1, routed)           0.000    43.241    displayDigit[3]_i_134_n_0
    SLICE_X16Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.773 r  displayDigit_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    43.773    displayDigit_reg[3]_i_73_n_0
    SLICE_X16Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.930 r  displayDigit_reg[3]_i_50/CO[1]
                         net (fo=15, routed)          0.719    44.650    displayDigit_reg[3]_i_50_n_2
    SLICE_X17Y107        LUT2 (Prop_lut2_I0_O)        0.329    44.979 r  displayDigit[3]_i_81/O
                         net (fo=1, routed)           0.000    44.979    displayDigit[3]_i_81_n_0
    SLICE_X17Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.511 r  displayDigit_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.511    displayDigit_reg[3]_i_37_n_0
    SLICE_X17Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.668 r  displayDigit_reg[3]_i_36/CO[1]
                         net (fo=14, routed)          0.620    46.288    displayDigit_reg[3]_i_36_n_2
    SLICE_X19Y108        LUT2 (Prop_lut2_I0_O)        0.329    46.617 r  displayDigit[3]_i_72/O
                         net (fo=1, routed)           0.000    46.617    displayDigit[3]_i_72_n_0
    SLICE_X19Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.149 r  displayDigit_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.149    displayDigit_reg[3]_i_35_n_0
    SLICE_X19Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.306 r  displayDigit_reg[3]_i_20/CO[1]
                         net (fo=15, routed)          0.716    48.022    displayDigit_reg[3]_i_20_n_2
    SLICE_X20Y108        LUT2 (Prop_lut2_I0_O)        0.329    48.351 r  displayDigit[3]_i_67/O
                         net (fo=1, routed)           0.000    48.351    displayDigit[3]_i_67_n_0
    SLICE_X20Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.883 r  displayDigit_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.883    displayDigit_reg[3]_i_32_n_0
    SLICE_X20Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.040 r  displayDigit_reg[3]_i_21/CO[1]
                         net (fo=14, routed)          0.664    49.703    displayDigit_reg[3]_i_21_n_2
    SLICE_X21Y109        LUT2 (Prop_lut2_I0_O)        0.329    50.032 r  displayDigit[4]_i_123/O
                         net (fo=1, routed)           0.000    50.032    displayDigit[4]_i_123_n_0
    SLICE_X21Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.564 r  displayDigit_reg[4]_i_76/CO[3]
                         net (fo=1, routed)           0.000    50.564    displayDigit_reg[4]_i_76_n_0
    SLICE_X21Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.721 r  displayDigit_reg[3]_i_19/CO[1]
                         net (fo=13, routed)          0.789    51.510    displayDigit_reg[3]_i_19_n_2
    SLICE_X17Y109        LUT2 (Prop_lut2_I0_O)        0.329    51.839 r  displayDigit[4]_i_92/O
                         net (fo=1, routed)           0.000    51.839    displayDigit[4]_i_92_n_0
    SLICE_X17Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.371 r  displayDigit_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.371    displayDigit_reg[4]_i_40_n_0
    SLICE_X17Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.528 r  displayDigit_reg[4]_i_37/CO[1]
                         net (fo=13, routed)          0.652    53.179    displayDigit_reg[4]_i_37_n_2
    SLICE_X18Y108        LUT2 (Prop_lut2_I0_O)        0.329    53.508 r  displayDigit[4]_i_86/O
                         net (fo=1, routed)           0.000    53.508    displayDigit[4]_i_86_n_0
    SLICE_X18Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.058 r  displayDigit_reg[4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    54.058    displayDigit_reg[4]_i_39_n_0
    SLICE_X18Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.215 f  displayDigit_reg[4]_i_17/CO[1]
                         net (fo=6, routed)           0.519    54.735    displayDigit_reg[4]_i_17_n_2
    SLICE_X19Y111        LUT1 (Prop_lut1_I0_O)        0.329    55.064 r  displayDigit[4]_i_71/O
                         net (fo=2, routed)           0.354    55.417    displayDigit[4]_i_71_n_0
    SLICE_X16Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.997 r  displayDigit_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    55.997    displayDigit_reg[4]_i_36_n_0
    SLICE_X16Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.111 r  displayDigit_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.111    displayDigit_reg[3]_i_48_n_0
    SLICE_X16Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.225 r  displayDigit_reg[4]_i_159/CO[3]
                         net (fo=1, routed)           0.000    56.225    displayDigit_reg[4]_i_159_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.339 r  displayDigit_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    56.339    displayDigit_reg[3]_i_51_n_0
    SLICE_X16Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.453 r  displayDigit_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    56.453    displayDigit_reg[3]_i_26_n_0
    SLICE_X16Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.675 f  displayDigit_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.471    57.146    displayDigit_reg[3]_i_17_n_7
    SLICE_X18Y115        LUT3 (Prop_lut3_I2_O)        0.299    57.445 r  displayDigit[4]_i_364/O
                         net (fo=1, routed)           0.000    57.445    displayDigit[4]_i_364_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.977 r  displayDigit_reg[4]_i_345/CO[3]
                         net (fo=1, routed)           0.000    57.977    displayDigit_reg[4]_i_345_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    58.216 r  displayDigit_reg[4]_i_379/O[2]
                         net (fo=5, routed)           1.025    59.242    displayDigit_reg[4]_i_379_n_5
    SLICE_X20Y116        LUT6 (Prop_lut6_I5_O)        0.302    59.544 f  displayDigit[4]_i_382/O
                         net (fo=2, routed)           0.586    60.129    displayDigit[4]_i_382_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I0_O)        0.124    60.253 f  displayDigit[4]_i_378/O
                         net (fo=4, routed)           0.409    60.662    displayDigit[4]_i_378_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I0_O)        0.124    60.786 r  displayDigit[4]_i_358/O
                         net (fo=5, routed)           0.208    60.995    displayDigit[4]_i_358_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I1_O)        0.124    61.119 r  displayDigit[4]_i_354/O
                         net (fo=5, routed)           0.890    62.008    displayDigit[4]_i_354_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I1_O)        0.124    62.132 r  displayDigit[4]_i_338/O
                         net (fo=2, routed)           0.601    62.733    displayDigit[4]_i_338_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I4_O)        0.124    62.857 r  displayDigit[4]_i_318/O
                         net (fo=2, routed)           0.607    63.465    displayDigit[4]_i_318_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I4_O)        0.124    63.589 r  displayDigit[4]_i_300/O
                         net (fo=2, routed)           0.576    64.164    displayDigit[4]_i_300_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I0_O)        0.124    64.288 r  displayDigit[4]_i_268/O
                         net (fo=5, routed)           0.610    64.898    displayDigit[4]_i_268_n_0
    SLICE_X21Y115        LUT6 (Prop_lut6_I1_O)        0.124    65.022 r  displayDigit[4]_i_230/O
                         net (fo=5, routed)           0.336    65.358    displayDigit[4]_i_230_n_0
    SLICE_X21Y114        LUT6 (Prop_lut6_I5_O)        0.124    65.482 r  displayDigit[4]_i_184/O
                         net (fo=2, routed)           0.586    66.067    displayDigit[4]_i_184_n_0
    SLICE_X20Y115        LUT6 (Prop_lut6_I0_O)        0.124    66.191 r  displayDigit[4]_i_154/O
                         net (fo=3, routed)           0.744    66.936    displayDigit[4]_i_154_n_0
    SLICE_X17Y114        LUT5 (Prop_lut5_I1_O)        0.124    67.060 r  displayDigit[4]_i_118/O
                         net (fo=2, routed)           0.595    67.655    displayDigit[4]_i_118_n_0
    SLICE_X17Y113        LUT6 (Prop_lut6_I0_O)        0.124    67.779 r  displayDigit[3]_i_44/O
                         net (fo=2, routed)           0.554    68.333    displayDigit[3]_i_44_n_0
    SLICE_X17Y115        LUT6 (Prop_lut6_I1_O)        0.124    68.457 r  displayDigit[3]_i_23/O
                         net (fo=3, routed)           0.564    69.021    displayDigit[3]_i_23_n_0
    SLICE_X17Y116        LUT5 (Prop_lut5_I1_O)        0.124    69.145 r  displayDigit[3]_i_14/O
                         net (fo=4, routed)           0.616    69.761    displayDigit[3]_i_14_n_0
    SLICE_X15Y116        LUT6 (Prop_lut6_I0_O)        0.124    69.885 r  displayDigit[4]_i_16/O
                         net (fo=3, routed)           0.444    70.329    displayDigit[4]_i_16_n_0
    SLICE_X13Y117        LUT5 (Prop_lut5_I0_O)        0.124    70.453 f  displayDigit[1]_i_2/O
                         net (fo=1, routed)           0.151    70.604    displayDigit[1]_i_2_n_0
    SLICE_X13Y117        LUT5 (Prop_lut5_I0_O)        0.124    70.728 r  displayDigit[1]_i_1/O
                         net (fo=1, routed)           0.000    70.728    displayDigit[1]_i_1_n_0
    SLICE_X13Y117        FDSE                                         r  displayDigit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         1.607    14.948    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y117        FDSE                                         r  displayDigit_reg[1]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X13Y117        FDSE (Setup_fdse_C_D)        0.031    15.131    displayDigit_reg[1]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -70.728    
  -------------------------------------------------------------------
                         slack                                -55.598    

Slack (VIOLATED) :        -55.572ns  (required time - arrival time)
  Source:                 level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayDigit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        65.673ns  (logic 34.281ns (52.199%)  route 31.392ns (47.801%))
  Logic Levels:           115  (CARRY4=67 LUT1=3 LUT2=23 LUT3=2 LUT4=2 LUT5=2 LUT6=16)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         1.557     5.078    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y96         FDRE                                         r  level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  level_reg[0]/Q
                         net (fo=28, routed)          0.615     6.149    level[0]
    SLICE_X10Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.273 r  displayDigit[2]_i_12/O
                         net (fo=1, routed)           0.190     6.463    displayDigit[2]_i_12_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.043 r  displayDigit_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.043    displayDigit_reg[2]_i_10_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  displayDigit_reg[4]_i_93/CO[3]
                         net (fo=1, routed)           0.000     7.157    displayDigit_reg[4]_i_93_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  displayDigit_reg[4]_i_168/CO[3]
                         net (fo=1, routed)           0.000     7.271    displayDigit_reg[4]_i_168_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  displayDigit_reg[3]_i_238/CO[3]
                         net (fo=1, routed)           0.001     7.386    displayDigit_reg[3]_i_238_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.500 r  displayDigit_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.500    displayDigit_reg[3]_i_188_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  displayDigit_reg[3]_i_124/CO[3]
                         net (fo=1, routed)           0.000     7.614    displayDigit_reg[3]_i_124_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.927 r  displayDigit_reg[2]_i_41/O[3]
                         net (fo=2, routed)           0.483     8.410    displayDigit_reg[2]_i_41_n_4
    SLICE_X8Y100         LUT3 (Prop_lut3_I0_O)        0.306     8.716 r  displayDigit[3]_i_125/O
                         net (fo=7, routed)           0.583     9.299    displayDigit[3]_i_125_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     9.901 f  displayDigit_reg[3]_i_62/O[2]
                         net (fo=1, routed)           0.439    10.340    displayDigit_reg[3]_i_62_n_5
    SLICE_X9Y98          LUT1 (Prop_lut1_I0_O)        0.301    10.641 r  displayDigit[3]_i_121/O
                         net (fo=1, routed)           0.000    10.641    displayDigit[3]_i_121_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.042 r  displayDigit_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.042    displayDigit_reg[3]_i_60_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.313 r  displayDigit_reg[3]_i_31/CO[0]
                         net (fo=15, routed)          0.682    11.995    displayDigit_reg[3]_i_31_n_3
    SLICE_X10Y99         LUT4 (Prop_lut4_I0_O)        0.373    12.368 r  displayDigit[3]_i_172/O
                         net (fo=1, routed)           0.000    12.368    displayDigit[3]_i_172_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.881 r  displayDigit_reg[3]_i_104/CO[3]
                         net (fo=1, routed)           0.001    12.882    displayDigit_reg[3]_i_104_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.039 r  displayDigit_reg[3]_i_56/CO[1]
                         net (fo=15, routed)          0.795    13.834    displayDigit_reg[3]_i_56_n_2
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.332    14.166 r  displayDigit[3]_i_177/O
                         net (fo=1, routed)           0.000    14.166    displayDigit[3]_i_177_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.698 r  displayDigit_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.001    14.699    displayDigit_reg[3]_i_108_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.856 r  displayDigit_reg[3]_i_57/CO[1]
                         net (fo=14, routed)          0.620    15.476    displayDigit_reg[3]_i_57_n_2
    SLICE_X15Y100        LUT2 (Prop_lut2_I0_O)        0.329    15.805 r  displayDigit[3]_i_182/O
                         net (fo=1, routed)           0.000    15.805    displayDigit[3]_i_182_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.337 r  displayDigit_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    16.337    displayDigit_reg[3]_i_112_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.494 r  displayDigit_reg[3]_i_58/CO[1]
                         net (fo=15, routed)          0.689    17.182    displayDigit_reg[3]_i_58_n_2
    SLICE_X14Y101        LUT2 (Prop_lut2_I0_O)        0.329    17.511 r  displayDigit[3]_i_187/O
                         net (fo=1, routed)           0.000    17.511    displayDigit[3]_i_187_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.024 r  displayDigit_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    18.024    displayDigit_reg[3]_i_116_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.181 r  displayDigit_reg[3]_i_59/CO[1]
                         net (fo=14, routed)          0.626    18.808    displayDigit_reg[3]_i_59_n_2
    SLICE_X13Y101        LUT2 (Prop_lut2_I0_O)        0.332    19.140 r  displayDigit[3]_i_222/O
                         net (fo=1, routed)           0.000    19.140    displayDigit[3]_i_222_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.672 r  displayDigit_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.672    displayDigit_reg[3]_i_152_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.829 r  displayDigit_reg[3]_i_100/CO[1]
                         net (fo=15, routed)          0.689    20.517    displayDigit_reg[3]_i_100_n_2
    SLICE_X12Y102        LUT2 (Prop_lut2_I0_O)        0.329    20.846 r  displayDigit[3]_i_227/O
                         net (fo=1, routed)           0.000    20.846    displayDigit[3]_i_227_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.359 r  displayDigit_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    21.359    displayDigit_reg[3]_i_156_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.516 r  displayDigit_reg[3]_i_101/CO[1]
                         net (fo=14, routed)          0.728    22.244    displayDigit_reg[3]_i_101_n_2
    SLICE_X14Y104        LUT2 (Prop_lut2_I0_O)        0.332    22.576 r  displayDigit[3]_i_232/O
                         net (fo=1, routed)           0.000    22.576    displayDigit[3]_i_232_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.089 r  displayDigit_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    23.089    displayDigit_reg[3]_i_160_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.246 r  displayDigit_reg[3]_i_102/CO[1]
                         net (fo=15, routed)          0.699    23.945    displayDigit_reg[3]_i_102_n_2
    SLICE_X12Y105        LUT2 (Prop_lut2_I0_O)        0.332    24.277 r  displayDigit[3]_i_236/O
                         net (fo=1, routed)           0.000    24.277    displayDigit[3]_i_236_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.810 r  displayDigit_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    24.810    displayDigit_reg[3]_i_164_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.967 r  displayDigit_reg[3]_i_103/CO[1]
                         net (fo=14, routed)          0.716    25.683    displayDigit_reg[3]_i_103_n_2
    SLICE_X13Y105        LUT2 (Prop_lut2_I0_O)        0.332    26.015 r  displayDigit[3]_i_247/O
                         net (fo=1, routed)           0.000    26.015    displayDigit[3]_i_247_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.547 r  displayDigit_reg[3]_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.547    displayDigit_reg[3]_i_203_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.704 r  displayDigit_reg[3]_i_148/CO[1]
                         net (fo=15, routed)          0.636    27.340    displayDigit_reg[3]_i_148_n_2
    SLICE_X15Y106        LUT2 (Prop_lut2_I0_O)        0.329    27.669 r  displayDigit[3]_i_252/O
                         net (fo=1, routed)           0.000    27.669    displayDigit[3]_i_252_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.201 r  displayDigit_reg[3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    28.201    displayDigit_reg[3]_i_207_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.358 r  displayDigit_reg[3]_i_149/CO[1]
                         net (fo=14, routed)          0.769    29.127    displayDigit_reg[3]_i_149_n_2
    SLICE_X15Y103        LUT2 (Prop_lut2_I0_O)        0.329    29.456 r  displayDigit[3]_i_256/O
                         net (fo=1, routed)           0.000    29.456    displayDigit[3]_i_256_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.006 r  displayDigit_reg[3]_i_211/CO[3]
                         net (fo=1, routed)           0.000    30.006    displayDigit_reg[3]_i_211_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.163 r  displayDigit_reg[3]_i_150/CO[1]
                         net (fo=15, routed)          0.841    31.004    displayDigit_reg[3]_i_150_n_2
    SLICE_X16Y106        LUT2 (Prop_lut2_I0_O)        0.329    31.333 r  displayDigit[3]_i_216/O
                         net (fo=1, routed)           0.000    31.333    displayDigit[3]_i_216_n_0
    SLICE_X16Y106        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    31.824 r  displayDigit_reg[3]_i_151/CO[1]
                         net (fo=14, routed)          0.705    32.529    displayDigit_reg[3]_i_151_n_2
    SLICE_X17Y105        LUT2 (Prop_lut2_I0_O)        0.329    32.858 r  displayDigit[4]_i_283/O
                         net (fo=1, routed)           0.000    32.858    displayDigit[4]_i_283_n_0
    SLICE_X17Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.390 r  displayDigit_reg[4]_i_237/CO[3]
                         net (fo=1, routed)           0.000    33.390    displayDigit_reg[4]_i_237_n_0
    SLICE_X17Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.547 r  displayDigit_reg[4]_i_186/CO[1]
                         net (fo=15, routed)          0.711    34.259    displayDigit_reg[4]_i_186_n_2
    SLICE_X18Y106        LUT2 (Prop_lut2_I0_O)        0.329    34.588 r  displayDigit[4]_i_254/O
                         net (fo=1, routed)           0.000    34.588    displayDigit[4]_i_254_n_0
    SLICE_X18Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.120 r  displayDigit_reg[4]_i_192/CO[3]
                         net (fo=1, routed)           0.000    35.120    displayDigit_reg[4]_i_192_n_0
    SLICE_X18Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.277 r  displayDigit_reg[4]_i_185/CO[1]
                         net (fo=14, routed)          0.706    35.983    displayDigit_reg[4]_i_185_n_2
    SLICE_X19Y106        LUT2 (Prop_lut2_I0_O)        0.329    36.312 r  displayDigit[4]_i_249/O
                         net (fo=1, routed)           0.000    36.312    displayDigit[4]_i_249_n_0
    SLICE_X19Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.844 r  displayDigit_reg[4]_i_191/CO[3]
                         net (fo=1, routed)           0.000    36.844    displayDigit_reg[4]_i_191_n_0
    SLICE_X19Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.001 r  displayDigit_reg[4]_i_158/CO[1]
                         net (fo=15, routed)          0.646    37.647    displayDigit_reg[4]_i_158_n_2
    SLICE_X20Y106        LUT2 (Prop_lut2_I0_O)        0.329    37.976 r  displayDigit[3]_i_202/O
                         net (fo=1, routed)           0.000    37.976    displayDigit[3]_i_202_n_0
    SLICE_X20Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.508 r  displayDigit_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    38.508    displayDigit_reg[3]_i_139_n_0
    SLICE_X20Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.665 r  displayDigit_reg[4]_i_160/CO[1]
                         net (fo=14, routed)          0.667    39.332    displayDigit_reg[4]_i_160_n_2
    SLICE_X22Y105        LUT2 (Prop_lut2_I0_O)        0.329    39.661 r  displayDigit[3]_i_196/O
                         net (fo=1, routed)           0.000    39.661    displayDigit[3]_i_196_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.211 r  displayDigit_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    40.211    displayDigit_reg[3]_i_135_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.368 r  displayDigit_reg[3]_i_83/CO[1]
                         net (fo=15, routed)          0.714    41.082    displayDigit_reg[3]_i_83_n_2
    SLICE_X22Y107        LUT2 (Prop_lut2_I0_O)        0.329    41.411 r  displayDigit[3]_i_147/O
                         net (fo=1, routed)           0.000    41.411    displayDigit[3]_i_147_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.943 r  displayDigit_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    41.943    displayDigit_reg[3]_i_92_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.100 r  displayDigit_reg[3]_i_82/CO[1]
                         net (fo=14, routed)          0.813    42.912    displayDigit_reg[3]_i_82_n_2
    SLICE_X16Y107        LUT2 (Prop_lut2_I0_O)        0.329    43.241 r  displayDigit[3]_i_134/O
                         net (fo=1, routed)           0.000    43.241    displayDigit[3]_i_134_n_0
    SLICE_X16Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.773 r  displayDigit_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    43.773    displayDigit_reg[3]_i_73_n_0
    SLICE_X16Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.930 r  displayDigit_reg[3]_i_50/CO[1]
                         net (fo=15, routed)          0.719    44.650    displayDigit_reg[3]_i_50_n_2
    SLICE_X17Y107        LUT2 (Prop_lut2_I0_O)        0.329    44.979 r  displayDigit[3]_i_81/O
                         net (fo=1, routed)           0.000    44.979    displayDigit[3]_i_81_n_0
    SLICE_X17Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.511 r  displayDigit_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.511    displayDigit_reg[3]_i_37_n_0
    SLICE_X17Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.668 r  displayDigit_reg[3]_i_36/CO[1]
                         net (fo=14, routed)          0.620    46.288    displayDigit_reg[3]_i_36_n_2
    SLICE_X19Y108        LUT2 (Prop_lut2_I0_O)        0.329    46.617 r  displayDigit[3]_i_72/O
                         net (fo=1, routed)           0.000    46.617    displayDigit[3]_i_72_n_0
    SLICE_X19Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.149 r  displayDigit_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.149    displayDigit_reg[3]_i_35_n_0
    SLICE_X19Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.306 r  displayDigit_reg[3]_i_20/CO[1]
                         net (fo=15, routed)          0.716    48.022    displayDigit_reg[3]_i_20_n_2
    SLICE_X20Y108        LUT2 (Prop_lut2_I0_O)        0.329    48.351 r  displayDigit[3]_i_67/O
                         net (fo=1, routed)           0.000    48.351    displayDigit[3]_i_67_n_0
    SLICE_X20Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.883 r  displayDigit_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.883    displayDigit_reg[3]_i_32_n_0
    SLICE_X20Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.040 r  displayDigit_reg[3]_i_21/CO[1]
                         net (fo=14, routed)          0.664    49.703    displayDigit_reg[3]_i_21_n_2
    SLICE_X21Y109        LUT2 (Prop_lut2_I0_O)        0.329    50.032 r  displayDigit[4]_i_123/O
                         net (fo=1, routed)           0.000    50.032    displayDigit[4]_i_123_n_0
    SLICE_X21Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.564 r  displayDigit_reg[4]_i_76/CO[3]
                         net (fo=1, routed)           0.000    50.564    displayDigit_reg[4]_i_76_n_0
    SLICE_X21Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.721 r  displayDigit_reg[3]_i_19/CO[1]
                         net (fo=13, routed)          0.789    51.510    displayDigit_reg[3]_i_19_n_2
    SLICE_X17Y109        LUT2 (Prop_lut2_I0_O)        0.329    51.839 r  displayDigit[4]_i_92/O
                         net (fo=1, routed)           0.000    51.839    displayDigit[4]_i_92_n_0
    SLICE_X17Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.371 r  displayDigit_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.371    displayDigit_reg[4]_i_40_n_0
    SLICE_X17Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.528 r  displayDigit_reg[4]_i_37/CO[1]
                         net (fo=13, routed)          0.652    53.179    displayDigit_reg[4]_i_37_n_2
    SLICE_X18Y108        LUT2 (Prop_lut2_I0_O)        0.329    53.508 r  displayDigit[4]_i_86/O
                         net (fo=1, routed)           0.000    53.508    displayDigit[4]_i_86_n_0
    SLICE_X18Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.058 r  displayDigit_reg[4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    54.058    displayDigit_reg[4]_i_39_n_0
    SLICE_X18Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.215 f  displayDigit_reg[4]_i_17/CO[1]
                         net (fo=6, routed)           0.519    54.735    displayDigit_reg[4]_i_17_n_2
    SLICE_X19Y111        LUT1 (Prop_lut1_I0_O)        0.329    55.064 r  displayDigit[4]_i_71/O
                         net (fo=2, routed)           0.354    55.417    displayDigit[4]_i_71_n_0
    SLICE_X16Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.997 r  displayDigit_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    55.997    displayDigit_reg[4]_i_36_n_0
    SLICE_X16Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.111 r  displayDigit_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.111    displayDigit_reg[3]_i_48_n_0
    SLICE_X16Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.225 r  displayDigit_reg[4]_i_159/CO[3]
                         net (fo=1, routed)           0.000    56.225    displayDigit_reg[4]_i_159_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.339 r  displayDigit_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    56.339    displayDigit_reg[3]_i_51_n_0
    SLICE_X16Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.453 r  displayDigit_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    56.453    displayDigit_reg[3]_i_26_n_0
    SLICE_X16Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.675 f  displayDigit_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.471    57.146    displayDigit_reg[3]_i_17_n_7
    SLICE_X18Y115        LUT3 (Prop_lut3_I2_O)        0.299    57.445 r  displayDigit[4]_i_364/O
                         net (fo=1, routed)           0.000    57.445    displayDigit[4]_i_364_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.977 r  displayDigit_reg[4]_i_345/CO[3]
                         net (fo=1, routed)           0.000    57.977    displayDigit_reg[4]_i_345_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    58.216 r  displayDigit_reg[4]_i_379/O[2]
                         net (fo=5, routed)           1.025    59.242    displayDigit_reg[4]_i_379_n_5
    SLICE_X20Y116        LUT6 (Prop_lut6_I5_O)        0.302    59.544 f  displayDigit[4]_i_382/O
                         net (fo=2, routed)           0.586    60.129    displayDigit[4]_i_382_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I0_O)        0.124    60.253 f  displayDigit[4]_i_378/O
                         net (fo=4, routed)           0.409    60.662    displayDigit[4]_i_378_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I0_O)        0.124    60.786 r  displayDigit[4]_i_358/O
                         net (fo=5, routed)           0.208    60.995    displayDigit[4]_i_358_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I1_O)        0.124    61.119 r  displayDigit[4]_i_354/O
                         net (fo=5, routed)           0.890    62.008    displayDigit[4]_i_354_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I1_O)        0.124    62.132 r  displayDigit[4]_i_338/O
                         net (fo=2, routed)           0.601    62.733    displayDigit[4]_i_338_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I4_O)        0.124    62.857 r  displayDigit[4]_i_318/O
                         net (fo=2, routed)           0.607    63.465    displayDigit[4]_i_318_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I4_O)        0.124    63.589 r  displayDigit[4]_i_300/O
                         net (fo=2, routed)           0.576    64.164    displayDigit[4]_i_300_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I0_O)        0.124    64.288 r  displayDigit[4]_i_268/O
                         net (fo=5, routed)           0.610    64.898    displayDigit[4]_i_268_n_0
    SLICE_X21Y115        LUT6 (Prop_lut6_I1_O)        0.124    65.022 r  displayDigit[4]_i_230/O
                         net (fo=5, routed)           0.336    65.358    displayDigit[4]_i_230_n_0
    SLICE_X21Y114        LUT6 (Prop_lut6_I5_O)        0.124    65.482 r  displayDigit[4]_i_184/O
                         net (fo=2, routed)           0.586    66.067    displayDigit[4]_i_184_n_0
    SLICE_X20Y115        LUT6 (Prop_lut6_I0_O)        0.124    66.191 r  displayDigit[4]_i_154/O
                         net (fo=3, routed)           0.744    66.936    displayDigit[4]_i_154_n_0
    SLICE_X17Y114        LUT5 (Prop_lut5_I1_O)        0.124    67.060 r  displayDigit[4]_i_118/O
                         net (fo=2, routed)           0.595    67.655    displayDigit[4]_i_118_n_0
    SLICE_X17Y113        LUT6 (Prop_lut6_I0_O)        0.124    67.779 r  displayDigit[3]_i_44/O
                         net (fo=2, routed)           0.554    68.333    displayDigit[3]_i_44_n_0
    SLICE_X17Y115        LUT6 (Prop_lut6_I1_O)        0.124    68.457 r  displayDigit[3]_i_23/O
                         net (fo=3, routed)           0.564    69.021    displayDigit[3]_i_23_n_0
    SLICE_X17Y116        LUT5 (Prop_lut5_I1_O)        0.124    69.145 r  displayDigit[3]_i_14/O
                         net (fo=4, routed)           0.760    69.905    displayDigit[3]_i_14_n_0
    SLICE_X14Y117        LUT6 (Prop_lut6_I1_O)        0.124    70.029 r  displayDigit[2]_i_7/O
                         net (fo=1, routed)           0.303    70.332    displayDigit[2]_i_7_n_0
    SLICE_X14Y116        LUT6 (Prop_lut6_I4_O)        0.124    70.456 r  displayDigit[2]_i_3/O
                         net (fo=1, routed)           0.171    70.627    displayDigit[2]_i_3_n_0
    SLICE_X14Y116        LUT6 (Prop_lut6_I1_O)        0.124    70.751 r  displayDigit[2]_i_1/O
                         net (fo=1, routed)           0.000    70.751    displayDigit[2]_i_1_n_0
    SLICE_X14Y116        FDRE                                         r  displayDigit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         1.608    14.949    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y116        FDRE                                         r  displayDigit_reg[2]/C
                         clock pessimism              0.187    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X14Y116        FDRE (Setup_fdre_C_D)        0.079    15.180    displayDigit_reg[2]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -70.751    
  -------------------------------------------------------------------
                         slack                                -55.572    

Slack (VIOLATED) :        -55.432ns  (required time - arrival time)
  Source:                 level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayDigit_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        65.534ns  (logic 34.281ns (52.310%)  route 31.253ns (47.690%))
  Logic Levels:           115  (CARRY4=67 LUT1=3 LUT2=23 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         1.557     5.078    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y96         FDRE                                         r  level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  level_reg[0]/Q
                         net (fo=28, routed)          0.615     6.149    level[0]
    SLICE_X10Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.273 r  displayDigit[2]_i_12/O
                         net (fo=1, routed)           0.190     6.463    displayDigit[2]_i_12_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.043 r  displayDigit_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.043    displayDigit_reg[2]_i_10_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  displayDigit_reg[4]_i_93/CO[3]
                         net (fo=1, routed)           0.000     7.157    displayDigit_reg[4]_i_93_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  displayDigit_reg[4]_i_168/CO[3]
                         net (fo=1, routed)           0.000     7.271    displayDigit_reg[4]_i_168_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  displayDigit_reg[3]_i_238/CO[3]
                         net (fo=1, routed)           0.001     7.386    displayDigit_reg[3]_i_238_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.500 r  displayDigit_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.500    displayDigit_reg[3]_i_188_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  displayDigit_reg[3]_i_124/CO[3]
                         net (fo=1, routed)           0.000     7.614    displayDigit_reg[3]_i_124_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.927 r  displayDigit_reg[2]_i_41/O[3]
                         net (fo=2, routed)           0.483     8.410    displayDigit_reg[2]_i_41_n_4
    SLICE_X8Y100         LUT3 (Prop_lut3_I0_O)        0.306     8.716 r  displayDigit[3]_i_125/O
                         net (fo=7, routed)           0.583     9.299    displayDigit[3]_i_125_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     9.901 f  displayDigit_reg[3]_i_62/O[2]
                         net (fo=1, routed)           0.439    10.340    displayDigit_reg[3]_i_62_n_5
    SLICE_X9Y98          LUT1 (Prop_lut1_I0_O)        0.301    10.641 r  displayDigit[3]_i_121/O
                         net (fo=1, routed)           0.000    10.641    displayDigit[3]_i_121_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.042 r  displayDigit_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    11.042    displayDigit_reg[3]_i_60_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.313 r  displayDigit_reg[3]_i_31/CO[0]
                         net (fo=15, routed)          0.682    11.995    displayDigit_reg[3]_i_31_n_3
    SLICE_X10Y99         LUT4 (Prop_lut4_I0_O)        0.373    12.368 r  displayDigit[3]_i_172/O
                         net (fo=1, routed)           0.000    12.368    displayDigit[3]_i_172_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.881 r  displayDigit_reg[3]_i_104/CO[3]
                         net (fo=1, routed)           0.001    12.882    displayDigit_reg[3]_i_104_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.039 r  displayDigit_reg[3]_i_56/CO[1]
                         net (fo=15, routed)          0.795    13.834    displayDigit_reg[3]_i_56_n_2
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.332    14.166 r  displayDigit[3]_i_177/O
                         net (fo=1, routed)           0.000    14.166    displayDigit[3]_i_177_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.698 r  displayDigit_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.001    14.699    displayDigit_reg[3]_i_108_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.856 r  displayDigit_reg[3]_i_57/CO[1]
                         net (fo=14, routed)          0.620    15.476    displayDigit_reg[3]_i_57_n_2
    SLICE_X15Y100        LUT2 (Prop_lut2_I0_O)        0.329    15.805 r  displayDigit[3]_i_182/O
                         net (fo=1, routed)           0.000    15.805    displayDigit[3]_i_182_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.337 r  displayDigit_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    16.337    displayDigit_reg[3]_i_112_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.494 r  displayDigit_reg[3]_i_58/CO[1]
                         net (fo=15, routed)          0.689    17.182    displayDigit_reg[3]_i_58_n_2
    SLICE_X14Y101        LUT2 (Prop_lut2_I0_O)        0.329    17.511 r  displayDigit[3]_i_187/O
                         net (fo=1, routed)           0.000    17.511    displayDigit[3]_i_187_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.024 r  displayDigit_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    18.024    displayDigit_reg[3]_i_116_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.181 r  displayDigit_reg[3]_i_59/CO[1]
                         net (fo=14, routed)          0.626    18.808    displayDigit_reg[3]_i_59_n_2
    SLICE_X13Y101        LUT2 (Prop_lut2_I0_O)        0.332    19.140 r  displayDigit[3]_i_222/O
                         net (fo=1, routed)           0.000    19.140    displayDigit[3]_i_222_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.672 r  displayDigit_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.672    displayDigit_reg[3]_i_152_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.829 r  displayDigit_reg[3]_i_100/CO[1]
                         net (fo=15, routed)          0.689    20.517    displayDigit_reg[3]_i_100_n_2
    SLICE_X12Y102        LUT2 (Prop_lut2_I0_O)        0.329    20.846 r  displayDigit[3]_i_227/O
                         net (fo=1, routed)           0.000    20.846    displayDigit[3]_i_227_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.359 r  displayDigit_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000    21.359    displayDigit_reg[3]_i_156_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.516 r  displayDigit_reg[3]_i_101/CO[1]
                         net (fo=14, routed)          0.728    22.244    displayDigit_reg[3]_i_101_n_2
    SLICE_X14Y104        LUT2 (Prop_lut2_I0_O)        0.332    22.576 r  displayDigit[3]_i_232/O
                         net (fo=1, routed)           0.000    22.576    displayDigit[3]_i_232_n_0
    SLICE_X14Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.089 r  displayDigit_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    23.089    displayDigit_reg[3]_i_160_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.246 r  displayDigit_reg[3]_i_102/CO[1]
                         net (fo=15, routed)          0.699    23.945    displayDigit_reg[3]_i_102_n_2
    SLICE_X12Y105        LUT2 (Prop_lut2_I0_O)        0.332    24.277 r  displayDigit[3]_i_236/O
                         net (fo=1, routed)           0.000    24.277    displayDigit[3]_i_236_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.810 r  displayDigit_reg[3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    24.810    displayDigit_reg[3]_i_164_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.967 r  displayDigit_reg[3]_i_103/CO[1]
                         net (fo=14, routed)          0.716    25.683    displayDigit_reg[3]_i_103_n_2
    SLICE_X13Y105        LUT2 (Prop_lut2_I0_O)        0.332    26.015 r  displayDigit[3]_i_247/O
                         net (fo=1, routed)           0.000    26.015    displayDigit[3]_i_247_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.547 r  displayDigit_reg[3]_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.547    displayDigit_reg[3]_i_203_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.704 r  displayDigit_reg[3]_i_148/CO[1]
                         net (fo=15, routed)          0.636    27.340    displayDigit_reg[3]_i_148_n_2
    SLICE_X15Y106        LUT2 (Prop_lut2_I0_O)        0.329    27.669 r  displayDigit[3]_i_252/O
                         net (fo=1, routed)           0.000    27.669    displayDigit[3]_i_252_n_0
    SLICE_X15Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.201 r  displayDigit_reg[3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    28.201    displayDigit_reg[3]_i_207_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.358 r  displayDigit_reg[3]_i_149/CO[1]
                         net (fo=14, routed)          0.769    29.127    displayDigit_reg[3]_i_149_n_2
    SLICE_X15Y103        LUT2 (Prop_lut2_I0_O)        0.329    29.456 r  displayDigit[3]_i_256/O
                         net (fo=1, routed)           0.000    29.456    displayDigit[3]_i_256_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.006 r  displayDigit_reg[3]_i_211/CO[3]
                         net (fo=1, routed)           0.000    30.006    displayDigit_reg[3]_i_211_n_0
    SLICE_X15Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.163 r  displayDigit_reg[3]_i_150/CO[1]
                         net (fo=15, routed)          0.841    31.004    displayDigit_reg[3]_i_150_n_2
    SLICE_X16Y106        LUT2 (Prop_lut2_I0_O)        0.329    31.333 r  displayDigit[3]_i_216/O
                         net (fo=1, routed)           0.000    31.333    displayDigit[3]_i_216_n_0
    SLICE_X16Y106        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    31.824 r  displayDigit_reg[3]_i_151/CO[1]
                         net (fo=14, routed)          0.705    32.529    displayDigit_reg[3]_i_151_n_2
    SLICE_X17Y105        LUT2 (Prop_lut2_I0_O)        0.329    32.858 r  displayDigit[4]_i_283/O
                         net (fo=1, routed)           0.000    32.858    displayDigit[4]_i_283_n_0
    SLICE_X17Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.390 r  displayDigit_reg[4]_i_237/CO[3]
                         net (fo=1, routed)           0.000    33.390    displayDigit_reg[4]_i_237_n_0
    SLICE_X17Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.547 r  displayDigit_reg[4]_i_186/CO[1]
                         net (fo=15, routed)          0.711    34.259    displayDigit_reg[4]_i_186_n_2
    SLICE_X18Y106        LUT2 (Prop_lut2_I0_O)        0.329    34.588 r  displayDigit[4]_i_254/O
                         net (fo=1, routed)           0.000    34.588    displayDigit[4]_i_254_n_0
    SLICE_X18Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.120 r  displayDigit_reg[4]_i_192/CO[3]
                         net (fo=1, routed)           0.000    35.120    displayDigit_reg[4]_i_192_n_0
    SLICE_X18Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.277 r  displayDigit_reg[4]_i_185/CO[1]
                         net (fo=14, routed)          0.706    35.983    displayDigit_reg[4]_i_185_n_2
    SLICE_X19Y106        LUT2 (Prop_lut2_I0_O)        0.329    36.312 r  displayDigit[4]_i_249/O
                         net (fo=1, routed)           0.000    36.312    displayDigit[4]_i_249_n_0
    SLICE_X19Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.844 r  displayDigit_reg[4]_i_191/CO[3]
                         net (fo=1, routed)           0.000    36.844    displayDigit_reg[4]_i_191_n_0
    SLICE_X19Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.001 r  displayDigit_reg[4]_i_158/CO[1]
                         net (fo=15, routed)          0.646    37.647    displayDigit_reg[4]_i_158_n_2
    SLICE_X20Y106        LUT2 (Prop_lut2_I0_O)        0.329    37.976 r  displayDigit[3]_i_202/O
                         net (fo=1, routed)           0.000    37.976    displayDigit[3]_i_202_n_0
    SLICE_X20Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.508 r  displayDigit_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    38.508    displayDigit_reg[3]_i_139_n_0
    SLICE_X20Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.665 r  displayDigit_reg[4]_i_160/CO[1]
                         net (fo=14, routed)          0.667    39.332    displayDigit_reg[4]_i_160_n_2
    SLICE_X22Y105        LUT2 (Prop_lut2_I0_O)        0.329    39.661 r  displayDigit[3]_i_196/O
                         net (fo=1, routed)           0.000    39.661    displayDigit[3]_i_196_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.211 r  displayDigit_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    40.211    displayDigit_reg[3]_i_135_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.368 r  displayDigit_reg[3]_i_83/CO[1]
                         net (fo=15, routed)          0.714    41.082    displayDigit_reg[3]_i_83_n_2
    SLICE_X22Y107        LUT2 (Prop_lut2_I0_O)        0.329    41.411 r  displayDigit[3]_i_147/O
                         net (fo=1, routed)           0.000    41.411    displayDigit[3]_i_147_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.943 r  displayDigit_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    41.943    displayDigit_reg[3]_i_92_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.100 r  displayDigit_reg[3]_i_82/CO[1]
                         net (fo=14, routed)          0.813    42.912    displayDigit_reg[3]_i_82_n_2
    SLICE_X16Y107        LUT2 (Prop_lut2_I0_O)        0.329    43.241 r  displayDigit[3]_i_134/O
                         net (fo=1, routed)           0.000    43.241    displayDigit[3]_i_134_n_0
    SLICE_X16Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.773 r  displayDigit_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    43.773    displayDigit_reg[3]_i_73_n_0
    SLICE_X16Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.930 r  displayDigit_reg[3]_i_50/CO[1]
                         net (fo=15, routed)          0.719    44.650    displayDigit_reg[3]_i_50_n_2
    SLICE_X17Y107        LUT2 (Prop_lut2_I0_O)        0.329    44.979 r  displayDigit[3]_i_81/O
                         net (fo=1, routed)           0.000    44.979    displayDigit[3]_i_81_n_0
    SLICE_X17Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.511 r  displayDigit_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.511    displayDigit_reg[3]_i_37_n_0
    SLICE_X17Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.668 r  displayDigit_reg[3]_i_36/CO[1]
                         net (fo=14, routed)          0.620    46.288    displayDigit_reg[3]_i_36_n_2
    SLICE_X19Y108        LUT2 (Prop_lut2_I0_O)        0.329    46.617 r  displayDigit[3]_i_72/O
                         net (fo=1, routed)           0.000    46.617    displayDigit[3]_i_72_n_0
    SLICE_X19Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.149 r  displayDigit_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.149    displayDigit_reg[3]_i_35_n_0
    SLICE_X19Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.306 r  displayDigit_reg[3]_i_20/CO[1]
                         net (fo=15, routed)          0.716    48.022    displayDigit_reg[3]_i_20_n_2
    SLICE_X20Y108        LUT2 (Prop_lut2_I0_O)        0.329    48.351 r  displayDigit[3]_i_67/O
                         net (fo=1, routed)           0.000    48.351    displayDigit[3]_i_67_n_0
    SLICE_X20Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    48.883 r  displayDigit_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.883    displayDigit_reg[3]_i_32_n_0
    SLICE_X20Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.040 r  displayDigit_reg[3]_i_21/CO[1]
                         net (fo=14, routed)          0.664    49.703    displayDigit_reg[3]_i_21_n_2
    SLICE_X21Y109        LUT2 (Prop_lut2_I0_O)        0.329    50.032 r  displayDigit[4]_i_123/O
                         net (fo=1, routed)           0.000    50.032    displayDigit[4]_i_123_n_0
    SLICE_X21Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.564 r  displayDigit_reg[4]_i_76/CO[3]
                         net (fo=1, routed)           0.000    50.564    displayDigit_reg[4]_i_76_n_0
    SLICE_X21Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.721 r  displayDigit_reg[3]_i_19/CO[1]
                         net (fo=13, routed)          0.789    51.510    displayDigit_reg[3]_i_19_n_2
    SLICE_X17Y109        LUT2 (Prop_lut2_I0_O)        0.329    51.839 r  displayDigit[4]_i_92/O
                         net (fo=1, routed)           0.000    51.839    displayDigit[4]_i_92_n_0
    SLICE_X17Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.371 r  displayDigit_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    52.371    displayDigit_reg[4]_i_40_n_0
    SLICE_X17Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.528 r  displayDigit_reg[4]_i_37/CO[1]
                         net (fo=13, routed)          0.652    53.179    displayDigit_reg[4]_i_37_n_2
    SLICE_X18Y108        LUT2 (Prop_lut2_I0_O)        0.329    53.508 r  displayDigit[4]_i_86/O
                         net (fo=1, routed)           0.000    53.508    displayDigit[4]_i_86_n_0
    SLICE_X18Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.058 r  displayDigit_reg[4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    54.058    displayDigit_reg[4]_i_39_n_0
    SLICE_X18Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.215 f  displayDigit_reg[4]_i_17/CO[1]
                         net (fo=6, routed)           0.519    54.735    displayDigit_reg[4]_i_17_n_2
    SLICE_X19Y111        LUT1 (Prop_lut1_I0_O)        0.329    55.064 r  displayDigit[4]_i_71/O
                         net (fo=2, routed)           0.354    55.417    displayDigit[4]_i_71_n_0
    SLICE_X16Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.997 r  displayDigit_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    55.997    displayDigit_reg[4]_i_36_n_0
    SLICE_X16Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.111 r  displayDigit_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.111    displayDigit_reg[3]_i_48_n_0
    SLICE_X16Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.225 r  displayDigit_reg[4]_i_159/CO[3]
                         net (fo=1, routed)           0.000    56.225    displayDigit_reg[4]_i_159_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.339 r  displayDigit_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    56.339    displayDigit_reg[3]_i_51_n_0
    SLICE_X16Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.453 r  displayDigit_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    56.453    displayDigit_reg[3]_i_26_n_0
    SLICE_X16Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.675 f  displayDigit_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.471    57.146    displayDigit_reg[3]_i_17_n_7
    SLICE_X18Y115        LUT3 (Prop_lut3_I2_O)        0.299    57.445 r  displayDigit[4]_i_364/O
                         net (fo=1, routed)           0.000    57.445    displayDigit[4]_i_364_n_0
    SLICE_X18Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.977 r  displayDigit_reg[4]_i_345/CO[3]
                         net (fo=1, routed)           0.000    57.977    displayDigit_reg[4]_i_345_n_0
    SLICE_X18Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    58.216 r  displayDigit_reg[4]_i_379/O[2]
                         net (fo=5, routed)           1.025    59.242    displayDigit_reg[4]_i_379_n_5
    SLICE_X20Y116        LUT6 (Prop_lut6_I5_O)        0.302    59.544 f  displayDigit[4]_i_382/O
                         net (fo=2, routed)           0.586    60.129    displayDigit[4]_i_382_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I0_O)        0.124    60.253 f  displayDigit[4]_i_378/O
                         net (fo=4, routed)           0.409    60.662    displayDigit[4]_i_378_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I0_O)        0.124    60.786 r  displayDigit[4]_i_358/O
                         net (fo=5, routed)           0.208    60.995    displayDigit[4]_i_358_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I1_O)        0.124    61.119 r  displayDigit[4]_i_354/O
                         net (fo=5, routed)           0.890    62.008    displayDigit[4]_i_354_n_0
    SLICE_X21Y117        LUT6 (Prop_lut6_I1_O)        0.124    62.132 r  displayDigit[4]_i_338/O
                         net (fo=2, routed)           0.601    62.733    displayDigit[4]_i_338_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I4_O)        0.124    62.857 r  displayDigit[4]_i_318/O
                         net (fo=2, routed)           0.607    63.465    displayDigit[4]_i_318_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I4_O)        0.124    63.589 r  displayDigit[4]_i_300/O
                         net (fo=2, routed)           0.576    64.164    displayDigit[4]_i_300_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I0_O)        0.124    64.288 r  displayDigit[4]_i_268/O
                         net (fo=5, routed)           0.610    64.898    displayDigit[4]_i_268_n_0
    SLICE_X21Y115        LUT6 (Prop_lut6_I1_O)        0.124    65.022 r  displayDigit[4]_i_230/O
                         net (fo=5, routed)           0.336    65.358    displayDigit[4]_i_230_n_0
    SLICE_X21Y114        LUT6 (Prop_lut6_I5_O)        0.124    65.482 r  displayDigit[4]_i_184/O
                         net (fo=2, routed)           0.586    66.067    displayDigit[4]_i_184_n_0
    SLICE_X20Y115        LUT6 (Prop_lut6_I0_O)        0.124    66.191 r  displayDigit[4]_i_154/O
                         net (fo=3, routed)           0.744    66.936    displayDigit[4]_i_154_n_0
    SLICE_X17Y114        LUT5 (Prop_lut5_I1_O)        0.124    67.060 r  displayDigit[4]_i_118/O
                         net (fo=2, routed)           0.595    67.655    displayDigit[4]_i_118_n_0
    SLICE_X17Y113        LUT6 (Prop_lut6_I0_O)        0.124    67.779 r  displayDigit[3]_i_44/O
                         net (fo=2, routed)           0.554    68.333    displayDigit[3]_i_44_n_0
    SLICE_X17Y115        LUT6 (Prop_lut6_I1_O)        0.124    68.457 r  displayDigit[3]_i_23/O
                         net (fo=3, routed)           0.564    69.021    displayDigit[3]_i_23_n_0
    SLICE_X17Y116        LUT5 (Prop_lut5_I1_O)        0.124    69.145 r  displayDigit[3]_i_14/O
                         net (fo=4, routed)           0.616    69.761    displayDigit[3]_i_14_n_0
    SLICE_X15Y116        LUT6 (Prop_lut6_I0_O)        0.124    69.885 r  displayDigit[4]_i_16/O
                         net (fo=3, routed)           0.318    70.203    displayDigit[4]_i_16_n_0
    SLICE_X12Y116        LUT5 (Prop_lut5_I3_O)        0.124    70.327 r  displayDigit[3]_i_4/O
                         net (fo=1, routed)           0.161    70.488    displayDigit[3]_i_4_n_0
    SLICE_X12Y116        LUT6 (Prop_lut6_I4_O)        0.124    70.612 r  displayDigit[3]_i_1/O
                         net (fo=1, routed)           0.000    70.612    displayDigit[3]_i_1_n_0
    SLICE_X12Y116        FDSE                                         r  displayDigit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         1.608    14.949    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y116        FDSE                                         r  displayDigit_reg[3]/C
                         clock pessimism              0.187    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X12Y116        FDSE (Setup_fdse_C_D)        0.079    15.180    displayDigit_reg[3]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -70.612    
  -------------------------------------------------------------------
                         slack                                -55.432    

Slack (VIOLATED) :        -54.407ns  (required time - arrival time)
  Source:                 multiplyer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        64.143ns  (logic 37.011ns (57.701%)  route 27.132ns (42.299%))
  Logic Levels:           155  (CARRY4=128 LUT1=1 LUT2=23 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         1.553     5.074    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y91         FDRE                                         r  multiplyer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  multiplyer_reg[1]/Q
                         net (fo=57, routed)          0.864     6.394    multiplyer[1]
    SLICE_X34Y97         LUT1 (Prop_lut1_I0_O)        0.124     6.518 r  counter[31]_i_120/O
                         net (fo=1, routed)           0.000     6.518    counter[31]_i_120_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.051 r  counter_reg[31]_i_75/CO[3]
                         net (fo=14, routed)          0.931     7.981    counter_reg[31]_i_75_n_0
    SLICE_X35Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.105 r  counter[31]_i_173/O
                         net (fo=1, routed)           0.000     8.105    counter[31]_i_173_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.655 r  counter_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000     8.655    counter_reg[31]_i_114_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.812 r  counter_reg[31]_i_74/CO[1]
                         net (fo=15, routed)          0.679     9.492    counter_reg[31]_i_74_n_2
    SLICE_X36Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    10.277 r  counter_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.277    counter_reg[31]_i_154_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.505 r  counter_reg[31]_i_107/CO[2]
                         net (fo=17, routed)          0.474    10.978    counter_reg[31]_i_107_n_1
    SLICE_X37Y98         LUT2 (Prop_lut2_I0_O)        0.313    11.291 r  counter[31]_i_152/O
                         net (fo=1, routed)           0.000    11.291    counter[31]_i_152_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.841 r  counter_reg[31]_i_106/CO[3]
                         net (fo=19, routed)          0.799    12.641    counter_reg[31]_i_106_n_0
    SLICE_X37Y99         LUT2 (Prop_lut2_I1_O)        0.124    12.765 r  counter[31]_i_314/O
                         net (fo=1, routed)           0.000    12.765    counter[31]_i_314_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.315 r  counter_reg[31]_i_221/CO[3]
                         net (fo=1, routed)           0.001    13.316    counter_reg[31]_i_221_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.430 r  counter_reg[31]_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.430    counter_reg[31]_i_159_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.701 r  counter_reg[31]_i_109/CO[0]
                         net (fo=21, routed)          0.736    14.436    counter_reg[31]_i_109_n_3
    SLICE_X38Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.280 r  counter_reg[31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    15.280    counter_reg[31]_i_216_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.397 r  counter_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.397    counter_reg[31]_i_157_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.554 r  counter_reg[31]_i_108/CO[1]
                         net (fo=23, routed)          0.794    16.348    counter_reg[31]_i_108_n_2
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.332    16.680 r  counter[31]_i_321/O
                         net (fo=1, routed)           0.000    16.680    counter[31]_i_321_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.230 r  counter_reg[31]_i_231/CO[3]
                         net (fo=1, routed)           0.001    17.231    counter_reg[31]_i_231_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.345 r  counter_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    17.345    counter_reg[31]_i_164_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.573 r  counter_reg[31]_i_111/CO[2]
                         net (fo=26, routed)          0.684    18.257    counter_reg[31]_i_111_n_1
    SLICE_X40Y98         LUT2 (Prop_lut2_I1_O)        0.313    18.570 r  counter[31]_i_318/O
                         net (fo=1, routed)           0.000    18.570    counter[31]_i_318_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.120 r  counter_reg[31]_i_226/CO[3]
                         net (fo=1, routed)           0.000    19.120    counter_reg[31]_i_226_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.234 r  counter_reg[31]_i_160/CO[3]
                         net (fo=1, routed)           0.001    19.235    counter_reg[31]_i_160_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.349 r  counter_reg[31]_i_110/CO[3]
                         net (fo=27, routed)          0.994    20.344    counter_reg[31]_i_110_n_0
    SLICE_X41Y98         LUT2 (Prop_lut2_I1_O)        0.124    20.468 r  counter[31]_i_418/O
                         net (fo=1, routed)           0.000    20.468    counter[31]_i_418_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.018 r  counter_reg[31]_i_327/CO[3]
                         net (fo=1, routed)           0.000    21.018    counter_reg[31]_i_327_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.132 r  counter_reg[31]_i_241/CO[3]
                         net (fo=1, routed)           0.001    21.132    counter_reg[31]_i_241_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.246 r  counter_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    21.246    counter_reg[31]_i_169_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.517 r  counter_reg[31]_i_113/CO[0]
                         net (fo=30, routed)          0.921    22.438    counter_reg[31]_i_113_n_3
    SLICE_X42Y96         LUT2 (Prop_lut2_I1_O)        0.373    22.811 r  counter[31]_i_415/O
                         net (fo=1, routed)           0.000    22.811    counter[31]_i_415_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.344 r  counter_reg[31]_i_322/CO[3]
                         net (fo=1, routed)           0.000    23.344    counter_reg[31]_i_322_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.461 r  counter_reg[31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    23.461    counter_reg[31]_i_236_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.578 r  counter_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    23.578    counter_reg[31]_i_167_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.735 r  counter_reg[31]_i_112/CO[1]
                         net (fo=31, routed)          0.900    24.635    counter_reg[31]_i_112_n_2
    SLICE_X44Y95         LUT2 (Prop_lut2_I1_O)        0.332    24.967 r  counter[31]_i_461/O
                         net (fo=1, routed)           0.000    24.967    counter[31]_i_461_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.517 r  counter_reg[31]_i_372/CO[3]
                         net (fo=1, routed)           0.000    25.517    counter_reg[31]_i_372_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.631 r  counter_reg[31]_i_269/CO[3]
                         net (fo=1, routed)           0.000    25.631    counter_reg[31]_i_269_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.745 r  counter_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    25.745    counter_reg[31]_i_182_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.973 r  counter_reg[31]_i_125/CO[2]
                         net (fo=33, routed)          0.843    26.816    counter_reg[31]_i_125_n_1
    SLICE_X45Y92         LUT2 (Prop_lut2_I1_O)        0.313    27.129 r  counter[31]_i_474/O
                         net (fo=1, routed)           0.000    27.129    counter[31]_i_474_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.679 r  counter_reg[31]_i_387/CO[3]
                         net (fo=1, routed)           0.000    27.679    counter_reg[31]_i_387_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.793 r  counter_reg[31]_i_284/CO[3]
                         net (fo=1, routed)           0.000    27.793    counter_reg[31]_i_284_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.907 r  counter_reg[31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    27.907    counter_reg[31]_i_188_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.021 r  counter_reg[31]_i_128/CO[3]
                         net (fo=35, routed)          0.969    28.990    counter_reg[31]_i_128_n_0
    SLICE_X47Y92         LUT2 (Prop_lut2_I1_O)        0.124    29.114 r  counter[31]_i_537/O
                         net (fo=1, routed)           0.000    29.114    counter[31]_i_537_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.664 r  counter_reg[31]_i_462/CO[3]
                         net (fo=1, routed)           0.000    29.664    counter_reg[31]_i_462_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.778 r  counter_reg[31]_i_377/CO[3]
                         net (fo=1, routed)           0.000    29.778    counter_reg[31]_i_377_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.892 r  counter_reg[31]_i_274/CO[3]
                         net (fo=1, routed)           0.000    29.892    counter_reg[31]_i_274_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.006 r  counter_reg[31]_i_185/CO[3]
                         net (fo=1, routed)           0.000    30.006    counter_reg[31]_i_185_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.277 r  counter_reg[31]_i_126/CO[0]
                         net (fo=37, routed)          0.806    31.084    counter_reg[31]_i_126_n_3
    SLICE_X48Y93         LUT2 (Prop_lut2_I1_O)        0.373    31.457 r  counter[31]_i_540/O
                         net (fo=1, routed)           0.000    31.457    counter[31]_i_540_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.007 r  counter_reg[31]_i_467/CO[3]
                         net (fo=1, routed)           0.000    32.007    counter_reg[31]_i_467_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.121 r  counter_reg[31]_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.121    counter_reg[31]_i_382_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.235 r  counter_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    32.235    counter_reg[31]_i_279_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.349 r  counter_reg[31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    32.349    counter_reg[31]_i_186_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.506 r  counter_reg[31]_i_127/CO[1]
                         net (fo=40, routed)          0.875    33.380    counter_reg[31]_i_127_n_2
    SLICE_X49Y89         LUT2 (Prop_lut2_I1_O)        0.329    33.709 r  counter[31]_i_548/O
                         net (fo=1, routed)           0.000    33.709    counter[31]_i_548_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.259 r  counter_reg[31]_i_480/CO[3]
                         net (fo=1, routed)           0.000    34.259    counter_reg[31]_i_480_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.373 r  counter_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    34.373    counter_reg[31]_i_397_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.487 r  counter_reg[31]_i_294/CO[3]
                         net (fo=1, routed)           0.000    34.487    counter_reg[31]_i_294_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.601 r  counter_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    34.601    counter_reg[31]_i_204_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.829 r  counter_reg[31]_i_147/CO[2]
                         net (fo=42, routed)          0.716    35.545    counter_reg[31]_i_147_n_1
    SLICE_X48Y88         LUT2 (Prop_lut2_I1_O)        0.313    35.858 r  counter[31]_i_544/O
                         net (fo=1, routed)           0.000    35.858    counter[31]_i_544_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.408 r  counter_reg[31]_i_475/CO[3]
                         net (fo=1, routed)           0.000    36.408    counter_reg[31]_i_475_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.522 r  counter_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    36.522    counter_reg[31]_i_392_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.636 r  counter_reg[31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    36.636    counter_reg[31]_i_289_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.750 r  counter_reg[31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    36.750    counter_reg[31]_i_200_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.864 r  counter_reg[31]_i_146/CO[3]
                         net (fo=44, routed)          1.327    38.191    counter_reg[31]_i_146_n_0
    SLICE_X46Y88         LUT2 (Prop_lut2_I1_O)        0.124    38.315 r  counter[31]_i_606/O
                         net (fo=1, routed)           0.000    38.315    counter[31]_i_606_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.848 r  counter_reg[31]_i_554/CO[3]
                         net (fo=1, routed)           0.000    38.848    counter_reg[31]_i_554_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.965 r  counter_reg[31]_i_490/CO[3]
                         net (fo=1, routed)           0.000    38.965    counter_reg[31]_i_490_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.082 r  counter_reg[31]_i_407/CO[3]
                         net (fo=1, routed)           0.000    39.082    counter_reg[31]_i_407_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.199 r  counter_reg[31]_i_304/CO[3]
                         net (fo=1, routed)           0.000    39.199    counter_reg[31]_i_304_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.316 r  counter_reg[31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    39.316    counter_reg[31]_i_209_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.570 r  counter_reg[31]_i_149/CO[0]
                         net (fo=46, routed)          0.948    40.519    counter_reg[31]_i_149_n_3
    SLICE_X43Y89         LUT2 (Prop_lut2_I1_O)        0.367    40.886 r  counter[31]_i_602/O
                         net (fo=1, routed)           0.000    40.886    counter[31]_i_602_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.436 r  counter_reg[31]_i_549/CO[3]
                         net (fo=1, routed)           0.000    41.436    counter_reg[31]_i_549_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.550 r  counter_reg[31]_i_485/CO[3]
                         net (fo=1, routed)           0.000    41.550    counter_reg[31]_i_485_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.664 r  counter_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    41.664    counter_reg[31]_i_402_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.778 r  counter_reg[31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.778    counter_reg[31]_i_299_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.892 r  counter_reg[31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    41.892    counter_reg[31]_i_207_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.049 r  counter_reg[31]_i_148/CO[1]
                         net (fo=47, routed)          0.767    42.816    counter_reg[31]_i_148_n_2
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.329    43.145 r  counter[31]_i_609/O
                         net (fo=1, routed)           0.000    43.145    counter[31]_i_609_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.678 r  counter_reg[31]_i_559/CO[3]
                         net (fo=1, routed)           0.000    43.678    counter_reg[31]_i_559_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.795 r  counter_reg[31]_i_495/CO[3]
                         net (fo=1, routed)           0.000    43.795    counter_reg[31]_i_495_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.912 r  counter_reg[31]_i_419/CO[3]
                         net (fo=1, routed)           0.000    43.912    counter_reg[31]_i_419_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.029 r  counter_reg[31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    44.029    counter_reg[31]_i_332_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.146 r  counter_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    44.146    counter_reg[31]_i_246_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.375 r  counter_reg[31]_i_174/CO[2]
                         net (fo=50, routed)          0.960    45.335    counter_reg[31]_i_174_n_1
    SLICE_X41Y87         LUT2 (Prop_lut2_I1_O)        0.310    45.645 r  counter[31]_i_613/O
                         net (fo=1, routed)           0.000    45.645    counter[31]_i_613_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.195 r  counter_reg[31]_i_564/CO[3]
                         net (fo=1, routed)           0.000    46.195    counter_reg[31]_i_564_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.309 r  counter_reg[31]_i_500/CO[3]
                         net (fo=1, routed)           0.000    46.309    counter_reg[31]_i_500_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.423 r  counter_reg[31]_i_424/CO[3]
                         net (fo=1, routed)           0.000    46.423    counter_reg[31]_i_424_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.537 r  counter_reg[31]_i_337/CO[3]
                         net (fo=1, routed)           0.000    46.537    counter_reg[31]_i_337_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.651 r  counter_reg[31]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.651    counter_reg[31]_i_249_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.765 r  counter_reg[31]_i_175/CO[3]
                         net (fo=52, routed)          1.192    47.957    counter_reg[31]_i_175_n_0
    SLICE_X44Y87         LUT2 (Prop_lut2_I1_O)        0.124    48.081 r  counter[31]_i_647/O
                         net (fo=1, routed)           0.000    48.081    counter[31]_i_647_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.631 r  counter_reg[31]_i_614/CO[3]
                         net (fo=1, routed)           0.000    48.631    counter_reg[31]_i_614_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.745 r  counter_reg[31]_i_569/CO[3]
                         net (fo=1, routed)           0.000    48.745    counter_reg[31]_i_569_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.859 r  counter_reg[31]_i_505/CO[3]
                         net (fo=1, routed)           0.000    48.859    counter_reg[31]_i_505_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.973 r  counter_reg[31]_i_429/CO[3]
                         net (fo=1, routed)           0.000    48.973    counter_reg[31]_i_429_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.087 r  counter_reg[31]_i_342/CO[3]
                         net (fo=1, routed)           0.000    49.087    counter_reg[31]_i_342_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.201 r  counter_reg[31]_i_253/CO[3]
                         net (fo=1, routed)           0.000    49.201    counter_reg[31]_i_253_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.472 r  counter_reg[31]_i_176/CO[0]
                         net (fo=54, routed)          1.075    50.547    counter_reg[31]_i_176_n_3
    SLICE_X43Y81         LUT2 (Prop_lut2_I1_O)        0.373    50.920 r  counter[31]_i_651/O
                         net (fo=1, routed)           0.000    50.920    counter[31]_i_651_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.470 r  counter_reg[31]_i_619/CO[3]
                         net (fo=1, routed)           0.000    51.470    counter_reg[31]_i_619_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.584 r  counter_reg[31]_i_574/CO[3]
                         net (fo=1, routed)           0.000    51.584    counter_reg[31]_i_574_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.698 r  counter_reg[31]_i_510/CO[3]
                         net (fo=1, routed)           0.000    51.698    counter_reg[31]_i_510_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.812 r  counter_reg[31]_i_434/CO[3]
                         net (fo=1, routed)           0.000    51.812    counter_reg[31]_i_434_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.926 r  counter_reg[31]_i_347/CO[3]
                         net (fo=1, routed)           0.000    51.926    counter_reg[31]_i_347_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.040 r  counter_reg[31]_i_254/CO[3]
                         net (fo=1, routed)           0.000    52.040    counter_reg[31]_i_254_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.197 r  counter_reg[31]_i_177/CO[1]
                         net (fo=56, routed)          0.927    53.123    counter_reg[31]_i_177_n_2
    SLICE_X42Y80         LUT2 (Prop_lut2_I1_O)        0.329    53.452 r  counter[31]_i_655/O
                         net (fo=1, routed)           0.000    53.452    counter[31]_i_655_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.985 r  counter_reg[31]_i_624/CO[3]
                         net (fo=1, routed)           0.000    53.985    counter_reg[31]_i_624_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.102 r  counter_reg[31]_i_579/CO[3]
                         net (fo=1, routed)           0.000    54.102    counter_reg[31]_i_579_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.219 r  counter_reg[31]_i_515/CO[3]
                         net (fo=1, routed)           0.000    54.219    counter_reg[31]_i_515_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.336 r  counter_reg[31]_i_439/CO[3]
                         net (fo=1, routed)           0.000    54.336    counter_reg[31]_i_439_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.453 r  counter_reg[31]_i_352/CO[3]
                         net (fo=1, routed)           0.000    54.453    counter_reg[31]_i_352_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.570 r  counter_reg[31]_i_256/CO[3]
                         net (fo=1, routed)           0.000    54.570    counter_reg[31]_i_256_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.799 r  counter_reg[31]_i_178/CO[2]
                         net (fo=58, routed)          0.787    55.586    counter_reg[31]_i_178_n_1
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.310    55.896 r  counter[31]_i_669/O
                         net (fo=1, routed)           0.000    55.896    counter[31]_i_669_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.446 r  counter_reg[31]_i_639/CO[3]
                         net (fo=1, routed)           0.000    56.446    counter_reg[31]_i_639_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.560 r  counter_reg[31]_i_594/CO[3]
                         net (fo=1, routed)           0.000    56.560    counter_reg[31]_i_594_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.674 r  counter_reg[31]_i_530/CO[3]
                         net (fo=1, routed)           0.000    56.674    counter_reg[31]_i_530_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.788 r  counter_reg[31]_i_454/CO[3]
                         net (fo=1, routed)           0.000    56.788    counter_reg[31]_i_454_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.902 r  counter_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    56.902    counter_reg[31]_i_367_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.016 r  counter_reg[31]_i_265/CO[3]
                         net (fo=1, routed)           0.000    57.016    counter_reg[31]_i_265_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.130 r  counter_reg[31]_i_181/CO[3]
                         net (fo=60, routed)          1.211    58.341    counter_reg[31]_i_181_n_0
    SLICE_X45Y81         LUT2 (Prop_lut2_I1_O)        0.124    58.465 r  counter[31]_i_673/O
                         net (fo=1, routed)           0.000    58.465    counter[31]_i_673_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.015 r  counter_reg[31]_i_656/CO[3]
                         net (fo=1, routed)           0.000    59.015    counter_reg[31]_i_656_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.129 r  counter_reg[31]_i_629/CO[3]
                         net (fo=1, routed)           0.000    59.129    counter_reg[31]_i_629_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.243 r  counter_reg[31]_i_584/CO[3]
                         net (fo=1, routed)           0.000    59.243    counter_reg[31]_i_584_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.357 r  counter_reg[31]_i_520/CO[3]
                         net (fo=1, routed)           0.000    59.357    counter_reg[31]_i_520_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.471 r  counter_reg[31]_i_444/CO[3]
                         net (fo=1, routed)           0.000    59.471    counter_reg[31]_i_444_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.585 r  counter_reg[31]_i_357/CO[3]
                         net (fo=1, routed)           0.000    59.585    counter_reg[31]_i_357_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.699 r  counter_reg[31]_i_259/CO[3]
                         net (fo=1, routed)           0.000    59.699    counter_reg[31]_i_259_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    59.970 r  counter_reg[31]_i_179/CO[0]
                         net (fo=62, routed)          1.024    60.995    counter_reg[31]_i_179_n_3
    SLICE_X46Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    61.839 r  counter_reg[31]_i_634/CO[3]
                         net (fo=1, routed)           0.000    61.839    counter_reg[31]_i_634_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.956 r  counter_reg[31]_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.956    counter_reg[31]_i_589_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.073 r  counter_reg[31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    62.073    counter_reg[31]_i_525_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.190 r  counter_reg[31]_i_449/CO[3]
                         net (fo=1, routed)           0.000    62.190    counter_reg[31]_i_449_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.307 r  counter_reg[31]_i_362/CO[3]
                         net (fo=1, routed)           0.000    62.307    counter_reg[31]_i_362_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.424 r  counter_reg[31]_i_260/CO[3]
                         net (fo=1, routed)           0.000    62.424    counter_reg[31]_i_260_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.541 r  counter_reg[31]_i_180/CO[3]
                         net (fo=7, routed)           1.021    63.562    counter_reg[31]_i_180_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    64.142 r  previousPattern_reg[64][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.142    previousPattern_reg[64][1]_i_33_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.256 r  previousPattern_reg[64][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.256    previousPattern_reg[64][1]_i_32_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.370 r  previousPattern_reg[64][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.370    previousPattern_reg[64][1]_i_26_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.484 r  previousPattern_reg[64][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.484    previousPattern_reg[64][1]_i_25_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.598 r  previousPattern_reg[64][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    64.598    previousPattern_reg[64][1]_i_24_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.911 r  previousPattern_reg[64][1]_i_19/O[3]
                         net (fo=1, routed)           0.664    65.575    previousPattern_reg[64][1]_i_19_n_4
    SLICE_X38Y96         LUT6 (Prop_lut6_I3_O)        0.306    65.881 r  previousPattern[64][1]_i_12/O
                         net (fo=1, routed)           0.000    65.881    previousPattern[64][1]_i_12_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    66.419 r  previousPattern_reg[64][1]_i_7/CO[2]
                         net (fo=10, routed)          0.690    67.109    previousPattern_reg[64][1]_i_7_n_1
    SLICE_X28Y96         LUT2 (Prop_lut2_I0_O)        0.310    67.419 r  led[3]_i_7/O
                         net (fo=2, routed)           0.679    68.098    led[3]_i_7_n_0
    SLICE_X28Y96         LUT6 (Prop_lut6_I2_O)        0.124    68.222 f  led[0]_i_3/O
                         net (fo=1, routed)           0.303    68.525    led[0]_i_3_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124    68.649 r  led[0]_i_1/O
                         net (fo=1, routed)           0.568    69.217    led[0]_i_1_n_0
    SLICE_X28Y94         FDRE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         1.437    14.778    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y94         FDRE                                         r  led_reg[0]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X28Y94         FDRE (Setup_fdre_C_CE)      -0.205    14.810    led_reg[0]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -69.217    
  -------------------------------------------------------------------
                         slack                                -54.407    

Slack (VIOLATED) :        -54.223ns  (required time - arrival time)
  Source:                 multiplyer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            previousPattern_reg[75][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        64.183ns  (logic 37.011ns (57.664%)  route 27.172ns (42.336%))
  Logic Levels:           155  (CARRY4=128 LUT1=1 LUT2=22 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         1.553     5.074    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y91         FDRE                                         r  multiplyer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  multiplyer_reg[1]/Q
                         net (fo=57, routed)          0.864     6.394    multiplyer[1]
    SLICE_X34Y97         LUT1 (Prop_lut1_I0_O)        0.124     6.518 r  counter[31]_i_120/O
                         net (fo=1, routed)           0.000     6.518    counter[31]_i_120_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.051 r  counter_reg[31]_i_75/CO[3]
                         net (fo=14, routed)          0.931     7.981    counter_reg[31]_i_75_n_0
    SLICE_X35Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.105 r  counter[31]_i_173/O
                         net (fo=1, routed)           0.000     8.105    counter[31]_i_173_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.655 r  counter_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000     8.655    counter_reg[31]_i_114_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.812 r  counter_reg[31]_i_74/CO[1]
                         net (fo=15, routed)          0.679     9.492    counter_reg[31]_i_74_n_2
    SLICE_X36Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    10.277 r  counter_reg[31]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.277    counter_reg[31]_i_154_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.505 r  counter_reg[31]_i_107/CO[2]
                         net (fo=17, routed)          0.474    10.978    counter_reg[31]_i_107_n_1
    SLICE_X37Y98         LUT2 (Prop_lut2_I0_O)        0.313    11.291 r  counter[31]_i_152/O
                         net (fo=1, routed)           0.000    11.291    counter[31]_i_152_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.841 r  counter_reg[31]_i_106/CO[3]
                         net (fo=19, routed)          0.799    12.641    counter_reg[31]_i_106_n_0
    SLICE_X37Y99         LUT2 (Prop_lut2_I1_O)        0.124    12.765 r  counter[31]_i_314/O
                         net (fo=1, routed)           0.000    12.765    counter[31]_i_314_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.315 r  counter_reg[31]_i_221/CO[3]
                         net (fo=1, routed)           0.001    13.316    counter_reg[31]_i_221_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.430 r  counter_reg[31]_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.430    counter_reg[31]_i_159_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.701 r  counter_reg[31]_i_109/CO[0]
                         net (fo=21, routed)          0.736    14.436    counter_reg[31]_i_109_n_3
    SLICE_X38Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.280 r  counter_reg[31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    15.280    counter_reg[31]_i_216_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.397 r  counter_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.397    counter_reg[31]_i_157_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.554 r  counter_reg[31]_i_108/CO[1]
                         net (fo=23, routed)          0.794    16.348    counter_reg[31]_i_108_n_2
    SLICE_X39Y99         LUT2 (Prop_lut2_I1_O)        0.332    16.680 r  counter[31]_i_321/O
                         net (fo=1, routed)           0.000    16.680    counter[31]_i_321_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.230 r  counter_reg[31]_i_231/CO[3]
                         net (fo=1, routed)           0.001    17.231    counter_reg[31]_i_231_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.345 r  counter_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    17.345    counter_reg[31]_i_164_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.573 r  counter_reg[31]_i_111/CO[2]
                         net (fo=26, routed)          0.684    18.257    counter_reg[31]_i_111_n_1
    SLICE_X40Y98         LUT2 (Prop_lut2_I1_O)        0.313    18.570 r  counter[31]_i_318/O
                         net (fo=1, routed)           0.000    18.570    counter[31]_i_318_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.120 r  counter_reg[31]_i_226/CO[3]
                         net (fo=1, routed)           0.000    19.120    counter_reg[31]_i_226_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.234 r  counter_reg[31]_i_160/CO[3]
                         net (fo=1, routed)           0.001    19.235    counter_reg[31]_i_160_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.349 r  counter_reg[31]_i_110/CO[3]
                         net (fo=27, routed)          0.994    20.344    counter_reg[31]_i_110_n_0
    SLICE_X41Y98         LUT2 (Prop_lut2_I1_O)        0.124    20.468 r  counter[31]_i_418/O
                         net (fo=1, routed)           0.000    20.468    counter[31]_i_418_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.018 r  counter_reg[31]_i_327/CO[3]
                         net (fo=1, routed)           0.000    21.018    counter_reg[31]_i_327_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.132 r  counter_reg[31]_i_241/CO[3]
                         net (fo=1, routed)           0.001    21.132    counter_reg[31]_i_241_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.246 r  counter_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    21.246    counter_reg[31]_i_169_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.517 r  counter_reg[31]_i_113/CO[0]
                         net (fo=30, routed)          0.921    22.438    counter_reg[31]_i_113_n_3
    SLICE_X42Y96         LUT2 (Prop_lut2_I1_O)        0.373    22.811 r  counter[31]_i_415/O
                         net (fo=1, routed)           0.000    22.811    counter[31]_i_415_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.344 r  counter_reg[31]_i_322/CO[3]
                         net (fo=1, routed)           0.000    23.344    counter_reg[31]_i_322_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.461 r  counter_reg[31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    23.461    counter_reg[31]_i_236_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.578 r  counter_reg[31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    23.578    counter_reg[31]_i_167_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.735 r  counter_reg[31]_i_112/CO[1]
                         net (fo=31, routed)          0.900    24.635    counter_reg[31]_i_112_n_2
    SLICE_X44Y95         LUT2 (Prop_lut2_I1_O)        0.332    24.967 r  counter[31]_i_461/O
                         net (fo=1, routed)           0.000    24.967    counter[31]_i_461_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.517 r  counter_reg[31]_i_372/CO[3]
                         net (fo=1, routed)           0.000    25.517    counter_reg[31]_i_372_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.631 r  counter_reg[31]_i_269/CO[3]
                         net (fo=1, routed)           0.000    25.631    counter_reg[31]_i_269_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.745 r  counter_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    25.745    counter_reg[31]_i_182_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.973 r  counter_reg[31]_i_125/CO[2]
                         net (fo=33, routed)          0.843    26.816    counter_reg[31]_i_125_n_1
    SLICE_X45Y92         LUT2 (Prop_lut2_I1_O)        0.313    27.129 r  counter[31]_i_474/O
                         net (fo=1, routed)           0.000    27.129    counter[31]_i_474_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.679 r  counter_reg[31]_i_387/CO[3]
                         net (fo=1, routed)           0.000    27.679    counter_reg[31]_i_387_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.793 r  counter_reg[31]_i_284/CO[3]
                         net (fo=1, routed)           0.000    27.793    counter_reg[31]_i_284_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.907 r  counter_reg[31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    27.907    counter_reg[31]_i_188_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.021 r  counter_reg[31]_i_128/CO[3]
                         net (fo=35, routed)          0.969    28.990    counter_reg[31]_i_128_n_0
    SLICE_X47Y92         LUT2 (Prop_lut2_I1_O)        0.124    29.114 r  counter[31]_i_537/O
                         net (fo=1, routed)           0.000    29.114    counter[31]_i_537_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.664 r  counter_reg[31]_i_462/CO[3]
                         net (fo=1, routed)           0.000    29.664    counter_reg[31]_i_462_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.778 r  counter_reg[31]_i_377/CO[3]
                         net (fo=1, routed)           0.000    29.778    counter_reg[31]_i_377_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.892 r  counter_reg[31]_i_274/CO[3]
                         net (fo=1, routed)           0.000    29.892    counter_reg[31]_i_274_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.006 r  counter_reg[31]_i_185/CO[3]
                         net (fo=1, routed)           0.000    30.006    counter_reg[31]_i_185_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.277 r  counter_reg[31]_i_126/CO[0]
                         net (fo=37, routed)          0.806    31.084    counter_reg[31]_i_126_n_3
    SLICE_X48Y93         LUT2 (Prop_lut2_I1_O)        0.373    31.457 r  counter[31]_i_540/O
                         net (fo=1, routed)           0.000    31.457    counter[31]_i_540_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.007 r  counter_reg[31]_i_467/CO[3]
                         net (fo=1, routed)           0.000    32.007    counter_reg[31]_i_467_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.121 r  counter_reg[31]_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.121    counter_reg[31]_i_382_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.235 r  counter_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    32.235    counter_reg[31]_i_279_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.349 r  counter_reg[31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    32.349    counter_reg[31]_i_186_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.506 r  counter_reg[31]_i_127/CO[1]
                         net (fo=40, routed)          0.875    33.380    counter_reg[31]_i_127_n_2
    SLICE_X49Y89         LUT2 (Prop_lut2_I1_O)        0.329    33.709 r  counter[31]_i_548/O
                         net (fo=1, routed)           0.000    33.709    counter[31]_i_548_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.259 r  counter_reg[31]_i_480/CO[3]
                         net (fo=1, routed)           0.000    34.259    counter_reg[31]_i_480_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.373 r  counter_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    34.373    counter_reg[31]_i_397_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.487 r  counter_reg[31]_i_294/CO[3]
                         net (fo=1, routed)           0.000    34.487    counter_reg[31]_i_294_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.601 r  counter_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    34.601    counter_reg[31]_i_204_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.829 r  counter_reg[31]_i_147/CO[2]
                         net (fo=42, routed)          0.716    35.545    counter_reg[31]_i_147_n_1
    SLICE_X48Y88         LUT2 (Prop_lut2_I1_O)        0.313    35.858 r  counter[31]_i_544/O
                         net (fo=1, routed)           0.000    35.858    counter[31]_i_544_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.408 r  counter_reg[31]_i_475/CO[3]
                         net (fo=1, routed)           0.000    36.408    counter_reg[31]_i_475_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.522 r  counter_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    36.522    counter_reg[31]_i_392_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.636 r  counter_reg[31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    36.636    counter_reg[31]_i_289_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.750 r  counter_reg[31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    36.750    counter_reg[31]_i_200_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.864 r  counter_reg[31]_i_146/CO[3]
                         net (fo=44, routed)          1.327    38.191    counter_reg[31]_i_146_n_0
    SLICE_X46Y88         LUT2 (Prop_lut2_I1_O)        0.124    38.315 r  counter[31]_i_606/O
                         net (fo=1, routed)           0.000    38.315    counter[31]_i_606_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.848 r  counter_reg[31]_i_554/CO[3]
                         net (fo=1, routed)           0.000    38.848    counter_reg[31]_i_554_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.965 r  counter_reg[31]_i_490/CO[3]
                         net (fo=1, routed)           0.000    38.965    counter_reg[31]_i_490_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.082 r  counter_reg[31]_i_407/CO[3]
                         net (fo=1, routed)           0.000    39.082    counter_reg[31]_i_407_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.199 r  counter_reg[31]_i_304/CO[3]
                         net (fo=1, routed)           0.000    39.199    counter_reg[31]_i_304_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.316 r  counter_reg[31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    39.316    counter_reg[31]_i_209_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.570 r  counter_reg[31]_i_149/CO[0]
                         net (fo=46, routed)          0.948    40.519    counter_reg[31]_i_149_n_3
    SLICE_X43Y89         LUT2 (Prop_lut2_I1_O)        0.367    40.886 r  counter[31]_i_602/O
                         net (fo=1, routed)           0.000    40.886    counter[31]_i_602_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.436 r  counter_reg[31]_i_549/CO[3]
                         net (fo=1, routed)           0.000    41.436    counter_reg[31]_i_549_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.550 r  counter_reg[31]_i_485/CO[3]
                         net (fo=1, routed)           0.000    41.550    counter_reg[31]_i_485_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.664 r  counter_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    41.664    counter_reg[31]_i_402_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.778 r  counter_reg[31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    41.778    counter_reg[31]_i_299_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.892 r  counter_reg[31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    41.892    counter_reg[31]_i_207_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.049 r  counter_reg[31]_i_148/CO[1]
                         net (fo=47, routed)          0.767    42.816    counter_reg[31]_i_148_n_2
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.329    43.145 r  counter[31]_i_609/O
                         net (fo=1, routed)           0.000    43.145    counter[31]_i_609_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.678 r  counter_reg[31]_i_559/CO[3]
                         net (fo=1, routed)           0.000    43.678    counter_reg[31]_i_559_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.795 r  counter_reg[31]_i_495/CO[3]
                         net (fo=1, routed)           0.000    43.795    counter_reg[31]_i_495_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.912 r  counter_reg[31]_i_419/CO[3]
                         net (fo=1, routed)           0.000    43.912    counter_reg[31]_i_419_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.029 r  counter_reg[31]_i_332/CO[3]
                         net (fo=1, routed)           0.000    44.029    counter_reg[31]_i_332_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.146 r  counter_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    44.146    counter_reg[31]_i_246_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.375 r  counter_reg[31]_i_174/CO[2]
                         net (fo=50, routed)          0.960    45.335    counter_reg[31]_i_174_n_1
    SLICE_X41Y87         LUT2 (Prop_lut2_I1_O)        0.310    45.645 r  counter[31]_i_613/O
                         net (fo=1, routed)           0.000    45.645    counter[31]_i_613_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.195 r  counter_reg[31]_i_564/CO[3]
                         net (fo=1, routed)           0.000    46.195    counter_reg[31]_i_564_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.309 r  counter_reg[31]_i_500/CO[3]
                         net (fo=1, routed)           0.000    46.309    counter_reg[31]_i_500_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.423 r  counter_reg[31]_i_424/CO[3]
                         net (fo=1, routed)           0.000    46.423    counter_reg[31]_i_424_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.537 r  counter_reg[31]_i_337/CO[3]
                         net (fo=1, routed)           0.000    46.537    counter_reg[31]_i_337_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.651 r  counter_reg[31]_i_249/CO[3]
                         net (fo=1, routed)           0.000    46.651    counter_reg[31]_i_249_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.765 r  counter_reg[31]_i_175/CO[3]
                         net (fo=52, routed)          1.192    47.957    counter_reg[31]_i_175_n_0
    SLICE_X44Y87         LUT2 (Prop_lut2_I1_O)        0.124    48.081 r  counter[31]_i_647/O
                         net (fo=1, routed)           0.000    48.081    counter[31]_i_647_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.631 r  counter_reg[31]_i_614/CO[3]
                         net (fo=1, routed)           0.000    48.631    counter_reg[31]_i_614_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.745 r  counter_reg[31]_i_569/CO[3]
                         net (fo=1, routed)           0.000    48.745    counter_reg[31]_i_569_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.859 r  counter_reg[31]_i_505/CO[3]
                         net (fo=1, routed)           0.000    48.859    counter_reg[31]_i_505_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.973 r  counter_reg[31]_i_429/CO[3]
                         net (fo=1, routed)           0.000    48.973    counter_reg[31]_i_429_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.087 r  counter_reg[31]_i_342/CO[3]
                         net (fo=1, routed)           0.000    49.087    counter_reg[31]_i_342_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.201 r  counter_reg[31]_i_253/CO[3]
                         net (fo=1, routed)           0.000    49.201    counter_reg[31]_i_253_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.472 r  counter_reg[31]_i_176/CO[0]
                         net (fo=54, routed)          1.075    50.547    counter_reg[31]_i_176_n_3
    SLICE_X43Y81         LUT2 (Prop_lut2_I1_O)        0.373    50.920 r  counter[31]_i_651/O
                         net (fo=1, routed)           0.000    50.920    counter[31]_i_651_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.470 r  counter_reg[31]_i_619/CO[3]
                         net (fo=1, routed)           0.000    51.470    counter_reg[31]_i_619_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.584 r  counter_reg[31]_i_574/CO[3]
                         net (fo=1, routed)           0.000    51.584    counter_reg[31]_i_574_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.698 r  counter_reg[31]_i_510/CO[3]
                         net (fo=1, routed)           0.000    51.698    counter_reg[31]_i_510_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.812 r  counter_reg[31]_i_434/CO[3]
                         net (fo=1, routed)           0.000    51.812    counter_reg[31]_i_434_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.926 r  counter_reg[31]_i_347/CO[3]
                         net (fo=1, routed)           0.000    51.926    counter_reg[31]_i_347_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.040 r  counter_reg[31]_i_254/CO[3]
                         net (fo=1, routed)           0.000    52.040    counter_reg[31]_i_254_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.197 r  counter_reg[31]_i_177/CO[1]
                         net (fo=56, routed)          0.927    53.123    counter_reg[31]_i_177_n_2
    SLICE_X42Y80         LUT2 (Prop_lut2_I1_O)        0.329    53.452 r  counter[31]_i_655/O
                         net (fo=1, routed)           0.000    53.452    counter[31]_i_655_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.985 r  counter_reg[31]_i_624/CO[3]
                         net (fo=1, routed)           0.000    53.985    counter_reg[31]_i_624_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.102 r  counter_reg[31]_i_579/CO[3]
                         net (fo=1, routed)           0.000    54.102    counter_reg[31]_i_579_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.219 r  counter_reg[31]_i_515/CO[3]
                         net (fo=1, routed)           0.000    54.219    counter_reg[31]_i_515_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.336 r  counter_reg[31]_i_439/CO[3]
                         net (fo=1, routed)           0.000    54.336    counter_reg[31]_i_439_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.453 r  counter_reg[31]_i_352/CO[3]
                         net (fo=1, routed)           0.000    54.453    counter_reg[31]_i_352_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.570 r  counter_reg[31]_i_256/CO[3]
                         net (fo=1, routed)           0.000    54.570    counter_reg[31]_i_256_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.799 r  counter_reg[31]_i_178/CO[2]
                         net (fo=58, routed)          0.787    55.586    counter_reg[31]_i_178_n_1
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.310    55.896 r  counter[31]_i_669/O
                         net (fo=1, routed)           0.000    55.896    counter[31]_i_669_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.446 r  counter_reg[31]_i_639/CO[3]
                         net (fo=1, routed)           0.000    56.446    counter_reg[31]_i_639_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.560 r  counter_reg[31]_i_594/CO[3]
                         net (fo=1, routed)           0.000    56.560    counter_reg[31]_i_594_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.674 r  counter_reg[31]_i_530/CO[3]
                         net (fo=1, routed)           0.000    56.674    counter_reg[31]_i_530_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.788 r  counter_reg[31]_i_454/CO[3]
                         net (fo=1, routed)           0.000    56.788    counter_reg[31]_i_454_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.902 r  counter_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    56.902    counter_reg[31]_i_367_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.016 r  counter_reg[31]_i_265/CO[3]
                         net (fo=1, routed)           0.000    57.016    counter_reg[31]_i_265_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.130 r  counter_reg[31]_i_181/CO[3]
                         net (fo=60, routed)          1.211    58.341    counter_reg[31]_i_181_n_0
    SLICE_X45Y81         LUT2 (Prop_lut2_I1_O)        0.124    58.465 r  counter[31]_i_673/O
                         net (fo=1, routed)           0.000    58.465    counter[31]_i_673_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.015 r  counter_reg[31]_i_656/CO[3]
                         net (fo=1, routed)           0.000    59.015    counter_reg[31]_i_656_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.129 r  counter_reg[31]_i_629/CO[3]
                         net (fo=1, routed)           0.000    59.129    counter_reg[31]_i_629_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.243 r  counter_reg[31]_i_584/CO[3]
                         net (fo=1, routed)           0.000    59.243    counter_reg[31]_i_584_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.357 r  counter_reg[31]_i_520/CO[3]
                         net (fo=1, routed)           0.000    59.357    counter_reg[31]_i_520_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.471 r  counter_reg[31]_i_444/CO[3]
                         net (fo=1, routed)           0.000    59.471    counter_reg[31]_i_444_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.585 r  counter_reg[31]_i_357/CO[3]
                         net (fo=1, routed)           0.000    59.585    counter_reg[31]_i_357_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.699 r  counter_reg[31]_i_259/CO[3]
                         net (fo=1, routed)           0.000    59.699    counter_reg[31]_i_259_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    59.970 r  counter_reg[31]_i_179/CO[0]
                         net (fo=62, routed)          1.024    60.995    counter_reg[31]_i_179_n_3
    SLICE_X46Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    61.839 r  counter_reg[31]_i_634/CO[3]
                         net (fo=1, routed)           0.000    61.839    counter_reg[31]_i_634_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.956 r  counter_reg[31]_i_589/CO[3]
                         net (fo=1, routed)           0.000    61.956    counter_reg[31]_i_589_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.073 r  counter_reg[31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    62.073    counter_reg[31]_i_525_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.190 r  counter_reg[31]_i_449/CO[3]
                         net (fo=1, routed)           0.000    62.190    counter_reg[31]_i_449_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.307 r  counter_reg[31]_i_362/CO[3]
                         net (fo=1, routed)           0.000    62.307    counter_reg[31]_i_362_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.424 r  counter_reg[31]_i_260/CO[3]
                         net (fo=1, routed)           0.000    62.424    counter_reg[31]_i_260_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.541 r  counter_reg[31]_i_180/CO[3]
                         net (fo=7, routed)           1.021    63.562    counter_reg[31]_i_180_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    64.142 r  previousPattern_reg[64][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.142    previousPattern_reg[64][1]_i_33_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.256 r  previousPattern_reg[64][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.256    previousPattern_reg[64][1]_i_32_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.370 r  previousPattern_reg[64][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.370    previousPattern_reg[64][1]_i_26_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.484 r  previousPattern_reg[64][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.484    previousPattern_reg[64][1]_i_25_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.598 r  previousPattern_reg[64][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    64.598    previousPattern_reg[64][1]_i_24_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.911 r  previousPattern_reg[64][1]_i_19/O[3]
                         net (fo=1, routed)           0.664    65.575    previousPattern_reg[64][1]_i_19_n_4
    SLICE_X38Y96         LUT6 (Prop_lut6_I3_O)        0.306    65.881 r  previousPattern[64][1]_i_12/O
                         net (fo=1, routed)           0.000    65.881    previousPattern[64][1]_i_12_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    66.419 f  previousPattern_reg[64][1]_i_7/CO[2]
                         net (fo=10, routed)          0.338    66.757    previousPattern_reg[64][1]_i_7_n_1
    SLICE_X37Y96         LUT6 (Prop_lut6_I3_O)        0.310    67.067 r  previousPattern[255][1]_i_8/O
                         net (fo=4, routed)           0.649    67.716    previousPattern[255][1]_i_8_n_0
    SLICE_X29Y98         LUT5 (Prop_lut5_I4_O)        0.124    67.840 r  previousPattern[127][1]_i_3/O
                         net (fo=120, routed)         1.293    69.133    previousPattern[127][1]_i_3_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124    69.257 r  previousPattern[75][1]_i_1/O
                         net (fo=1, routed)           0.000    69.257    previousPattern[75][1]_i_1_n_0
    SLICE_X9Y96          FDRE                                         r  previousPattern_reg[75][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         1.440    14.781    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  previousPattern_reg[75][1]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.031    15.035    previousPattern_reg[75][1]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -69.257    
  -------------------------------------------------------------------
                         slack                                -54.223    

Slack (VIOLATED) :        -54.187ns  (required time - arrival time)
  Source:                 multiplyer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        63.685ns  (logic 37.570ns (58.993%)  route 26.115ns (41.007%))
  Logic Levels:           162  (CARRY4=135 LUT1=1 LUT2=21 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         1.551     5.072    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y91         FDRE                                         r  multiplyer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  multiplyer_reg[2]/Q
                         net (fo=57, routed)          0.683     6.211    multiplyer[2]
    SLICE_X29Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.335 r  displayingPattern_i_43/O
                         net (fo=1, routed)           0.000     6.335    displayingPattern_i_43_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.733 r  displayingPattern_reg_i_20/CO[3]
                         net (fo=9, routed)           0.962     7.695    displayingPattern_reg_i_20_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.275 r  displayingPattern_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.275    displayingPattern_reg_i_45_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.432 r  displayingPattern_reg_i_21/CO[1]
                         net (fo=10, routed)          0.549     8.981    displayingPattern_reg_i_21_n_2
    SLICE_X29Y92         LUT2 (Prop_lut2_I1_O)        0.329     9.310 r  displayingPattern_i_92/O
                         net (fo=1, routed)           0.000     9.310    displayingPattern_i_92_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.860 r  displayingPattern_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.860    displayingPattern_reg_i_47_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.088 r  displayingPattern_reg_i_22/CO[2]
                         net (fo=12, routed)          0.503    10.590    displayingPattern_reg_i_22_n_1
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.313    10.903 r  displayingPattern_i_123/O
                         net (fo=1, routed)           0.000    10.903    displayingPattern_i_123_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  displayingPattern_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.453    displayingPattern_reg_i_66_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  displayingPattern_reg_i_32/CO[3]
                         net (fo=14, routed)          0.886    12.453    displayingPattern_reg_i_32_n_0
    SLICE_X30Y92         LUT2 (Prop_lut2_I1_O)        0.124    12.577 r  displayingPattern_i_220/O
                         net (fo=1, routed)           0.000    12.577    displayingPattern_i_220_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.110 r  displayingPattern_reg_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.110    displayingPattern_reg_i_124_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.227 r  displayingPattern_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    13.227    displayingPattern_reg_i_70_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.481 r  displayingPattern_reg_i_33/CO[0]
                         net (fo=16, routed)          0.765    14.247    displayingPattern_reg_i_33_n_3
    SLICE_X30Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    15.085 r  displayingPattern_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.085    displayingPattern_reg_i_129_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  displayingPattern_reg_i_71/CO[3]
                         net (fo=1, routed)           0.000    15.202    displayingPattern_reg_i_71_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.359 r  displayingPattern_reg_i_34/CO[1]
                         net (fo=18, routed)          0.667    16.026    displayingPattern_reg_i_34_n_2
    SLICE_X29Y88         LUT2 (Prop_lut2_I1_O)        0.332    16.358 r  displayingPattern_i_226/O
                         net (fo=1, routed)           0.000    16.358    displayingPattern_i_226_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.908 r  displayingPattern_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    16.908    displayingPattern_reg_i_134_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.022 r  displayingPattern_reg_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.022    displayingPattern_reg_i_73_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.250 r  displayingPattern_reg_i_35/CO[2]
                         net (fo=21, routed)          0.684    17.934    displayingPattern_reg_i_35_n_1
    SLICE_X28Y87         LUT2 (Prop_lut2_I1_O)        0.313    18.247 r  displayingPattern_i_230/O
                         net (fo=1, routed)           0.000    18.247    displayingPattern_i_230_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.797 r  displayingPattern_reg_i_139/CO[3]
                         net (fo=1, routed)           0.000    18.797    displayingPattern_reg_i_139_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.911 r  displayingPattern_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    18.911    displayingPattern_reg_i_76_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.025 r  displayingPattern_reg_i_36/CO[3]
                         net (fo=22, routed)          1.120    20.144    displayingPattern_reg_i_36_n_0
    SLICE_X29Y83         LUT2 (Prop_lut2_I1_O)        0.124    20.268 r  displayingPattern_i_328/O
                         net (fo=1, routed)           0.000    20.268    displayingPattern_i_328_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.818 r  displayingPattern_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    20.818    displayingPattern_reg_i_231_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.932 r  displayingPattern_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.932    displayingPattern_reg_i_144_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.046 r  displayingPattern_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.046    displayingPattern_reg_i_80_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.317 r  displayingPattern_reg_i_37/CO[0]
                         net (fo=25, routed)          0.903    22.220    displayingPattern_reg_i_37_n_3
    SLICE_X32Y82         LUT2 (Prop_lut2_I1_O)        0.373    22.593 r  displayingPattern_i_332/O
                         net (fo=1, routed)           0.000    22.593    displayingPattern_i_332_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.143 r  displayingPattern_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000    23.143    displayingPattern_reg_i_236_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.257 r  displayingPattern_reg_i_149/CO[3]
                         net (fo=1, routed)           0.000    23.257    displayingPattern_reg_i_149_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.371 r  displayingPattern_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000    23.371    displayingPattern_reg_i_81_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.528 r  displayingPattern_reg_i_38/CO[1]
                         net (fo=26, routed)          0.754    24.282    displayingPattern_reg_i_38_n_2
    SLICE_X32Y78         LUT2 (Prop_lut2_I1_O)        0.329    24.611 r  displayingPattern_i_335/O
                         net (fo=1, routed)           0.000    24.611    displayingPattern_i_335_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.161 r  displayingPattern_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000    25.161    displayingPattern_reg_i_241_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.275 r  displayingPattern_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    25.275    displayingPattern_reg_i_154_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.389 r  displayingPattern_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000    25.389    displayingPattern_reg_i_83_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.617 r  displayingPattern_reg_i_39/CO[2]
                         net (fo=28, routed)          0.720    26.337    displayingPattern_reg_i_39_n_1
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.313    26.650 r  displayingPattern_i_378/O
                         net (fo=1, routed)           0.000    26.650    displayingPattern_i_378_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.200 r  displayingPattern_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    27.200    displayingPattern_reg_i_286_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.314 r  displayingPattern_reg_i_178/CO[3]
                         net (fo=1, routed)           0.000    27.314    displayingPattern_reg_i_178_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.428 r  displayingPattern_reg_i_101/CO[3]
                         net (fo=1, routed)           0.000    27.428    displayingPattern_reg_i_101_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.542 r  displayingPattern_reg_i_58/CO[3]
                         net (fo=30, routed)          1.052    28.594    displayingPattern_reg_i_58_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.189 r  displayingPattern_reg_i_379/CO[3]
                         net (fo=1, routed)           0.000    29.189    displayingPattern_reg_i_379_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.306 r  displayingPattern_reg_i_291/CO[3]
                         net (fo=1, routed)           0.000    29.306    displayingPattern_reg_i_291_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.423 r  displayingPattern_reg_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.423    displayingPattern_reg_i_183_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.540 r  displayingPattern_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    29.540    displayingPattern_reg_i_105_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.794 r  displayingPattern_reg_i_59/CO[0]
                         net (fo=32, routed)          0.738    30.532    displayingPattern_reg_i_59_n_3
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.367    30.899 r  displayingPattern_i_457/O
                         net (fo=1, routed)           0.000    30.899    displayingPattern_i_457_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.300 r  displayingPattern_reg_i_384/CO[3]
                         net (fo=1, routed)           0.000    31.300    displayingPattern_reg_i_384_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.414 r  displayingPattern_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    31.414    displayingPattern_reg_i_296_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.528 r  displayingPattern_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    31.528    displayingPattern_reg_i_188_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.642 r  displayingPattern_reg_i_106/CO[3]
                         net (fo=1, routed)           0.000    31.642    displayingPattern_reg_i_106_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.799 r  displayingPattern_reg_i_60/CO[1]
                         net (fo=35, routed)          0.839    32.638    displayingPattern_reg_i_60_n_2
    SLICE_X33Y81         LUT2 (Prop_lut2_I1_O)        0.329    32.967 r  displayingPattern_i_463/O
                         net (fo=1, routed)           0.000    32.967    displayingPattern_i_463_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.517 r  displayingPattern_reg_i_389/CO[3]
                         net (fo=1, routed)           0.000    33.517    displayingPattern_reg_i_389_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.631 r  displayingPattern_reg_i_301/CO[3]
                         net (fo=1, routed)           0.000    33.631    displayingPattern_reg_i_301_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.745 r  displayingPattern_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000    33.745    displayingPattern_reg_i_193_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.859 r  displayingPattern_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    33.859    displayingPattern_reg_i_108_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.087 r  displayingPattern_reg_i_61/CO[2]
                         net (fo=37, routed)          0.555    34.641    displayingPattern_reg_i_61_n_1
    SLICE_X30Y84         LUT2 (Prop_lut2_I1_O)        0.313    34.954 r  displayingPattern_i_467/O
                         net (fo=1, routed)           0.000    34.954    displayingPattern_i_467_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.487 r  displayingPattern_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000    35.487    displayingPattern_reg_i_394_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.604 r  displayingPattern_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    35.604    displayingPattern_reg_i_306_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.721 r  displayingPattern_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000    35.721    displayingPattern_reg_i_198_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.838 r  displayingPattern_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000    35.838    displayingPattern_reg_i_111_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.955 r  displayingPattern_reg_i_62/CO[3]
                         net (fo=39, routed)          1.014    36.969    displayingPattern_reg_i_62_n_0
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.124    37.093 r  displayingPattern_i_526/O
                         net (fo=1, routed)           0.000    37.093    displayingPattern_i_526_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.643 r  displayingPattern_reg_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.643    displayingPattern_reg_i_468_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  displayingPattern_reg_i_399/CO[3]
                         net (fo=1, routed)           0.000    37.757    displayingPattern_reg_i_399_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.871 r  displayingPattern_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    37.871    displayingPattern_reg_i_311_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.985 r  displayingPattern_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000    37.985    displayingPattern_reg_i_203_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.099 r  displayingPattern_reg_i_115/CO[3]
                         net (fo=1, routed)           0.000    38.099    displayingPattern_reg_i_115_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.370 r  displayingPattern_reg_i_63/CO[0]
                         net (fo=41, routed)          0.904    39.274    displayingPattern_reg_i_63_n_3
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.373    39.647 r  displayingPattern_i_530/O
                         net (fo=1, routed)           0.000    39.647    displayingPattern_i_530_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.197 r  displayingPattern_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    40.197    displayingPattern_reg_i_473_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  displayingPattern_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    40.311    displayingPattern_reg_i_404_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  displayingPattern_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.425    displayingPattern_reg_i_316_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  displayingPattern_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    40.539    displayingPattern_reg_i_208_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.653 r  displayingPattern_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    40.653    displayingPattern_reg_i_116_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.810 r  displayingPattern_reg_i_64/CO[1]
                         net (fo=42, routed)          0.795    41.605    displayingPattern_reg_i_64_n_2
    SLICE_X33Y89         LUT2 (Prop_lut2_I1_O)        0.329    41.934 r  displayingPattern_i_533/O
                         net (fo=1, routed)           0.000    41.934    displayingPattern_i_533_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.484 r  displayingPattern_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    42.484    displayingPattern_reg_i_478_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.598 r  displayingPattern_reg_i_409/CO[3]
                         net (fo=1, routed)           0.000    42.598    displayingPattern_reg_i_409_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.712 r  displayingPattern_reg_i_321/CO[3]
                         net (fo=1, routed)           0.000    42.712    displayingPattern_reg_i_321_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.826 r  displayingPattern_reg_i_213/CO[3]
                         net (fo=1, routed)           0.000    42.826    displayingPattern_reg_i_213_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.940 r  displayingPattern_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    42.940    displayingPattern_reg_i_118_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.168 r  displayingPattern_reg_i_65/CO[2]
                         net (fo=45, routed)          0.860    44.028    displayingPattern_reg_i_65_n_1
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.313    44.341 r  displayingPattern_i_537/O
                         net (fo=1, routed)           0.000    44.341    displayingPattern_i_537_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.874 r  displayingPattern_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    44.874    displayingPattern_reg_i_483_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.991 r  displayingPattern_reg_i_414/CO[3]
                         net (fo=1, routed)           0.000    44.991    displayingPattern_reg_i_414_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.108 r  displayingPattern_reg_i_336/CO[3]
                         net (fo=1, routed)           0.000    45.108    displayingPattern_reg_i_336_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.225 r  displayingPattern_reg_i_246/CO[3]
                         net (fo=1, routed)           0.000    45.225    displayingPattern_reg_i_246_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.342 r  displayingPattern_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    45.342    displayingPattern_reg_i_159_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.459 r  displayingPattern_reg_i_93/CO[3]
                         net (fo=47, routed)          1.369    46.828    displayingPattern_reg_i_93_n_0
    SLICE_X34Y83         LUT2 (Prop_lut2_I1_O)        0.124    46.952 r  displayingPattern_i_576/O
                         net (fo=1, routed)           0.000    46.952    displayingPattern_i_576_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.485 r  displayingPattern_reg_i_538/CO[3]
                         net (fo=1, routed)           0.000    47.485    displayingPattern_reg_i_538_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.602 r  displayingPattern_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    47.602    displayingPattern_reg_i_488_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.719 r  displayingPattern_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    47.719    displayingPattern_reg_i_419_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.836 r  displayingPattern_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    47.836    displayingPattern_reg_i_341_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.953 r  displayingPattern_reg_i_251/CO[3]
                         net (fo=1, routed)           0.000    47.953    displayingPattern_reg_i_251_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.070 r  displayingPattern_reg_i_163/CO[3]
                         net (fo=1, routed)           0.000    48.070    displayingPattern_reg_i_163_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.324 r  displayingPattern_reg_i_94/CO[0]
                         net (fo=49, routed)          1.032    49.356    displayingPattern_reg_i_94_n_3
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.367    49.723 r  displayingPattern_i_580/O
                         net (fo=1, routed)           0.000    49.723    displayingPattern_i_580_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.273 r  displayingPattern_reg_i_543/CO[3]
                         net (fo=1, routed)           0.000    50.273    displayingPattern_reg_i_543_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.387 r  displayingPattern_reg_i_493/CO[3]
                         net (fo=1, routed)           0.000    50.387    displayingPattern_reg_i_493_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.501 r  displayingPattern_reg_i_424/CO[3]
                         net (fo=1, routed)           0.000    50.501    displayingPattern_reg_i_424_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.615 r  displayingPattern_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    50.615    displayingPattern_reg_i_346_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.729 r  displayingPattern_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000    50.729    displayingPattern_reg_i_256_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.843 r  displayingPattern_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    50.843    displayingPattern_reg_i_164_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.000 r  displayingPattern_reg_i_95/CO[1]
                         net (fo=51, routed)          0.934    51.933    displayingPattern_reg_i_95_n_2
    SLICE_X36Y84         LUT2 (Prop_lut2_I1_O)        0.329    52.262 r  displayingPattern_i_584/O
                         net (fo=1, routed)           0.000    52.262    displayingPattern_i_584_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.812 r  displayingPattern_reg_i_548/CO[3]
                         net (fo=1, routed)           0.000    52.812    displayingPattern_reg_i_548_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.926 r  displayingPattern_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    52.926    displayingPattern_reg_i_498_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.040 r  displayingPattern_reg_i_429/CO[3]
                         net (fo=1, routed)           0.000    53.040    displayingPattern_reg_i_429_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.154 r  displayingPattern_reg_i_351/CO[3]
                         net (fo=1, routed)           0.000    53.154    displayingPattern_reg_i_351_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.268 r  displayingPattern_reg_i_261/CO[3]
                         net (fo=1, routed)           0.000    53.268    displayingPattern_reg_i_261_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.382 r  displayingPattern_reg_i_166/CO[3]
                         net (fo=1, routed)           0.000    53.382    displayingPattern_reg_i_166_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.610 r  displayingPattern_reg_i_96/CO[2]
                         net (fo=53, routed)          0.824    54.435    displayingPattern_reg_i_96_n_1
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.313    54.748 r  displayingPattern_i_588/O
                         net (fo=1, routed)           0.000    54.748    displayingPattern_i_588_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.298 r  displayingPattern_reg_i_553/CO[3]
                         net (fo=1, routed)           0.000    55.298    displayingPattern_reg_i_553_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.412 r  displayingPattern_reg_i_503/CO[3]
                         net (fo=1, routed)           0.000    55.412    displayingPattern_reg_i_503_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.526 r  displayingPattern_reg_i_434/CO[3]
                         net (fo=1, routed)           0.000    55.526    displayingPattern_reg_i_434_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.640 r  displayingPattern_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    55.640    displayingPattern_reg_i_356_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.754 r  displayingPattern_reg_i_266/CO[3]
                         net (fo=1, routed)           0.000    55.754    displayingPattern_reg_i_266_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.868 r  displayingPattern_reg_i_169/CO[3]
                         net (fo=1, routed)           0.000    55.868    displayingPattern_reg_i_169_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.982 r  displayingPattern_reg_i_97/CO[3]
                         net (fo=55, routed)          1.229    57.211    displayingPattern_reg_i_97_n_0
    SLICE_X39Y83         LUT2 (Prop_lut2_I1_O)        0.124    57.335 r  displayingPattern_i_607/O
                         net (fo=1, routed)           0.000    57.335    displayingPattern_i_607_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.885 r  displayingPattern_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    57.885    displayingPattern_reg_i_589_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.999 r  displayingPattern_reg_i_558/CO[3]
                         net (fo=1, routed)           0.000    57.999    displayingPattern_reg_i_558_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.113 r  displayingPattern_reg_i_508/CO[3]
                         net (fo=1, routed)           0.000    58.113    displayingPattern_reg_i_508_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.227 r  displayingPattern_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    58.227    displayingPattern_reg_i_439_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.341 r  displayingPattern_reg_i_361/CO[3]
                         net (fo=1, routed)           0.000    58.341    displayingPattern_reg_i_361_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.455 r  displayingPattern_reg_i_271/CO[3]
                         net (fo=1, routed)           0.000    58.455    displayingPattern_reg_i_271_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.569 r  displayingPattern_reg_i_173/CO[3]
                         net (fo=1, routed)           0.000    58.569    displayingPattern_reg_i_173_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.840 r  displayingPattern_reg_i_98/CO[0]
                         net (fo=57, routed)          0.969    59.808    displayingPattern_reg_i_98_n_3
    SLICE_X38Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    60.652 r  displayingPattern_reg_i_594/CO[3]
                         net (fo=1, routed)           0.000    60.652    displayingPattern_reg_i_594_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.769 r  displayingPattern_reg_i_563/CO[3]
                         net (fo=1, routed)           0.000    60.769    displayingPattern_reg_i_563_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.886 r  displayingPattern_reg_i_513/CO[3]
                         net (fo=1, routed)           0.000    60.886    displayingPattern_reg_i_513_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.003 r  displayingPattern_reg_i_444/CO[3]
                         net (fo=1, routed)           0.000    61.003    displayingPattern_reg_i_444_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.120 r  displayingPattern_reg_i_366/CO[3]
                         net (fo=1, routed)           0.000    61.120    displayingPattern_reg_i_366_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.237 r  displayingPattern_reg_i_276/CO[3]
                         net (fo=1, routed)           0.000    61.237    displayingPattern_reg_i_276_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.354 r  displayingPattern_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    61.354    displayingPattern_reg_i_174_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.511 r  displayingPattern_reg_i_99/CO[1]
                         net (fo=59, routed)          0.930    62.442    displayingPattern_reg_i_99_n_2
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.332    62.774 r  displayingPattern_i_616/O
                         net (fo=1, routed)           0.000    62.774    displayingPattern_i_616_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.306 r  displayingPattern_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    63.306    displayingPattern_reg_i_599_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.420 r  displayingPattern_reg_i_568/CO[3]
                         net (fo=1, routed)           0.000    63.420    displayingPattern_reg_i_568_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.534 r  displayingPattern_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    63.534    displayingPattern_reg_i_518_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.648 r  displayingPattern_reg_i_449/CO[3]
                         net (fo=1, routed)           0.000    63.648    displayingPattern_reg_i_449_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.762 r  displayingPattern_reg_i_371/CO[3]
                         net (fo=1, routed)           0.000    63.762    displayingPattern_reg_i_371_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.876 r  displayingPattern_reg_i_281/CO[3]
                         net (fo=1, routed)           0.000    63.876    displayingPattern_reg_i_281_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.990 r  displayingPattern_reg_i_176/CO[3]
                         net (fo=1, routed)           0.000    63.990    displayingPattern_reg_i_176_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.261 r  displayingPattern_reg_i_100/CO[0]
                         net (fo=2, routed)           0.541    64.802    displayingPattern_reg_i_100_n_3
    SLICE_X35Y92         LUT4 (Prop_lut4_I3_O)        0.373    65.175 r  displayingPattern_i_57/O
                         net (fo=1, routed)           0.000    65.175    displayingPattern_i_57_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.707 r  displayingPattern_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.707    displayingPattern_reg_i_23_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  displayingPattern_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.821    displayingPattern_reg_i_11_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.935 r  displayingPattern_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.935    displayingPattern_reg_i_4_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.049 f  displayingPattern_reg_i_3/CO[3]
                         net (fo=6, routed)           0.904    66.953    counter2
    SLICE_X35Y98         LUT6 (Prop_lut6_I4_O)        0.124    67.077 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.149    67.226    counter[31]_i_8_n_0
    SLICE_X35Y98         LUT5 (Prop_lut5_I1_O)        0.124    67.350 r  counter[31]_i_2/O
                         net (fo=35, routed)          0.440    67.790    counter[31]_i_2_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I4_O)        0.124    67.914 r  timer[30]_i_1/O
                         net (fo=30, routed)          0.843    68.757    timer[30]_i_1_n_0
    SLICE_X32Y95         FDRE                                         r  timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         1.435    14.776    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y95         FDRE                                         r  timer_reg[10]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.429    14.570    timer_reg[10]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -68.757    
  -------------------------------------------------------------------
                         slack                                -54.187    

Slack (VIOLATED) :        -54.187ns  (required time - arrival time)
  Source:                 multiplyer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        63.685ns  (logic 37.570ns (58.993%)  route 26.115ns (41.007%))
  Logic Levels:           162  (CARRY4=135 LUT1=1 LUT2=21 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         1.551     5.072    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y91         FDRE                                         r  multiplyer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  multiplyer_reg[2]/Q
                         net (fo=57, routed)          0.683     6.211    multiplyer[2]
    SLICE_X29Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.335 r  displayingPattern_i_43/O
                         net (fo=1, routed)           0.000     6.335    displayingPattern_i_43_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.733 r  displayingPattern_reg_i_20/CO[3]
                         net (fo=9, routed)           0.962     7.695    displayingPattern_reg_i_20_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.275 r  displayingPattern_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.275    displayingPattern_reg_i_45_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.432 r  displayingPattern_reg_i_21/CO[1]
                         net (fo=10, routed)          0.549     8.981    displayingPattern_reg_i_21_n_2
    SLICE_X29Y92         LUT2 (Prop_lut2_I1_O)        0.329     9.310 r  displayingPattern_i_92/O
                         net (fo=1, routed)           0.000     9.310    displayingPattern_i_92_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.860 r  displayingPattern_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.860    displayingPattern_reg_i_47_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.088 r  displayingPattern_reg_i_22/CO[2]
                         net (fo=12, routed)          0.503    10.590    displayingPattern_reg_i_22_n_1
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.313    10.903 r  displayingPattern_i_123/O
                         net (fo=1, routed)           0.000    10.903    displayingPattern_i_123_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  displayingPattern_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.453    displayingPattern_reg_i_66_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  displayingPattern_reg_i_32/CO[3]
                         net (fo=14, routed)          0.886    12.453    displayingPattern_reg_i_32_n_0
    SLICE_X30Y92         LUT2 (Prop_lut2_I1_O)        0.124    12.577 r  displayingPattern_i_220/O
                         net (fo=1, routed)           0.000    12.577    displayingPattern_i_220_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.110 r  displayingPattern_reg_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.110    displayingPattern_reg_i_124_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.227 r  displayingPattern_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    13.227    displayingPattern_reg_i_70_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.481 r  displayingPattern_reg_i_33/CO[0]
                         net (fo=16, routed)          0.765    14.247    displayingPattern_reg_i_33_n_3
    SLICE_X30Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    15.085 r  displayingPattern_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.085    displayingPattern_reg_i_129_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  displayingPattern_reg_i_71/CO[3]
                         net (fo=1, routed)           0.000    15.202    displayingPattern_reg_i_71_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.359 r  displayingPattern_reg_i_34/CO[1]
                         net (fo=18, routed)          0.667    16.026    displayingPattern_reg_i_34_n_2
    SLICE_X29Y88         LUT2 (Prop_lut2_I1_O)        0.332    16.358 r  displayingPattern_i_226/O
                         net (fo=1, routed)           0.000    16.358    displayingPattern_i_226_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.908 r  displayingPattern_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    16.908    displayingPattern_reg_i_134_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.022 r  displayingPattern_reg_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.022    displayingPattern_reg_i_73_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.250 r  displayingPattern_reg_i_35/CO[2]
                         net (fo=21, routed)          0.684    17.934    displayingPattern_reg_i_35_n_1
    SLICE_X28Y87         LUT2 (Prop_lut2_I1_O)        0.313    18.247 r  displayingPattern_i_230/O
                         net (fo=1, routed)           0.000    18.247    displayingPattern_i_230_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.797 r  displayingPattern_reg_i_139/CO[3]
                         net (fo=1, routed)           0.000    18.797    displayingPattern_reg_i_139_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.911 r  displayingPattern_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    18.911    displayingPattern_reg_i_76_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.025 r  displayingPattern_reg_i_36/CO[3]
                         net (fo=22, routed)          1.120    20.144    displayingPattern_reg_i_36_n_0
    SLICE_X29Y83         LUT2 (Prop_lut2_I1_O)        0.124    20.268 r  displayingPattern_i_328/O
                         net (fo=1, routed)           0.000    20.268    displayingPattern_i_328_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.818 r  displayingPattern_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    20.818    displayingPattern_reg_i_231_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.932 r  displayingPattern_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.932    displayingPattern_reg_i_144_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.046 r  displayingPattern_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.046    displayingPattern_reg_i_80_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.317 r  displayingPattern_reg_i_37/CO[0]
                         net (fo=25, routed)          0.903    22.220    displayingPattern_reg_i_37_n_3
    SLICE_X32Y82         LUT2 (Prop_lut2_I1_O)        0.373    22.593 r  displayingPattern_i_332/O
                         net (fo=1, routed)           0.000    22.593    displayingPattern_i_332_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.143 r  displayingPattern_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000    23.143    displayingPattern_reg_i_236_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.257 r  displayingPattern_reg_i_149/CO[3]
                         net (fo=1, routed)           0.000    23.257    displayingPattern_reg_i_149_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.371 r  displayingPattern_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000    23.371    displayingPattern_reg_i_81_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.528 r  displayingPattern_reg_i_38/CO[1]
                         net (fo=26, routed)          0.754    24.282    displayingPattern_reg_i_38_n_2
    SLICE_X32Y78         LUT2 (Prop_lut2_I1_O)        0.329    24.611 r  displayingPattern_i_335/O
                         net (fo=1, routed)           0.000    24.611    displayingPattern_i_335_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.161 r  displayingPattern_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000    25.161    displayingPattern_reg_i_241_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.275 r  displayingPattern_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    25.275    displayingPattern_reg_i_154_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.389 r  displayingPattern_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000    25.389    displayingPattern_reg_i_83_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.617 r  displayingPattern_reg_i_39/CO[2]
                         net (fo=28, routed)          0.720    26.337    displayingPattern_reg_i_39_n_1
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.313    26.650 r  displayingPattern_i_378/O
                         net (fo=1, routed)           0.000    26.650    displayingPattern_i_378_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.200 r  displayingPattern_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    27.200    displayingPattern_reg_i_286_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.314 r  displayingPattern_reg_i_178/CO[3]
                         net (fo=1, routed)           0.000    27.314    displayingPattern_reg_i_178_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.428 r  displayingPattern_reg_i_101/CO[3]
                         net (fo=1, routed)           0.000    27.428    displayingPattern_reg_i_101_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.542 r  displayingPattern_reg_i_58/CO[3]
                         net (fo=30, routed)          1.052    28.594    displayingPattern_reg_i_58_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.189 r  displayingPattern_reg_i_379/CO[3]
                         net (fo=1, routed)           0.000    29.189    displayingPattern_reg_i_379_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.306 r  displayingPattern_reg_i_291/CO[3]
                         net (fo=1, routed)           0.000    29.306    displayingPattern_reg_i_291_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.423 r  displayingPattern_reg_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.423    displayingPattern_reg_i_183_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.540 r  displayingPattern_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    29.540    displayingPattern_reg_i_105_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.794 r  displayingPattern_reg_i_59/CO[0]
                         net (fo=32, routed)          0.738    30.532    displayingPattern_reg_i_59_n_3
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.367    30.899 r  displayingPattern_i_457/O
                         net (fo=1, routed)           0.000    30.899    displayingPattern_i_457_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.300 r  displayingPattern_reg_i_384/CO[3]
                         net (fo=1, routed)           0.000    31.300    displayingPattern_reg_i_384_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.414 r  displayingPattern_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    31.414    displayingPattern_reg_i_296_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.528 r  displayingPattern_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    31.528    displayingPattern_reg_i_188_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.642 r  displayingPattern_reg_i_106/CO[3]
                         net (fo=1, routed)           0.000    31.642    displayingPattern_reg_i_106_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.799 r  displayingPattern_reg_i_60/CO[1]
                         net (fo=35, routed)          0.839    32.638    displayingPattern_reg_i_60_n_2
    SLICE_X33Y81         LUT2 (Prop_lut2_I1_O)        0.329    32.967 r  displayingPattern_i_463/O
                         net (fo=1, routed)           0.000    32.967    displayingPattern_i_463_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.517 r  displayingPattern_reg_i_389/CO[3]
                         net (fo=1, routed)           0.000    33.517    displayingPattern_reg_i_389_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.631 r  displayingPattern_reg_i_301/CO[3]
                         net (fo=1, routed)           0.000    33.631    displayingPattern_reg_i_301_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.745 r  displayingPattern_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000    33.745    displayingPattern_reg_i_193_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.859 r  displayingPattern_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    33.859    displayingPattern_reg_i_108_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.087 r  displayingPattern_reg_i_61/CO[2]
                         net (fo=37, routed)          0.555    34.641    displayingPattern_reg_i_61_n_1
    SLICE_X30Y84         LUT2 (Prop_lut2_I1_O)        0.313    34.954 r  displayingPattern_i_467/O
                         net (fo=1, routed)           0.000    34.954    displayingPattern_i_467_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.487 r  displayingPattern_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000    35.487    displayingPattern_reg_i_394_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.604 r  displayingPattern_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    35.604    displayingPattern_reg_i_306_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.721 r  displayingPattern_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000    35.721    displayingPattern_reg_i_198_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.838 r  displayingPattern_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000    35.838    displayingPattern_reg_i_111_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.955 r  displayingPattern_reg_i_62/CO[3]
                         net (fo=39, routed)          1.014    36.969    displayingPattern_reg_i_62_n_0
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.124    37.093 r  displayingPattern_i_526/O
                         net (fo=1, routed)           0.000    37.093    displayingPattern_i_526_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.643 r  displayingPattern_reg_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.643    displayingPattern_reg_i_468_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  displayingPattern_reg_i_399/CO[3]
                         net (fo=1, routed)           0.000    37.757    displayingPattern_reg_i_399_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.871 r  displayingPattern_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    37.871    displayingPattern_reg_i_311_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.985 r  displayingPattern_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000    37.985    displayingPattern_reg_i_203_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.099 r  displayingPattern_reg_i_115/CO[3]
                         net (fo=1, routed)           0.000    38.099    displayingPattern_reg_i_115_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.370 r  displayingPattern_reg_i_63/CO[0]
                         net (fo=41, routed)          0.904    39.274    displayingPattern_reg_i_63_n_3
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.373    39.647 r  displayingPattern_i_530/O
                         net (fo=1, routed)           0.000    39.647    displayingPattern_i_530_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.197 r  displayingPattern_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    40.197    displayingPattern_reg_i_473_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  displayingPattern_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    40.311    displayingPattern_reg_i_404_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  displayingPattern_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.425    displayingPattern_reg_i_316_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  displayingPattern_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    40.539    displayingPattern_reg_i_208_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.653 r  displayingPattern_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    40.653    displayingPattern_reg_i_116_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.810 r  displayingPattern_reg_i_64/CO[1]
                         net (fo=42, routed)          0.795    41.605    displayingPattern_reg_i_64_n_2
    SLICE_X33Y89         LUT2 (Prop_lut2_I1_O)        0.329    41.934 r  displayingPattern_i_533/O
                         net (fo=1, routed)           0.000    41.934    displayingPattern_i_533_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.484 r  displayingPattern_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    42.484    displayingPattern_reg_i_478_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.598 r  displayingPattern_reg_i_409/CO[3]
                         net (fo=1, routed)           0.000    42.598    displayingPattern_reg_i_409_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.712 r  displayingPattern_reg_i_321/CO[3]
                         net (fo=1, routed)           0.000    42.712    displayingPattern_reg_i_321_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.826 r  displayingPattern_reg_i_213/CO[3]
                         net (fo=1, routed)           0.000    42.826    displayingPattern_reg_i_213_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.940 r  displayingPattern_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    42.940    displayingPattern_reg_i_118_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.168 r  displayingPattern_reg_i_65/CO[2]
                         net (fo=45, routed)          0.860    44.028    displayingPattern_reg_i_65_n_1
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.313    44.341 r  displayingPattern_i_537/O
                         net (fo=1, routed)           0.000    44.341    displayingPattern_i_537_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.874 r  displayingPattern_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    44.874    displayingPattern_reg_i_483_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.991 r  displayingPattern_reg_i_414/CO[3]
                         net (fo=1, routed)           0.000    44.991    displayingPattern_reg_i_414_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.108 r  displayingPattern_reg_i_336/CO[3]
                         net (fo=1, routed)           0.000    45.108    displayingPattern_reg_i_336_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.225 r  displayingPattern_reg_i_246/CO[3]
                         net (fo=1, routed)           0.000    45.225    displayingPattern_reg_i_246_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.342 r  displayingPattern_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    45.342    displayingPattern_reg_i_159_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.459 r  displayingPattern_reg_i_93/CO[3]
                         net (fo=47, routed)          1.369    46.828    displayingPattern_reg_i_93_n_0
    SLICE_X34Y83         LUT2 (Prop_lut2_I1_O)        0.124    46.952 r  displayingPattern_i_576/O
                         net (fo=1, routed)           0.000    46.952    displayingPattern_i_576_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.485 r  displayingPattern_reg_i_538/CO[3]
                         net (fo=1, routed)           0.000    47.485    displayingPattern_reg_i_538_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.602 r  displayingPattern_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    47.602    displayingPattern_reg_i_488_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.719 r  displayingPattern_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    47.719    displayingPattern_reg_i_419_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.836 r  displayingPattern_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    47.836    displayingPattern_reg_i_341_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.953 r  displayingPattern_reg_i_251/CO[3]
                         net (fo=1, routed)           0.000    47.953    displayingPattern_reg_i_251_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.070 r  displayingPattern_reg_i_163/CO[3]
                         net (fo=1, routed)           0.000    48.070    displayingPattern_reg_i_163_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.324 r  displayingPattern_reg_i_94/CO[0]
                         net (fo=49, routed)          1.032    49.356    displayingPattern_reg_i_94_n_3
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.367    49.723 r  displayingPattern_i_580/O
                         net (fo=1, routed)           0.000    49.723    displayingPattern_i_580_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.273 r  displayingPattern_reg_i_543/CO[3]
                         net (fo=1, routed)           0.000    50.273    displayingPattern_reg_i_543_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.387 r  displayingPattern_reg_i_493/CO[3]
                         net (fo=1, routed)           0.000    50.387    displayingPattern_reg_i_493_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.501 r  displayingPattern_reg_i_424/CO[3]
                         net (fo=1, routed)           0.000    50.501    displayingPattern_reg_i_424_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.615 r  displayingPattern_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    50.615    displayingPattern_reg_i_346_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.729 r  displayingPattern_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000    50.729    displayingPattern_reg_i_256_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.843 r  displayingPattern_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    50.843    displayingPattern_reg_i_164_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.000 r  displayingPattern_reg_i_95/CO[1]
                         net (fo=51, routed)          0.934    51.933    displayingPattern_reg_i_95_n_2
    SLICE_X36Y84         LUT2 (Prop_lut2_I1_O)        0.329    52.262 r  displayingPattern_i_584/O
                         net (fo=1, routed)           0.000    52.262    displayingPattern_i_584_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.812 r  displayingPattern_reg_i_548/CO[3]
                         net (fo=1, routed)           0.000    52.812    displayingPattern_reg_i_548_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.926 r  displayingPattern_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    52.926    displayingPattern_reg_i_498_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.040 r  displayingPattern_reg_i_429/CO[3]
                         net (fo=1, routed)           0.000    53.040    displayingPattern_reg_i_429_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.154 r  displayingPattern_reg_i_351/CO[3]
                         net (fo=1, routed)           0.000    53.154    displayingPattern_reg_i_351_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.268 r  displayingPattern_reg_i_261/CO[3]
                         net (fo=1, routed)           0.000    53.268    displayingPattern_reg_i_261_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.382 r  displayingPattern_reg_i_166/CO[3]
                         net (fo=1, routed)           0.000    53.382    displayingPattern_reg_i_166_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.610 r  displayingPattern_reg_i_96/CO[2]
                         net (fo=53, routed)          0.824    54.435    displayingPattern_reg_i_96_n_1
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.313    54.748 r  displayingPattern_i_588/O
                         net (fo=1, routed)           0.000    54.748    displayingPattern_i_588_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.298 r  displayingPattern_reg_i_553/CO[3]
                         net (fo=1, routed)           0.000    55.298    displayingPattern_reg_i_553_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.412 r  displayingPattern_reg_i_503/CO[3]
                         net (fo=1, routed)           0.000    55.412    displayingPattern_reg_i_503_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.526 r  displayingPattern_reg_i_434/CO[3]
                         net (fo=1, routed)           0.000    55.526    displayingPattern_reg_i_434_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.640 r  displayingPattern_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    55.640    displayingPattern_reg_i_356_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.754 r  displayingPattern_reg_i_266/CO[3]
                         net (fo=1, routed)           0.000    55.754    displayingPattern_reg_i_266_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.868 r  displayingPattern_reg_i_169/CO[3]
                         net (fo=1, routed)           0.000    55.868    displayingPattern_reg_i_169_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.982 r  displayingPattern_reg_i_97/CO[3]
                         net (fo=55, routed)          1.229    57.211    displayingPattern_reg_i_97_n_0
    SLICE_X39Y83         LUT2 (Prop_lut2_I1_O)        0.124    57.335 r  displayingPattern_i_607/O
                         net (fo=1, routed)           0.000    57.335    displayingPattern_i_607_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.885 r  displayingPattern_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    57.885    displayingPattern_reg_i_589_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.999 r  displayingPattern_reg_i_558/CO[3]
                         net (fo=1, routed)           0.000    57.999    displayingPattern_reg_i_558_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.113 r  displayingPattern_reg_i_508/CO[3]
                         net (fo=1, routed)           0.000    58.113    displayingPattern_reg_i_508_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.227 r  displayingPattern_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    58.227    displayingPattern_reg_i_439_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.341 r  displayingPattern_reg_i_361/CO[3]
                         net (fo=1, routed)           0.000    58.341    displayingPattern_reg_i_361_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.455 r  displayingPattern_reg_i_271/CO[3]
                         net (fo=1, routed)           0.000    58.455    displayingPattern_reg_i_271_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.569 r  displayingPattern_reg_i_173/CO[3]
                         net (fo=1, routed)           0.000    58.569    displayingPattern_reg_i_173_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.840 r  displayingPattern_reg_i_98/CO[0]
                         net (fo=57, routed)          0.969    59.808    displayingPattern_reg_i_98_n_3
    SLICE_X38Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    60.652 r  displayingPattern_reg_i_594/CO[3]
                         net (fo=1, routed)           0.000    60.652    displayingPattern_reg_i_594_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.769 r  displayingPattern_reg_i_563/CO[3]
                         net (fo=1, routed)           0.000    60.769    displayingPattern_reg_i_563_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.886 r  displayingPattern_reg_i_513/CO[3]
                         net (fo=1, routed)           0.000    60.886    displayingPattern_reg_i_513_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.003 r  displayingPattern_reg_i_444/CO[3]
                         net (fo=1, routed)           0.000    61.003    displayingPattern_reg_i_444_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.120 r  displayingPattern_reg_i_366/CO[3]
                         net (fo=1, routed)           0.000    61.120    displayingPattern_reg_i_366_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.237 r  displayingPattern_reg_i_276/CO[3]
                         net (fo=1, routed)           0.000    61.237    displayingPattern_reg_i_276_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.354 r  displayingPattern_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    61.354    displayingPattern_reg_i_174_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.511 r  displayingPattern_reg_i_99/CO[1]
                         net (fo=59, routed)          0.930    62.442    displayingPattern_reg_i_99_n_2
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.332    62.774 r  displayingPattern_i_616/O
                         net (fo=1, routed)           0.000    62.774    displayingPattern_i_616_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.306 r  displayingPattern_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    63.306    displayingPattern_reg_i_599_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.420 r  displayingPattern_reg_i_568/CO[3]
                         net (fo=1, routed)           0.000    63.420    displayingPattern_reg_i_568_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.534 r  displayingPattern_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    63.534    displayingPattern_reg_i_518_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.648 r  displayingPattern_reg_i_449/CO[3]
                         net (fo=1, routed)           0.000    63.648    displayingPattern_reg_i_449_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.762 r  displayingPattern_reg_i_371/CO[3]
                         net (fo=1, routed)           0.000    63.762    displayingPattern_reg_i_371_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.876 r  displayingPattern_reg_i_281/CO[3]
                         net (fo=1, routed)           0.000    63.876    displayingPattern_reg_i_281_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.990 r  displayingPattern_reg_i_176/CO[3]
                         net (fo=1, routed)           0.000    63.990    displayingPattern_reg_i_176_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.261 r  displayingPattern_reg_i_100/CO[0]
                         net (fo=2, routed)           0.541    64.802    displayingPattern_reg_i_100_n_3
    SLICE_X35Y92         LUT4 (Prop_lut4_I3_O)        0.373    65.175 r  displayingPattern_i_57/O
                         net (fo=1, routed)           0.000    65.175    displayingPattern_i_57_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.707 r  displayingPattern_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.707    displayingPattern_reg_i_23_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  displayingPattern_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.821    displayingPattern_reg_i_11_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.935 r  displayingPattern_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.935    displayingPattern_reg_i_4_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.049 f  displayingPattern_reg_i_3/CO[3]
                         net (fo=6, routed)           0.904    66.953    counter2
    SLICE_X35Y98         LUT6 (Prop_lut6_I4_O)        0.124    67.077 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.149    67.226    counter[31]_i_8_n_0
    SLICE_X35Y98         LUT5 (Prop_lut5_I1_O)        0.124    67.350 r  counter[31]_i_2/O
                         net (fo=35, routed)          0.440    67.790    counter[31]_i_2_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I4_O)        0.124    67.914 r  timer[30]_i_1/O
                         net (fo=30, routed)          0.843    68.757    timer[30]_i_1_n_0
    SLICE_X32Y95         FDRE                                         r  timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         1.435    14.776    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y95         FDRE                                         r  timer_reg[11]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.429    14.570    timer_reg[11]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -68.757    
  -------------------------------------------------------------------
                         slack                                -54.187    

Slack (VIOLATED) :        -54.187ns  (required time - arrival time)
  Source:                 multiplyer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        63.685ns  (logic 37.570ns (58.993%)  route 26.115ns (41.007%))
  Logic Levels:           162  (CARRY4=135 LUT1=1 LUT2=21 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         1.551     5.072    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y91         FDRE                                         r  multiplyer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  multiplyer_reg[2]/Q
                         net (fo=57, routed)          0.683     6.211    multiplyer[2]
    SLICE_X29Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.335 r  displayingPattern_i_43/O
                         net (fo=1, routed)           0.000     6.335    displayingPattern_i_43_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.733 r  displayingPattern_reg_i_20/CO[3]
                         net (fo=9, routed)           0.962     7.695    displayingPattern_reg_i_20_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.275 r  displayingPattern_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.275    displayingPattern_reg_i_45_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.432 r  displayingPattern_reg_i_21/CO[1]
                         net (fo=10, routed)          0.549     8.981    displayingPattern_reg_i_21_n_2
    SLICE_X29Y92         LUT2 (Prop_lut2_I1_O)        0.329     9.310 r  displayingPattern_i_92/O
                         net (fo=1, routed)           0.000     9.310    displayingPattern_i_92_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.860 r  displayingPattern_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.860    displayingPattern_reg_i_47_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.088 r  displayingPattern_reg_i_22/CO[2]
                         net (fo=12, routed)          0.503    10.590    displayingPattern_reg_i_22_n_1
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.313    10.903 r  displayingPattern_i_123/O
                         net (fo=1, routed)           0.000    10.903    displayingPattern_i_123_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  displayingPattern_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.453    displayingPattern_reg_i_66_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  displayingPattern_reg_i_32/CO[3]
                         net (fo=14, routed)          0.886    12.453    displayingPattern_reg_i_32_n_0
    SLICE_X30Y92         LUT2 (Prop_lut2_I1_O)        0.124    12.577 r  displayingPattern_i_220/O
                         net (fo=1, routed)           0.000    12.577    displayingPattern_i_220_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.110 r  displayingPattern_reg_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.110    displayingPattern_reg_i_124_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.227 r  displayingPattern_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    13.227    displayingPattern_reg_i_70_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.481 r  displayingPattern_reg_i_33/CO[0]
                         net (fo=16, routed)          0.765    14.247    displayingPattern_reg_i_33_n_3
    SLICE_X30Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    15.085 r  displayingPattern_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.085    displayingPattern_reg_i_129_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  displayingPattern_reg_i_71/CO[3]
                         net (fo=1, routed)           0.000    15.202    displayingPattern_reg_i_71_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.359 r  displayingPattern_reg_i_34/CO[1]
                         net (fo=18, routed)          0.667    16.026    displayingPattern_reg_i_34_n_2
    SLICE_X29Y88         LUT2 (Prop_lut2_I1_O)        0.332    16.358 r  displayingPattern_i_226/O
                         net (fo=1, routed)           0.000    16.358    displayingPattern_i_226_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.908 r  displayingPattern_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    16.908    displayingPattern_reg_i_134_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.022 r  displayingPattern_reg_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.022    displayingPattern_reg_i_73_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.250 r  displayingPattern_reg_i_35/CO[2]
                         net (fo=21, routed)          0.684    17.934    displayingPattern_reg_i_35_n_1
    SLICE_X28Y87         LUT2 (Prop_lut2_I1_O)        0.313    18.247 r  displayingPattern_i_230/O
                         net (fo=1, routed)           0.000    18.247    displayingPattern_i_230_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.797 r  displayingPattern_reg_i_139/CO[3]
                         net (fo=1, routed)           0.000    18.797    displayingPattern_reg_i_139_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.911 r  displayingPattern_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    18.911    displayingPattern_reg_i_76_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.025 r  displayingPattern_reg_i_36/CO[3]
                         net (fo=22, routed)          1.120    20.144    displayingPattern_reg_i_36_n_0
    SLICE_X29Y83         LUT2 (Prop_lut2_I1_O)        0.124    20.268 r  displayingPattern_i_328/O
                         net (fo=1, routed)           0.000    20.268    displayingPattern_i_328_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.818 r  displayingPattern_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    20.818    displayingPattern_reg_i_231_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.932 r  displayingPattern_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.932    displayingPattern_reg_i_144_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.046 r  displayingPattern_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.046    displayingPattern_reg_i_80_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.317 r  displayingPattern_reg_i_37/CO[0]
                         net (fo=25, routed)          0.903    22.220    displayingPattern_reg_i_37_n_3
    SLICE_X32Y82         LUT2 (Prop_lut2_I1_O)        0.373    22.593 r  displayingPattern_i_332/O
                         net (fo=1, routed)           0.000    22.593    displayingPattern_i_332_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.143 r  displayingPattern_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000    23.143    displayingPattern_reg_i_236_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.257 r  displayingPattern_reg_i_149/CO[3]
                         net (fo=1, routed)           0.000    23.257    displayingPattern_reg_i_149_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.371 r  displayingPattern_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000    23.371    displayingPattern_reg_i_81_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.528 r  displayingPattern_reg_i_38/CO[1]
                         net (fo=26, routed)          0.754    24.282    displayingPattern_reg_i_38_n_2
    SLICE_X32Y78         LUT2 (Prop_lut2_I1_O)        0.329    24.611 r  displayingPattern_i_335/O
                         net (fo=1, routed)           0.000    24.611    displayingPattern_i_335_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.161 r  displayingPattern_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000    25.161    displayingPattern_reg_i_241_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.275 r  displayingPattern_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    25.275    displayingPattern_reg_i_154_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.389 r  displayingPattern_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000    25.389    displayingPattern_reg_i_83_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.617 r  displayingPattern_reg_i_39/CO[2]
                         net (fo=28, routed)          0.720    26.337    displayingPattern_reg_i_39_n_1
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.313    26.650 r  displayingPattern_i_378/O
                         net (fo=1, routed)           0.000    26.650    displayingPattern_i_378_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.200 r  displayingPattern_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    27.200    displayingPattern_reg_i_286_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.314 r  displayingPattern_reg_i_178/CO[3]
                         net (fo=1, routed)           0.000    27.314    displayingPattern_reg_i_178_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.428 r  displayingPattern_reg_i_101/CO[3]
                         net (fo=1, routed)           0.000    27.428    displayingPattern_reg_i_101_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.542 r  displayingPattern_reg_i_58/CO[3]
                         net (fo=30, routed)          1.052    28.594    displayingPattern_reg_i_58_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.189 r  displayingPattern_reg_i_379/CO[3]
                         net (fo=1, routed)           0.000    29.189    displayingPattern_reg_i_379_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.306 r  displayingPattern_reg_i_291/CO[3]
                         net (fo=1, routed)           0.000    29.306    displayingPattern_reg_i_291_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.423 r  displayingPattern_reg_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.423    displayingPattern_reg_i_183_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.540 r  displayingPattern_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    29.540    displayingPattern_reg_i_105_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.794 r  displayingPattern_reg_i_59/CO[0]
                         net (fo=32, routed)          0.738    30.532    displayingPattern_reg_i_59_n_3
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.367    30.899 r  displayingPattern_i_457/O
                         net (fo=1, routed)           0.000    30.899    displayingPattern_i_457_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.300 r  displayingPattern_reg_i_384/CO[3]
                         net (fo=1, routed)           0.000    31.300    displayingPattern_reg_i_384_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.414 r  displayingPattern_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    31.414    displayingPattern_reg_i_296_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.528 r  displayingPattern_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    31.528    displayingPattern_reg_i_188_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.642 r  displayingPattern_reg_i_106/CO[3]
                         net (fo=1, routed)           0.000    31.642    displayingPattern_reg_i_106_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.799 r  displayingPattern_reg_i_60/CO[1]
                         net (fo=35, routed)          0.839    32.638    displayingPattern_reg_i_60_n_2
    SLICE_X33Y81         LUT2 (Prop_lut2_I1_O)        0.329    32.967 r  displayingPattern_i_463/O
                         net (fo=1, routed)           0.000    32.967    displayingPattern_i_463_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.517 r  displayingPattern_reg_i_389/CO[3]
                         net (fo=1, routed)           0.000    33.517    displayingPattern_reg_i_389_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.631 r  displayingPattern_reg_i_301/CO[3]
                         net (fo=1, routed)           0.000    33.631    displayingPattern_reg_i_301_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.745 r  displayingPattern_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000    33.745    displayingPattern_reg_i_193_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.859 r  displayingPattern_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    33.859    displayingPattern_reg_i_108_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.087 r  displayingPattern_reg_i_61/CO[2]
                         net (fo=37, routed)          0.555    34.641    displayingPattern_reg_i_61_n_1
    SLICE_X30Y84         LUT2 (Prop_lut2_I1_O)        0.313    34.954 r  displayingPattern_i_467/O
                         net (fo=1, routed)           0.000    34.954    displayingPattern_i_467_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.487 r  displayingPattern_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000    35.487    displayingPattern_reg_i_394_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.604 r  displayingPattern_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    35.604    displayingPattern_reg_i_306_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.721 r  displayingPattern_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000    35.721    displayingPattern_reg_i_198_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.838 r  displayingPattern_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000    35.838    displayingPattern_reg_i_111_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.955 r  displayingPattern_reg_i_62/CO[3]
                         net (fo=39, routed)          1.014    36.969    displayingPattern_reg_i_62_n_0
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.124    37.093 r  displayingPattern_i_526/O
                         net (fo=1, routed)           0.000    37.093    displayingPattern_i_526_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.643 r  displayingPattern_reg_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.643    displayingPattern_reg_i_468_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  displayingPattern_reg_i_399/CO[3]
                         net (fo=1, routed)           0.000    37.757    displayingPattern_reg_i_399_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.871 r  displayingPattern_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    37.871    displayingPattern_reg_i_311_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.985 r  displayingPattern_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000    37.985    displayingPattern_reg_i_203_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.099 r  displayingPattern_reg_i_115/CO[3]
                         net (fo=1, routed)           0.000    38.099    displayingPattern_reg_i_115_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.370 r  displayingPattern_reg_i_63/CO[0]
                         net (fo=41, routed)          0.904    39.274    displayingPattern_reg_i_63_n_3
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.373    39.647 r  displayingPattern_i_530/O
                         net (fo=1, routed)           0.000    39.647    displayingPattern_i_530_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.197 r  displayingPattern_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    40.197    displayingPattern_reg_i_473_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  displayingPattern_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    40.311    displayingPattern_reg_i_404_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  displayingPattern_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.425    displayingPattern_reg_i_316_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  displayingPattern_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    40.539    displayingPattern_reg_i_208_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.653 r  displayingPattern_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    40.653    displayingPattern_reg_i_116_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.810 r  displayingPattern_reg_i_64/CO[1]
                         net (fo=42, routed)          0.795    41.605    displayingPattern_reg_i_64_n_2
    SLICE_X33Y89         LUT2 (Prop_lut2_I1_O)        0.329    41.934 r  displayingPattern_i_533/O
                         net (fo=1, routed)           0.000    41.934    displayingPattern_i_533_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.484 r  displayingPattern_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    42.484    displayingPattern_reg_i_478_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.598 r  displayingPattern_reg_i_409/CO[3]
                         net (fo=1, routed)           0.000    42.598    displayingPattern_reg_i_409_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.712 r  displayingPattern_reg_i_321/CO[3]
                         net (fo=1, routed)           0.000    42.712    displayingPattern_reg_i_321_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.826 r  displayingPattern_reg_i_213/CO[3]
                         net (fo=1, routed)           0.000    42.826    displayingPattern_reg_i_213_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.940 r  displayingPattern_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    42.940    displayingPattern_reg_i_118_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.168 r  displayingPattern_reg_i_65/CO[2]
                         net (fo=45, routed)          0.860    44.028    displayingPattern_reg_i_65_n_1
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.313    44.341 r  displayingPattern_i_537/O
                         net (fo=1, routed)           0.000    44.341    displayingPattern_i_537_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.874 r  displayingPattern_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    44.874    displayingPattern_reg_i_483_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.991 r  displayingPattern_reg_i_414/CO[3]
                         net (fo=1, routed)           0.000    44.991    displayingPattern_reg_i_414_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.108 r  displayingPattern_reg_i_336/CO[3]
                         net (fo=1, routed)           0.000    45.108    displayingPattern_reg_i_336_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.225 r  displayingPattern_reg_i_246/CO[3]
                         net (fo=1, routed)           0.000    45.225    displayingPattern_reg_i_246_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.342 r  displayingPattern_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    45.342    displayingPattern_reg_i_159_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.459 r  displayingPattern_reg_i_93/CO[3]
                         net (fo=47, routed)          1.369    46.828    displayingPattern_reg_i_93_n_0
    SLICE_X34Y83         LUT2 (Prop_lut2_I1_O)        0.124    46.952 r  displayingPattern_i_576/O
                         net (fo=1, routed)           0.000    46.952    displayingPattern_i_576_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.485 r  displayingPattern_reg_i_538/CO[3]
                         net (fo=1, routed)           0.000    47.485    displayingPattern_reg_i_538_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.602 r  displayingPattern_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    47.602    displayingPattern_reg_i_488_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.719 r  displayingPattern_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    47.719    displayingPattern_reg_i_419_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.836 r  displayingPattern_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    47.836    displayingPattern_reg_i_341_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.953 r  displayingPattern_reg_i_251/CO[3]
                         net (fo=1, routed)           0.000    47.953    displayingPattern_reg_i_251_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.070 r  displayingPattern_reg_i_163/CO[3]
                         net (fo=1, routed)           0.000    48.070    displayingPattern_reg_i_163_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.324 r  displayingPattern_reg_i_94/CO[0]
                         net (fo=49, routed)          1.032    49.356    displayingPattern_reg_i_94_n_3
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.367    49.723 r  displayingPattern_i_580/O
                         net (fo=1, routed)           0.000    49.723    displayingPattern_i_580_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.273 r  displayingPattern_reg_i_543/CO[3]
                         net (fo=1, routed)           0.000    50.273    displayingPattern_reg_i_543_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.387 r  displayingPattern_reg_i_493/CO[3]
                         net (fo=1, routed)           0.000    50.387    displayingPattern_reg_i_493_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.501 r  displayingPattern_reg_i_424/CO[3]
                         net (fo=1, routed)           0.000    50.501    displayingPattern_reg_i_424_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.615 r  displayingPattern_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    50.615    displayingPattern_reg_i_346_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.729 r  displayingPattern_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000    50.729    displayingPattern_reg_i_256_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.843 r  displayingPattern_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    50.843    displayingPattern_reg_i_164_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.000 r  displayingPattern_reg_i_95/CO[1]
                         net (fo=51, routed)          0.934    51.933    displayingPattern_reg_i_95_n_2
    SLICE_X36Y84         LUT2 (Prop_lut2_I1_O)        0.329    52.262 r  displayingPattern_i_584/O
                         net (fo=1, routed)           0.000    52.262    displayingPattern_i_584_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.812 r  displayingPattern_reg_i_548/CO[3]
                         net (fo=1, routed)           0.000    52.812    displayingPattern_reg_i_548_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.926 r  displayingPattern_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    52.926    displayingPattern_reg_i_498_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.040 r  displayingPattern_reg_i_429/CO[3]
                         net (fo=1, routed)           0.000    53.040    displayingPattern_reg_i_429_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.154 r  displayingPattern_reg_i_351/CO[3]
                         net (fo=1, routed)           0.000    53.154    displayingPattern_reg_i_351_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.268 r  displayingPattern_reg_i_261/CO[3]
                         net (fo=1, routed)           0.000    53.268    displayingPattern_reg_i_261_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.382 r  displayingPattern_reg_i_166/CO[3]
                         net (fo=1, routed)           0.000    53.382    displayingPattern_reg_i_166_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.610 r  displayingPattern_reg_i_96/CO[2]
                         net (fo=53, routed)          0.824    54.435    displayingPattern_reg_i_96_n_1
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.313    54.748 r  displayingPattern_i_588/O
                         net (fo=1, routed)           0.000    54.748    displayingPattern_i_588_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.298 r  displayingPattern_reg_i_553/CO[3]
                         net (fo=1, routed)           0.000    55.298    displayingPattern_reg_i_553_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.412 r  displayingPattern_reg_i_503/CO[3]
                         net (fo=1, routed)           0.000    55.412    displayingPattern_reg_i_503_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.526 r  displayingPattern_reg_i_434/CO[3]
                         net (fo=1, routed)           0.000    55.526    displayingPattern_reg_i_434_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.640 r  displayingPattern_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    55.640    displayingPattern_reg_i_356_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.754 r  displayingPattern_reg_i_266/CO[3]
                         net (fo=1, routed)           0.000    55.754    displayingPattern_reg_i_266_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.868 r  displayingPattern_reg_i_169/CO[3]
                         net (fo=1, routed)           0.000    55.868    displayingPattern_reg_i_169_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.982 r  displayingPattern_reg_i_97/CO[3]
                         net (fo=55, routed)          1.229    57.211    displayingPattern_reg_i_97_n_0
    SLICE_X39Y83         LUT2 (Prop_lut2_I1_O)        0.124    57.335 r  displayingPattern_i_607/O
                         net (fo=1, routed)           0.000    57.335    displayingPattern_i_607_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.885 r  displayingPattern_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    57.885    displayingPattern_reg_i_589_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.999 r  displayingPattern_reg_i_558/CO[3]
                         net (fo=1, routed)           0.000    57.999    displayingPattern_reg_i_558_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.113 r  displayingPattern_reg_i_508/CO[3]
                         net (fo=1, routed)           0.000    58.113    displayingPattern_reg_i_508_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.227 r  displayingPattern_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    58.227    displayingPattern_reg_i_439_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.341 r  displayingPattern_reg_i_361/CO[3]
                         net (fo=1, routed)           0.000    58.341    displayingPattern_reg_i_361_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.455 r  displayingPattern_reg_i_271/CO[3]
                         net (fo=1, routed)           0.000    58.455    displayingPattern_reg_i_271_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.569 r  displayingPattern_reg_i_173/CO[3]
                         net (fo=1, routed)           0.000    58.569    displayingPattern_reg_i_173_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.840 r  displayingPattern_reg_i_98/CO[0]
                         net (fo=57, routed)          0.969    59.808    displayingPattern_reg_i_98_n_3
    SLICE_X38Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    60.652 r  displayingPattern_reg_i_594/CO[3]
                         net (fo=1, routed)           0.000    60.652    displayingPattern_reg_i_594_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.769 r  displayingPattern_reg_i_563/CO[3]
                         net (fo=1, routed)           0.000    60.769    displayingPattern_reg_i_563_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.886 r  displayingPattern_reg_i_513/CO[3]
                         net (fo=1, routed)           0.000    60.886    displayingPattern_reg_i_513_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.003 r  displayingPattern_reg_i_444/CO[3]
                         net (fo=1, routed)           0.000    61.003    displayingPattern_reg_i_444_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.120 r  displayingPattern_reg_i_366/CO[3]
                         net (fo=1, routed)           0.000    61.120    displayingPattern_reg_i_366_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.237 r  displayingPattern_reg_i_276/CO[3]
                         net (fo=1, routed)           0.000    61.237    displayingPattern_reg_i_276_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.354 r  displayingPattern_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    61.354    displayingPattern_reg_i_174_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.511 r  displayingPattern_reg_i_99/CO[1]
                         net (fo=59, routed)          0.930    62.442    displayingPattern_reg_i_99_n_2
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.332    62.774 r  displayingPattern_i_616/O
                         net (fo=1, routed)           0.000    62.774    displayingPattern_i_616_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.306 r  displayingPattern_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    63.306    displayingPattern_reg_i_599_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.420 r  displayingPattern_reg_i_568/CO[3]
                         net (fo=1, routed)           0.000    63.420    displayingPattern_reg_i_568_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.534 r  displayingPattern_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    63.534    displayingPattern_reg_i_518_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.648 r  displayingPattern_reg_i_449/CO[3]
                         net (fo=1, routed)           0.000    63.648    displayingPattern_reg_i_449_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.762 r  displayingPattern_reg_i_371/CO[3]
                         net (fo=1, routed)           0.000    63.762    displayingPattern_reg_i_371_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.876 r  displayingPattern_reg_i_281/CO[3]
                         net (fo=1, routed)           0.000    63.876    displayingPattern_reg_i_281_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.990 r  displayingPattern_reg_i_176/CO[3]
                         net (fo=1, routed)           0.000    63.990    displayingPattern_reg_i_176_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.261 r  displayingPattern_reg_i_100/CO[0]
                         net (fo=2, routed)           0.541    64.802    displayingPattern_reg_i_100_n_3
    SLICE_X35Y92         LUT4 (Prop_lut4_I3_O)        0.373    65.175 r  displayingPattern_i_57/O
                         net (fo=1, routed)           0.000    65.175    displayingPattern_i_57_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.707 r  displayingPattern_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.707    displayingPattern_reg_i_23_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  displayingPattern_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.821    displayingPattern_reg_i_11_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.935 r  displayingPattern_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.935    displayingPattern_reg_i_4_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.049 f  displayingPattern_reg_i_3/CO[3]
                         net (fo=6, routed)           0.904    66.953    counter2
    SLICE_X35Y98         LUT6 (Prop_lut6_I4_O)        0.124    67.077 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.149    67.226    counter[31]_i_8_n_0
    SLICE_X35Y98         LUT5 (Prop_lut5_I1_O)        0.124    67.350 r  counter[31]_i_2/O
                         net (fo=35, routed)          0.440    67.790    counter[31]_i_2_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I4_O)        0.124    67.914 r  timer[30]_i_1/O
                         net (fo=30, routed)          0.843    68.757    timer[30]_i_1_n_0
    SLICE_X32Y95         FDRE                                         r  timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         1.435    14.776    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y95         FDRE                                         r  timer_reg[12]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.429    14.570    timer_reg[12]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -68.757    
  -------------------------------------------------------------------
                         slack                                -54.187    

Slack (VIOLATED) :        -54.187ns  (required time - arrival time)
  Source:                 multiplyer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        63.685ns  (logic 37.570ns (58.993%)  route 26.115ns (41.007%))
  Logic Levels:           162  (CARRY4=135 LUT1=1 LUT2=21 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         1.551     5.072    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y91         FDRE                                         r  multiplyer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  multiplyer_reg[2]/Q
                         net (fo=57, routed)          0.683     6.211    multiplyer[2]
    SLICE_X29Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.335 r  displayingPattern_i_43/O
                         net (fo=1, routed)           0.000     6.335    displayingPattern_i_43_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.733 r  displayingPattern_reg_i_20/CO[3]
                         net (fo=9, routed)           0.962     7.695    displayingPattern_reg_i_20_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.275 r  displayingPattern_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.275    displayingPattern_reg_i_45_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.432 r  displayingPattern_reg_i_21/CO[1]
                         net (fo=10, routed)          0.549     8.981    displayingPattern_reg_i_21_n_2
    SLICE_X29Y92         LUT2 (Prop_lut2_I1_O)        0.329     9.310 r  displayingPattern_i_92/O
                         net (fo=1, routed)           0.000     9.310    displayingPattern_i_92_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.860 r  displayingPattern_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.860    displayingPattern_reg_i_47_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.088 r  displayingPattern_reg_i_22/CO[2]
                         net (fo=12, routed)          0.503    10.590    displayingPattern_reg_i_22_n_1
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.313    10.903 r  displayingPattern_i_123/O
                         net (fo=1, routed)           0.000    10.903    displayingPattern_i_123_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  displayingPattern_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.453    displayingPattern_reg_i_66_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  displayingPattern_reg_i_32/CO[3]
                         net (fo=14, routed)          0.886    12.453    displayingPattern_reg_i_32_n_0
    SLICE_X30Y92         LUT2 (Prop_lut2_I1_O)        0.124    12.577 r  displayingPattern_i_220/O
                         net (fo=1, routed)           0.000    12.577    displayingPattern_i_220_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.110 r  displayingPattern_reg_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.110    displayingPattern_reg_i_124_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.227 r  displayingPattern_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    13.227    displayingPattern_reg_i_70_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.481 r  displayingPattern_reg_i_33/CO[0]
                         net (fo=16, routed)          0.765    14.247    displayingPattern_reg_i_33_n_3
    SLICE_X30Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    15.085 r  displayingPattern_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.085    displayingPattern_reg_i_129_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.202 r  displayingPattern_reg_i_71/CO[3]
                         net (fo=1, routed)           0.000    15.202    displayingPattern_reg_i_71_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.359 r  displayingPattern_reg_i_34/CO[1]
                         net (fo=18, routed)          0.667    16.026    displayingPattern_reg_i_34_n_2
    SLICE_X29Y88         LUT2 (Prop_lut2_I1_O)        0.332    16.358 r  displayingPattern_i_226/O
                         net (fo=1, routed)           0.000    16.358    displayingPattern_i_226_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.908 r  displayingPattern_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    16.908    displayingPattern_reg_i_134_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.022 r  displayingPattern_reg_i_73/CO[3]
                         net (fo=1, routed)           0.000    17.022    displayingPattern_reg_i_73_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.250 r  displayingPattern_reg_i_35/CO[2]
                         net (fo=21, routed)          0.684    17.934    displayingPattern_reg_i_35_n_1
    SLICE_X28Y87         LUT2 (Prop_lut2_I1_O)        0.313    18.247 r  displayingPattern_i_230/O
                         net (fo=1, routed)           0.000    18.247    displayingPattern_i_230_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.797 r  displayingPattern_reg_i_139/CO[3]
                         net (fo=1, routed)           0.000    18.797    displayingPattern_reg_i_139_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.911 r  displayingPattern_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    18.911    displayingPattern_reg_i_76_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.025 r  displayingPattern_reg_i_36/CO[3]
                         net (fo=22, routed)          1.120    20.144    displayingPattern_reg_i_36_n_0
    SLICE_X29Y83         LUT2 (Prop_lut2_I1_O)        0.124    20.268 r  displayingPattern_i_328/O
                         net (fo=1, routed)           0.000    20.268    displayingPattern_i_328_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.818 r  displayingPattern_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    20.818    displayingPattern_reg_i_231_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.932 r  displayingPattern_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.932    displayingPattern_reg_i_144_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.046 r  displayingPattern_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.046    displayingPattern_reg_i_80_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.317 r  displayingPattern_reg_i_37/CO[0]
                         net (fo=25, routed)          0.903    22.220    displayingPattern_reg_i_37_n_3
    SLICE_X32Y82         LUT2 (Prop_lut2_I1_O)        0.373    22.593 r  displayingPattern_i_332/O
                         net (fo=1, routed)           0.000    22.593    displayingPattern_i_332_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.143 r  displayingPattern_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000    23.143    displayingPattern_reg_i_236_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.257 r  displayingPattern_reg_i_149/CO[3]
                         net (fo=1, routed)           0.000    23.257    displayingPattern_reg_i_149_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.371 r  displayingPattern_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000    23.371    displayingPattern_reg_i_81_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.528 r  displayingPattern_reg_i_38/CO[1]
                         net (fo=26, routed)          0.754    24.282    displayingPattern_reg_i_38_n_2
    SLICE_X32Y78         LUT2 (Prop_lut2_I1_O)        0.329    24.611 r  displayingPattern_i_335/O
                         net (fo=1, routed)           0.000    24.611    displayingPattern_i_335_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.161 r  displayingPattern_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000    25.161    displayingPattern_reg_i_241_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.275 r  displayingPattern_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    25.275    displayingPattern_reg_i_154_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.389 r  displayingPattern_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000    25.389    displayingPattern_reg_i_83_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.617 r  displayingPattern_reg_i_39/CO[2]
                         net (fo=28, routed)          0.720    26.337    displayingPattern_reg_i_39_n_1
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.313    26.650 r  displayingPattern_i_378/O
                         net (fo=1, routed)           0.000    26.650    displayingPattern_i_378_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.200 r  displayingPattern_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    27.200    displayingPattern_reg_i_286_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.314 r  displayingPattern_reg_i_178/CO[3]
                         net (fo=1, routed)           0.000    27.314    displayingPattern_reg_i_178_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.428 r  displayingPattern_reg_i_101/CO[3]
                         net (fo=1, routed)           0.000    27.428    displayingPattern_reg_i_101_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.542 r  displayingPattern_reg_i_58/CO[3]
                         net (fo=30, routed)          1.052    28.594    displayingPattern_reg_i_58_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.189 r  displayingPattern_reg_i_379/CO[3]
                         net (fo=1, routed)           0.000    29.189    displayingPattern_reg_i_379_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.306 r  displayingPattern_reg_i_291/CO[3]
                         net (fo=1, routed)           0.000    29.306    displayingPattern_reg_i_291_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.423 r  displayingPattern_reg_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.423    displayingPattern_reg_i_183_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.540 r  displayingPattern_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    29.540    displayingPattern_reg_i_105_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.794 r  displayingPattern_reg_i_59/CO[0]
                         net (fo=32, routed)          0.738    30.532    displayingPattern_reg_i_59_n_3
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.367    30.899 r  displayingPattern_i_457/O
                         net (fo=1, routed)           0.000    30.899    displayingPattern_i_457_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.300 r  displayingPattern_reg_i_384/CO[3]
                         net (fo=1, routed)           0.000    31.300    displayingPattern_reg_i_384_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.414 r  displayingPattern_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    31.414    displayingPattern_reg_i_296_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.528 r  displayingPattern_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    31.528    displayingPattern_reg_i_188_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.642 r  displayingPattern_reg_i_106/CO[3]
                         net (fo=1, routed)           0.000    31.642    displayingPattern_reg_i_106_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.799 r  displayingPattern_reg_i_60/CO[1]
                         net (fo=35, routed)          0.839    32.638    displayingPattern_reg_i_60_n_2
    SLICE_X33Y81         LUT2 (Prop_lut2_I1_O)        0.329    32.967 r  displayingPattern_i_463/O
                         net (fo=1, routed)           0.000    32.967    displayingPattern_i_463_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.517 r  displayingPattern_reg_i_389/CO[3]
                         net (fo=1, routed)           0.000    33.517    displayingPattern_reg_i_389_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.631 r  displayingPattern_reg_i_301/CO[3]
                         net (fo=1, routed)           0.000    33.631    displayingPattern_reg_i_301_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.745 r  displayingPattern_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000    33.745    displayingPattern_reg_i_193_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.859 r  displayingPattern_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    33.859    displayingPattern_reg_i_108_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.087 r  displayingPattern_reg_i_61/CO[2]
                         net (fo=37, routed)          0.555    34.641    displayingPattern_reg_i_61_n_1
    SLICE_X30Y84         LUT2 (Prop_lut2_I1_O)        0.313    34.954 r  displayingPattern_i_467/O
                         net (fo=1, routed)           0.000    34.954    displayingPattern_i_467_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.487 r  displayingPattern_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000    35.487    displayingPattern_reg_i_394_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.604 r  displayingPattern_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    35.604    displayingPattern_reg_i_306_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.721 r  displayingPattern_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000    35.721    displayingPattern_reg_i_198_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.838 r  displayingPattern_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000    35.838    displayingPattern_reg_i_111_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.955 r  displayingPattern_reg_i_62/CO[3]
                         net (fo=39, routed)          1.014    36.969    displayingPattern_reg_i_62_n_0
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.124    37.093 r  displayingPattern_i_526/O
                         net (fo=1, routed)           0.000    37.093    displayingPattern_i_526_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.643 r  displayingPattern_reg_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.643    displayingPattern_reg_i_468_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  displayingPattern_reg_i_399/CO[3]
                         net (fo=1, routed)           0.000    37.757    displayingPattern_reg_i_399_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.871 r  displayingPattern_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    37.871    displayingPattern_reg_i_311_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.985 r  displayingPattern_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000    37.985    displayingPattern_reg_i_203_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.099 r  displayingPattern_reg_i_115/CO[3]
                         net (fo=1, routed)           0.000    38.099    displayingPattern_reg_i_115_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.370 r  displayingPattern_reg_i_63/CO[0]
                         net (fo=41, routed)          0.904    39.274    displayingPattern_reg_i_63_n_3
    SLICE_X32Y87         LUT2 (Prop_lut2_I1_O)        0.373    39.647 r  displayingPattern_i_530/O
                         net (fo=1, routed)           0.000    39.647    displayingPattern_i_530_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.197 r  displayingPattern_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    40.197    displayingPattern_reg_i_473_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  displayingPattern_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    40.311    displayingPattern_reg_i_404_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  displayingPattern_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    40.425    displayingPattern_reg_i_316_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  displayingPattern_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    40.539    displayingPattern_reg_i_208_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.653 r  displayingPattern_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    40.653    displayingPattern_reg_i_116_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.810 r  displayingPattern_reg_i_64/CO[1]
                         net (fo=42, routed)          0.795    41.605    displayingPattern_reg_i_64_n_2
    SLICE_X33Y89         LUT2 (Prop_lut2_I1_O)        0.329    41.934 r  displayingPattern_i_533/O
                         net (fo=1, routed)           0.000    41.934    displayingPattern_i_533_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.484 r  displayingPattern_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    42.484    displayingPattern_reg_i_478_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.598 r  displayingPattern_reg_i_409/CO[3]
                         net (fo=1, routed)           0.000    42.598    displayingPattern_reg_i_409_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.712 r  displayingPattern_reg_i_321/CO[3]
                         net (fo=1, routed)           0.000    42.712    displayingPattern_reg_i_321_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.826 r  displayingPattern_reg_i_213/CO[3]
                         net (fo=1, routed)           0.000    42.826    displayingPattern_reg_i_213_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.940 r  displayingPattern_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    42.940    displayingPattern_reg_i_118_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.168 r  displayingPattern_reg_i_65/CO[2]
                         net (fo=45, routed)          0.860    44.028    displayingPattern_reg_i_65_n_1
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.313    44.341 r  displayingPattern_i_537/O
                         net (fo=1, routed)           0.000    44.341    displayingPattern_i_537_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.874 r  displayingPattern_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    44.874    displayingPattern_reg_i_483_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.991 r  displayingPattern_reg_i_414/CO[3]
                         net (fo=1, routed)           0.000    44.991    displayingPattern_reg_i_414_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.108 r  displayingPattern_reg_i_336/CO[3]
                         net (fo=1, routed)           0.000    45.108    displayingPattern_reg_i_336_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.225 r  displayingPattern_reg_i_246/CO[3]
                         net (fo=1, routed)           0.000    45.225    displayingPattern_reg_i_246_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.342 r  displayingPattern_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    45.342    displayingPattern_reg_i_159_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.459 r  displayingPattern_reg_i_93/CO[3]
                         net (fo=47, routed)          1.369    46.828    displayingPattern_reg_i_93_n_0
    SLICE_X34Y83         LUT2 (Prop_lut2_I1_O)        0.124    46.952 r  displayingPattern_i_576/O
                         net (fo=1, routed)           0.000    46.952    displayingPattern_i_576_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.485 r  displayingPattern_reg_i_538/CO[3]
                         net (fo=1, routed)           0.000    47.485    displayingPattern_reg_i_538_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.602 r  displayingPattern_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    47.602    displayingPattern_reg_i_488_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.719 r  displayingPattern_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    47.719    displayingPattern_reg_i_419_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.836 r  displayingPattern_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    47.836    displayingPattern_reg_i_341_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.953 r  displayingPattern_reg_i_251/CO[3]
                         net (fo=1, routed)           0.000    47.953    displayingPattern_reg_i_251_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.070 r  displayingPattern_reg_i_163/CO[3]
                         net (fo=1, routed)           0.000    48.070    displayingPattern_reg_i_163_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.324 r  displayingPattern_reg_i_94/CO[0]
                         net (fo=49, routed)          1.032    49.356    displayingPattern_reg_i_94_n_3
    SLICE_X35Y84         LUT2 (Prop_lut2_I1_O)        0.367    49.723 r  displayingPattern_i_580/O
                         net (fo=1, routed)           0.000    49.723    displayingPattern_i_580_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.273 r  displayingPattern_reg_i_543/CO[3]
                         net (fo=1, routed)           0.000    50.273    displayingPattern_reg_i_543_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.387 r  displayingPattern_reg_i_493/CO[3]
                         net (fo=1, routed)           0.000    50.387    displayingPattern_reg_i_493_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.501 r  displayingPattern_reg_i_424/CO[3]
                         net (fo=1, routed)           0.000    50.501    displayingPattern_reg_i_424_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.615 r  displayingPattern_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    50.615    displayingPattern_reg_i_346_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.729 r  displayingPattern_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000    50.729    displayingPattern_reg_i_256_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.843 r  displayingPattern_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    50.843    displayingPattern_reg_i_164_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.000 r  displayingPattern_reg_i_95/CO[1]
                         net (fo=51, routed)          0.934    51.933    displayingPattern_reg_i_95_n_2
    SLICE_X36Y84         LUT2 (Prop_lut2_I1_O)        0.329    52.262 r  displayingPattern_i_584/O
                         net (fo=1, routed)           0.000    52.262    displayingPattern_i_584_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.812 r  displayingPattern_reg_i_548/CO[3]
                         net (fo=1, routed)           0.000    52.812    displayingPattern_reg_i_548_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.926 r  displayingPattern_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    52.926    displayingPattern_reg_i_498_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.040 r  displayingPattern_reg_i_429/CO[3]
                         net (fo=1, routed)           0.000    53.040    displayingPattern_reg_i_429_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.154 r  displayingPattern_reg_i_351/CO[3]
                         net (fo=1, routed)           0.000    53.154    displayingPattern_reg_i_351_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.268 r  displayingPattern_reg_i_261/CO[3]
                         net (fo=1, routed)           0.000    53.268    displayingPattern_reg_i_261_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.382 r  displayingPattern_reg_i_166/CO[3]
                         net (fo=1, routed)           0.000    53.382    displayingPattern_reg_i_166_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.610 r  displayingPattern_reg_i_96/CO[2]
                         net (fo=53, routed)          0.824    54.435    displayingPattern_reg_i_96_n_1
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.313    54.748 r  displayingPattern_i_588/O
                         net (fo=1, routed)           0.000    54.748    displayingPattern_i_588_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.298 r  displayingPattern_reg_i_553/CO[3]
                         net (fo=1, routed)           0.000    55.298    displayingPattern_reg_i_553_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.412 r  displayingPattern_reg_i_503/CO[3]
                         net (fo=1, routed)           0.000    55.412    displayingPattern_reg_i_503_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.526 r  displayingPattern_reg_i_434/CO[3]
                         net (fo=1, routed)           0.000    55.526    displayingPattern_reg_i_434_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.640 r  displayingPattern_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    55.640    displayingPattern_reg_i_356_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.754 r  displayingPattern_reg_i_266/CO[3]
                         net (fo=1, routed)           0.000    55.754    displayingPattern_reg_i_266_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.868 r  displayingPattern_reg_i_169/CO[3]
                         net (fo=1, routed)           0.000    55.868    displayingPattern_reg_i_169_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.982 r  displayingPattern_reg_i_97/CO[3]
                         net (fo=55, routed)          1.229    57.211    displayingPattern_reg_i_97_n_0
    SLICE_X39Y83         LUT2 (Prop_lut2_I1_O)        0.124    57.335 r  displayingPattern_i_607/O
                         net (fo=1, routed)           0.000    57.335    displayingPattern_i_607_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.885 r  displayingPattern_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    57.885    displayingPattern_reg_i_589_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.999 r  displayingPattern_reg_i_558/CO[3]
                         net (fo=1, routed)           0.000    57.999    displayingPattern_reg_i_558_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.113 r  displayingPattern_reg_i_508/CO[3]
                         net (fo=1, routed)           0.000    58.113    displayingPattern_reg_i_508_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.227 r  displayingPattern_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    58.227    displayingPattern_reg_i_439_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.341 r  displayingPattern_reg_i_361/CO[3]
                         net (fo=1, routed)           0.000    58.341    displayingPattern_reg_i_361_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.455 r  displayingPattern_reg_i_271/CO[3]
                         net (fo=1, routed)           0.000    58.455    displayingPattern_reg_i_271_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.569 r  displayingPattern_reg_i_173/CO[3]
                         net (fo=1, routed)           0.000    58.569    displayingPattern_reg_i_173_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.840 r  displayingPattern_reg_i_98/CO[0]
                         net (fo=57, routed)          0.969    59.808    displayingPattern_reg_i_98_n_3
    SLICE_X38Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    60.652 r  displayingPattern_reg_i_594/CO[3]
                         net (fo=1, routed)           0.000    60.652    displayingPattern_reg_i_594_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.769 r  displayingPattern_reg_i_563/CO[3]
                         net (fo=1, routed)           0.000    60.769    displayingPattern_reg_i_563_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.886 r  displayingPattern_reg_i_513/CO[3]
                         net (fo=1, routed)           0.000    60.886    displayingPattern_reg_i_513_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.003 r  displayingPattern_reg_i_444/CO[3]
                         net (fo=1, routed)           0.000    61.003    displayingPattern_reg_i_444_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.120 r  displayingPattern_reg_i_366/CO[3]
                         net (fo=1, routed)           0.000    61.120    displayingPattern_reg_i_366_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.237 r  displayingPattern_reg_i_276/CO[3]
                         net (fo=1, routed)           0.000    61.237    displayingPattern_reg_i_276_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.354 r  displayingPattern_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    61.354    displayingPattern_reg_i_174_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.511 r  displayingPattern_reg_i_99/CO[1]
                         net (fo=59, routed)          0.930    62.442    displayingPattern_reg_i_99_n_2
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.332    62.774 r  displayingPattern_i_616/O
                         net (fo=1, routed)           0.000    62.774    displayingPattern_i_616_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.306 r  displayingPattern_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    63.306    displayingPattern_reg_i_599_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.420 r  displayingPattern_reg_i_568/CO[3]
                         net (fo=1, routed)           0.000    63.420    displayingPattern_reg_i_568_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.534 r  displayingPattern_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    63.534    displayingPattern_reg_i_518_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.648 r  displayingPattern_reg_i_449/CO[3]
                         net (fo=1, routed)           0.000    63.648    displayingPattern_reg_i_449_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.762 r  displayingPattern_reg_i_371/CO[3]
                         net (fo=1, routed)           0.000    63.762    displayingPattern_reg_i_371_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.876 r  displayingPattern_reg_i_281/CO[3]
                         net (fo=1, routed)           0.000    63.876    displayingPattern_reg_i_281_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.990 r  displayingPattern_reg_i_176/CO[3]
                         net (fo=1, routed)           0.000    63.990    displayingPattern_reg_i_176_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.261 r  displayingPattern_reg_i_100/CO[0]
                         net (fo=2, routed)           0.541    64.802    displayingPattern_reg_i_100_n_3
    SLICE_X35Y92         LUT4 (Prop_lut4_I3_O)        0.373    65.175 r  displayingPattern_i_57/O
                         net (fo=1, routed)           0.000    65.175    displayingPattern_i_57_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.707 r  displayingPattern_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.707    displayingPattern_reg_i_23_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  displayingPattern_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.821    displayingPattern_reg_i_11_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.935 r  displayingPattern_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.935    displayingPattern_reg_i_4_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.049 f  displayingPattern_reg_i_3/CO[3]
                         net (fo=6, routed)           0.904    66.953    counter2
    SLICE_X35Y98         LUT6 (Prop_lut6_I4_O)        0.124    67.077 f  counter[31]_i_8/O
                         net (fo=1, routed)           0.149    67.226    counter[31]_i_8_n_0
    SLICE_X35Y98         LUT5 (Prop_lut5_I1_O)        0.124    67.350 r  counter[31]_i_2/O
                         net (fo=35, routed)          0.440    67.790    counter[31]_i_2_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I4_O)        0.124    67.914 r  timer[30]_i_1/O
                         net (fo=30, routed)          0.843    68.757    timer[30]_i_1_n_0
    SLICE_X32Y95         FDRE                                         r  timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         1.435    14.776    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y95         FDRE                                         r  timer_reg[9]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.429    14.570    timer_reg[9]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -68.757    
  -------------------------------------------------------------------
                         slack                                -54.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.394ns (72.898%)  route 0.146ns (27.102%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  timer_reg[23]/Q
                         net (fo=17, routed)          0.146     1.732    timer_reg_n_0_[23]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.892 r  timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.892    timer_reg[24]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.931 r  timer_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    timer_reg[28]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.986 r  timer_reg[30]_i_3/O[0]
                         net (fo=1, routed)           0.000     1.986    timer_reg[30]_i_3_n_7
    SLICE_X32Y100        FDRE                                         r  timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         0.917     2.045    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y100        FDRE                                         r  timer_reg[29]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    timer_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 level_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.407ns (68.939%)  route 0.183ns (31.061%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         0.565     1.448    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  level_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  level_reg[21]/Q
                         net (fo=11, routed)          0.183     1.795    level[21]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     1.985 r  level_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    level_reg[24]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.039 r  level_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.039    level_reg[28]_i_1_n_7
    SLICE_X12Y100        FDRE                                         r  level_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         0.921     2.049    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  level_reg[25]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     1.934    level_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 level_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.420ns (69.608%)  route 0.183ns (30.392%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         0.565     1.448    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  level_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  level_reg[21]/Q
                         net (fo=11, routed)          0.183     1.795    level[21]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     1.985 r  level_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    level_reg[24]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.052 r  level_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.052    level_reg[28]_i_1_n_5
    SLICE_X12Y100        FDRE                                         r  level_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         0.921     2.049    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  level_reg[27]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     1.934    level_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.430ns (74.590%)  route 0.146ns (25.410%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  timer_reg[23]/Q
                         net (fo=17, routed)          0.146     1.732    timer_reg_n_0_[23]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.892 r  timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.892    timer_reg[24]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.931 r  timer_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    timer_reg[28]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.022 r  timer_reg[30]_i_3/O[1]
                         net (fo=1, routed)           0.000     2.022    timer_reg[30]_i_3_n_6
    SLICE_X32Y100        FDRE                                         r  timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         0.917     2.045    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y100        FDRE                                         r  timer_reg[30]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    timer_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 level_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.443ns (70.724%)  route 0.183ns (29.276%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         0.565     1.448    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  level_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  level_reg[21]/Q
                         net (fo=11, routed)          0.183     1.795    level[21]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     1.985 r  level_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    level_reg[24]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.075 r  level_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.075    level_reg[28]_i_1_n_6
    SLICE_X12Y100        FDRE                                         r  level_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         0.921     2.049    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  level_reg[26]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     1.934    level_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 level_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.445ns (70.817%)  route 0.183ns (29.183%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         0.565     1.448    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  level_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  level_reg[21]/Q
                         net (fo=11, routed)          0.183     1.795    level[21]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     1.985 r  level_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    level_reg[24]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.077 r  level_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.077    level_reg[28]_i_1_n_4
    SLICE_X12Y100        FDRE                                         r  level_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         0.921     2.049    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  level_reg[28]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     1.934    level_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 level_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.447ns (70.910%)  route 0.183ns (29.090%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         0.565     1.448    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  level_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  level_reg[21]/Q
                         net (fo=11, routed)          0.183     1.795    level[21]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     1.985 r  level_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    level_reg[24]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  level_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.026    level_reg[28]_i_1_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.079 r  level_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     2.079    level_reg[31]_i_3_n_7
    SLICE_X12Y101        FDRE                                         r  level_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         0.921     2.049    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  level_reg[29]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.134     1.934    level_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 level_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.460ns (71.498%)  route 0.183ns (28.502%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         0.565     1.448    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  level_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  level_reg[21]/Q
                         net (fo=11, routed)          0.183     1.795    level[21]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     1.985 r  level_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    level_reg[24]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  level_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.026    level_reg[28]_i_1_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.092 r  level_reg[31]_i_3/O[2]
                         net (fo=2, routed)           0.000     2.092    level_reg[31]_i_3_n_5
    SLICE_X12Y101        FDRE                                         r  level_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         0.921     2.049    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  level_reg[31]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.130     1.930    level_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 level_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.483ns (72.481%)  route 0.183ns (27.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         0.565     1.448    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  level_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  level_reg[21]/Q
                         net (fo=11, routed)          0.183     1.795    level[21]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     1.985 r  level_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.986    level_reg[24]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  level_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.026    level_reg[28]_i_1_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.115 r  level_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     2.115    level_reg[31]_i_3_n_6
    SLICE_X12Y101        FDRE                                         r  level_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         0.921     2.049    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  level_reg[30]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.134     1.934    level_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 randomOutput_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            previousPattern_reg[142][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.238%)  route 0.497ns (72.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y99         FDRE                                         r  randomOutput_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  randomOutput_reg[0]_rep__0/Q
                         net (fo=128, routed)         0.497     2.083    randomOutput_reg[0]_rep__0_n_0
    SLICE_X30Y101        LUT6 (Prop_lut6_I0_O)        0.045     2.128 r  previousPattern[142][0]_i_1/O
                         net (fo=1, routed)           0.000     2.128    previousPattern[142][0]_i_1_n_0
    SLICE_X30Y101        FDRE                                         r  previousPattern_reg[142][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=712, routed)         0.917     2.045    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y101        FDRE                                         r  previousPattern_reg[142][0]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.121     1.917    previousPattern_reg[142][0]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y76   Address_in_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y76   Address_in_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X12Y92   previousPattern_reg[100][1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X15Y90   previousPattern_reg[101][0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X12Y91   previousPattern_reg[101][1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X15Y91   previousPattern_reg[102][0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X15Y90   previousPattern_reg[102][1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X15Y91   previousPattern_reg[103][0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y112  previousPattern_reg[49][0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y104  previousPattern_reg[4][0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y106  previousPattern_reg[4][1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y108  previousPattern_reg[52][0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y108  previousPattern_reg[53][0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y108  previousPattern_reg[54][0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y81   timer2_reg[18]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X43Y80   timer2_reg[19]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X43Y80   timer2_reg[20]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X20Y112  previousPattern_reg[112][0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y76   Address_in_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y76   Address_in_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X12Y92   previousPattern_reg[100][1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X15Y90   previousPattern_reg[101][0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X12Y91   previousPattern_reg[101][1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X15Y91   previousPattern_reg[102][0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X15Y90   previousPattern_reg[102][1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X15Y91   previousPattern_reg[103][0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X11Y92   previousPattern_reg[103][1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y99   previousPattern_reg[104][0]/C



