// Seed: 1642399368
`define pp_0 0
`define pp_1 0
`define pp_2 0
`timescale 1 ps / 1ps
module module_0 ();
  always @(id_0) id_0[1] <= 1;
  logic id_1;
endmodule
