#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-954-g359b2b65)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55873b0cf7f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55873b0bb430 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale -9 -10;
P_0x55873b011d20 .param/str "DATA_INIT_FILE" 0 3 5, "\000";
P_0x55873b011d60 .param/str "INSTR_INIT_FILE" 0 3 4, "test/1-binary/xor/xor_2.hex.txt";
P_0x55873b011da0 .param/l "TIMEOUT_CYCLES" 0 3 6, +C4<00000000000000000000000111110100>;
v0x55873b124720_0 .net "active", 0 0, v0x55873b11c1d0_0;  1 drivers
v0x55873b1247e0_0 .net "address", 31 0, v0x55873b11f320_0;  1 drivers
v0x55873b1248a0_0 .net "byteenable", 3 0, v0x55873b11f400_0;  1 drivers
v0x55873b1249d0_0 .var "clk", 0 0;
v0x55873b124b80_0 .var "clk_enable", 0 0;
v0x55873b124c40_0 .var/i "counter", 31 0;
v0x55873b124d20_0 .net "read", 0 0, v0x55873b11f4c0_0;  1 drivers
v0x55873b124dc0_0 .net "readdata", 31 0, v0x55873b1240b0_0;  1 drivers
v0x55873b124f10_0 .net "register_v0", 31 0, L_0x55873b137bb0;  1 drivers
v0x55873b125060_0 .var "rst", 0 0;
v0x55873b125100_0 .net "waitrequest", 0 0, v0x55873b124400_0;  1 drivers
v0x55873b125230_0 .net "write", 0 0, v0x55873b11f770_0;  1 drivers
v0x55873b125360_0 .net "writedata", 31 0, v0x55873b11f830_0;  1 drivers
E_0x55873afe7480 .event negedge, v0x55873b1141d0_0;
S_0x55873b0bc980 .scope module, "CPU" "mips_cpu_bus" 3 73, 4 1 0, S_0x55873b0bb430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
v0x55873b11ebb0_0 .net "active", 0 0, v0x55873b11c1d0_0;  alias, 1 drivers
v0x55873b121d70_0 .net "address", 31 0, v0x55873b11f320_0;  alias, 1 drivers
v0x55873b121e80_0 .net "byteenable", 3 0, v0x55873b11f400_0;  alias, 1 drivers
v0x55873b121f70_0 .net "clk", 0 0, v0x55873b1249d0_0;  1 drivers
v0x55873b122010_0 .net "clk_enable", 0 0, L_0x55873b1254b0;  1 drivers
v0x55873b122100_0 .net "data_address", 31 0, v0x55873b11cd50_0;  1 drivers
v0x55873b1221f0_0 .net "data_byteenable", 3 0, v0x55873b114370_0;  1 drivers
v0x55873b1222b0_0 .net "data_read", 0 0, v0x55873b114520_0;  1 drivers
v0x55873b122350_0 .net "data_readdata", 31 0, v0x55873b121420_0;  1 drivers
v0x55873b1224a0_0 .net "data_write", 0 0, v0x55873b1145e0_0;  1 drivers
v0x55873b122540_0 .net "data_writedata", 31 0, v0x55873b11d010_0;  1 drivers
v0x55873b122600_0 .net "instr_address", 31 0, v0x55873b11d360_0;  1 drivers
v0x55873b122710_0 .net "instr_read", 0 0, v0x55873b11d420_0;  1 drivers
v0x55873b122800_0 .net "instr_readdata", 31 0, v0x55873b121560_0;  1 drivers
v0x55873b122950_0 .net "read", 0 0, v0x55873b11f4c0_0;  alias, 1 drivers
v0x55873b1229f0_0 .net "readdata", 31 0, v0x55873b1240b0_0;  alias, 1 drivers
v0x55873b122b00_0 .net "register_v0", 31 0, L_0x55873b137bb0;  alias, 1 drivers
v0x55873b122d20_0 .net "reset", 0 0, v0x55873b125060_0;  1 drivers
v0x55873b122dc0_0 .net "stall", 0 0, v0x55873b1217e0_0;  1 drivers
v0x55873b122e60_0 .net "waitrequest", 0 0, v0x55873b124400_0;  alias, 1 drivers
v0x55873b122f50_0 .net "write", 0 0, v0x55873b11f770_0;  alias, 1 drivers
v0x55873b123040_0 .net "writedata", 31 0, v0x55873b11f830_0;  alias, 1 drivers
L_0x55873b1254b0 .reduce/nor v0x55873b1217e0_0;
S_0x55873b0e9af0 .scope module, "cpuInst" "mips_cpu_harvard" 4 51, 5 1 0, S_0x55873b0bc980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "active";
    .port_info 4 /OUTPUT 32 "register_v0";
    .port_info 5 /INPUT 32 "instr_readdata";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /OUTPUT 4 "byte_enable";
    .port_info 8 /OUTPUT 1 "instr_read";
    .port_info 9 /OUTPUT 32 "data_address";
    .port_info 10 /OUTPUT 1 "data_write";
    .port_info 11 /OUTPUT 1 "data_read";
    .port_info 12 /OUTPUT 32 "data_writedata";
    .port_info 13 /INPUT 32 "data_readdata";
v0x55873b11baf0_0 .net "HI_alu2reg", 31 0, v0x55873b0fd8a0_0;  1 drivers
v0x55873b11bbd0_0 .net "HI_reg2alu", 31 0, v0x55873b1191b0_0;  1 drivers
v0x55873b11bce0_0 .net "HI_write_enable", 0 0, v0x55873b1136b0_0;  1 drivers
v0x55873b11bdd0_0 .net "LO_alu2reg", 31 0, v0x55873b0da640_0;  1 drivers
v0x55873b11bec0_0 .net "LO_reg2alu", 31 0, v0x55873b119510_0;  1 drivers
v0x55873b11c020_0 .net "LO_write_enable", 0 0, v0x55873b113750_0;  1 drivers
v0x55873b11c110_0 .var "act", 0 0;
v0x55873b11c1d0_0 .var "active", 0 0;
v0x55873b11c270_0 .net "alu_control", 4 0, v0x55873b113810_0;  1 drivers
v0x55873b11c310_0 .net "alu_input", 31 0, v0x55873b116610_0;  1 drivers
v0x55873b11c420_0 .net "alu_sel", 0 0, v0x55873b1142b0_0;  1 drivers
v0x55873b11c510_0 .net "aluout", 31 0, v0x55873b112020_0;  1 drivers
v0x55873b11c620_0 .net "branch_cond", 2 0, v0x55873b1138b0_0;  1 drivers
v0x55873b11c730_0 .net "branch_is_true", 0 0, v0x55873b112480_0;  1 drivers
v0x55873b11c7d0_0 .net "byte_enable", 3 0, v0x55873b114370_0;  alias, 1 drivers
v0x55873b11c890_0 .net "byte_offset", 1 0, L_0x55873b13bc60;  1 drivers
v0x55873b11c980_0 .net "clk", 0 0, v0x55873b1249d0_0;  alias, 1 drivers
v0x55873b11cb30_0 .net "clk_enable", 0 0, L_0x55873b1254b0;  alias, 1 drivers
v0x55873b11cbf0_0 .var "clken", 0 0;
v0x55873b11cc90_0 .net "curr_pc", 31 0, v0x55873b117ab0_0;  1 drivers
v0x55873b11cd50_0 .var "data_address", 31 0;
v0x55873b11ce30_0 .net "data_read", 0 0, v0x55873b114520_0;  alias, 1 drivers
v0x55873b11ced0_0 .net "data_readdata", 31 0, v0x55873b121420_0;  alias, 1 drivers
v0x55873b11cf70_0 .net "data_write", 0 0, v0x55873b1145e0_0;  alias, 1 drivers
v0x55873b11d010_0 .var "data_writedata", 31 0;
v0x55873b11d0d0_0 .net "extended_data", 31 0, v0x55873b11b630_0;  1 drivers
v0x55873b11d1e0_0 .net "extended_imm", 31 0, L_0x55873b136430;  1 drivers
v0x55873b11d2a0_0 .net "imm", 15 0, L_0x55873b125630;  1 drivers
v0x55873b11d360_0 .var "instr_address", 31 0;
v0x55873b11d420_0 .var "instr_read", 0 0;
v0x55873b11d4e0_0 .net "instr_readdata", 31 0, v0x55873b121560_0;  alias, 1 drivers
v0x55873b11d5f0_0 .net "j_addr", 25 0, L_0x55873b125570;  1 drivers
v0x55873b11d6b0_0 .net "link_pc", 31 0, L_0x55873b135bb0;  1 drivers
v0x55873b11d7a0_0 .net "lwlr_data", 31 0, v0x55873b115b90_0;  1 drivers
v0x55873b11d8b0_0 .net "lwlr_sel", 1 0, v0x55873b114b70_0;  1 drivers
v0x55873b11d970_0 .net "next_pc", 31 0, v0x55873b118a00_0;  1 drivers
v0x55873b11da60_0 .net "pc_sel", 1 0, v0x55873b114c50_0;  1 drivers
v0x55873b11db70_0 .net "rd", 4 0, L_0x55873b125920;  1 drivers
v0x55873b11dc30_0 .net "reg_addr_sel", 1 0, v0x55873b114e10_0;  1 drivers
v0x55873b11dd20_0 .net "reg_data_a", 31 0, v0x55873b11a190_0;  1 drivers
v0x55873b11dde0_0 .net "reg_data_b", 31 0, v0x55873b11a2a0_0;  1 drivers
v0x55873b11dea0_0 .net "reg_data_sel", 1 0, v0x55873b114ef0_0;  1 drivers
v0x55873b11dfb0_0 .net "reg_write_addr", 4 0, v0x55873b116090_0;  1 drivers
v0x55873b11e0c0_0 .net "reg_write_data", 31 0, v0x55873b117210_0;  1 drivers
v0x55873b11e1d0_0 .net "reg_write_enable", 0 0, v0x55873b114fd0_0;  1 drivers
v0x55873b11e2c0_0 .net "register_v0", 31 0, L_0x55873b137bb0;  alias, 1 drivers
v0x55873b11e380_0 .net "reset", 0 0, v0x55873b125060_0;  alias, 1 drivers
v0x55873b11e4b0_0 .net "rs", 4 0, L_0x55873b1256d0;  1 drivers
v0x55873b11e550_0 .net "rt", 4 0, L_0x55873b125770;  1 drivers
v0x55873b11e5f0_0 .net "shamt", 4 0, L_0x55873b136900;  1 drivers
v0x55873b11e700_0 .net "signextend_sel", 0 0, v0x55873b115310_0;  1 drivers
E_0x55873afe7e80/0 .event edge, v0x55873b11c110_0, v0x55873b11cb30_0, v0x55873b115090_0, v0x55873b117ab0_0;
E_0x55873afe7e80/1 .event edge, v0x55873b115ab0_0, v0x55873b112020_0;
E_0x55873afe7e80 .event/or E_0x55873afe7e80/0, E_0x55873afe7e80/1;
L_0x55873b125570 .part v0x55873b121560_0, 0, 26;
L_0x55873b125630 .part v0x55873b121560_0, 0, 16;
L_0x55873b1256d0 .part v0x55873b121560_0, 21, 5;
L_0x55873b125770 .part v0x55873b121560_0, 16, 5;
L_0x55873b125920 .part v0x55873b121560_0, 11, 5;
L_0x55873b136640 .part v0x55873b114b70_0, 1, 1;
L_0x55873b13bd00 .part v0x55873b114b70_0, 0, 1;
S_0x55873b0e8600 .scope module, "ALU_1" "ALU" 5 146, 6 3 0, S_0x55873b0e9af0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 5 "alu_control";
    .port_info 3 /INPUT 3 "branch_cond";
    .port_info 4 /INPUT 32 "LO_input";
    .port_info 5 /INPUT 32 "HI_input";
    .port_info 6 /INPUT 5 "sa";
    .port_info 7 /OUTPUT 32 "alu_result";
    .port_info 8 /OUTPUT 1 "branch_cond_true";
    .port_info 9 /OUTPUT 32 "LO_output";
    .port_info 10 /OUTPUT 32 "HI_output";
    .port_info 11 /OUTPUT 2 "byte_offset";
enum0x55873b077fd0 .enum4 (5)
   "CONTROL_ADD" 5'b00000,
   "CONTROL_SUB" 5'b00001,
   "CONTROL_AND" 5'b00010,
   "CONTROL_ANDI" 5'b00011,
   "CONTROL_OR" 5'b00100,
   "CONTROL_ORI" 5'b00101,
   "CONTROL_XOR" 5'b00110,
   "CONTROL_XORI" 5'b00111,
   "CONTROL_SLT" 5'b01000,
   "CONTROL_SLTU" 5'b01001,
   "CONTROL_SLL" 5'b01010,
   "CONTROL_SLLV" 5'b01011,
   "CONTROL_SRL" 5'b01100,
   "CONTROL_SRLV" 5'b01101,
   "CONTROL_SRA" 5'b01110,
   "CONTROL_SRAV" 5'b01111,
   "CONTROL_MULT" 5'b10000,
   "CONTROL_MULTU" 5'b10001,
   "CONTROL_DIV" 5'b10010,
   "CONTROL_DIVU" 5'b10011,
   "CONTROL_LUI" 5'b10100,
   "CONTROL_MTLO" 5'b10101,
   "CONTROL_MTHI" 5'b10110,
   "CONTROL_LWLR" 5'b10111,
   "CONTROL_MFLO" 5'b11000,
   "CONTROL_MFHI" 5'b11001
 ;
enum0x55873b07ab90 .enum4 (3)
   "BRANCH_NOTHING" 3'b000,
   "BRANCH_EQUAL" 3'b001,
   "BRANCH_NOT_EQUAL" 3'b010,
   "BRANCH_LTZ" 3'b011,
   "BRANCH_GTZ" 3'b100,
   "BRANCH_LTEZ" 3'b101,
   "BRANCH_GTEZ" 3'b110
 ;
L_0x55873b0fd780 .functor AND 32, v0x55873b11a190_0, L_0x55873b136aa0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55873b0dd850 .functor AND 32, v0x55873b11a190_0, v0x55873b116610_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55873b0da070 .functor OR 32, v0x55873b11a190_0, L_0x55873b136aa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55873afe2c60 .functor OR 32, v0x55873b11a190_0, v0x55873b116610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55873b137400 .functor XOR 32, v0x55873b11a190_0, L_0x55873b136aa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55873b137470 .functor XOR 32, v0x55873b11a190_0, v0x55873b116610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55873b137e30 .functor NOT 32, v0x55873b116610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55873b0b8cc0_0 .net "A", 31 0, v0x55873b11a190_0;  alias, 1 drivers
v0x55873b0b0e00_0 .net "B", 31 0, v0x55873b116610_0;  alias, 1 drivers
v0x55873b100c50_0 .net "HI_input", 31 0, v0x55873b1191b0_0;  alias, 1 drivers
v0x55873b0fd8a0_0 .var "HI_output", 31 0;
v0x55873b0f9cc0_0 .net "LO_input", 31 0, v0x55873b119510_0;  alias, 1 drivers
v0x55873b0da640_0 .var "LO_output", 31 0;
L_0x7f9ccef540f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55873aff88c0_0 .net/2u *"_ivl_0", 15 0, L_0x7f9ccef540f0;  1 drivers
v0x55873b10e690_0 .net *"_ivl_10", 31 0, L_0x55873b0fd780;  1 drivers
v0x55873b10e770_0 .net *"_ivl_102", 63 0, L_0x55873b139b60;  1 drivers
L_0x7f9ccef54498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55873b10e850_0 .net *"_ivl_105", 31 0, L_0x7f9ccef54498;  1 drivers
v0x55873b10e930_0 .net *"_ivl_106", 63 0, L_0x55873b139d60;  1 drivers
L_0x7f9ccef544e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55873b10ea10_0 .net *"_ivl_109", 31 0, L_0x7f9ccef544e0;  1 drivers
L_0x7f9ccef54528 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55873b10eaf0_0 .net/2u *"_ivl_112", 4 0, L_0x7f9ccef54528;  1 drivers
v0x55873b10ebd0_0 .net *"_ivl_114", 0 0, L_0x55873b13a0e0;  1 drivers
v0x55873b10ec90_0 .net *"_ivl_117", 31 0, L_0x55873b13a1d0;  1 drivers
v0x55873b10ed70_0 .net *"_ivl_119", 31 0, L_0x55873b139fc0;  1 drivers
v0x55873b10ee50_0 .net *"_ivl_12", 31 0, L_0x55873b0dd850;  1 drivers
L_0x7f9ccef54570 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55873b10ef30_0 .net/2u *"_ivl_122", 4 0, L_0x7f9ccef54570;  1 drivers
v0x55873b10f010_0 .net *"_ivl_124", 0 0, L_0x55873b13a6c0;  1 drivers
v0x55873b10f0d0_0 .net *"_ivl_127", 31 0, L_0x55873b13a7b0;  1 drivers
v0x55873b10f1b0_0 .net *"_ivl_129", 31 0, L_0x55873b13a9a0;  1 drivers
L_0x7f9ccef545b8 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v0x55873b10f290_0 .net/2u *"_ivl_132", 4 0, L_0x7f9ccef545b8;  1 drivers
v0x55873b10f370_0 .net *"_ivl_134", 0 0, L_0x55873b13ad30;  1 drivers
v0x55873b10f430_0 .net/s *"_ivl_136", 31 0, L_0x55873b13ae20;  1 drivers
v0x55873b10f510_0 .net *"_ivl_138", 31 0, L_0x55873b13aae0;  1 drivers
L_0x7f9ccef54600 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v0x55873b10f5f0_0 .net/2u *"_ivl_142", 4 0, L_0x7f9ccef54600;  1 drivers
v0x55873b10f6d0_0 .net *"_ivl_144", 0 0, L_0x55873b13b160;  1 drivers
v0x55873b10f790_0 .net/s *"_ivl_146", 31 0, L_0x55873b13b250;  1 drivers
v0x55873b10f870_0 .net *"_ivl_148", 31 0, L_0x55873b13b480;  1 drivers
v0x55873b10f950_0 .net *"_ivl_153", 29 0, L_0x55873b13b880;  1 drivers
L_0x7f9ccef54648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55873b10fa30_0 .net/2u *"_ivl_154", 1 0, L_0x7f9ccef54648;  1 drivers
L_0x7f9ccef54180 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x55873b10fb10_0 .net/2u *"_ivl_16", 4 0, L_0x7f9ccef54180;  1 drivers
v0x55873b10fbf0_0 .net *"_ivl_18", 0 0, L_0x55873b136fe0;  1 drivers
v0x55873b10fcb0_0 .net *"_ivl_20", 31 0, L_0x55873b0da070;  1 drivers
v0x55873b10fd90_0 .net *"_ivl_22", 31 0, L_0x55873afe2c60;  1 drivers
L_0x7f9ccef541c8 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x55873b10fe70_0 .net/2u *"_ivl_26", 4 0, L_0x7f9ccef541c8;  1 drivers
v0x55873b10ff50_0 .net *"_ivl_28", 0 0, L_0x55873b137310;  1 drivers
v0x55873b110010_0 .net *"_ivl_3", 15 0, L_0x55873b1369d0;  1 drivers
v0x55873b1100f0_0 .net *"_ivl_30", 31 0, L_0x55873b137400;  1 drivers
v0x55873b1101d0_0 .net *"_ivl_32", 31 0, L_0x55873b137470;  1 drivers
v0x55873b1102b0_0 .net *"_ivl_36", 0 0, L_0x55873b1376b0;  1 drivers
L_0x7f9ccef54210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55873b110370_0 .net/2u *"_ivl_38", 31 0, L_0x7f9ccef54210;  1 drivers
L_0x7f9ccef54258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55873b110450_0 .net/2u *"_ivl_40", 31 0, L_0x7f9ccef54258;  1 drivers
v0x55873b110530_0 .net *"_ivl_44", 0 0, L_0x55873b137960;  1 drivers
L_0x7f9ccef542a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55873b1105f0_0 .net/2u *"_ivl_46", 31 0, L_0x7f9ccef542a0;  1 drivers
L_0x7f9ccef542e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55873b1106d0_0 .net/2u *"_ivl_48", 31 0, L_0x7f9ccef542e8;  1 drivers
L_0x7f9ccef54330 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x55873b1107b0_0 .net/2u *"_ivl_52", 4 0, L_0x7f9ccef54330;  1 drivers
v0x55873b110890_0 .net *"_ivl_54", 0 0, L_0x55873b137d40;  1 drivers
v0x55873b110950_0 .net *"_ivl_56", 31 0, L_0x55873b137e30;  1 drivers
L_0x7f9ccef54378 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55873b110a30_0 .net/2u *"_ivl_58", 31 0, L_0x7f9ccef54378;  1 drivers
L_0x7f9ccef54138 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x55873b110b10_0 .net/2u *"_ivl_6", 4 0, L_0x7f9ccef54138;  1 drivers
v0x55873b110bf0_0 .net *"_ivl_60", 31 0, L_0x55873b137ea0;  1 drivers
L_0x7f9ccef543c0 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v0x55873b110cd0_0 .net/2u *"_ivl_66", 4 0, L_0x7f9ccef543c0;  1 drivers
v0x55873b110db0_0 .net *"_ivl_68", 0 0, L_0x55873b1383c0;  1 drivers
v0x55873b110e70_0 .net *"_ivl_70", 31 0, L_0x55873b1384b0;  1 drivers
v0x55873b110f50_0 .net *"_ivl_72", 31 0, L_0x55873b1385f0;  1 drivers
L_0x7f9ccef54408 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x55873b111030_0 .net/2u *"_ivl_76", 4 0, L_0x7f9ccef54408;  1 drivers
v0x55873b111110_0 .net *"_ivl_78", 0 0, L_0x55873b138550;  1 drivers
v0x55873b1111d0_0 .net *"_ivl_8", 0 0, L_0x55873b136c60;  1 drivers
v0x55873b111290_0 .net *"_ivl_80", 31 0, L_0x55873b138a10;  1 drivers
v0x55873b111370_0 .net *"_ivl_82", 31 0, L_0x55873b138730;  1 drivers
L_0x7f9ccef54450 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0x55873b111450_0 .net/2u *"_ivl_86", 4 0, L_0x7f9ccef54450;  1 drivers
v0x55873b111530_0 .net *"_ivl_88", 0 0, L_0x55873b138e00;  1 drivers
v0x55873b1115f0_0 .net *"_ivl_90", 31 0, L_0x55873b138ef0;  1 drivers
v0x55873b1116d0_0 .net *"_ivl_92", 31 0, L_0x55873b139070;  1 drivers
v0x55873b111bc0_0 .net/s *"_ivl_96", 63 0, L_0x55873b1395d0;  1 drivers
v0x55873b111ca0_0 .net/s *"_ivl_98", 63 0, L_0x55873b139880;  1 drivers
v0x55873b111d80_0 .net "adder_B", 31 0, L_0x55873b138100;  1 drivers
v0x55873b111e60_0 .net "adder_result", 31 0, L_0x55873b138240;  1 drivers
v0x55873b111f40_0 .net "alu_control", 4 0, v0x55873b113810_0;  alias, 1 drivers
v0x55873b112020_0 .var "alu_result", 31 0;
v0x55873b112100_0 .net "bitwise_and", 31 0, L_0x55873b136e70;  1 drivers
v0x55873b1121e0_0 .net "bitwise_or", 31 0, L_0x55873b137140;  1 drivers
v0x55873b1122c0_0 .net "bitwise_xor", 31 0, L_0x55873b137520;  1 drivers
v0x55873b1123a0_0 .net "branch_cond", 2 0, v0x55873b1138b0_0;  alias, 1 drivers
v0x55873b112480_0 .var "branch_cond_true", 0 0;
v0x55873b112540_0 .net "byte_offset", 1 0, L_0x55873b13bc60;  alias, 1 drivers
v0x55873b112620_0 .net "immediate_zero_extend", 31 0, L_0x55873b136aa0;  1 drivers
v0x55873b112700_0 .net "less_than_signed", 31 0, L_0x55873b137b10;  1 drivers
v0x55873b1127e0_0 .net "less_than_unsigned", 31 0, L_0x55873b1377e0;  1 drivers
v0x55873b1128c0_0 .net "lwlr_addr", 31 0, L_0x55873b13b970;  1 drivers
v0x55873b1129a0_0 .net "product_hi", 31 0, L_0x55873b13a3f0;  1 drivers
v0x55873b112a80_0 .net "product_lo", 31 0, L_0x55873b13aa40;  1 drivers
v0x55873b112b60_0 .net "quotient", 31 0, L_0x55873b13ab80;  1 drivers
v0x55873b112c40_0 .net "remainder", 31 0, L_0x55873b13b520;  1 drivers
v0x55873b112d20_0 .net "sa", 4 0, L_0x55873b136900;  alias, 1 drivers
v0x55873b112e00_0 .net "shift_left_logical", 31 0, L_0x55873b138690;  1 drivers
v0x55873b112ee0_0 .net "shift_right_arithmetic", 31 0, L_0x55873b139320;  1 drivers
v0x55873b112fc0_0 .net "shift_right_logical", 31 0, L_0x55873b138b70;  1 drivers
v0x55873b1130a0_0 .net/s "signed_product", 63 0, L_0x55873b139a20;  1 drivers
v0x55873b113180_0 .net "unsigned_product", 63 0, L_0x55873b139e80;  1 drivers
E_0x55873b07eb90/0 .event edge, v0x55873b111f40_0, v0x55873b111e60_0, v0x55873b112100_0, v0x55873b1121e0_0;
E_0x55873b07eb90/1 .event edge, v0x55873b1122c0_0, v0x55873b112700_0, v0x55873b1127e0_0, v0x55873b112e00_0;
E_0x55873b07eb90/2 .event edge, v0x55873b112fc0_0, v0x55873b112ee0_0, v0x55873b0b0e00_0, v0x55873b1128c0_0;
E_0x55873b07eb90/3 .event edge, v0x55873b0f9cc0_0, v0x55873b100c50_0, v0x55873b1123a0_0, v0x55873b0b8cc0_0;
E_0x55873b07eb90/4 .event edge, v0x55873b1129a0_0, v0x55873b112a80_0, v0x55873b112b60_0, v0x55873b112c40_0;
E_0x55873b07eb90 .event/or E_0x55873b07eb90/0, E_0x55873b07eb90/1, E_0x55873b07eb90/2, E_0x55873b07eb90/3, E_0x55873b07eb90/4;
L_0x55873b1369d0 .part v0x55873b116610_0, 0, 16;
L_0x55873b136aa0 .concat [ 16 16 0 0], L_0x55873b1369d0, L_0x7f9ccef540f0;
L_0x55873b136c60 .cmp/eq 5, v0x55873b113810_0, L_0x7f9ccef54138;
L_0x55873b136e70 .functor MUXZ 32, L_0x55873b0dd850, L_0x55873b0fd780, L_0x55873b136c60, C4<>;
L_0x55873b136fe0 .cmp/eq 5, v0x55873b113810_0, L_0x7f9ccef54180;
L_0x55873b137140 .functor MUXZ 32, L_0x55873afe2c60, L_0x55873b0da070, L_0x55873b136fe0, C4<>;
L_0x55873b137310 .cmp/eq 5, v0x55873b113810_0, L_0x7f9ccef541c8;
L_0x55873b137520 .functor MUXZ 32, L_0x55873b137470, L_0x55873b137400, L_0x55873b137310, C4<>;
L_0x55873b1376b0 .cmp/gt 32, v0x55873b116610_0, v0x55873b11a190_0;
L_0x55873b1377e0 .functor MUXZ 32, L_0x7f9ccef54258, L_0x7f9ccef54210, L_0x55873b1376b0, C4<>;
L_0x55873b137960 .cmp/gt.s 32, v0x55873b116610_0, v0x55873b11a190_0;
L_0x55873b137b10 .functor MUXZ 32, L_0x7f9ccef542e8, L_0x7f9ccef542a0, L_0x55873b137960, C4<>;
L_0x55873b137d40 .cmp/eq 5, v0x55873b113810_0, L_0x7f9ccef54330;
L_0x55873b137ea0 .arith/sum 32, L_0x55873b137e30, L_0x7f9ccef54378;
L_0x55873b138100 .functor MUXZ 32, v0x55873b116610_0, L_0x55873b137ea0, L_0x55873b137d40, C4<>;
L_0x55873b138240 .arith/sum 32, v0x55873b11a190_0, L_0x55873b138100;
L_0x55873b1383c0 .cmp/eq 5, v0x55873b113810_0, L_0x7f9ccef543c0;
L_0x55873b1384b0 .shift/l 32, v0x55873b116610_0, L_0x55873b136900;
L_0x55873b1385f0 .shift/l 32, v0x55873b116610_0, v0x55873b11a190_0;
L_0x55873b138690 .functor MUXZ 32, L_0x55873b1385f0, L_0x55873b1384b0, L_0x55873b1383c0, C4<>;
L_0x55873b138550 .cmp/eq 5, v0x55873b113810_0, L_0x7f9ccef54408;
L_0x55873b138a10 .shift/r 32, v0x55873b116610_0, L_0x55873b136900;
L_0x55873b138730 .shift/r 32, v0x55873b116610_0, v0x55873b11a190_0;
L_0x55873b138b70 .functor MUXZ 32, L_0x55873b138730, L_0x55873b138a10, L_0x55873b138550, C4<>;
L_0x55873b138e00 .cmp/eq 5, v0x55873b113810_0, L_0x7f9ccef54450;
L_0x55873b138ef0 .shift/rs 32, v0x55873b116610_0, L_0x55873b136900;
L_0x55873b139070 .shift/rs 32, v0x55873b116610_0, v0x55873b11a190_0;
L_0x55873b139320 .functor MUXZ 32, L_0x55873b139070, L_0x55873b138ef0, L_0x55873b138e00, C4<>;
L_0x55873b1395d0 .extend/s 64, v0x55873b11a190_0;
L_0x55873b139880 .extend/s 64, v0x55873b116610_0;
L_0x55873b139a20 .arith/mult 64, L_0x55873b1395d0, L_0x55873b139880;
L_0x55873b139b60 .concat [ 32 32 0 0], v0x55873b11a190_0, L_0x7f9ccef54498;
L_0x55873b139d60 .concat [ 32 32 0 0], v0x55873b116610_0, L_0x7f9ccef544e0;
L_0x55873b139e80 .arith/mult 64, L_0x55873b139b60, L_0x55873b139d60;
L_0x55873b13a0e0 .cmp/eq 5, v0x55873b113810_0, L_0x7f9ccef54528;
L_0x55873b13a1d0 .part L_0x55873b139a20, 32, 32;
L_0x55873b139fc0 .part L_0x55873b139e80, 32, 32;
L_0x55873b13a3f0 .functor MUXZ 32, L_0x55873b139fc0, L_0x55873b13a1d0, L_0x55873b13a0e0, C4<>;
L_0x55873b13a6c0 .cmp/eq 5, v0x55873b113810_0, L_0x7f9ccef54570;
L_0x55873b13a7b0 .part L_0x55873b139a20, 0, 32;
L_0x55873b13a9a0 .part L_0x55873b139e80, 0, 32;
L_0x55873b13aa40 .functor MUXZ 32, L_0x55873b13a9a0, L_0x55873b13a7b0, L_0x55873b13a6c0, C4<>;
L_0x55873b13ad30 .cmp/eq 5, v0x55873b113810_0, L_0x7f9ccef545b8;
L_0x55873b13ae20 .arith/div.s 32, v0x55873b11a190_0, v0x55873b116610_0;
L_0x55873b13aae0 .arith/div 32, v0x55873b11a190_0, v0x55873b116610_0;
L_0x55873b13ab80 .functor MUXZ 32, L_0x55873b13aae0, L_0x55873b13ae20, L_0x55873b13ad30, C4<>;
L_0x55873b13b160 .cmp/eq 5, v0x55873b113810_0, L_0x7f9ccef54600;
L_0x55873b13b250 .arith/mod.s 32, v0x55873b11a190_0, v0x55873b116610_0;
L_0x55873b13b480 .arith/mod 32, v0x55873b11a190_0, v0x55873b116610_0;
L_0x55873b13b520 .functor MUXZ 32, L_0x55873b13b480, L_0x55873b13b250, L_0x55873b13b160, C4<>;
L_0x55873b13b880 .part L_0x55873b138240, 2, 30;
L_0x55873b13b970 .concat [ 2 30 0 0], L_0x7f9ccef54648, L_0x55873b13b880;
L_0x55873b13bc60 .part L_0x55873b138240, 0, 2;
S_0x55873b1133e0 .scope module, "ALU_decoder_1" "ALU_decoder" 5 137, 7 1 0, S_0x55873b0e9af0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_readdata";
    .port_info 1 /OUTPUT 5 "alu_control";
    .port_info 2 /OUTPUT 3 "branch_cond";
    .port_info 3 /OUTPUT 5 "sa";
    .port_info 4 /OUTPUT 1 "LO_write_enable";
    .port_info 5 /OUTPUT 1 "HI_write_enable";
enum0x55873b06f6c0 .enum4 (6)
   "OPCODE_R" 6'b000000,
   "OPCODE_BRANCH" 6'b000001,
   "OPCODE_ADDIU" 6'b001001,
   "OPCODE_ANDI" 6'b001100,
   "OPCODE_BEQ" 6'b000100,
   "OPCODE_BGTZ" 6'b000111,
   "OPCODE_BLEZ" 6'b000110,
   "OPCODE_BNE" 6'b000101,
   "OPCODE_LB" 6'b100000,
   "OPCODE_LBU" 6'b100100,
   "OPCODE_LH" 6'b100001,
   "OPCODE_LHU" 6'b100101,
   "OPCODE_LW" 6'b100011,
   "OPCODE_LWL" 6'b100010,
   "OPCODE_LWR" 6'b100110,
   "OPCODE_ORI" 6'b001101,
   "OPCODE_SB" 6'b101000,
   "OPCODE_SH" 6'b101001,
   "OPCODE_SLTI" 6'b001010,
   "OPCODE_SLTIU" 6'b001011,
   "OPCODE_SW" 6'b101011,
   "OPCODE_XORI" 6'b001110,
   "OPCODE_LUI" 6'b001111,
   "OPCODE_J" 6'b000010,
   "OPCODE_JAL" 6'b000011
 ;
enum0x55873b072160 .enum4 (6)
   "FUNC_ADDU" 6'b100001,
   "FUNC_AND" 6'b100100,
   "FUNC_MULT" 6'b011000,
   "FUNC_MULTU" 6'b011001,
   "FUNC_OR" 6'b100101,
   "FUNC_SLL" 6'b000000,
   "FUNC_SLLV" 6'b000100,
   "FUNC_SLT" 6'b101010,
   "FUNC_SLTU" 6'b101011,
   "FUNC_SRA" 6'b000011,
   "FUNC_SRAV" 6'b000111,
   "FUNC_SRL" 6'b000010,
   "FUNC_SRLV" 6'b000110,
   "FUNC_SUBU" 6'b100011,
   "FUNC_XOR" 6'b100110,
   "FUNC_DIV" 6'b011010,
   "FUNC_DIVU" 6'b011011,
   "FUNC_MTLO" 6'b010011,
   "FUNC_MTHI" 6'b010001,
   "FUNC_JALR" 6'b001001,
   "FUNC_JR" 6'b001000,
   "FUNC_MFLO" 6'b010010,
   "FUNC_MFHI" 6'b010000
 ;
enum0x55873b0747f0 .enum4 (5)
   "BRANCH_BGEZ" 5'b00001,
   "BRANCH_BGEZAL" 5'b10001,
   "BRANCH_BLTZ" 5'b00000,
   "BRANCH_BLTZAL" 5'b10000
 ;
enum0x55873b0751a0 .enum4 (5)
   "CONTROL_ADD" 5'b00000,
   "CONTROL_SUB" 5'b00001,
   "CONTROL_AND" 5'b00010,
   "CONTROL_ANDI" 5'b00011,
   "CONTROL_OR" 5'b00100,
   "CONTROL_ORI" 5'b00101,
   "CONTROL_XOR" 5'b00110,
   "CONTROL_XORI" 5'b00111,
   "CONTROL_SLT" 5'b01000,
   "CONTROL_SLTU" 5'b01001,
   "CONTROL_SLL" 5'b01010,
   "CONTROL_SLLV" 5'b01011,
   "CONTROL_SRL" 5'b01100,
   "CONTROL_SRLV" 5'b01101,
   "CONTROL_SRA" 5'b01110,
   "CONTROL_SRAV" 5'b01111,
   "CONTROL_MULT" 5'b10000,
   "CONTROL_MULTU" 5'b10001,
   "CONTROL_DIV" 5'b10010,
   "CONTROL_DIVU" 5'b10011,
   "CONTROL_LUI" 5'b10100,
   "CONTROL_MTLO" 5'b10101,
   "CONTROL_MTHI" 5'b10110,
   "CONTROL_LWLR" 5'b10111,
   "CONTROL_MFLO" 5'b11000,
   "CONTROL_MFHI" 5'b11001
 ;
v0x55873b1136b0_0 .var "HI_write_enable", 0 0;
v0x55873b113750_0 .var "LO_write_enable", 0 0;
v0x55873b113810_0 .var "alu_control", 4 0;
v0x55873b1138b0_0 .var "branch_cond", 2 0;
v0x55873b113980_0 .net "branch_field", 4 0, L_0x55873b136860;  1 drivers
v0x55873b113a40_0 .net "func_code", 5 0, L_0x55873b1367c0;  1 drivers
v0x55873b113b20_0 .net "instr_opcode", 5 0, L_0x55873b136720;  1 drivers
v0x55873b113c00_0 .net "instr_readdata", 31 0, v0x55873b121560_0;  alias, 1 drivers
v0x55873b113ce0_0 .net "sa", 4 0, L_0x55873b136900;  alias, 1 drivers
E_0x55873b055ed0 .event edge, v0x55873b113b20_0, v0x55873b113a40_0;
E_0x55873af74b40 .event edge, v0x55873b113b20_0, v0x55873b113980_0;
L_0x55873b136720 .part v0x55873b121560_0, 26, 6;
L_0x55873b1367c0 .part v0x55873b121560_0, 0, 6;
L_0x55873b136860 .part v0x55873b121560_0, 16, 5;
L_0x55873b136900 .part v0x55873b121560_0, 6, 5;
S_0x55873b113e40 .scope module, "decoder_1" "decoder" 5 86, 8 3 0, S_0x55873b0e9af0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_readdata";
    .port_info 1 /INPUT 1 "clk_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "active";
    .port_info 4 /INPUT 1 "is_true";
    .port_info 5 /OUTPUT 2 "pc_sel";
    .port_info 6 /OUTPUT 1 "data_write";
    .port_info 7 /OUTPUT 1 "data_read";
    .port_info 8 /OUTPUT 4 "byte_enable";
    .port_info 9 /OUTPUT 1 "reg_write_enable";
    .port_info 10 /OUTPUT 2 "reg_addr_sel";
    .port_info 11 /OUTPUT 1 "alu_sel";
    .port_info 12 /OUTPUT 2 "reg_data_sel";
    .port_info 13 /OUTPUT 1 "signextend_sel";
    .port_info 14 /OUTPUT 2 "lwlr_sel";
enum0x55873b06c3e0 .enum4 (6)
   "OPCODE_R" 6'b000000,
   "OPCODE_J" 6'b000010,
   "OPCODE_JAL" 6'b000011,
   "OPCODE_BRANCH" 6'b000001,
   "OPCODE_BEQ" 6'b000100,
   "OPCODE_BGTZ" 6'b000111,
   "OPCODE_BLEZ" 6'b000110,
   "OPCODE_BNE" 6'b000101,
   "OPCODE_LB" 6'b100000,
   "OPCODE_LH" 6'b100001,
   "OPCODE_LBU" 6'b100100,
   "OPCODE_LHU" 6'b100101,
   "OPCODE_LW" 6'b100011,
   "OPCODE_LWL" 6'b100010,
   "OPCODE_LWR" 6'b100110,
   "OPCODE_SW" 6'b101011,
   "OPCODE_SB" 6'b101000,
   "OPCODE_SH" 6'b101001
 ;
v0x55873b1141d0_0 .net "active", 0 0, v0x55873b11c1d0_0;  alias, 1 drivers
v0x55873b1142b0_0 .var "alu_sel", 0 0;
v0x55873b114370_0 .var "byte_enable", 3 0;
v0x55873b114460_0 .net "clk_enable", 0 0, v0x55873b11cbf0_0;  1 drivers
v0x55873b114520_0 .var "data_read", 0 0;
v0x55873b1145e0_0 .var "data_write", 0 0;
v0x55873b1146a0_0 .net "funct_code", 5 0, L_0x55873b135f60;  1 drivers
v0x55873b114780_0 .net "immediate", 15 0, L_0x55873b136000;  1 drivers
v0x55873b114860_0 .net "instr_opcode", 5 0, L_0x55873b135ce0;  1 drivers
v0x55873b114940_0 .net "instr_readdata", 31 0, v0x55873b121560_0;  alias, 1 drivers
v0x55873b114a00_0 .net "is_true", 0 0, v0x55873b112480_0;  alias, 1 drivers
v0x55873b114ad0_0 .net "j_addr", 25 0, L_0x55873b1360e0;  1 drivers
v0x55873b114b70_0 .var "lwlr_sel", 1 0;
v0x55873b114c50_0 .var "pc_sel", 1 0;
v0x55873b114d30_0 .net "rd", 4 0, L_0x55873b135ec0;  1 drivers
v0x55873b114e10_0 .var "reg_addr_sel", 1 0;
v0x55873b114ef0_0 .var "reg_data_sel", 1 0;
v0x55873b114fd0_0 .var "reg_write_enable", 0 0;
v0x55873b115090_0 .net "reset", 0 0, v0x55873b125060_0;  alias, 1 drivers
v0x55873b115150_0 .net "rs", 4 0, L_0x55873b135d80;  1 drivers
v0x55873b115230_0 .net "rt", 4 0, L_0x55873b135e20;  1 drivers
v0x55873b115310_0 .var "signextend_sel", 0 0;
E_0x55873aff1260/0 .event edge, v0x55873b114460_0, v0x55873b114860_0, v0x55873b1146a0_0, v0x55873b1146a0_0;
E_0x55873aff1260/1 .event edge, v0x55873b1146a0_0, v0x55873b115230_0, v0x55873b112480_0;
E_0x55873aff1260 .event/or E_0x55873aff1260/0, E_0x55873aff1260/1;
L_0x55873b135ce0 .part v0x55873b121560_0, 26, 6;
L_0x55873b135d80 .part v0x55873b121560_0, 21, 5;
L_0x55873b135e20 .part v0x55873b121560_0, 16, 5;
L_0x55873b135ec0 .part v0x55873b121560_0, 11, 5;
L_0x55873b135f60 .part v0x55873b121560_0, 0, 6;
L_0x55873b136000 .part v0x55873b121560_0, 0, 16;
L_0x55873b1360e0 .part v0x55873b121560_0, 0, 26;
S_0x55873b1155b0 .scope module, "lwlr_1" "lwlr" 5 187, 9 1 0, S_0x55873b0e9af0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_data_b";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 2 "byte_offset";
    .port_info 3 /INPUT 1 "lwl";
    .port_info 4 /OUTPUT 32 "reg_write_data";
v0x55873b115810_0 .net "byte_offset", 1 0, L_0x55873b13bc60;  alias, 1 drivers
v0x55873b115920_0 .net "data_readdata", 31 0, v0x55873b121420_0;  alias, 1 drivers
v0x55873b1159e0_0 .net "lwl", 0 0, L_0x55873b13bd00;  1 drivers
v0x55873b115ab0_0 .net "reg_data_b", 31 0, v0x55873b11a2a0_0;  alias, 1 drivers
v0x55873b115b90_0 .var "reg_write_data", 31 0;
E_0x55873b103c90/0 .event edge, v0x55873b112540_0, v0x55873b1159e0_0, v0x55873b115920_0, v0x55873b115ab0_0;
E_0x55873b103c90/1 .event edge, v0x55873b115920_0, v0x55873b115920_0, v0x55873b115ab0_0, v0x55873b115ab0_0;
E_0x55873b103c90/2 .event edge, v0x55873b115920_0, v0x55873b115920_0, v0x55873b115ab0_0, v0x55873b115ab0_0;
E_0x55873b103c90/3 .event edge, v0x55873b115920_0, v0x55873b115920_0, v0x55873b115ab0_0;
E_0x55873b103c90 .event/or E_0x55873b103c90/0, E_0x55873b103c90/1, E_0x55873b103c90/2, E_0x55873b103c90/3;
S_0x55873b115d10 .scope module, "mux1_1" "mux1" 5 112, 10 1 0, S_0x55873b0e9af0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rt";
    .port_info 1 /INPUT 5 "rd";
    .port_info 2 /INPUT 2 "select";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
v0x55873b115f90_0 .net "rd", 4 0, L_0x55873b125920;  alias, 1 drivers
v0x55873b116090_0 .var "reg_write_addr", 4 0;
v0x55873b116170_0 .net "rt", 4 0, L_0x55873b125770;  alias, 1 drivers
v0x55873b116230_0 .net "select", 1 0, v0x55873b114e10_0;  alias, 1 drivers
E_0x55873b104930 .event edge, v0x55873b114e10_0, v0x55873b114e10_0, v0x55873b115f90_0, v0x55873b116170_0;
S_0x55873b1163b0 .scope module, "mux2_1" "mux2" 5 119, 11 1 0, S_0x55873b0e9af0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_data_b";
    .port_info 1 /INPUT 32 "extended_imm";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "alu_input";
v0x55873b116610_0 .var "alu_input", 31 0;
v0x55873b116720_0 .net "extended_imm", 31 0, L_0x55873b136430;  alias, 1 drivers
v0x55873b1167e0_0 .net "reg_data_b", 31 0, v0x55873b11a2a0_0;  alias, 1 drivers
v0x55873b1168e0_0 .net "select", 0 0, v0x55873b1142b0_0;  alias, 1 drivers
E_0x55873b116590 .event edge, v0x55873b1142b0_0, v0x55873b116720_0, v0x55873b115ab0_0;
S_0x55873b116a20 .scope module, "mux3_1" "mux3" 5 126, 12 1 0, S_0x55873b0e9af0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aluout";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 32 "lwlr_data";
    .port_info 3 /INPUT 32 "signextend_data";
    .port_info 4 /INPUT 32 "link_pc";
    .port_info 5 /INPUT 2 "select";
    .port_info 6 /INPUT 1 "islwlr";
    .port_info 7 /OUTPUT 32 "reg_write_data";
v0x55873b116dc0_0 .net "aluout", 31 0, v0x55873b112020_0;  alias, 1 drivers
v0x55873b116ea0_0 .net "data_readdata", 31 0, v0x55873b121420_0;  alias, 1 drivers
v0x55873b116f70_0 .net "islwlr", 0 0, L_0x55873b136640;  1 drivers
v0x55873b117040_0 .net "link_pc", 31 0, L_0x55873b135bb0;  alias, 1 drivers
v0x55873b117100_0 .net "lwlr_data", 31 0, v0x55873b115b90_0;  alias, 1 drivers
v0x55873b117210_0 .var "reg_write_data", 31 0;
v0x55873b1172d0_0 .net "select", 1 0, v0x55873b114ef0_0;  alias, 1 drivers
v0x55873b1173c0_0 .net "signextend_data", 31 0, v0x55873b11b630_0;  alias, 1 drivers
E_0x55873b116d20/0 .event edge, v0x55873b114ef0_0, v0x55873b112020_0, v0x55873b116f70_0, v0x55873b115b90_0;
E_0x55873b116d20/1 .event edge, v0x55873b115920_0, v0x55873b1173c0_0, v0x55873b117040_0;
E_0x55873b116d20 .event/or E_0x55873b116d20/0, E_0x55873b116d20/1;
S_0x55873b1175d0 .scope module, "pc_1" "pc" 5 67, 13 3 0, S_0x55873b0e9af0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "new_pc";
    .port_info 1 /OUTPUT 32 "pc";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk_enable";
v0x55873b117810_0 .net "clk", 0 0, v0x55873b1249d0_0;  alias, 1 drivers
v0x55873b1178f0_0 .net "clk_enable", 0 0, v0x55873b11cbf0_0;  alias, 1 drivers
v0x55873b1179e0_0 .net "new_pc", 31 0, v0x55873b118a00_0;  alias, 1 drivers
v0x55873b117ab0_0 .var "pc", 31 0;
v0x55873b117b70_0 .net "reset", 0 0, v0x55873b125060_0;  alias, 1 drivers
E_0x55873b117790 .event posedge, v0x55873b117810_0;
S_0x55873b117d10 .scope module, "pcnext_1" "pcnext" 5 75, 14 3 0, S_0x55873b0e9af0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "extended_imm";
    .port_info 2 /INPUT 26 "j_addr";
    .port_info 3 /INPUT 32 "reg_data_a";
    .port_info 4 /INPUT 2 "pc_sel";
    .port_info 5 /INPUT 1 "is_true";
    .port_info 6 /OUTPUT 32 "link_pc";
    .port_info 7 /OUTPUT 32 "pcnext";
enum0x55873b06b720 .enum4 (2)
   "INCREMENT" 2'b00,
   "BRANCH" 2'b01,
   "JUMP" 2'b10,
   "JR" 2'b11
 ;
L_0x7f9ccef54018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55873b118080_0 .net/2u *"_ivl_0", 31 0, L_0x7f9ccef54018;  1 drivers
L_0x7f9ccef540a8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x55873b118180_0 .net/2u *"_ivl_10", 31 0, L_0x7f9ccef540a8;  1 drivers
v0x55873b118260_0 .net *"_ivl_6", 29 0, L_0x55873b135a70;  1 drivers
L_0x7f9ccef54060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55873b118320_0 .net *"_ivl_8", 1 0, L_0x7f9ccef54060;  1 drivers
v0x55873b118400_0 .net "extended_imm", 31 0, L_0x55873b136430;  alias, 1 drivers
v0x55873b118510_0 .net "is_true", 0 0, v0x55873b112480_0;  alias, 1 drivers
v0x55873b118600_0 .net "j_addr", 25 0, L_0x55873b125570;  alias, 1 drivers
v0x55873b1186c0_0 .net "link_pc", 31 0, L_0x55873b135bb0;  alias, 1 drivers
v0x55873b118780_0 .net "pc", 31 0, v0x55873b117ab0_0;  alias, 1 drivers
v0x55873b118850_0 .net "pc_increment", 31 0, L_0x55873b1359d0;  1 drivers
v0x55873b118910_0 .net "pc_sel", 1 0, v0x55873b114c50_0;  alias, 1 drivers
v0x55873b118a00_0 .var "pcnext", 31 0;
v0x55873b118ad0_0 .net "reg_data_a", 31 0, v0x55873b11a190_0;  alias, 1 drivers
v0x55873b118ba0_0 .net "shifted_imm", 31 0, L_0x55873b135b10;  1 drivers
E_0x55873b117fc0/0 .event edge, v0x55873b114c50_0, v0x55873b118850_0, v0x55873b112480_0, v0x55873b118ba0_0;
E_0x55873b117fc0/1 .event edge, v0x55873b118600_0, v0x55873b0b8cc0_0;
E_0x55873b117fc0 .event/or E_0x55873b117fc0/0, E_0x55873b117fc0/1;
L_0x55873b1359d0 .arith/sum 32, v0x55873b117ab0_0, L_0x7f9ccef54018;
L_0x55873b135a70 .part L_0x55873b136430, 0, 30;
L_0x55873b135b10 .concat [ 2 30 0 0], L_0x7f9ccef54060, L_0x55873b135a70;
L_0x55873b135bb0 .arith/sum 32, v0x55873b117ab0_0, L_0x7f9ccef540a8;
S_0x55873b118d60 .scope module, "reg_file_hi_lo_1" "reg_file_hi_lo" 5 161, 15 3 0, S_0x55873b0e9af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk_enable";
    .port_info 3 /INPUT 32 "LO_input";
    .port_info 4 /INPUT 32 "HI_input";
    .port_info 5 /INPUT 1 "LO_write_enable";
    .port_info 6 /INPUT 1 "HI_write_enable";
    .port_info 7 /OUTPUT 32 "LO_output";
    .port_info 8 /OUTPUT 32 "HI_output";
v0x55873b1190a0_0 .net "HI_input", 31 0, v0x55873b0fd8a0_0;  alias, 1 drivers
v0x55873b1191b0_0 .var "HI_output", 31 0;
v0x55873b119280_0 .var "HI_reg", 31 0;
v0x55873b119350_0 .net "HI_write_enable", 0 0, v0x55873b1136b0_0;  alias, 1 drivers
v0x55873b119420_0 .net "LO_input", 31 0, v0x55873b0da640_0;  alias, 1 drivers
v0x55873b119510_0 .var "LO_output", 31 0;
v0x55873b1195e0_0 .var "LO_reg", 31 0;
v0x55873b1196a0_0 .net "LO_write_enable", 0 0, v0x55873b113750_0;  alias, 1 drivers
v0x55873b119770_0 .net "clk", 0 0, v0x55873b1249d0_0;  alias, 1 drivers
v0x55873b119840_0 .net "clk_enable", 0 0, v0x55873b11cbf0_0;  alias, 1 drivers
v0x55873b1198e0_0 .net "reset", 0 0, v0x55873b125060_0;  alias, 1 drivers
E_0x55873b119020 .event edge, v0x55873b1195e0_0, v0x55873b119280_0;
S_0x55873b119b00 .scope module, "register_file_1" "register_file" 5 173, 16 3 0, S_0x55873b0e9af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk_enable";
    .port_info 3 /INPUT 5 "read_reg1";
    .port_info 4 /INPUT 5 "read_reg2";
    .port_info 5 /OUTPUT 32 "read_data_a";
    .port_info 6 /OUTPUT 32 "read_data_b";
    .port_info 7 /OUTPUT 32 "register_v0";
    .port_info 8 /INPUT 5 "write_reg";
    .port_info 9 /INPUT 1 "write_enable";
    .port_info 10 /INPUT 32 "write_data";
v0x55873b11a5a0_2 .array/port v0x55873b11a5a0, 2;
L_0x55873b137bb0 .functor BUFZ 32, v0x55873b11a5a0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55873b119f20_0 .net "clk", 0 0, v0x55873b1249d0_0;  alias, 1 drivers
v0x55873b11a030_0 .net "clk_enable", 0 0, v0x55873b11cbf0_0;  alias, 1 drivers
v0x55873b11a0f0_0 .var/i "index", 31 0;
v0x55873b11a190_0 .var "read_data_a", 31 0;
v0x55873b11a2a0_0 .var "read_data_b", 31 0;
v0x55873b11a400_0 .net "read_reg1", 4 0, L_0x55873b1256d0;  alias, 1 drivers
v0x55873b11a4e0_0 .net "read_reg2", 4 0, L_0x55873b125770;  alias, 1 drivers
v0x55873b11a5a0 .array "reg_file", 0 31, 31 0;
v0x55873b11ab50_0 .net "register_v0", 31 0, L_0x55873b137bb0;  alias, 1 drivers
v0x55873b11ac30_0 .net "reset", 0 0, v0x55873b125060_0;  alias, 1 drivers
v0x55873b11acd0_0 .net "write_data", 31 0, v0x55873b117210_0;  alias, 1 drivers
v0x55873b11ad90_0 .net "write_enable", 0 0, v0x55873b114fd0_0;  alias, 1 drivers
v0x55873b11ae30_0 .net "write_reg", 4 0, v0x55873b116090_0;  alias, 1 drivers
v0x55873b11a5a0_0 .array/port v0x55873b11a5a0, 0;
v0x55873b11a5a0_1 .array/port v0x55873b11a5a0, 1;
E_0x55873b119da0/0 .event edge, v0x55873b11a400_0, v0x55873b11a5a0_0, v0x55873b11a5a0_1, v0x55873b11a5a0_2;
v0x55873b11a5a0_3 .array/port v0x55873b11a5a0, 3;
v0x55873b11a5a0_4 .array/port v0x55873b11a5a0, 4;
v0x55873b11a5a0_5 .array/port v0x55873b11a5a0, 5;
v0x55873b11a5a0_6 .array/port v0x55873b11a5a0, 6;
E_0x55873b119da0/1 .event edge, v0x55873b11a5a0_3, v0x55873b11a5a0_4, v0x55873b11a5a0_5, v0x55873b11a5a0_6;
v0x55873b11a5a0_7 .array/port v0x55873b11a5a0, 7;
v0x55873b11a5a0_8 .array/port v0x55873b11a5a0, 8;
v0x55873b11a5a0_9 .array/port v0x55873b11a5a0, 9;
v0x55873b11a5a0_10 .array/port v0x55873b11a5a0, 10;
E_0x55873b119da0/2 .event edge, v0x55873b11a5a0_7, v0x55873b11a5a0_8, v0x55873b11a5a0_9, v0x55873b11a5a0_10;
v0x55873b11a5a0_11 .array/port v0x55873b11a5a0, 11;
v0x55873b11a5a0_12 .array/port v0x55873b11a5a0, 12;
v0x55873b11a5a0_13 .array/port v0x55873b11a5a0, 13;
v0x55873b11a5a0_14 .array/port v0x55873b11a5a0, 14;
E_0x55873b119da0/3 .event edge, v0x55873b11a5a0_11, v0x55873b11a5a0_12, v0x55873b11a5a0_13, v0x55873b11a5a0_14;
v0x55873b11a5a0_15 .array/port v0x55873b11a5a0, 15;
v0x55873b11a5a0_16 .array/port v0x55873b11a5a0, 16;
v0x55873b11a5a0_17 .array/port v0x55873b11a5a0, 17;
v0x55873b11a5a0_18 .array/port v0x55873b11a5a0, 18;
E_0x55873b119da0/4 .event edge, v0x55873b11a5a0_15, v0x55873b11a5a0_16, v0x55873b11a5a0_17, v0x55873b11a5a0_18;
v0x55873b11a5a0_19 .array/port v0x55873b11a5a0, 19;
v0x55873b11a5a0_20 .array/port v0x55873b11a5a0, 20;
v0x55873b11a5a0_21 .array/port v0x55873b11a5a0, 21;
v0x55873b11a5a0_22 .array/port v0x55873b11a5a0, 22;
E_0x55873b119da0/5 .event edge, v0x55873b11a5a0_19, v0x55873b11a5a0_20, v0x55873b11a5a0_21, v0x55873b11a5a0_22;
v0x55873b11a5a0_23 .array/port v0x55873b11a5a0, 23;
v0x55873b11a5a0_24 .array/port v0x55873b11a5a0, 24;
v0x55873b11a5a0_25 .array/port v0x55873b11a5a0, 25;
v0x55873b11a5a0_26 .array/port v0x55873b11a5a0, 26;
E_0x55873b119da0/6 .event edge, v0x55873b11a5a0_23, v0x55873b11a5a0_24, v0x55873b11a5a0_25, v0x55873b11a5a0_26;
v0x55873b11a5a0_27 .array/port v0x55873b11a5a0, 27;
v0x55873b11a5a0_28 .array/port v0x55873b11a5a0, 28;
v0x55873b11a5a0_29 .array/port v0x55873b11a5a0, 29;
v0x55873b11a5a0_30 .array/port v0x55873b11a5a0, 30;
E_0x55873b119da0/7 .event edge, v0x55873b11a5a0_27, v0x55873b11a5a0_28, v0x55873b11a5a0_29, v0x55873b11a5a0_30;
v0x55873b11a5a0_31 .array/port v0x55873b11a5a0, 31;
E_0x55873b119da0/8 .event edge, v0x55873b11a5a0_31, v0x55873b116170_0;
E_0x55873b119da0 .event/or E_0x55873b119da0/0, E_0x55873b119da0/1, E_0x55873b119da0/2, E_0x55873b119da0/3, E_0x55873b119da0/4, E_0x55873b119da0/5, E_0x55873b119da0/6, E_0x55873b119da0/7, E_0x55873b119da0/8;
S_0x55873b11b050 .scope module, "signextend_1" "signextend" 5 104, 17 3 0, S_0x55873b0e9af0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "immediate";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "extended_imm";
    .port_info 4 /OUTPUT 32 "extended_data";
v0x55873b11b270_0 .net *"_ivl_1", 0 0, L_0x55873b136180;  1 drivers
v0x55873b11b370_0 .net *"_ivl_2", 15 0, L_0x55873b136220;  1 drivers
v0x55873b11b450_0 .net "byte_msb", 0 0, L_0x55873b1364d0;  1 drivers
v0x55873b11b520_0 .net "data_readdata", 31 0, v0x55873b121420_0;  alias, 1 drivers
v0x55873b11b630_0 .var "extended_data", 31 0;
v0x55873b11b740_0 .net "extended_imm", 31 0, L_0x55873b136430;  alias, 1 drivers
v0x55873b11b830_0 .net "half_msb", 0 0, L_0x55873b1365a0;  1 drivers
v0x55873b11b8f0_0 .net "immediate", 15 0, L_0x55873b125630;  alias, 1 drivers
v0x55873b11b9d0_0 .net "select", 0 0, v0x55873b115310_0;  alias, 1 drivers
E_0x55873b11b1e0/0 .event edge, v0x55873b115310_0, v0x55873b11b450_0, v0x55873b115920_0, v0x55873b11b830_0;
E_0x55873b11b1e0/1 .event edge, v0x55873b115920_0;
E_0x55873b11b1e0 .event/or E_0x55873b11b1e0/0, E_0x55873b11b1e0/1;
L_0x55873b136180 .part L_0x55873b125630, 15, 1;
LS_0x55873b136220_0_0 .concat [ 1 1 1 1], L_0x55873b136180, L_0x55873b136180, L_0x55873b136180, L_0x55873b136180;
LS_0x55873b136220_0_4 .concat [ 1 1 1 1], L_0x55873b136180, L_0x55873b136180, L_0x55873b136180, L_0x55873b136180;
LS_0x55873b136220_0_8 .concat [ 1 1 1 1], L_0x55873b136180, L_0x55873b136180, L_0x55873b136180, L_0x55873b136180;
LS_0x55873b136220_0_12 .concat [ 1 1 1 1], L_0x55873b136180, L_0x55873b136180, L_0x55873b136180, L_0x55873b136180;
L_0x55873b136220 .concat [ 4 4 4 4], LS_0x55873b136220_0_0, LS_0x55873b136220_0_4, LS_0x55873b136220_0_8, LS_0x55873b136220_0_12;
L_0x55873b136430 .concat [ 16 16 0 0], L_0x55873b125630, L_0x55873b136220;
L_0x55873b1364d0 .part v0x55873b121420_0, 7, 1;
L_0x55873b1365a0 .part v0x55873b121420_0, 15, 1;
S_0x55873b11e9b0 .scope module, "memBus" "harvard_to_avalon" 4 27, 18 1 0, S_0x55873b0bc980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "stall";
    .port_info 3 /INPUT 32 "ip_address";
    .port_info 4 /INPUT 1 "read_ip";
    .port_info 5 /OUTPUT 32 "ip_data";
    .port_info 6 /INPUT 32 "dp_address";
    .port_info 7 /INPUT 32 "writedata";
    .port_info 8 /INPUT 4 "byteenable";
    .port_info 9 /INPUT 1 "read_dp";
    .port_info 10 /INPUT 1 "write_dp";
    .port_info 11 /OUTPUT 32 "dp_data";
    .port_info 12 /INPUT 32 "avl_readdata";
    .port_info 13 /INPUT 1 "avl_waitrequest";
    .port_info 14 /OUTPUT 32 "avl_address";
    .port_info 15 /OUTPUT 4 "avl_byteenable";
    .port_info 16 /OUTPUT 32 "avl_writedata";
    .port_info 17 /OUTPUT 1 "avl_read";
    .port_info 18 /OUTPUT 1 "avl_write";
enum0x55873af86ad0 .enum4 (3)
   "IDLE" 3'b000,
   "INSTR" 3'b011,
   "DATA" 3'b111,
   "CLEAR" 3'b101,
   "ISET" 3'b110,
   "CHILL" 3'b001
 ;
v0x55873b120830_0 .net "avl_address", 31 0, v0x55873b11f320_0;  alias, 1 drivers
v0x55873b120910_0 .net "avl_byteenable", 3 0, v0x55873b11f400_0;  alias, 1 drivers
v0x55873b1209b0_0 .net "avl_read", 0 0, v0x55873b11f4c0_0;  alias, 1 drivers
v0x55873b120a50_0 .net "avl_readdata", 31 0, v0x55873b1240b0_0;  alias, 1 drivers
v0x55873b120af0_0 .net "avl_waitrequest", 0 0, v0x55873b124400_0;  alias, 1 drivers
v0x55873b120b90_0 .net "avl_write", 0 0, v0x55873b11f770_0;  alias, 1 drivers
v0x55873b120c30_0 .net "avl_writedata", 31 0, v0x55873b11f830_0;  alias, 1 drivers
v0x55873b120cd0_0 .var "bus_address", 31 0;
v0x55873b120d70_0 .net "bus_busy", 0 0, v0x55873b11f910_0;  1 drivers
v0x55873b120e10_0 .var "bus_byteenable", 3 0;
v0x55873b120eb0_0 .var "bus_read", 0 0;
v0x55873b120f50_0 .net "bus_readdata", 31 0, v0x55873b11fc70_0;  1 drivers
v0x55873b120ff0_0 .var "bus_write", 0 0;
v0x55873b121090_0 .var "bus_writedata", 31 0;
v0x55873b121130_0 .net "byteenable", 3 0, v0x55873b114370_0;  alias, 1 drivers
v0x55873b1211d0_0 .net "clk", 0 0, v0x55873b1249d0_0;  alias, 1 drivers
v0x55873b121270_0 .net "dp_address", 31 0, v0x55873b11cd50_0;  alias, 1 drivers
v0x55873b121420_0 .var "dp_data", 31 0;
v0x55873b1214c0_0 .net "ip_address", 31 0, v0x55873b11d360_0;  alias, 1 drivers
v0x55873b121560_0 .var "ip_data", 31 0;
v0x55873b121600_0 .net "read_dp", 0 0, v0x55873b114520_0;  alias, 1 drivers
v0x55873b1216a0_0 .net "read_ip", 0 0, v0x55873b11d420_0;  alias, 1 drivers
v0x55873b121740_0 .net "rst", 0 0, v0x55873b125060_0;  alias, 1 drivers
v0x55873b1217e0_0 .var "stall", 0 0;
v0x55873b121880_0 .var "state", 2 0;
v0x55873b121920_0 .net "write_dp", 0 0, v0x55873b1145e0_0;  alias, 1 drivers
v0x55873b1219c0_0 .net "writedata", 31 0, v0x55873b11d010_0;  alias, 1 drivers
E_0x55873b11ec50/0 .event edge, v0x55873b121880_0, v0x55873b114520_0, v0x55873b1145e0_0, v0x55873b11d420_0;
E_0x55873b11ec50/1 .event edge, v0x55873b11cd50_0, v0x55873b11d360_0, v0x55873b11d010_0, v0x55873b114370_0;
E_0x55873b11ec50 .event/or E_0x55873b11ec50/0, E_0x55873b11ec50/1;
S_0x55873b11ed00 .scope module, "bus_con" "avl_master_bc" 18 162, 19 1 0, S_0x55873b11e9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "avl_readdata";
    .port_info 3 /INPUT 1 "avl_waitrequest";
    .port_info 4 /OUTPUT 32 "avl_address";
    .port_info 5 /OUTPUT 4 "avl_byteenable";
    .port_info 6 /OUTPUT 32 "avl_writedata";
    .port_info 7 /OUTPUT 1 "avl_read";
    .port_info 8 /OUTPUT 1 "avl_write";
    .port_info 9 /INPUT 32 "address";
    .port_info 10 /INPUT 32 "write_data";
    .port_info 11 /INPUT 4 "byteenable";
    .port_info 12 /INPUT 1 "read_select";
    .port_info 13 /INPUT 1 "write_select";
    .port_info 14 /OUTPUT 32 "read_data";
    .port_info 15 /OUTPUT 1 "busy";
enum0x55873af87a60 .enum4 (2)
   "IDLE" 2'b00,
   "WAIT" 2'b11
 ;
v0x55873b11f220_0 .net "address", 31 0, v0x55873b120cd0_0;  1 drivers
v0x55873b11f320_0 .var "avl_address", 31 0;
v0x55873b11f400_0 .var "avl_byteenable", 3 0;
v0x55873b11f4c0_0 .var "avl_read", 0 0;
v0x55873b11f580_0 .net "avl_readdata", 31 0, v0x55873b1240b0_0;  alias, 1 drivers
v0x55873b11f6b0_0 .net "avl_waitrequest", 0 0, v0x55873b124400_0;  alias, 1 drivers
v0x55873b11f770_0 .var "avl_write", 0 0;
v0x55873b11f830_0 .var "avl_writedata", 31 0;
v0x55873b11f910_0 .var "busy", 0 0;
v0x55873b11fa60_0 .net "byteenable", 3 0, v0x55873b120e10_0;  1 drivers
v0x55873b11fb40_0 .net "clk", 0 0, v0x55873b1249d0_0;  alias, 1 drivers
v0x55873b11fc70_0 .var "read_data", 31 0;
v0x55873b11fd50_0 .net "read_select", 0 0, v0x55873b120eb0_0;  1 drivers
v0x55873b11fe10_0 .net "rst", 0 0, v0x55873b125060_0;  alias, 1 drivers
v0x55873b11feb0_0 .var "state", 1 0;
v0x55873b11ff90_0 .var "tmp_addr", 31 0;
v0x55873b120070_0 .var "tmp_ben", 3 0;
v0x55873b120150_0 .var "tmp_r", 0 0;
v0x55873b120210_0 .var "tmp_rdata", 31 0;
v0x55873b1202f0_0 .var "tmp_w", 0 0;
v0x55873b1203b0_0 .var "tmp_wdata", 31 0;
v0x55873b120490_0 .net "write_data", 31 0, v0x55873b121090_0;  1 drivers
v0x55873b120570_0 .net "write_select", 0 0, v0x55873b120ff0_0;  1 drivers
E_0x55873b11f120/0 .event edge, v0x55873b11feb0_0, v0x55873b11f220_0, v0x55873b120490_0, v0x55873b120210_0;
E_0x55873b11f120/1 .event edge, v0x55873b11fd50_0, v0x55873b120570_0, v0x55873b11fa60_0, v0x55873b11ff90_0;
E_0x55873b11f120/2 .event edge, v0x55873b1203b0_0, v0x55873b11f6b0_0, v0x55873b11f580_0, v0x55873b120150_0;
E_0x55873b11f120/3 .event edge, v0x55873b1202f0_0, v0x55873b120070_0;
E_0x55873b11f120 .event/or E_0x55873b11f120/0, E_0x55873b11f120/1, E_0x55873b11f120/2, E_0x55873b11f120/3;
S_0x55873b123290 .scope module, "avlMem" "avl_slave_mem" 3 61, 20 1 0, S_0x55873b0bb430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 4 "byteenable";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /INPUT 1 "read";
    .port_info 6 /INPUT 1 "write";
    .port_info 7 /OUTPUT 32 "readdata";
    .port_info 8 /OUTPUT 1 "waitrequest";
P_0x55873b123490 .param/l "BLOCK_SIZE" 0 20 20, +C4<00000000000000000010000000000000>;
P_0x55873b1234d0 .param/str "DATA_INIT_FILE" 0 20 19, "\000";
P_0x55873b123510 .param/str "INSTR_INIT_FILE" 0 20 18, "test/1-binary/xor/xor_2.hex.txt";
enum0x55873af60460 .enum4 (2)
   "IDLE" 2'b00,
   "BUSY" 2'b11,
   "CHILL" 2'b01
 ;
v0x55873b123b60_0 .net "address", 31 0, v0x55873b11f320_0;  alias, 1 drivers
v0x55873b123c40_0 .net "byteenable", 3 0, v0x55873b11f400_0;  alias, 1 drivers
v0x55873b123d00_0 .net "clk", 0 0, v0x55873b1249d0_0;  alias, 1 drivers
v0x55873b123da0 .array "data", 0 8191, 7 0;
v0x55873b123e40 .array "init_b2", 0 2047, 31 0;
v0x55873b123f50 .array "instr", 0 8191, 7 0;
v0x55873b124010_0 .net "read", 0 0, v0x55873b11f4c0_0;  alias, 1 drivers
v0x55873b1240b0_0 .var "readdata", 31 0;
v0x55873b124170_0 .net "rst", 0 0, v0x55873b125060_0;  alias, 1 drivers
v0x55873b124320_0 .var "state", 1 0;
v0x55873b124400_0 .var "waitrequest", 0 0;
v0x55873b1244a0_0 .net "write", 0 0, v0x55873b11f770_0;  alias, 1 drivers
v0x55873b124540_0 .net "writedata", 31 0, v0x55873b11f830_0;  alias, 1 drivers
E_0x55873b1236b0 .event edge, v0x55873b124320_0, v0x55873b11f4c0_0, v0x55873b11f770_0;
S_0x55873b1238b0 .scope begin, "$unm_blk_9" "$unm_blk_9" 20 31, 20 31 0, S_0x55873b123290;
 .timescale 0 0;
v0x55873b123a60_0 .var/i "i", 31 0;
    .scope S_0x55873b123290;
T_0 ;
    %fork t_1, S_0x55873b1238b0;
    %jmp t_0;
    .scope S_0x55873b1238b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b123a60_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55873b123a60_0;
    %cmpi/s 8192, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55873b123a60_0;
    %store/vec4a v0x55873b123da0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55873b123a60_0;
    %store/vec4a v0x55873b123f50, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55873b123a60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55873b123a60_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 20 38 "$readmemh", P_0x55873b123510, v0x55873b123e40 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b123a60_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55873b123a60_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_0.3, 5;
    %ix/getv/s 4, v0x55873b123a60_0;
    %load/vec4a v0x55873b123e40, 4;
    %pad/u 8;
    %load/vec4 v0x55873b123a60_0;
    %pad/s 64;
    %muli 4, 0, 64;
    %ix/vec4/s 4;
    %store/vec4a v0x55873b123f50, 4, 0;
    %ix/getv/s 4, v0x55873b123a60_0;
    %load/vec4a v0x55873b123e40, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x55873b123a60_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x55873b123f50, 4, 0;
    %ix/getv/s 4, v0x55873b123a60_0;
    %load/vec4a v0x55873b123e40, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x55873b123a60_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 2, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x55873b123f50, 4, 0;
    %ix/getv/s 4, v0x55873b123a60_0;
    %load/vec4a v0x55873b123e40, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x55873b123a60_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 3, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x55873b123f50, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55873b123a60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55873b123a60_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b1240b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b124400_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b124320_0, 0, 2;
    %end;
    .scope S_0x55873b123290;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x55873b123290;
T_1 ;
Ewait_0 .event/or E_0x55873b1236b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55873b124320_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x55873b124010_0;
    %load/vec4 v0x55873b1244a0_0;
    %xor;
    %store/vec4 v0x55873b124400_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55873b124320_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b124400_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55873b124320_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b124400_0, 0, 1;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55873b123290;
T_2 ;
    %wait E_0x55873b117790;
    %load/vec4 v0x55873b124170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55873b1240b0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55873b1240b0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55873b1240b0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55873b1240b0_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55873b124320_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55873b124320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x55873b124010_0;
    %load/vec4 v0x55873b1244a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55873b124320_0, 0;
T_2.6 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x55873b124010_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55873b1244a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x55873b123b60_0;
    %cmpi/u 3217031168, 0, 32;
    %jmp/0xz  T_2.10, 5;
    %load/vec4 v0x55873b123c40_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %ix/getv 4, v0x55873b123b60_0;
    %load/vec4a v0x55873b123da0, 4;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55873b1240b0_0, 4, 5;
    %load/vec4 v0x55873b123c40_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.14, 8;
    %load/vec4 v0x55873b123b60_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55873b123da0, 4;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55873b1240b0_0, 4, 5;
    %load/vec4 v0x55873b123c40_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.16, 8;
    %load/vec4 v0x55873b123b60_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55873b123da0, 4;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55873b1240b0_0, 4, 5;
    %load/vec4 v0x55873b123c40_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.18, 8;
    %load/vec4 v0x55873b123b60_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55873b123da0, 4;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55873b1240b0_0, 4, 5;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x55873b123c40_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.20, 8;
    %load/vec4 v0x55873b123b60_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55873b123f50, 4;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55873b1240b0_0, 4, 5;
    %load/vec4 v0x55873b123c40_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.22, 8;
    %load/vec4 v0x55873b123b60_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55873b123f50, 4;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55873b1240b0_0, 4, 5;
    %load/vec4 v0x55873b123c40_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.24, 8;
    %load/vec4 v0x55873b123b60_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55873b123f50, 4;
    %jmp/1 T_2.25, 8;
T_2.24 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.25, 8;
 ; End of false expr.
    %blend;
T_2.25;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55873b1240b0_0, 4, 5;
    %load/vec4 v0x55873b123c40_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.26, 8;
    %load/vec4 v0x55873b123b60_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55873b123f50, 4;
    %jmp/1 T_2.27, 8;
T_2.26 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.27, 8;
 ; End of false expr.
    %blend;
T_2.27;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55873b1240b0_0, 4, 5;
T_2.11 ;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x55873b124010_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55873b1244a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.28, 8;
    %load/vec4 v0x55873b123b60_0;
    %cmpi/u 3217031168, 0, 32;
    %jmp/0xz  T_2.30, 5;
    %load/vec4 v0x55873b123c40_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.32, 8;
    %load/vec4 v0x55873b124540_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.33, 8;
T_2.32 ; End of true expr.
    %ix/getv 4, v0x55873b123b60_0;
    %load/vec4a v0x55873b123da0, 4;
    %jmp/0 T_2.33, 8;
 ; End of false expr.
    %blend;
T_2.33;
    %ix/getv 3, v0x55873b123b60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55873b123da0, 0, 4;
    %load/vec4 v0x55873b123c40_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.34, 8;
    %load/vec4 v0x55873b124540_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.35, 8;
T_2.34 ; End of true expr.
    %load/vec4 v0x55873b123b60_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55873b123da0, 4;
    %jmp/0 T_2.35, 8;
 ; End of false expr.
    %blend;
T_2.35;
    %load/vec4 v0x55873b123b60_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55873b123da0, 0, 4;
    %load/vec4 v0x55873b123c40_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.36, 8;
    %load/vec4 v0x55873b124540_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.37, 8;
T_2.36 ; End of true expr.
    %load/vec4 v0x55873b123b60_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55873b123da0, 4;
    %jmp/0 T_2.37, 8;
 ; End of false expr.
    %blend;
T_2.37;
    %load/vec4 v0x55873b123b60_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55873b123da0, 0, 4;
    %load/vec4 v0x55873b123c40_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.38, 8;
    %load/vec4 v0x55873b124540_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.39, 8;
T_2.38 ; End of true expr.
    %load/vec4 v0x55873b123b60_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55873b123da0, 4;
    %jmp/0 T_2.39, 8;
 ; End of false expr.
    %blend;
T_2.39;
    %load/vec4 v0x55873b123b60_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55873b123da0, 0, 4;
    %jmp T_2.31;
T_2.30 ;
    %load/vec4 v0x55873b123c40_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.40, 8;
    %load/vec4 v0x55873b124540_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.41, 8;
T_2.40 ; End of true expr.
    %load/vec4 v0x55873b123b60_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55873b123f50, 4;
    %jmp/0 T_2.41, 8;
 ; End of false expr.
    %blend;
T_2.41;
    %load/vec4 v0x55873b123b60_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55873b123f50, 0, 4;
    %load/vec4 v0x55873b123c40_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.42, 8;
    %load/vec4 v0x55873b124540_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.43, 8;
T_2.42 ; End of true expr.
    %load/vec4 v0x55873b123b60_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55873b123f50, 4;
    %jmp/0 T_2.43, 8;
 ; End of false expr.
    %blend;
T_2.43;
    %load/vec4 v0x55873b123b60_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55873b123f50, 0, 4;
    %load/vec4 v0x55873b123c40_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.44, 8;
    %load/vec4 v0x55873b124540_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.45, 8;
T_2.44 ; End of true expr.
    %load/vec4 v0x55873b123b60_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55873b123f50, 4;
    %jmp/0 T_2.45, 8;
 ; End of false expr.
    %blend;
T_2.45;
    %load/vec4 v0x55873b123b60_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55873b123f50, 0, 4;
    %load/vec4 v0x55873b123c40_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.46, 8;
    %load/vec4 v0x55873b124540_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %load/vec4 v0x55873b123b60_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55873b123f50, 4;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %load/vec4 v0x55873b123b60_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55873b123f50, 0, 4;
T_2.31 ;
T_2.28 ;
T_2.9 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55873b124320_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55873b124320_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55873b11ed00;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b11feb0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b120210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b11f320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b11f830_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b11f4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b11f770_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b11ff90_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55873b120070_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b120150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1202f0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55873b11ed00;
T_4 ;
Ewait_1 .event/or E_0x55873b11f120, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55873b11feb0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x55873b11f220_0;
    %store/vec4 v0x55873b11f320_0, 0, 32;
    %load/vec4 v0x55873b120490_0;
    %store/vec4 v0x55873b11f830_0, 0, 32;
    %load/vec4 v0x55873b120210_0;
    %store/vec4 v0x55873b11fc70_0, 0, 32;
    %load/vec4 v0x55873b11fd50_0;
    %store/vec4 v0x55873b11f4c0_0, 0, 1;
    %load/vec4 v0x55873b120570_0;
    %store/vec4 v0x55873b11f770_0, 0, 1;
    %load/vec4 v0x55873b11fa60_0;
    %store/vec4 v0x55873b11f400_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b11f910_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55873b11feb0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x55873b11ff90_0;
    %store/vec4 v0x55873b11f320_0, 0, 32;
    %load/vec4 v0x55873b1203b0_0;
    %store/vec4 v0x55873b11f830_0, 0, 32;
    %load/vec4 v0x55873b11f6b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.4, 8;
    %load/vec4 v0x55873b120210_0;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %load/vec4 v0x55873b11f580_0;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %store/vec4 v0x55873b11fc70_0, 0, 32;
    %load/vec4 v0x55873b120150_0;
    %store/vec4 v0x55873b11f4c0_0, 0, 1;
    %load/vec4 v0x55873b1202f0_0;
    %store/vec4 v0x55873b11f770_0, 0, 1;
    %load/vec4 v0x55873b120070_0;
    %store/vec4 v0x55873b11f400_0, 0, 4;
    %load/vec4 v0x55873b11f6b0_0;
    %store/vec4 v0x55873b11f910_0, 0, 1;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55873b11ed00;
T_5 ;
    %wait E_0x55873b117790;
    %load/vec4 v0x55873b11fe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55873b11ff90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55873b120210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55873b1203b0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55873b120070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55873b120150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55873b1202f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55873b11feb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55873b11feb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x55873b11fd50_0;
    %assign/vec4 v0x55873b120150_0, 0;
    %load/vec4 v0x55873b120570_0;
    %assign/vec4 v0x55873b1202f0_0, 0;
    %load/vec4 v0x55873b11f220_0;
    %assign/vec4 v0x55873b11ff90_0, 0;
    %load/vec4 v0x55873b120490_0;
    %assign/vec4 v0x55873b1203b0_0, 0;
    %load/vec4 v0x55873b11fa60_0;
    %assign/vec4 v0x55873b120070_0, 0;
    %load/vec4 v0x55873b11fd50_0;
    %load/vec4 v0x55873b120570_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55873b11feb0_0, 0;
T_5.5 ;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x55873b11f6b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %load/vec4 v0x55873b120150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %load/vec4 v0x55873b11f580_0;
    %assign/vec4 v0x55873b120210_0, 0;
T_5.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55873b11feb0_0, 0;
T_5.7 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55873b11e9b0;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55873b121880_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b120cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b121090_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55873b120e10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b120eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b120ff0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b121560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b121420_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1217e0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55873b11e9b0;
T_7 ;
Ewait_2 .event/or E_0x55873b11ec50, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55873b121880_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x55873b121600_0;
    %load/vec4 v0x55873b121920_0;
    %xor;
    %load/vec4 v0x55873b1216a0_0;
    %or;
    %store/vec4 v0x55873b1217e0_0, 0, 1;
    %load/vec4 v0x55873b121600_0;
    %load/vec4 v0x55873b121920_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x55873b121270_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x55873b1214c0_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0x55873b120cd0_0, 0, 32;
    %load/vec4 v0x55873b121600_0;
    %load/vec4 v0x55873b121920_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x55873b1219c0_0;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %store/vec4 v0x55873b121090_0, 0, 32;
    %load/vec4 v0x55873b121600_0;
    %load/vec4 v0x55873b121920_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %load/vec4 v0x55873b121130_0;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v0x55873b120e10_0, 0, 4;
    %load/vec4 v0x55873b121600_0;
    %load/vec4 v0x55873b121920_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.8, 8;
    %load/vec4 v0x55873b121600_0;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %load/vec4 v0x55873b1216a0_0;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x55873b120eb0_0, 0, 1;
    %load/vec4 v0x55873b121600_0;
    %load/vec4 v0x55873b121920_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.10, 8;
    %load/vec4 v0x55873b121920_0;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %store/vec4 v0x55873b120ff0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55873b121880_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1217e0_0, 0, 1;
    %load/vec4 v0x55873b1214c0_0;
    %store/vec4 v0x55873b120cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b121090_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55873b120e10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b120eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b120ff0_0, 0, 1;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x55873b121880_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1217e0_0, 0, 1;
    %load/vec4 v0x55873b121270_0;
    %store/vec4 v0x55873b120cd0_0, 0, 32;
    %load/vec4 v0x55873b1219c0_0;
    %store/vec4 v0x55873b121090_0, 0, 32;
    %load/vec4 v0x55873b121130_0;
    %store/vec4 v0x55873b120e10_0, 0, 4;
    %load/vec4 v0x55873b121600_0;
    %store/vec4 v0x55873b120eb0_0, 0, 1;
    %load/vec4 v0x55873b121920_0;
    %store/vec4 v0x55873b120ff0_0, 0, 1;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x55873b121880_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1217e0_0, 0, 1;
    %load/vec4 v0x55873b1214c0_0;
    %store/vec4 v0x55873b120cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b121090_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55873b120e10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b120eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b120ff0_0, 0, 1;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x55873b121880_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_7.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1217e0_0, 0, 1;
    %load/vec4 v0x55873b1214c0_0;
    %store/vec4 v0x55873b120cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b121090_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55873b120e10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b120eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b120ff0_0, 0, 1;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0x55873b121880_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_7.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1217e0_0, 0, 1;
    %load/vec4 v0x55873b121600_0;
    %load/vec4 v0x55873b121920_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.22, 8;
    %load/vec4 v0x55873b121270_0;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %load/vec4 v0x55873b1214c0_0;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x55873b120cd0_0, 0, 32;
    %load/vec4 v0x55873b121600_0;
    %load/vec4 v0x55873b121920_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.24, 8;
    %load/vec4 v0x55873b1219c0_0;
    %jmp/1 T_7.25, 8;
T_7.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.25, 8;
 ; End of false expr.
    %blend;
T_7.25;
    %store/vec4 v0x55873b121090_0, 0, 32;
    %load/vec4 v0x55873b121600_0;
    %load/vec4 v0x55873b121920_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.26, 8;
    %load/vec4 v0x55873b121130_0;
    %jmp/1 T_7.27, 8;
T_7.26 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_7.27, 8;
 ; End of false expr.
    %blend;
T_7.27;
    %store/vec4 v0x55873b120e10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b120eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b120ff0_0, 0, 1;
T_7.20 ;
T_7.19 ;
T_7.17 ;
T_7.15 ;
T_7.13 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55873b11e9b0;
T_8 ;
    %wait E_0x55873b117790;
    %load/vec4 v0x55873b121740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55873b121880_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b120cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b121090_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55873b120e10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b120eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b120ff0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b121560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b121420_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1217e0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55873b121880_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x55873b121600_0;
    %load/vec4 v0x55873b121920_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55873b121880_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x55873b1216a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55873b121880_0, 0;
T_8.6 ;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55873b121880_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x55873b120d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0x55873b120f50_0;
    %assign/vec4 v0x55873b121560_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55873b121880_0, 0;
T_8.10 ;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x55873b121880_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x55873b120d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v0x55873b120f50_0;
    %assign/vec4 v0x55873b121420_0, 0;
    %load/vec4 v0x55873b1216a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55873b121880_0, 0;
    %jmp T_8.17;
T_8.16 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55873b121880_0, 0;
T_8.17 ;
T_8.14 ;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x55873b121880_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_8.18, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55873b121880_0, 0;
    %jmp T_8.19;
T_8.18 ;
    %load/vec4 v0x55873b121880_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_8.20, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55873b121880_0, 0;
    %jmp T_8.21;
T_8.20 ;
    %load/vec4 v0x55873b121880_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_8.22, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55873b121880_0, 0;
T_8.22 ;
T_8.21 ;
T_8.19 ;
T_8.13 ;
T_8.9 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55873b1175d0;
T_9 ;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x55873b117ab0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x55873b1175d0;
T_10 ;
    %wait E_0x55873b117790;
    %load/vec4 v0x55873b117b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55873b117ab0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55873b1178f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55873b1179e0_0;
    %assign/vec4 v0x55873b117ab0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55873b117d10;
T_11 ;
Ewait_3 .event/or E_0x55873b117fc0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x55873b118910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x55873b118850_0;
    %store/vec4 v0x55873b118a00_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x55873b118510_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.5, 8;
    %load/vec4 v0x55873b118850_0;
    %load/vec4 v0x55873b118ba0_0;
    %parti/s 18, 0, 2;
    %pad/u 32;
    %add;
    %jmp/1 T_11.6, 8;
T_11.5 ; End of true expr.
    %load/vec4 v0x55873b118850_0;
    %jmp/0 T_11.6, 8;
 ; End of false expr.
    %blend;
T_11.6;
    %store/vec4 v0x55873b118a00_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x55873b118600_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x55873b118850_0;
    %pushi/vec4 4026531840, 0, 32;
    %and;
    %or;
    %store/vec4 v0x55873b118a00_0, 0, 32;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x55873b118ad0_0;
    %store/vec4 v0x55873b118a00_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55873b113e40;
T_12 ;
Ewait_4 .event/or E_0x55873aff1260, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x55873b114460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55873b114860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1142b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114e10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114ef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114c50_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55873b114370_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b114520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1145e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114b70_0, 0, 2;
    %jmp T_12.22;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1142b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55873b114e10_0, 0, 2;
    %load/vec4 v0x55873b1146a0_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_12.23, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_12.24, 8;
T_12.23 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.24, 8;
 ; End of false expr.
    %blend;
T_12.24;
    %store/vec4 v0x55873b114ef0_0, 0, 2;
    %load/vec4 v0x55873b1146a0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55873b1146a0_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55873b1146a0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_12.25, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_12.26, 9;
T_12.25 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_12.26, 9;
 ; End of false expr.
    %blend;
T_12.26;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
    %load/vec4 v0x55873b1146a0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55873b1146a0_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55873b1146a0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.27, 9;
    %load/vec4 v0x55873b1146a0_0;
    %pushi/vec4 16, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55873b1146a0_0;
    %pushi/vec4 18, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.29, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
    %jmp T_12.30;
T_12.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
T_12.30 ;
    %jmp T_12.28;
T_12.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
T_12.28 ;
    %load/vec4 v0x55873b1146a0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55873b1146a0_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.31, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_12.32, 8;
T_12.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.32, 8;
 ; End of false expr.
    %blend;
T_12.32;
    %store/vec4 v0x55873b114c50_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55873b114370_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b114520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1145e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114b70_0, 0, 2;
    %jmp T_12.22;
T_12.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55873b114e10_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55873b114ef0_0, 0, 2;
    %load/vec4 v0x55873b115230_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55873b114a00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_12.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.34, 8;
T_12.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.34, 8;
 ; End of false expr.
    %blend;
T_12.34;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55873b114c50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b114520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1145e0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55873b114370_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114b70_0, 0, 2;
    %jmp T_12.22;
T_12.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1142b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
    %load/vec4 v0x55873b114a00_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.35, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.36, 8;
T_12.35 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.36, 8;
 ; End of false expr.
    %blend;
T_12.36;
    %store/vec4 v0x55873b114c50_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55873b114370_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b114520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1145e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114b70_0, 0, 2;
    %jmp T_12.22;
T_12.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1142b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
    %load/vec4 v0x55873b114a00_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.37, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.38, 8;
T_12.37 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.38, 8;
 ; End of false expr.
    %blend;
T_12.38;
    %store/vec4 v0x55873b114c50_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55873b114370_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b114520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1145e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114b70_0, 0, 2;
    %jmp T_12.22;
T_12.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1142b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
    %load/vec4 v0x55873b114a00_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.39, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.40, 8;
T_12.39 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.40, 8;
 ; End of false expr.
    %blend;
T_12.40;
    %store/vec4 v0x55873b114c50_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55873b114370_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b114520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1145e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114b70_0, 0, 2;
    %jmp T_12.22;
T_12.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1142b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
    %load/vec4 v0x55873b114a00_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.41, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.42, 8;
T_12.41 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.42, 8;
 ; End of false expr.
    %blend;
T_12.42;
    %store/vec4 v0x55873b114c50_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55873b114370_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b114520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1145e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114b70_0, 0, 2;
    %jmp T_12.22;
T_12.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114e10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55873b114ef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1142b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114c50_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55873b114370_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b114520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1145e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b115310_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114b70_0, 0, 2;
    %jmp T_12.22;
T_12.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114e10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55873b114ef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1142b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114c50_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55873b114370_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b114520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1145e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b115310_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114b70_0, 0, 2;
    %jmp T_12.22;
T_12.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114e10_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55873b114ef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1142b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114c50_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55873b114370_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b114520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1145e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114b70_0, 0, 2;
    %jmp T_12.22;
T_12.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114e10_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55873b114ef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1142b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114c50_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55873b114370_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b114520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1145e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114b70_0, 0, 2;
    %jmp T_12.22;
T_12.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114e10_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55873b114ef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1142b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114c50_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55873b114370_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b114520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1145e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114b70_0, 0, 2;
    %jmp T_12.22;
T_12.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1142b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114e10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114ef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114c50_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55873b114370_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b114520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1145e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55873b114b70_0, 0, 2;
    %jmp T_12.22;
T_12.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1142b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114e10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114ef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114c50_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55873b114370_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b114520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1145e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55873b114b70_0, 0, 2;
    %jmp T_12.22;
T_12.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1142b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114c50_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55873b114370_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b114520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1145e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114b70_0, 0, 2;
    %jmp T_12.22;
T_12.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114e10_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55873b114ef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1142b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114c50_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55873b114370_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b114520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1145e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114b70_0, 0, 2;
    %jmp T_12.22;
T_12.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1142b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114c50_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55873b114370_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b114520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1145e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114b70_0, 0, 2;
    %jmp T_12.22;
T_12.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1142b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114c50_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55873b114370_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b114520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1145e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114b70_0, 0, 2;
    %jmp T_12.22;
T_12.19 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55873b114c50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55873b114370_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b114520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1145e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114b70_0, 0, 2;
    %jmp T_12.22;
T_12.20 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55873b114c50_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55873b114e10_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55873b114ef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b114fd0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55873b114370_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b114520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1145e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55873b114b70_0, 0, 2;
    %jmp T_12.22;
T_12.22 ;
    %pop/vec4 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55873b11b050;
T_13 ;
Ewait_5 .event/or E_0x55873b11b1e0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x55873b11b9d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x55873b11b450_0;
    %replicate 24;
    %load/vec4 v0x55873b11b520_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55873b11b630_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55873b11b830_0;
    %replicate 16;
    %load/vec4 v0x55873b11b520_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55873b11b630_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55873b115d10;
T_14 ;
Ewait_6 .event/or E_0x55873b104930, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x55873b116230_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 31, 0, 32;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x55873b116230_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0x55873b115f90_0;
    %pad/u 32;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v0x55873b116170_0;
    %pad/u 32;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %pad/u 5;
    %store/vec4 v0x55873b116090_0, 0, 5;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55873b1163b0;
T_15 ;
Ewait_7 .event/or E_0x55873b116590, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x55873b1168e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %load/vec4 v0x55873b116720_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x55873b1167e0_0;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v0x55873b116610_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55873b116a20;
T_16 ;
Ewait_8 .event/or E_0x55873b116d20, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x55873b1172d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %load/vec4 v0x55873b116dc0_0;
    %store/vec4 v0x55873b117210_0, 0, 32;
    %jmp T_16.5;
T_16.0 ;
    %load/vec4 v0x55873b116dc0_0;
    %store/vec4 v0x55873b117210_0, 0, 32;
    %jmp T_16.5;
T_16.1 ;
    %load/vec4 v0x55873b116f70_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.6, 8;
    %load/vec4 v0x55873b117100_0;
    %jmp/1 T_16.7, 8;
T_16.6 ; End of true expr.
    %load/vec4 v0x55873b116ea0_0;
    %jmp/0 T_16.7, 8;
 ; End of false expr.
    %blend;
T_16.7;
    %store/vec4 v0x55873b117210_0, 0, 32;
    %jmp T_16.5;
T_16.2 ;
    %load/vec4 v0x55873b1173c0_0;
    %store/vec4 v0x55873b117210_0, 0, 32;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v0x55873b117040_0;
    %store/vec4 v0x55873b117210_0, 0, 32;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55873b1133e0;
T_17 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55873b1138b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b113750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1136b0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x55873b1133e0;
T_18 ;
Ewait_9 .event/or E_0x55873b055ed0, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x55873b113a40_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_18.15, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_18.16, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_18.17, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_18.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_18.19, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_18.20, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_18.21, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_18.22, 6;
    %jmp T_18.24;
T_18.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.24;
T_18.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.24;
T_18.4 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.24;
T_18.5 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.24;
T_18.6 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.24;
T_18.7 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.24;
T_18.8 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.24;
T_18.9 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.24;
T_18.10 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.24;
T_18.11 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.24;
T_18.12 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.24;
T_18.13 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.24;
T_18.14 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.24;
T_18.15 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.24;
T_18.16 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.24;
T_18.17 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.24;
T_18.18 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.24;
T_18.19 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.24;
T_18.20 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.24;
T_18.21 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.24;
T_18.22 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.24;
T_18.24 ;
    %pop/vec4 1;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 1, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 7, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_18.25, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.26;
T_18.25 ;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 32, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 40, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 41, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_18.27, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.28;
T_18.27 ;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 34, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_18.29, 4;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.30;
T_18.29 ;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_18.31, 4;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.32;
T_18.31 ;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_18.33, 4;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.34;
T_18.33 ;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 10, 0, 6;
    %jmp/0xz  T_18.35, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.36;
T_18.35 ;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_18.37, 4;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.38;
T_18.37 ;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 14, 0, 6;
    %jmp/0xz  T_18.39, 4;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
    %jmp T_18.40;
T_18.39 ;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_18.41, 4;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x55873b113810_0, 0, 5;
T_18.41 ;
T_18.40 ;
T_18.38 ;
T_18.36 ;
T_18.34 ;
T_18.32 ;
T_18.30 ;
T_18.28 ;
T_18.26 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55873b1133e0;
T_19 ;
Ewait_10 .event/or E_0x55873af74b40, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x55873b113b20_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55873b1138b0_0, 0, 3;
    %jmp T_19.6;
T_19.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55873b1138b0_0, 0, 3;
    %jmp T_19.6;
T_19.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55873b1138b0_0, 0, 3;
    %jmp T_19.6;
T_19.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55873b1138b0_0, 0, 3;
    %jmp T_19.6;
T_19.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55873b1138b0_0, 0, 3;
    %jmp T_19.6;
T_19.4 ;
    %load/vec4 v0x55873b113980_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %jmp T_19.11;
T_19.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55873b1138b0_0, 0, 3;
    %jmp T_19.11;
T_19.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55873b1138b0_0, 0, 3;
    %jmp T_19.11;
T_19.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55873b1138b0_0, 0, 3;
    %jmp T_19.11;
T_19.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55873b1138b0_0, 0, 3;
    %jmp T_19.11;
T_19.11 ;
    %pop/vec4 1;
    %jmp T_19.6;
T_19.6 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55873b1133e0;
T_20 ;
Ewait_11 .event/or E_0x55873b055ed0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x55873b113b20_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x55873b113a40_0;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b113750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1136b0_0, 0, 1;
    %jmp T_20.9;
T_20.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b113750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1136b0_0, 0, 1;
    %jmp T_20.9;
T_20.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b113750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1136b0_0, 0, 1;
    %jmp T_20.9;
T_20.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b113750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1136b0_0, 0, 1;
    %jmp T_20.9;
T_20.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b113750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1136b0_0, 0, 1;
    %jmp T_20.9;
T_20.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b113750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1136b0_0, 0, 1;
    %jmp T_20.9;
T_20.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b113750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b1136b0_0, 0, 1;
    %jmp T_20.9;
T_20.9 ;
    %pop/vec4 1;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b113750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1136b0_0, 0, 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55873b0e8600;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b112480_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b0da640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b0fd8a0_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x55873b0e8600;
T_22 ;
Ewait_12 .event/or E_0x55873b07eb90, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x55873b111f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_22.16, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_22.17, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_22.18, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_22.19, 6;
    %load/vec4 v0x55873b111e60_0;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %jmp T_22.21;
T_22.0 ;
    %load/vec4 v0x55873b111e60_0;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %jmp T_22.21;
T_22.1 ;
    %load/vec4 v0x55873b111e60_0;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %jmp T_22.21;
T_22.2 ;
    %load/vec4 v0x55873b112100_0;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %jmp T_22.21;
T_22.3 ;
    %load/vec4 v0x55873b112100_0;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %jmp T_22.21;
T_22.4 ;
    %load/vec4 v0x55873b1121e0_0;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %jmp T_22.21;
T_22.5 ;
    %load/vec4 v0x55873b1121e0_0;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %jmp T_22.21;
T_22.6 ;
    %load/vec4 v0x55873b1122c0_0;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %jmp T_22.21;
T_22.7 ;
    %load/vec4 v0x55873b1122c0_0;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %jmp T_22.21;
T_22.8 ;
    %load/vec4 v0x55873b112700_0;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %jmp T_22.21;
T_22.9 ;
    %load/vec4 v0x55873b1127e0_0;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %jmp T_22.21;
T_22.10 ;
    %load/vec4 v0x55873b112e00_0;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %jmp T_22.21;
T_22.11 ;
    %load/vec4 v0x55873b112e00_0;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %jmp T_22.21;
T_22.12 ;
    %load/vec4 v0x55873b112fc0_0;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %jmp T_22.21;
T_22.13 ;
    %load/vec4 v0x55873b112fc0_0;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %jmp T_22.21;
T_22.14 ;
    %load/vec4 v0x55873b112ee0_0;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %jmp T_22.21;
T_22.15 ;
    %load/vec4 v0x55873b112ee0_0;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %jmp T_22.21;
T_22.16 ;
    %load/vec4 v0x55873b0b0e00_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %jmp T_22.21;
T_22.17 ;
    %load/vec4 v0x55873b1128c0_0;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %jmp T_22.21;
T_22.18 ;
    %load/vec4 v0x55873b0f9cc0_0;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %jmp T_22.21;
T_22.19 ;
    %load/vec4 v0x55873b100c50_0;
    %store/vec4 v0x55873b112020_0, 0, 32;
    %jmp T_22.21;
T_22.21 ;
    %pop/vec4 1;
    %load/vec4 v0x55873b1123a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_22.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_22.27, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b112480_0, 0, 1;
    %jmp T_22.29;
T_22.22 ;
    %load/vec4 v0x55873b0b8cc0_0;
    %load/vec4 v0x55873b0b0e00_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_22.30, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.31, 8;
T_22.30 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.31, 8;
 ; End of false expr.
    %blend;
T_22.31;
    %store/vec4 v0x55873b112480_0, 0, 1;
    %jmp T_22.29;
T_22.23 ;
    %load/vec4 v0x55873b0b8cc0_0;
    %load/vec4 v0x55873b0b0e00_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_22.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.33, 8;
T_22.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.33, 8;
 ; End of false expr.
    %blend;
T_22.33;
    %store/vec4 v0x55873b112480_0, 0, 1;
    %jmp T_22.29;
T_22.24 ;
    %load/vec4 v0x55873b0b8cc0_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_22.34, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.35, 8;
T_22.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.35, 8;
 ; End of false expr.
    %blend;
T_22.35;
    %store/vec4 v0x55873b112480_0, 0, 1;
    %jmp T_22.29;
T_22.25 ;
    %load/vec4 v0x55873b0b8cc0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_22.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.37, 8;
T_22.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.37, 8;
 ; End of false expr.
    %blend;
T_22.37;
    %store/vec4 v0x55873b112480_0, 0, 1;
    %jmp T_22.29;
T_22.26 ;
    %load/vec4 v0x55873b0b8cc0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_22.38, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.39, 8;
T_22.38 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.39, 8;
 ; End of false expr.
    %blend;
T_22.39;
    %store/vec4 v0x55873b112480_0, 0, 1;
    %jmp T_22.29;
T_22.27 ;
    %load/vec4 v0x55873b0b8cc0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_22.40, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.41, 8;
T_22.40 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.41, 8;
 ; End of false expr.
    %blend;
T_22.41;
    %store/vec4 v0x55873b112480_0, 0, 1;
    %jmp T_22.29;
T_22.29 ;
    %pop/vec4 1;
    %load/vec4 v0x55873b111f40_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_22.42, 4;
    %load/vec4 v0x55873b0b8cc0_0;
    %store/vec4 v0x55873b0da640_0, 0, 32;
    %load/vec4 v0x55873b1129a0_0;
    %store/vec4 v0x55873b0fd8a0_0, 0, 32;
    %jmp T_22.43;
T_22.42 ;
    %load/vec4 v0x55873b111f40_0;
    %cmpi/e 22, 0, 5;
    %jmp/0xz  T_22.44, 4;
    %load/vec4 v0x55873b112a80_0;
    %store/vec4 v0x55873b0da640_0, 0, 32;
    %load/vec4 v0x55873b0b8cc0_0;
    %store/vec4 v0x55873b0fd8a0_0, 0, 32;
    %jmp T_22.45;
T_22.44 ;
    %load/vec4 v0x55873b111f40_0;
    %cmpi/e 18, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x55873b111f40_0;
    %cmpi/e 19, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_22.46, 4;
    %load/vec4 v0x55873b112b60_0;
    %store/vec4 v0x55873b0da640_0, 0, 32;
    %load/vec4 v0x55873b112c40_0;
    %store/vec4 v0x55873b0fd8a0_0, 0, 32;
    %jmp T_22.47;
T_22.46 ;
    %load/vec4 v0x55873b112a80_0;
    %store/vec4 v0x55873b0da640_0, 0, 32;
    %load/vec4 v0x55873b1129a0_0;
    %store/vec4 v0x55873b0fd8a0_0, 0, 32;
T_22.47 ;
T_22.45 ;
T_22.43 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55873b118d60;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b1195e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b119280_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x55873b118d60;
T_24 ;
    %wait E_0x55873b117790;
    %load/vec4 v0x55873b119840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x55873b1198e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55873b1195e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55873b119280_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x55873b1196a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %load/vec4 v0x55873b119420_0;
    %assign/vec4 v0x55873b1195e0_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x55873b119350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.6, 4;
    %load/vec4 v0x55873b1190a0_0;
    %assign/vec4 v0x55873b119280_0, 0;
T_24.6 ;
T_24.5 ;
T_24.3 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55873b118d60;
T_25 ;
Ewait_13 .event/or E_0x55873b119020, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x55873b1195e0_0;
    %store/vec4 v0x55873b119510_0, 0, 32;
    %load/vec4 v0x55873b119280_0;
    %store/vec4 v0x55873b1191b0_0, 0, 32;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x55873b119b00;
T_26 ;
Ewait_14 .event/or E_0x55873b119da0, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0x55873b11a400_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55873b11a5a0, 4;
    %store/vec4 v0x55873b11a190_0, 0, 32;
    %load/vec4 v0x55873b11a4e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55873b11a5a0, 4;
    %store/vec4 v0x55873b11a2a0_0, 0, 32;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x55873b119b00;
T_27 ;
    %wait E_0x55873b117790;
    %load/vec4 v0x55873b11a030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x55873b11ac30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b11a0f0_0, 0, 32;
T_27.4 ;
    %load/vec4 v0x55873b11a0f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_27.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55873b11a0f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55873b11a5a0, 0, 4;
    %load/vec4 v0x55873b11a0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55873b11a0f0_0, 0, 32;
    %jmp T_27.4;
T_27.5 ;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x55873b11ad90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.6, 4;
    %load/vec4 v0x55873b11acd0_0;
    %load/vec4 v0x55873b11ae30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55873b11a5a0, 0, 4;
T_27.6 ;
T_27.3 ;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55873b1155b0;
T_28 ;
Ewait_15 .event/or E_0x55873b103c90, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0x55873b115810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %jmp T_28.4;
T_28.0 ;
    %load/vec4 v0x55873b1159e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.5, 8;
    %load/vec4 v0x55873b115920_0;
    %jmp/1 T_28.6, 8;
T_28.5 ; End of true expr.
    %load/vec4 v0x55873b115ab0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x55873b115920_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_28.6, 8;
 ; End of false expr.
    %blend;
T_28.6;
    %store/vec4 v0x55873b115b90_0, 0, 32;
    %jmp T_28.4;
T_28.1 ;
    %load/vec4 v0x55873b1159e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.7, 8;
    %load/vec4 v0x55873b115920_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x55873b115ab0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_28.8, 8;
T_28.7 ; End of true expr.
    %load/vec4 v0x55873b115ab0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55873b115920_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_28.8, 8;
 ; End of false expr.
    %blend;
T_28.8;
    %store/vec4 v0x55873b115b90_0, 0, 32;
    %jmp T_28.4;
T_28.2 ;
    %load/vec4 v0x55873b1159e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.9, 8;
    %load/vec4 v0x55873b115920_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55873b115ab0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_28.10, 8;
T_28.9 ; End of true expr.
    %load/vec4 v0x55873b115ab0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55873b115920_0;
    %parti/s 24, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_28.10, 8;
 ; End of false expr.
    %blend;
T_28.10;
    %store/vec4 v0x55873b115b90_0, 0, 32;
    %jmp T_28.4;
T_28.3 ;
    %load/vec4 v0x55873b1159e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.11, 8;
    %load/vec4 v0x55873b115920_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55873b115ab0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_28.12, 8;
T_28.11 ; End of true expr.
    %load/vec4 v0x55873b115920_0;
    %jmp/0 T_28.12, 8;
 ; End of false expr.
    %blend;
T_28.12;
    %store/vec4 v0x55873b115b90_0, 0, 32;
    %jmp T_28.4;
T_28.4 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x55873b0e9af0;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b11c110_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x55873b0e9af0;
T_30 ;
Ewait_16 .event/or E_0x55873afe7e80, E_0x0;
    %wait Ewait_16;
    %load/vec4 v0x55873b11c110_0;
    %load/vec4 v0x55873b11cb30_0;
    %and;
    %load/vec4 v0x55873b11e380_0;
    %or;
    %store/vec4 v0x55873b11cbf0_0, 0, 1;
    %load/vec4 v0x55873b11c110_0;
    %store/vec4 v0x55873b11c1d0_0, 0, 1;
    %load/vec4 v0x55873b11cc90_0;
    %store/vec4 v0x55873b11d360_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b11d420_0, 0, 1;
    %load/vec4 v0x55873b11dde0_0;
    %store/vec4 v0x55873b11d010_0, 0, 32;
    %load/vec4 v0x55873b11c510_0;
    %store/vec4 v0x55873b11cd50_0, 0, 32;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x55873b0e9af0;
T_31 ;
    %wait E_0x55873b117790;
    %load/vec4 v0x55873b11e380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55873b11c110_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55873b11d360_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55873b11c110_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55873b0bb430;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b1249d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55873b124c40_0, 0, 32;
    %pushi/vec4 500, 0, 32;
T_32.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.1, 5;
    %jmp/1 T_32.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x55873b1249d0_0;
    %nor/r;
    %store/vec4 v0x55873b1249d0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x55873b1249d0_0;
    %nor/r;
    %store/vec4 v0x55873b1249d0_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55873b124c40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55873b124c40_0, 0, 32;
    %jmp T_32.0;
T_32.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 33 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x55873b011da0 {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x55873b0bb430;
T_33 ;
    %vpi_call/w 3 37 "$dumpfile", "test/mips_cpu_bus.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55873b0bb430 {0 0 0};
    %vpi_call/w 3 39 "$display", "\000" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b124b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b125060_0, 0, 1;
    %delay 10, 0;
    %wait E_0x55873b117790;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55873b125060_0, 0, 1;
    %wait E_0x55873b117790;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55873b125060_0, 0, 1;
    %load/vec4 v0x55873b124720_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.0, 4;
    %jmp T_33.1;
T_33.0 ;
    %vpi_call/w 3 51 "$display", "TB : CPU did not set running=1 after reset." {0 0 0};
T_33.1 ;
    %wait E_0x55873afe7480;
    %vpi_call/w 3 54 "$display", "TB : finished; active=0" {0 0 0};
    %vpi_call/w 3 55 "$display", "register_v0:%h", v0x55873b124f10_0 {0 0 0};
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu_bus_tb.v";
    "rtl/mips_cpu_bus.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/ALU.v";
    "rtl/mips_cpu/ALU_decoder.v";
    "rtl/mips_cpu/mips_cpu_decoder.v";
    "rtl/mips_cpu/lwlr.v";
    "rtl/mips_cpu/mips_cpu_mux1.v";
    "rtl/mips_cpu/mips_cpu_mux2.v";
    "rtl/mips_cpu/mips_cpu_mux3.v";
    "rtl/mips_cpu/mips_cpu_pc.v";
    "rtl/mips_cpu/mips_cpu_pcnext.v";
    "rtl/mips_cpu/reg_file_hi_lo.v";
    "rtl/mips_cpu/reg_file.v";
    "rtl/mips_cpu/mips_cpu_signextend.v";
    "rtl/mips_cpu/harvard_to_avalon.v";
    "rtl/mips_cpu/avl_master_bc.v";
    "rtl/avl_slave_mem.v";
