--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 4.628 ns
From           : KEY[1]
To             : Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][2]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 14.998 ns
From           : Lab2:showReselt|controlUnit:CU|state[1]
To             : LEDR[9]
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 4.046 ns
From           : SW[4]
To             : Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'CLOCK_50'
Slack          : N/A
Required Time  : None
Actual Time    : 140.41 MHz ( period = 7.122 ns )
From           : Lab2:showReselt|controlUnit:CU|state[0]
To             : Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4]
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

