#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028e4425dd60 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
P_0000028e441f2550 .param/l "AWIDTH" 0 2 3, +C4<00000000000000000000000000000101>;
P_0000028e441f2588 .param/l "DWIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
P_0000028e441f25c0 .param/l "FUNCT_WIDTH" 0 2 5, +C4<00000000000000000000000000000011>;
P_0000028e441f25f8 .param/l "PC_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v0000028e442885a0_0 .var "ex_clk", 0 0;
v0000028e44289900_0 .var "ex_i_addr_rd", 4 0;
v0000028e44289cc0_0 .var "ex_i_addr_rs1", 4 0;
v0000028e44289d60_0 .var "ex_i_addr_rs2", 4 0;
v0000028e44289e00_0 .var "ex_i_alu", 13 0;
v0000028e442888c0_0 .var "ex_i_ce", 0 0;
v0000028e44288640_0 .var "ex_i_data_rs1", 31 0;
v0000028e44288960_0 .var "ex_i_data_rs2", 31 0;
v0000028e4428a260_0 .var "ex_i_flush", 0 0;
v0000028e4428a300_0 .var "ex_i_force_stall", 0 0;
v0000028e4428a3a0_0 .var "ex_i_funct3", 2 0;
v0000028e442886e0_0 .var "ex_i_imm", 31 0;
v0000028e44288b40_0 .var "ex_i_opcode", 10 0;
v0000028e4428c310_0 .var "ex_i_pc", 31 0;
v0000028e4428afb0_0 .var "ex_i_stall", 0 0;
v0000028e4428b230_0 .net "ex_next_pc", 31 0, v0000028e44286950_0;  1 drivers
v0000028e4428b9b0_0 .net "ex_o_addr_rd", 4 0, v0000028e44287b70_0;  1 drivers
v0000028e4428b050_0 .net "ex_o_addr_rs1", 4 0, v0000028e442869f0_0;  1 drivers
v0000028e4428b910_0 .net "ex_o_addr_rs2", 4 0, v0000028e44287d50_0;  1 drivers
v0000028e4428ba50_0 .net "ex_o_alu", 13 0, v0000028e44286a90_0;  1 drivers
v0000028e4428bff0_0 .net "ex_o_alu_value", 31 0, v0000028e44286b30_0;  1 drivers
v0000028e4428bcd0_0 .net "ex_o_ce", 0 0, v0000028e44287350_0;  1 drivers
v0000028e4428baf0_0 .net "ex_o_change_pc", 0 0, v0000028e44287170_0;  1 drivers
v0000028e4428bc30_0 .net "ex_o_data_rd", 31 0, v0000028e442873f0_0;  1 drivers
v0000028e4428b870_0 .net "ex_o_data_rs1", 31 0, v0000028e44287670_0;  1 drivers
v0000028e4428c3b0_0 .net "ex_o_data_rs2", 31 0, v0000028e44287df0_0;  1 drivers
v0000028e4428b550_0 .net "ex_o_flush", 0 0, v0000028e44289f40_0;  1 drivers
v0000028e4428b7d0_0 .net "ex_o_funct3", 2 0, v0000028e442890e0_0;  1 drivers
v0000028e4428a790_0 .net "ex_o_imm", 31 0, v0000028e44288d20_0;  1 drivers
v0000028e4428ac90_0 .net "ex_o_opcode", 10 0, v0000028e4428a440_0;  1 drivers
v0000028e4428a8d0_0 .net "ex_o_pc", 31 0, v0000028e44288f00_0;  1 drivers
v0000028e4428ad30_0 .net "ex_o_stall", 0 0, v0000028e442894a0_0;  1 drivers
v0000028e4428a650_0 .net "ex_o_valid", 0 0, v0000028e44289fe0_0;  1 drivers
v0000028e4428b730_0 .net "ex_o_we_reg", 0 0, v0000028e4428a120_0;  1 drivers
v0000028e4428bb90_0 .var "ex_rst", 0 0;
v0000028e4428bd70_0 .net "ex_stall_from_alu", 0 0, v0000028e44289040_0;  1 drivers
S_0000028e4425def0 .scope function.vec4.s14, "ALU1" "ALU1" 2 110, 2 110 0, S_0000028e4425dd60;
 .timescale 0 0;
; Variable ALU1 is vec4 return value of scope S_0000028e4425def0
v0000028e44246bc0_0 .var/i "idx", 31 0;
TD_tb.ALU1 ;
    %pushi/vec4 0, 0, 14;
    %ret/vec4 0, 0, 14;  Assign to ALU1 (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0000028e44246bc0_0;
    %ret/vec4 0, 4, 1; Assign to ALU1 (store_vec4_to_lval)
    %end;
S_0000028e44216550 .scope function.vec4.s11, "OP1" "OP1" 2 118, 2 118 0, S_0000028e4425dd60;
 .timescale 0 0;
; Variable OP1 is vec4 return value of scope S_0000028e44216550
v0000028e44247fc0_0 .var/i "idx", 31 0;
TD_tb.OP1 ;
    %pushi/vec4 0, 0, 11;
    %ret/vec4 0, 0, 11;  Assign to OP1 (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0000028e44247fc0_0;
    %ret/vec4 0, 4, 1; Assign to OP1 (store_vec4_to_lval)
    %end;
S_0000028e442166e0 .scope module, "e" "execute_stage" 2 49, 3 5 0, S_0000028e4425dd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ex_clk";
    .port_info 1 /INPUT 1 "ex_rst";
    .port_info 2 /INPUT 14 "ex_i_alu";
    .port_info 3 /INPUT 11 "ex_i_opcode";
    .port_info 4 /OUTPUT 14 "ex_o_alu";
    .port_info 5 /OUTPUT 11 "ex_o_opcode";
    .port_info 6 /INPUT 5 "ex_i_addr_rs1";
    .port_info 7 /INPUT 5 "ex_i_addr_rs2";
    .port_info 8 /INPUT 5 "ex_i_addr_rd";
    .port_info 9 /INPUT 32 "ex_i_data_rs1";
    .port_info 10 /INPUT 32 "ex_i_data_rs2";
    .port_info 11 /OUTPUT 32 "ex_o_data_rd";
    .port_info 12 /INPUT 3 "ex_i_funct3";
    .port_info 13 /OUTPUT 3 "ex_o_funct3";
    .port_info 14 /INPUT 32 "ex_i_imm";
    .port_info 15 /OUTPUT 32 "ex_o_imm";
    .port_info 16 /INPUT 1 "ex_i_ce";
    .port_info 17 /OUTPUT 1 "ex_o_ce";
    .port_info 18 /INPUT 1 "ex_i_stall";
    .port_info 19 /OUTPUT 1 "ex_o_stall";
    .port_info 20 /INPUT 1 "ex_i_flush";
    .port_info 21 /OUTPUT 1 "ex_o_flush";
    .port_info 22 /INPUT 32 "ex_i_pc";
    .port_info 23 /OUTPUT 32 "ex_o_pc";
    .port_info 24 /OUTPUT 32 "ex_next_pc";
    .port_info 25 /OUTPUT 1 "ex_o_change_pc";
    .port_info 26 /OUTPUT 1 "ex_o_we_reg";
    .port_info 27 /OUTPUT 1 "ex_o_valid";
    .port_info 28 /OUTPUT 1 "ex_stall_from_alu";
    .port_info 29 /OUTPUT 32 "ex_o_alu_value";
    .port_info 30 /OUTPUT 5 "ex_o_addr_rd";
    .port_info 31 /OUTPUT 5 "ex_o_addr_rs1";
    .port_info 32 /OUTPUT 5 "ex_o_addr_rs2";
    .port_info 33 /OUTPUT 32 "ex_o_data_rs1";
    .port_info 34 /OUTPUT 32 "ex_o_data_rs2";
    .port_info 35 /INPUT 1 "ex_i_force_stall";
P_0000028e44238fd0 .param/l "AWIDTH" 0 3 6, +C4<00000000000000000000000000000101>;
P_0000028e44239008 .param/l "DWIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_0000028e44239040 .param/l "FUNCT_WIDTH" 0 3 8, +C4<00000000000000000000000000000011>;
P_0000028e44239078 .param/l "PC_WIDTH" 0 3 9, +C4<00000000000000000000000000100000>;
L_0000028e44231240 .functor OR 1, L_0000028e4428bf50, L_0000028e4428c450, C4<0>, C4<0>;
L_0000028e44231be0 .functor AND 1, L_0000028e44231240, v0000028e442888c0_0, C4<1>, C4<1>;
L_0000028e44231c50 .functor OR 1, v0000028e4428afb0_0, L_0000028e44231be0, C4<0>, C4<0>;
v0000028e44286590_0 .net *"_ivl_25", 0 0, L_0000028e44231240;  1 drivers
v0000028e44286770_0 .net "alu_value", 31 0, v0000028e44246760_0;  1 drivers
v0000028e44287cb0_0 .var "b", 31 0;
v0000028e44287710_0 .var "change_pc_next", 0 0;
v0000028e44287210_0 .net "ex_clk", 0 0, v0000028e442885a0_0;  1 drivers
v0000028e442882f0_0 .net "ex_i_addr_rd", 4 0, v0000028e44289900_0;  1 drivers
v0000028e442866d0_0 .net "ex_i_addr_rs1", 4 0, v0000028e44289cc0_0;  1 drivers
v0000028e44287990_0 .net "ex_i_addr_rs2", 4 0, v0000028e44289d60_0;  1 drivers
v0000028e442875d0_0 .net "ex_i_alu", 13 0, v0000028e44289e00_0;  1 drivers
v0000028e44287c10_0 .net "ex_i_ce", 0 0, v0000028e442888c0_0;  1 drivers
v0000028e44288110_0 .net "ex_i_data_rs1", 31 0, v0000028e44288640_0;  1 drivers
v0000028e44288390_0 .net "ex_i_data_rs2", 31 0, v0000028e44288960_0;  1 drivers
v0000028e44286ef0_0 .net "ex_i_flush", 0 0, v0000028e4428a260_0;  1 drivers
v0000028e44287a30_0 .net "ex_i_force_stall", 0 0, v0000028e4428a300_0;  1 drivers
v0000028e44286810_0 .net "ex_i_funct3", 2 0, v0000028e4428a3a0_0;  1 drivers
v0000028e44288070_0 .net "ex_i_imm", 31 0, v0000028e442886e0_0;  1 drivers
v0000028e442868b0_0 .net "ex_i_opcode", 10 0, v0000028e44288b40_0;  1 drivers
v0000028e44287e90_0 .net "ex_i_pc", 31 0, v0000028e4428c310_0;  1 drivers
v0000028e44287ad0_0 .net "ex_i_stall", 0 0, v0000028e4428afb0_0;  1 drivers
v0000028e44286950_0 .var "ex_next_pc", 31 0;
v0000028e44287b70_0 .var "ex_o_addr_rd", 4 0;
v0000028e442869f0_0 .var "ex_o_addr_rs1", 4 0;
v0000028e44287d50_0 .var "ex_o_addr_rs2", 4 0;
v0000028e44286a90_0 .var "ex_o_alu", 13 0;
v0000028e44286b30_0 .var "ex_o_alu_value", 31 0;
v0000028e44287350_0 .var "ex_o_ce", 0 0;
v0000028e44287170_0 .var "ex_o_change_pc", 0 0;
v0000028e442873f0_0 .var "ex_o_data_rd", 31 0;
v0000028e44287670_0 .var "ex_o_data_rs1", 31 0;
v0000028e44287df0_0 .var "ex_o_data_rs2", 31 0;
v0000028e44289f40_0 .var "ex_o_flush", 0 0;
v0000028e442890e0_0 .var "ex_o_funct3", 2 0;
v0000028e44288d20_0 .var "ex_o_imm", 31 0;
v0000028e4428a440_0 .var "ex_o_opcode", 10 0;
v0000028e44288f00_0 .var "ex_o_pc", 31 0;
v0000028e442894a0_0 .var "ex_o_stall", 0 0;
v0000028e44289fe0_0 .var "ex_o_valid", 0 0;
v0000028e4428a120_0 .var "ex_o_we_reg", 0 0;
v0000028e44288fa0_0 .net "ex_rst", 0 0, v0000028e4428bb90_0;  1 drivers
v0000028e44289040_0 .var "ex_stall_from_alu", 0 0;
v0000028e44289540_0 .var "flush_next", 0 0;
v0000028e44288c80_0 .var "next_pc", 31 0;
v0000028e44288a00_0 .net "next_stall", 0 0, L_0000028e44231be0;  1 drivers
v0000028e4428a080_0 .net "op_auipc", 0 0, L_0000028e4428b5f0;  1 drivers
v0000028e44289a40_0 .net "op_branch", 0 0, L_0000028e4428c090;  1 drivers
v0000028e44288aa0_0 .net "op_fence", 0 0, L_0000028e4428c270;  1 drivers
v0000028e44289ea0_0 .net "op_itype", 0 0, L_0000028e4428beb0;  1 drivers
v0000028e44289400_0 .net "op_jal", 0 0, L_0000028e4428aab0;  1 drivers
v0000028e442892c0_0 .net "op_jalr", 0 0, L_0000028e4428c130;  1 drivers
v0000028e442897c0_0 .net "op_load", 0 0, L_0000028e4428bf50;  1 drivers
v0000028e44288be0_0 .net "op_lui", 0 0, L_0000028e4428c1d0;  1 drivers
v0000028e44289720_0 .net "op_rtype", 0 0, L_0000028e4428be10;  1 drivers
v0000028e44288dc0_0 .net "op_store", 0 0, L_0000028e4428c450;  1 drivers
v0000028e4428a1c0_0 .net "op_system", 0 0, L_0000028e4428b0f0;  1 drivers
v0000028e44288e60_0 .var "result_data_next", 31 0;
v0000028e44289680_0 .var "result_valid_next", 0 0;
v0000028e44289ae0_0 .var "result_we_next", 0 0;
v0000028e44289180_0 .net "shamt", 4 0, L_0000028e4428abf0;  1 drivers
v0000028e44288780_0 .net "stall_bit", 0 0, L_0000028e44231c50;  1 drivers
v0000028e442899a0_0 .var "temp_data_rd", 31 0;
v0000028e44288820_0 .var "temp_pc", 31 0;
E_0000028e4424e870/0 .event anyedge, v0000028e44288820_0, v0000028e44289720_0, v0000028e44289ea0_0, v0000028e44246760_0;
E_0000028e4424e870/1 .event anyedge, v0000028e44289a40_0, v0000028e44287530_0, v0000028e44287c10_0, v0000028e44289400_0;
E_0000028e4424e870/2 .event anyedge, v0000028e442892c0_0, v0000028e44246620_0, v0000028e44288be0_0, v0000028e4428a080_0;
E_0000028e4424e870 .event/or E_0000028e4424e870/0, E_0000028e4424e870/1, E_0000028e4424e870/2;
L_0000028e4428be10 .part v0000028e44288b40_0, 0, 1;
L_0000028e4428beb0 .part v0000028e44288b40_0, 1, 1;
L_0000028e4428bf50 .part v0000028e44288b40_0, 2, 1;
L_0000028e4428c450 .part v0000028e44288b40_0, 3, 1;
L_0000028e4428c090 .part v0000028e44288b40_0, 4, 1;
L_0000028e4428aab0 .part v0000028e44288b40_0, 5, 1;
L_0000028e4428c130 .part v0000028e44288b40_0, 6, 1;
L_0000028e4428c1d0 .part v0000028e44288b40_0, 7, 1;
L_0000028e4428b5f0 .part v0000028e44288b40_0, 8, 1;
L_0000028e4428b0f0 .part v0000028e44288b40_0, 9, 1;
L_0000028e4428c270 .part v0000028e44288b40_0, 10, 1;
L_0000028e4428abf0 .part v0000028e44287cb0_0, 0, 5;
S_0000028e441ef7d0 .scope module, "ab" "alu" 3 235, 4 5 0, S_0000028e442166e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ex_o_we_reg";
    .port_info 1 /INPUT 5 "ex_i_addr_rd";
    .port_info 2 /INPUT 5 "ex_i_addr_rs1";
    .port_info 3 /INPUT 5 "ex_i_addr_rs2";
    .port_info 4 /INPUT 32 "ex_i_data_rs1";
    .port_info 5 /INPUT 32 "ex_i_data_rs2";
    .port_info 6 /INPUT 32 "temp_data_rd";
    .port_info 7 /INPUT 11 "ex_i_opcode";
    .port_info 8 /INPUT 32 "ex_i_pc";
    .port_info 9 /INPUT 32 "ex_i_imm";
    .port_info 10 /OUTPUT 32 "alu_value";
    .port_info 11 /INPUT 14 "ex_i_alu";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 1 "rst_n";
P_0000028e441f6a50 .param/l "AWIDTH" 0 4 6, +C4<00000000000000000000000000000101>;
P_0000028e441f6a88 .param/l "DWIDTH" 0 4 7, +C4<00000000000000000000000000100000>;
P_0000028e441f6ac0 .param/l "PC_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
L_0000028e4428ce10 .functor AND 1, v0000028e4428a120_0, L_0000028e4428add0, C4<1>, C4<1>;
L_0000028e4428ce80 .functor AND 1, v0000028e4428a120_0, L_0000028e4428a5b0, C4<1>, C4<1>;
L_0000028e4428cfd0 .functor OR 1, L_0000028e4428ab50, L_0000028e4428b410, C4<0>, C4<0>;
L_0000028e4428d040 .functor OR 1, L_0000028e4428a6f0, L_0000028e4428aa10, C4<0>, C4<0>;
v0000028e44246d00_0 .net *"_ivl_0", 0 0, L_0000028e4428add0;  1 drivers
v0000028e442466c0_0 .net *"_ivl_3", 0 0, L_0000028e4428ce10;  1 drivers
v0000028e44247b60_0 .net *"_ivl_6", 0 0, L_0000028e4428a5b0;  1 drivers
v0000028e44247480_0 .net *"_ivl_65", 0 0, L_0000028e4428cfd0;  1 drivers
L_0000028e44304148 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028e44246e40_0 .net/2u *"_ivl_66", 31 0, L_0000028e44304148;  1 drivers
v0000028e44247020_0 .net *"_ivl_68", 31 0, L_0000028e44303730;  1 drivers
v0000028e44248100_0 .net *"_ivl_73", 0 0, L_0000028e4428d040;  1 drivers
v0000028e442475c0_0 .net *"_ivl_9", 0 0, L_0000028e4428ce80;  1 drivers
v0000028e44246c60_0 .net "a", 31 0, L_0000028e443037d0;  1 drivers
v0000028e44247660_0 .net "alu_add", 0 0, L_0000028e44303b90;  1 drivers
v0000028e44247700_0 .net "alu_and", 0 0, L_0000028e44302830;  1 drivers
v0000028e44247ac0_0 .net "alu_eq", 0 0, L_0000028e44303410;  1 drivers
v0000028e442477a0_0 .net "alu_ge", 0 0, L_0000028e44303d70;  1 drivers
v0000028e44247c00_0 .net "alu_geu", 0 0, L_0000028e44303690;  1 drivers
v0000028e44246940_0 .net "alu_neq", 0 0, L_0000028e44303c30;  1 drivers
v0000028e44247160_0 .net "alu_or", 0 0, L_0000028e44303cd0;  1 drivers
v0000028e44248060_0 .net "alu_sll", 0 0, L_0000028e44302970;  1 drivers
v0000028e442481a0_0 .net "alu_slt", 0 0, L_0000028e443020b0;  1 drivers
v0000028e442463a0_0 .net "alu_sltu", 0 0, L_0000028e44303370;  1 drivers
v0000028e44246440_0 .net "alu_sra", 0 0, L_0000028e44302a10;  1 drivers
v0000028e44246ee0_0 .net "alu_srl", 0 0, L_0000028e44303af0;  1 drivers
v0000028e44247ca0_0 .net "alu_sub", 0 0, L_0000028e44302790;  1 drivers
v0000028e44246760_0 .var "alu_value", 31 0;
v0000028e44246f80_0 .net "alu_xor", 0 0, L_0000028e443032d0;  1 drivers
v0000028e44247d40_0 .net "b", 31 0, L_0000028e443034b0;  1 drivers
v0000028e442470c0_0 .net "clk", 0 0, v0000028e442885a0_0;  alias, 1 drivers
v0000028e44247de0_0 .net "ex_i_addr_rd", 4 0, v0000028e44289900_0;  alias, 1 drivers
v0000028e44247200_0 .net "ex_i_addr_rs1", 4 0, v0000028e44289cc0_0;  alias, 1 drivers
v0000028e44247e80_0 .net "ex_i_addr_rs2", 4 0, v0000028e44289d60_0;  alias, 1 drivers
v0000028e44246580_0 .net "ex_i_alu", 13 0, v0000028e44289e00_0;  alias, 1 drivers
v0000028e44246620_0 .net "ex_i_data_rs1", 31 0, v0000028e44288640_0;  alias, 1 drivers
v0000028e44246800_0 .net "ex_i_data_rs2", 31 0, v0000028e44288960_0;  alias, 1 drivers
v0000028e44287530_0 .net "ex_i_imm", 31 0, v0000028e442886e0_0;  alias, 1 drivers
v0000028e44286c70_0 .net "ex_i_opcode", 10 0, v0000028e44288b40_0;  alias, 1 drivers
v0000028e44286630_0 .net "ex_i_pc", 31 0, v0000028e4428c310_0;  alias, 1 drivers
v0000028e442877b0_0 .net "ex_o_we_reg", 0 0, v0000028e4428a120_0;  alias, 1 drivers
v0000028e44287030_0 .net "op_auipc", 0 0, L_0000028e4428b410;  1 drivers
v0000028e44287850_0 .net "op_branch", 0 0, L_0000028e4428aa10;  1 drivers
v0000028e442881b0_0 .net "op_fence", 0 0, L_0000028e44303230;  1 drivers
v0000028e442872b0_0 .net "op_itype", 0 0, L_0000028e4428a830;  1 drivers
v0000028e44286f90_0 .net "op_jal", 0 0, L_0000028e4428ab50;  1 drivers
v0000028e44286d10_0 .net "op_jalr", 0 0, L_0000028e4428b2d0;  1 drivers
v0000028e44288430_0 .net "op_load", 0 0, L_0000028e4428af10;  1 drivers
v0000028e442870d0_0 .net "op_lui", 0 0, L_0000028e4428b370;  1 drivers
v0000028e44286bd0_0 .net "op_rtype", 0 0, L_0000028e4428a6f0;  1 drivers
v0000028e44287490_0 .net "op_store", 0 0, L_0000028e4428b690;  1 drivers
v0000028e44286db0_0 .net "op_system", 0 0, L_0000028e4428b4b0;  1 drivers
v0000028e442878f0_0 .net "rs1_value", 31 0, L_0000028e4428b190;  1 drivers
v0000028e44287f30_0 .net "rs2_value", 31 0, L_0000028e4428ae70;  1 drivers
v0000028e44286e50_0 .net "rst_n", 0 0, v0000028e4428bb90_0;  alias, 1 drivers
v0000028e44287fd0_0 .net "shamt", 4 0, L_0000028e4428a970;  1 drivers
v0000028e44288250_0 .net "temp_data_rd", 31 0, v0000028e442899a0_0;  1 drivers
E_0000028e4424ef30/0 .event negedge, v0000028e44286e50_0;
E_0000028e4424ef30/1 .event posedge, v0000028e442470c0_0;
E_0000028e4424ef30 .event/or E_0000028e4424ef30/0, E_0000028e4424ef30/1;
L_0000028e4428add0 .cmp/eq 5, v0000028e44289900_0, v0000028e44289cc0_0;
L_0000028e4428b190 .functor MUXZ 32, v0000028e44288640_0, v0000028e442899a0_0, L_0000028e4428ce10, C4<>;
L_0000028e4428a5b0 .cmp/eq 5, v0000028e44289900_0, v0000028e44289d60_0;
L_0000028e4428ae70 .functor MUXZ 32, v0000028e44288960_0, v0000028e442899a0_0, L_0000028e4428ce80, C4<>;
L_0000028e4428a970 .part L_0000028e443034b0, 0, 5;
L_0000028e4428a6f0 .part v0000028e44288b40_0, 0, 1;
L_0000028e4428a830 .part v0000028e44288b40_0, 1, 1;
L_0000028e4428af10 .part v0000028e44288b40_0, 2, 1;
L_0000028e4428b690 .part v0000028e44288b40_0, 3, 1;
L_0000028e4428aa10 .part v0000028e44288b40_0, 4, 1;
L_0000028e4428ab50 .part v0000028e44288b40_0, 5, 1;
L_0000028e4428b2d0 .part v0000028e44288b40_0, 6, 1;
L_0000028e4428b370 .part v0000028e44288b40_0, 7, 1;
L_0000028e4428b410 .part v0000028e44288b40_0, 8, 1;
L_0000028e4428b4b0 .part v0000028e44288b40_0, 9, 1;
L_0000028e44303230 .part v0000028e44288b40_0, 10, 1;
L_0000028e44303b90 .part v0000028e44289e00_0, 0, 1;
L_0000028e44302790 .part v0000028e44289e00_0, 1, 1;
L_0000028e443020b0 .part v0000028e44289e00_0, 2, 1;
L_0000028e44303370 .part v0000028e44289e00_0, 3, 1;
L_0000028e443032d0 .part v0000028e44289e00_0, 4, 1;
L_0000028e44303cd0 .part v0000028e44289e00_0, 5, 1;
L_0000028e44302830 .part v0000028e44289e00_0, 6, 1;
L_0000028e44302970 .part v0000028e44289e00_0, 7, 1;
L_0000028e44303af0 .part v0000028e44289e00_0, 8, 1;
L_0000028e44302a10 .part v0000028e44289e00_0, 9, 1;
L_0000028e44303410 .part v0000028e44289e00_0, 10, 1;
L_0000028e44303c30 .part v0000028e44289e00_0, 11, 1;
L_0000028e44303d70 .part v0000028e44289e00_0, 12, 1;
L_0000028e44303690 .part v0000028e44289e00_0, 13, 1;
L_0000028e44303730 .functor MUXZ 32, L_0000028e4428b190, L_0000028e44304148, L_0000028e4428b370, C4<>;
L_0000028e443037d0 .functor MUXZ 32, L_0000028e44303730, v0000028e4428c310_0, L_0000028e4428cfd0, C4<>;
L_0000028e443034b0 .functor MUXZ 32, v0000028e442886e0_0, L_0000028e4428ae70, L_0000028e4428d040, C4<>;
S_0000028e443013e0 .scope task, "reset" "reset" 2 98, 2 98 0, S_0000028e4425dd60;
 .timescale 0 0;
TD_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e4428bb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e442888c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e4428afb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e4428a260_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e4428bb90_0, 0, 1;
    %delay 10, 0;
    %end;
S_0000028e44301570 .scope task, "test_instruction" "test_instruction" 2 126, 2 126 0, S_0000028e4425dd60;
 .timescale 0 0;
v0000028e44289c20_0 .var "alu", 13 0;
v0000028e44289b80_0 .var "imm", 31 0;
v0000028e44289220_0 .var "opcode", 10 0;
v0000028e44289860_0 .var "pc", 31 0;
v0000028e44289360_0 .var "rs1", 31 0;
v0000028e442895e0_0 .var "rs2", 31 0;
E_0000028e4424eaf0 .event posedge, v0000028e442470c0_0;
TD_tb.test_instruction ;
    %load/vec4 v0000028e44289c20_0;
    %store/vec4 v0000028e44289e00_0, 0, 14;
    %load/vec4 v0000028e44289220_0;
    %store/vec4 v0000028e44288b40_0, 0, 11;
    %load/vec4 v0000028e44289360_0;
    %store/vec4 v0000028e44288640_0, 0, 32;
    %load/vec4 v0000028e442895e0_0;
    %store/vec4 v0000028e44288960_0, 0, 32;
    %load/vec4 v0000028e44289b80_0;
    %store/vec4 v0000028e442886e0_0, 0, 32;
    %load/vec4 v0000028e44289860_0;
    %store/vec4 v0000028e4428c310_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e442888c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e4428a260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e4428afb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e4428a300_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000028e44289cc0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000028e44289d60_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000028e44289900_0, 0, 5;
    %wait E_0000028e4424eaf0;
    %delay 1, 0;
    %vpi_call 2 150 "$display", "Time = %0d", $time {0 0 0};
    %vpi_call 2 151 "$display", "NextPC: ex_next_pc = 0x%h", v0000028e4428b230_0 {0 0 0};
    %vpi_call 2 152 "$display", "PC : o_pc = %h", v0000028e4428a8d0_0 {0 0 0};
    %vpi_call 2 153 "$display", "rs1 = %d, rs2 = %d", v0000028e4428b870_0, v0000028e4428c3b0_0 {0 0 0};
    %vpi_call 2 154 "$display", "Alu value : ex_o_alu_value = 0x%h", v0000028e4428bff0_0 {0 0 0};
    %vpi_call 2 155 "$display", "Result: ex_o_data_rd = 0x%h", v0000028e4428bc30_0 {0 0 0};
    %vpi_call 2 156 "$display", "ChangePC: %b, WE: %b, Valid: %b, Stall = %b, Ce = %b\012", v0000028e4428baf0_0, v0000028e4428b730_0, v0000028e4428a650_0, v0000028e4428ad30_0, v0000028e4428bcd0_0 {0 0 0};
    %end;
    .scope S_0000028e441ef7d0;
T_4 ;
    %wait E_0000028e4424ef30;
    %load/vec4 v0000028e44286e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e44246760_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000028e44247660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000028e44246c60_0;
    %load/vec4 v0000028e44247d40_0;
    %add;
    %assign/vec4 v0000028e44246760_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000028e44247ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000028e44246c60_0;
    %load/vec4 v0000028e44247d40_0;
    %sub;
    %assign/vec4 v0000028e44246760_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000028e442481a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0000028e44246c60_0;
    %load/vec4 v0000028e44247d40_0;
    %cmp/s;
    %jmp/0xz  T_4.8, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000028e44246760_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e44246760_0, 0;
T_4.9 ;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000028e442463a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0000028e44246c60_0;
    %load/vec4 v0000028e44247d40_0;
    %cmp/u;
    %jmp/0xz  T_4.12, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000028e44246760_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e44246760_0, 0;
T_4.13 ;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0000028e44246f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0000028e44246c60_0;
    %load/vec4 v0000028e44247d40_0;
    %xor;
    %assign/vec4 v0000028e44246760_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0000028e44247160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %load/vec4 v0000028e44246c60_0;
    %load/vec4 v0000028e44247d40_0;
    %or;
    %assign/vec4 v0000028e44246760_0, 0;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0000028e44247700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %load/vec4 v0000028e44246c60_0;
    %load/vec4 v0000028e44247d40_0;
    %and;
    %assign/vec4 v0000028e44246760_0, 0;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v0000028e44248060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %load/vec4 v0000028e44246c60_0;
    %ix/getv 4, v0000028e44287fd0_0;
    %shiftl 4;
    %assign/vec4 v0000028e44246760_0, 0;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0000028e44246ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %load/vec4 v0000028e44246c60_0;
    %ix/getv 4, v0000028e44287fd0_0;
    %shiftr 4;
    %assign/vec4 v0000028e44246760_0, 0;
    %jmp T_4.23;
T_4.22 ;
    %load/vec4 v0000028e44246440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %load/vec4 v0000028e44246c60_0;
    %ix/getv 4, v0000028e44287fd0_0;
    %shiftr/s 4;
    %assign/vec4 v0000028e44246760_0, 0;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v0000028e44247ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %load/vec4 v0000028e44246c60_0;
    %load/vec4 v0000028e44247d40_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_4.28, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.29, 8;
T_4.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.29, 8;
 ; End of false expr.
    %blend;
T_4.29;
    %assign/vec4 v0000028e44246760_0, 0;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0000028e44246940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.30, 8;
    %load/vec4 v0000028e44246c60_0;
    %load/vec4 v0000028e44247d40_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_4.32, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.33, 8;
T_4.32 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_4.33, 8;
 ; End of false expr.
    %blend;
T_4.33;
    %assign/vec4 v0000028e44246760_0, 0;
    %jmp T_4.31;
T_4.30 ;
    %load/vec4 v0000028e442477a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.34, 8;
    %load/vec4 v0000028e44247d40_0;
    %load/vec4 v0000028e44246c60_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_4.36, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000028e44246760_0, 0;
    %jmp T_4.37;
T_4.36 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e44246760_0, 0;
T_4.37 ;
    %jmp T_4.35;
T_4.34 ;
    %load/vec4 v0000028e44247c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %load/vec4 v0000028e44247d40_0;
    %load/vec4 v0000028e44246c60_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.40, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000028e44246760_0, 0;
    %jmp T_4.41;
T_4.40 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e44246760_0, 0;
T_4.41 ;
T_4.38 ;
T_4.35 ;
T_4.31 ;
T_4.27 ;
T_4.25 ;
T_4.23 ;
T_4.21 ;
T_4.19 ;
T_4.17 ;
T_4.15 ;
T_4.11 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028e442166e0;
T_5 ;
    %wait E_0000028e4424ef30;
    %load/vec4 v0000028e44288fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e44289fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e44289f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e442894a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e4428a120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e44287170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e44289040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e44288d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e44288f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e44286950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e442873f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000028e44287b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e44287df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e44287670_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000028e44286a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e442899a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000028e44287d50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000028e442869f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e442890e0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000028e4428a440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e44288820_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000028e44288820_0;
    %assign/vec4 v0000028e44286950_0, 0;
    %load/vec4 v0000028e44288820_0;
    %assign/vec4 v0000028e44288f00_0, 0;
    %load/vec4 v0000028e442882f0_0;
    %assign/vec4 v0000028e44287b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e442873f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e44289f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e44287170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e4428a120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e44289fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e44289040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e442894a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e44287350_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000028e44286a90_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000028e4428a440_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028e442890e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e442899a0_0, 0;
    %load/vec4 v0000028e44286ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000028e44287c10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0000028e44288780_0;
    %nor/r;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000028e44287e90_0;
    %assign/vec4 v0000028e44288820_0, 0;
    %load/vec4 v0000028e442875d0_0;
    %assign/vec4 v0000028e44286a90_0, 0;
    %load/vec4 v0000028e442868b0_0;
    %assign/vec4 v0000028e4428a440_0, 0;
    %load/vec4 v0000028e44286810_0;
    %assign/vec4 v0000028e442890e0_0, 0;
    %load/vec4 v0000028e442866d0_0;
    %assign/vec4 v0000028e442869f0_0, 0;
    %load/vec4 v0000028e44287990_0;
    %assign/vec4 v0000028e44287d50_0, 0;
    %load/vec4 v0000028e44288110_0;
    %assign/vec4 v0000028e44287670_0, 0;
    %load/vec4 v0000028e44288390_0;
    %assign/vec4 v0000028e44287df0_0, 0;
    %load/vec4 v0000028e44288070_0;
    %assign/vec4 v0000028e44288d20_0, 0;
    %load/vec4 v0000028e442897c0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_5.7, 8;
    %load/vec4 v0000028e44288dc0_0;
    %or;
T_5.7;
    %assign/vec4 v0000028e44289040_0, 0;
    %load/vec4 v0000028e44286770_0;
    %assign/vec4 v0000028e44286b30_0, 0;
    %load/vec4 v0000028e44287ad0_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.9, 8;
    %load/vec4 v0000028e44287a30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.9;
    %flag_get/vec4 8;
    %jmp/0 T_5.8, 8;
    %load/vec4 v0000028e44286ef0_0;
    %nor/r;
    %and;
T_5.8;
    %assign/vec4 v0000028e442894a0_0, 0;
    %load/vec4 v0000028e44288e60_0;
    %assign/vec4 v0000028e442873f0_0, 0;
    %load/vec4 v0000028e44288e60_0;
    %assign/vec4 v0000028e442899a0_0, 0;
    %load/vec4 v0000028e44289680_0;
    %assign/vec4 v0000028e44289fe0_0, 0;
    %load/vec4 v0000028e44289ae0_0;
    %assign/vec4 v0000028e4428a120_0, 0;
    %load/vec4 v0000028e44287710_0;
    %assign/vec4 v0000028e44287170_0, 0;
    %load/vec4 v0000028e44289540_0;
    %assign/vec4 v0000028e44289f40_0, 0;
    %load/vec4 v0000028e44288c80_0;
    %assign/vec4 v0000028e44286950_0, 0;
T_5.4 ;
T_5.2 ;
    %load/vec4 v0000028e44286ef0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.12, 9;
    %load/vec4 v0000028e44288780_0;
    %nor/r;
    %and;
T_5.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e44287350_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0000028e44288780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %load/vec4 v0000028e44287c10_0;
    %assign/vec4 v0000028e44287350_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0000028e44288780_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.17, 9;
    %load/vec4 v0000028e44287ad0_0;
    %nor/r;
    %and;
T_5.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e44287350_0, 0;
T_5.15 ;
T_5.14 ;
T_5.11 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000028e442166e0;
T_6 ;
    %wait E_0000028e4424e870;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e44288e60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e44289ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e44289680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e44287710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e44289540_0, 0, 1;
    %load/vec4 v0000028e44288820_0;
    %addi 4, 0, 32;
    %store/vec4 v0000028e44288c80_0, 0, 32;
    %load/vec4 v0000028e44289720_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.2, 8;
    %load/vec4 v0000028e44289ea0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.2;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000028e44286770_0;
    %store/vec4 v0000028e44288e60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e44289680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e44289ae0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000028e44289a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.3, 8;
    %load/vec4 v0000028e44286770_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0000028e44288820_0;
    %load/vec4 v0000028e44288070_0;
    %add;
    %store/vec4 v0000028e44288c80_0, 0, 32;
    %load/vec4 v0000028e44287c10_0;
    %store/vec4 v0000028e44287710_0, 0, 1;
    %load/vec4 v0000028e44287c10_0;
    %store/vec4 v0000028e44289540_0, 0, 1;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0000028e44288820_0;
    %addi 4, 0, 32;
    %store/vec4 v0000028e44288c80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e44287710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e44289540_0, 0, 1;
T_6.6 ;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0000028e44289400_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.9, 8;
    %load/vec4 v0000028e442892c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.9;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0000028e44287c10_0;
    %store/vec4 v0000028e44287710_0, 0, 1;
    %load/vec4 v0000028e44287c10_0;
    %store/vec4 v0000028e44289540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e44289ae0_0, 0, 1;
    %load/vec4 v0000028e44288820_0;
    %addi 4, 0, 32;
    %store/vec4 v0000028e44288e60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e44289680_0, 0, 1;
    %load/vec4 v0000028e44289400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0000028e44288820_0;
    %load/vec4 v0000028e44288070_0;
    %add;
    %store/vec4 v0000028e44288c80_0, 0, 32;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0000028e44288110_0;
    %load/vec4 v0000028e44288070_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v0000028e44288c80_0, 0, 32;
T_6.11 ;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0000028e44288be0_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.14, 8;
    %load/vec4 v0000028e4428a080_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.14;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e44287710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e44289540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e44289ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e44289680_0, 0, 1;
    %load/vec4 v0000028e44288be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0000028e44288070_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000028e44288e60_0, 0, 32;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v0000028e44288820_0;
    %load/vec4 v0000028e44288070_0;
    %add;
    %store/vec4 v0000028e44288e60_0, 0, 32;
T_6.16 ;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e44287710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e44289540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e44289680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e44289ae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e44288e60_0, 0, 32;
T_6.13 ;
T_6.8 ;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000028e4425dd60;
T_7 ;
    %vpi_call 2 89 "$dumpfile", "./waveform/execute_stage.vcd" {0 0 0};
    %vpi_call 2 90 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028e4425dd60 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000028e4425dd60;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e442885a0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0000028e4425dd60;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0000028e442885a0_0;
    %inv;
    %store/vec4 v0000028e442885a0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000028e4425dd60;
T_10 ;
    %fork TD_tb.reset, S_0000028e443013e0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e44246bc0_0, 0, 32;
    %callf/vec4 TD_tb.ALU1, S_0000028e4425def0;
    %store/vec4 v0000028e44289c20_0, 0, 14;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e44247fc0_0, 0, 32;
    %callf/vec4 TD_tb.OP1, S_0000028e44216550;
    %store/vec4 v0000028e44289220_0, 0, 11;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000028e44289360_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000028e442895e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e44289b80_0, 0, 32;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0000028e44289860_0, 0, 32;
    %fork TD_tb.test_instruction, S_0000028e44301570;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000028e44246bc0_0, 0, 32;
    %callf/vec4 TD_tb.ALU1, S_0000028e4425def0;
    %store/vec4 v0000028e44289c20_0, 0, 14;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e44247fc0_0, 0, 32;
    %callf/vec4 TD_tb.OP1, S_0000028e44216550;
    %store/vec4 v0000028e44289220_0, 0, 11;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0000028e44289360_0, 0, 32;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0000028e442895e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e44289b80_0, 0, 32;
    %pushi/vec4 4100, 0, 32;
    %store/vec4 v0000028e44289860_0, 0, 32;
    %fork TD_tb.test_instruction, S_0000028e44301570;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000028e44246bc0_0, 0, 32;
    %callf/vec4 TD_tb.ALU1, S_0000028e4425def0;
    %store/vec4 v0000028e44289c20_0, 0, 14;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e44247fc0_0, 0, 32;
    %callf/vec4 TD_tb.OP1, S_0000028e44216550;
    %store/vec4 v0000028e44289220_0, 0, 11;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000028e44289360_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000028e442895e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e44289b80_0, 0, 32;
    %pushi/vec4 4104, 0, 32;
    %store/vec4 v0000028e44289860_0, 0, 32;
    %fork TD_tb.test_instruction, S_0000028e44301570;
    %join;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0000028e44246bc0_0, 0, 32;
    %callf/vec4 TD_tb.ALU1, S_0000028e4425def0;
    %store/vec4 v0000028e44289c20_0, 0, 14;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e44247fc0_0, 0, 32;
    %callf/vec4 TD_tb.OP1, S_0000028e44216550;
    %store/vec4 v0000028e44289220_0, 0, 11;
    %pushi/vec4 4294967280, 0, 32;
    %store/vec4 v0000028e44289360_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000028e442895e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e44289b80_0, 0, 32;
    %pushi/vec4 4108, 0, 32;
    %store/vec4 v0000028e44289860_0, 0, 32;
    %fork TD_tb.test_instruction, S_0000028e44301570;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e44246bc0_0, 0, 32;
    %callf/vec4 TD_tb.ALU1, S_0000028e4425def0;
    %store/vec4 v0000028e44289c20_0, 0, 14;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000028e44247fc0_0, 0, 32;
    %callf/vec4 TD_tb.OP1, S_0000028e44216550;
    %store/vec4 v0000028e44289220_0, 0, 11;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e44289360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e442895e0_0, 0, 32;
    %pushi/vec4 2882342912, 0, 32;
    %store/vec4 v0000028e44289b80_0, 0, 32;
    %pushi/vec4 4112, 0, 32;
    %store/vec4 v0000028e44289860_0, 0, 32;
    %fork TD_tb.test_instruction, S_0000028e44301570;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e44246bc0_0, 0, 32;
    %callf/vec4 TD_tb.ALU1, S_0000028e4425def0;
    %store/vec4 v0000028e44289c20_0, 0, 14;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000028e44247fc0_0, 0, 32;
    %callf/vec4 TD_tb.OP1, S_0000028e44216550;
    %store/vec4 v0000028e44289220_0, 0, 11;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e44289360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e442895e0_0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0000028e44289b80_0, 0, 32;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0000028e44289860_0, 0, 32;
    %fork TD_tb.test_instruction, S_0000028e44301570;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e44246bc0_0, 0, 32;
    %callf/vec4 TD_tb.ALU1, S_0000028e4425def0;
    %store/vec4 v0000028e44289c20_0, 0, 14;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000028e44247fc0_0, 0, 32;
    %callf/vec4 TD_tb.OP1, S_0000028e44216550;
    %store/vec4 v0000028e44289220_0, 0, 11;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e44289360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e442895e0_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000028e44289b80_0, 0, 32;
    %pushi/vec4 12288, 0, 32;
    %store/vec4 v0000028e44289860_0, 0, 32;
    %fork TD_tb.test_instruction, S_0000028e44301570;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000028e44246bc0_0, 0, 32;
    %callf/vec4 TD_tb.ALU1, S_0000028e4425def0;
    %store/vec4 v0000028e44289c20_0, 0, 14;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000028e44247fc0_0, 0, 32;
    %callf/vec4 TD_tb.OP1, S_0000028e44216550;
    %store/vec4 v0000028e44289220_0, 0, 11;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000028e44289360_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000028e442895e0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000028e44289b80_0, 0, 32;
    %pushi/vec4 16384, 0, 32;
    %store/vec4 v0000028e44289860_0, 0, 32;
    %fork TD_tb.test_instruction, S_0000028e44301570;
    %join;
    %delay 20, 0;
    %vpi_call 2 191 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\test\tb_execute_stage.v";
    "././source/execute_stage.v";
    "././source/alu.v";
