Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cf50f1d0deb64b39abee7fd3ce1d56b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port addr [C:/Users/faeqh/Documents/Vivado projects/RISC_V_3_Stage/RISC_V_3_Stage.srcs/sources_1/new/top.v:68]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port addr [C:/Users/faeqh/Documents/Vivado projects/RISC_V_3_Stage/RISC_V_3_Stage.srcs/sources_1/new/top.v:93]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
