
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 6.55

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: delay_line[0][6]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    52    0.81    0.31    0.26    0.46 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net1 (net)
                  0.31    0.00    0.46 ^ delay_line[0][6]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.46   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ delay_line[0][6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.26    0.26   library removal time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.21   slack (MET)


Startpoint: data_valid (input port clocked by core_clock)
Endpoint: data_out_valid$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.15    0.00    0.00    0.20 v data_valid (in)
                                         data_valid (net)
                  0.00    0.00    0.20 v data_out_valid$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ data_out_valid$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.05    0.05   library hold time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out_valid$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    52    0.81    0.31    0.26    0.46 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net1 (net)
                  0.31    0.00    0.46 ^ data_out_valid$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.46   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ data_out_valid$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.06   10.06   library recovery time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  9.60   slack (MET)


Startpoint: delay_line[1][0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[17]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ delay_line[1][0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.16    0.47    0.47 ^ delay_line[1][0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         delay_line[1][0] (net)
                  0.16    0.00    0.47 ^ _316_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.43    0.91 v _316_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _131_ (net)
                  0.14    0.00    0.91 v _332_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.12    0.35    1.25 ^ _332_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _166_ (net)
                  0.12    0.00    1.25 ^ _342_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.06    0.47    0.43    1.68 ^ _342_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _184_ (net)
                  0.47    0.00    1.68 ^ _187_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.14    0.10    1.78 v _187_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _160_ (net)
                  0.14    0.00    1.78 v _330_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     3    0.04    0.25    0.40    2.19 v _330_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _161_ (net)
                  0.25    0.00    2.19 v _251_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.27    0.21    2.40 ^ _251_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _080_ (net)
                  0.27    0.00    2.40 ^ _252_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.26    0.16    2.56 v _252_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _081_ (net)
                  0.26    0.00    2.56 v _257_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     4    0.14    0.96    0.61    3.16 ^ _257_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _086_ (net)
                  0.96    0.00    3.16 ^ _272_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.33    0.08    3.24 v _272_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _040_ (net)
                  0.33    0.00    3.24 v result[17]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.24   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ result[17]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.20    9.80   library setup time
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.24   data arrival time
-----------------------------------------------------------------------------
                                  6.55   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out_valid$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    52    0.81    0.31    0.26    0.46 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net1 (net)
                  0.31    0.00    0.46 ^ data_out_valid$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.46   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ data_out_valid$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.06   10.06   library recovery time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  9.60   slack (MET)


Startpoint: delay_line[1][0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[17]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ delay_line[1][0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.16    0.47    0.47 ^ delay_line[1][0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         delay_line[1][0] (net)
                  0.16    0.00    0.47 ^ _316_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.43    0.91 v _316_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _131_ (net)
                  0.14    0.00    0.91 v _332_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.12    0.35    1.25 ^ _332_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _166_ (net)
                  0.12    0.00    1.25 ^ _342_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.06    0.47    0.43    1.68 ^ _342_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _184_ (net)
                  0.47    0.00    1.68 ^ _187_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.14    0.10    1.78 v _187_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _160_ (net)
                  0.14    0.00    1.78 v _330_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     3    0.04    0.25    0.40    2.19 v _330_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _161_ (net)
                  0.25    0.00    2.19 v _251_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.27    0.21    2.40 ^ _251_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _080_ (net)
                  0.27    0.00    2.40 ^ _252_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.26    0.16    2.56 v _252_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _081_ (net)
                  0.26    0.00    2.56 v _257_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     4    0.14    0.96    0.61    3.16 ^ _257_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _086_ (net)
                  0.96    0.00    3.16 ^ _272_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.33    0.08    3.24 v _272_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _040_ (net)
                  0.33    0.00    3.24 v result[17]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.24   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ result[17]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.20    9.80   library setup time
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -3.24   data arrival time
-----------------------------------------------------------------------------
                                  6.55   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.18e-03   2.19e-03   3.13e-08   1.14e-02  29.8%
Combinational          1.64e-02   1.03e-02   3.95e-08   2.67e-02  70.2%
Clock                  0.00e+00   0.00e+00   1.58e-07   1.58e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.56e-02   1.25e-02   2.28e-07   3.81e-02 100.0%
                          67.3%      32.7%       0.0%
