{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 2.0000"
  ],
  "cts__clock__skew__hold": 0.0454,
  "cts__clock__skew__hold__post_repair": 0.0454,
  "cts__clock__skew__hold__pre_repair": 0.0454,
  "cts__clock__skew__setup": 0.0454,
  "cts__clock__skew__setup__post_repair": 0.0454,
  "cts__clock__skew__setup__pre_repair": 0.0454,
  "cts__design__instance__area": 101087.4453,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 101086.1172,
  "cts__design__instance__area__pre_repair": 101086.1172,
  "cts__design__instance__area__stdcell": 101087.4453,
  "cts__design__instance__area__stdcell__post_repair": 101086.1172,
  "cts__design__instance__area__stdcell__pre_repair": 101086.1172,
  "cts__design__instance__count": 56719,
  "cts__design__instance__count__hold_buffer": 1.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 56718,
  "cts__design__instance__count__pre_repair": 56718,
  "cts__design__instance__count__setup_buffer": 0,
  "cts__design__instance__count__stdcell": 56719,
  "cts__design__instance__count__stdcell__post_repair": 56718,
  "cts__design__instance__count__stdcell__pre_repair": 56718,
  "cts__design__instance__displacement__max": 2.198,
  "cts__design__instance__displacement__mean": 0.0,
  "cts__design__instance__displacement__total": 2.198,
  "cts__design__instance__utilization": 0.3595,
  "cts__design__instance__utilization__post_repair": 0.3595,
  "cts__design__instance__utilization__pre_repair": 0.3595,
  "cts__design__instance__utilization__stdcell": 0.3595,
  "cts__design__instance__utilization__stdcell__post_repair": 0.3595,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.3595,
  "cts__design__io": 47,
  "cts__design__io__post_repair": 47,
  "cts__design__io__pre_repair": 47,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.2038,
  "cts__power__internal__total__post_repair": 0.2038,
  "cts__power__internal__total__pre_repair": 0.2038,
  "cts__power__leakage__total": 0.0022,
  "cts__power__leakage__total__post_repair": 0.0022,
  "cts__power__leakage__total__pre_repair": 0.0022,
  "cts__power__switching__total": 0.1498,
  "cts__power__switching__total__post_repair": 0.1495,
  "cts__power__switching__total__pre_repair": 0.1495,
  "cts__power__total": 0.3558,
  "cts__power__total__post_repair": 0.3555,
  "cts__power__total__pre_repair": 0.3555,
  "cts__route__wirelength__estimated": 511915.859,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 1,
  "cts__timing__drv__hold_violation_count__pre_repair": 1,
  "cts__timing__drv__max_cap": 1,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": -0.0048,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0028,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0028,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.3576,
  "cts__timing__drv__max_slew_limit__post_repair": 0.3619,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.3619,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 0,
  "cts__timing__drv__setup_violation_count__pre_repair": 0,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": 0.0,
  "cts__timing__setup__tns__pre_repair": 0.0,
  "cts__timing__setup__ws": 0.3,
  "cts__timing__setup__ws__post_repair": 0.31,
  "cts__timing__setup__ws__pre_repair": 0.31,
  "detailedplace__cpu__total": 39.77,
  "detailedplace__design__instance__area": 100763.9922,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 100763.9922,
  "detailedplace__design__instance__count": 56545,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 56545,
  "detailedplace__design__instance__displacement__max": 9.56,
  "detailedplace__design__instance__displacement__mean": 0.8065,
  "detailedplace__design__instance__displacement__total": 45610.971,
  "detailedplace__design__instance__utilization": 0.3584,
  "detailedplace__design__instance__utilization__stdcell": 0.3584,
  "detailedplace__design__io": 47,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 366488.0,
  "detailedplace__power__internal__total": 0.2022,
  "detailedplace__power__leakage__total": 0.0022,
  "detailedplace__power__switching__total": 0.1447,
  "detailedplace__power__total": 0.3491,
  "detailedplace__route__wirelength__estimated": 514713.494,
  "detailedplace__runtime__total": "0:40.02",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0028,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.3619,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0.0,
  "detailedplace__timing__setup__ws": 0.15,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 12921,
  "detailedroute__route__drc_errors__iter:2": 678,
  "detailedroute__route__drc_errors__iter:3": 426,
  "detailedroute__route__drc_errors__iter:4": 7,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 71949,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 319246,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 319246,
  "detailedroute__route__wirelength": 581887,
  "detailedroute__route__wirelength__iter:1": 586212,
  "detailedroute__route__wirelength__iter:2": 582382,
  "detailedroute__route__wirelength__iter:3": 581893,
  "detailedroute__route__wirelength__iter:4": 581885,
  "detailedroute__route__wirelength__iter:5": 581887,
  "finish__clock__skew__hold": 0.0402,
  "finish__clock__skew__setup": 0.0402,
  "finish__cpu__total": 75.7,
  "finish__design__instance__area": 101087.4453,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 101087.4453,
  "finish__design__instance__count": 56719,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 56719,
  "finish__design__instance__utilization": 0.3595,
  "finish__design__instance__utilization__stdcell": 0.3595,
  "finish__design__io": 47,
  "finish__mem__peak": 1848580.0,
  "finish__power__internal__total": 0.2041,
  "finish__power__leakage__total": 0.0022,
  "finish__power__switching__total": 0.15,
  "finish__power__total": 0.3563,
  "finish__runtime__total": "1:16.75",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 1,
  "finish__timing__drv__max_cap_limit": -0.0111,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.3546,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": -6.94,
  "finish__timing__setup__ws": -0.12,
  "finish__timing__wns_percent_delay": -5.263837,
  "floorplan__cpu__total": 0.84,
  "floorplan__design__instance__area": 96427.125,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 96427.125,
  "floorplan__design__instance__count": 54772,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 54772,
  "floorplan__design__instance__utilization": 0.3429,
  "floorplan__design__instance__utilization__stdcell": 0.3429,
  "floorplan__design__io": 47,
  "floorplan__mem__peak": 147300.0,
  "floorplan__power__internal__total": 0.228,
  "floorplan__power__leakage__total": 0.002,
  "floorplan__power__switching__total": 0.1209,
  "floorplan__power__total": 0.3509,
  "floorplan__runtime__total": "0:00.92",
  "floorplan__timing__setup__tns": -35664.6406,
  "floorplan__timing__setup__ws": -32.1,
  "globalplace__design__instance__area": 96831.4453,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 96831.4453,
  "globalplace__design__instance__count": 56292,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 56292,
  "globalplace__design__instance__utilization": 0.3444,
  "globalplace__design__instance__utilization__stdcell": 0.3444,
  "globalplace__design__io": 47,
  "globalplace__power__internal__total": 0.3154,
  "globalplace__power__leakage__total": 0.002,
  "globalplace__power__switching__total": 0.1423,
  "globalplace__power__total": 0.4597,
  "globalplace__timing__setup__tns": -471195.3438,
  "globalplace__timing__setup__ws": -223.43,
  "globalroute__clock__skew__hold": 0.0416,
  "globalroute__clock__skew__setup": 0.0416,
  "globalroute__design__instance__area": 101087.4453,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 101087.4453,
  "globalroute__design__instance__count": 56719,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 56719,
  "globalroute__design__instance__utilization": 0.3595,
  "globalroute__design__instance__utilization__stdcell": 0.3595,
  "globalroute__design__io": 47,
  "globalroute__power__internal__total": 0.204,
  "globalroute__power__leakage__total": 0.0022,
  "globalroute__power__switching__total": 0.1562,
  "globalroute__power__total": 0.3624,
  "globalroute__timing__clock__slack": 0.199,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 1,
  "globalroute__timing__drv__max_cap_limit": -0.0135,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.3532,
  "globalroute__timing__drv__setup_violation_count": 0,
  "globalroute__timing__setup__tns": 0.0,
  "globalroute__timing__setup__ws": 0.2,
  "placeopt__cpu__total": 37.71,
  "placeopt__design__instance__area": 100763.9922,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 96831.4453,
  "placeopt__design__instance__area__stdcell": 100763.9922,
  "placeopt__design__instance__area__stdcell__pre_opt": 96831.4453,
  "placeopt__design__instance__count": 56545,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 56292,
  "placeopt__design__instance__count__stdcell": 56545,
  "placeopt__design__instance__count__stdcell__pre_opt": 56292,
  "placeopt__design__instance__utilization": 0.3584,
  "placeopt__design__instance__utilization__pre_opt": 0.3444,
  "placeopt__design__instance__utilization__stdcell": 0.3584,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3444,
  "placeopt__design__io": 47,
  "placeopt__design__io__pre_opt": 47,
  "placeopt__mem__peak": 346240.0,
  "placeopt__power__internal__total": 0.202,
  "placeopt__power__internal__total__pre_opt": 0.3154,
  "placeopt__power__leakage__total": 0.0022,
  "placeopt__power__leakage__total__pre_opt": 0.002,
  "placeopt__power__switching__total": 0.1441,
  "placeopt__power__switching__total__pre_opt": 0.1423,
  "placeopt__power__total": 0.3482,
  "placeopt__power__total__pre_opt": 0.4597,
  "placeopt__runtime__total": "0:37.96",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0048,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.3629,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": 0.0,
  "placeopt__timing__setup__tns__pre_opt": -471195.3438,
  "placeopt__timing__setup__ws": 0.18,
  "placeopt__timing__setup__ws__pre_opt": -223.43,
  "run__flow__design": "jpeg",
  "run__flow__generate_date": "2022-12-09 08:48",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-6020-g505551d2d",
  "run__flow__platform": "nangate45",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1nW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "05f3f8bf39b463355227f15839411de4f536974e",
  "run__flow__scripts_commit": "05f3f8bf39b463355227f15839411de4f536974e",
  "run__flow__uuid": "0749e58c-5f85-4a99-b498-79389caad1c0",
  "run__flow__variant": "base",
  "synth__cpu__total": 262.92,
  "synth__design__instance__area__stdcell": 98077.924,
  "synth__design__instance__count__stdcell": 56800.0,
  "synth__mem__peak": 834068.0,
  "synth__runtime__total": "4:25.50",
  "total_time": "0:07:01.150000"
}