Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
<<<<<<< HEAD
| Date         : Mon Jul 30 21:36:42 2018
| Host         : DESKTOP-T6GBLFK running 64-bit major release  (build 9200)
=======
| Date         : Sun Jul 29 01:06:28 2018
| Host         : DESKTOP-J2UKM9F running 64-bit major release  (build 9200)
>>>>>>> master
| Command      : report_clock_utilization -file ck_wrapper_clock_utilization_routed.rpt
| Design       : ck_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Device Cell Placement Summary for Global Clock g0
8. Device Cell Placement Summary for Global Clock g1
9. Clock Region Cell Placement per Global Clock: Region X1Y0

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    2 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        48 |   0 |            0 |      0 |
| BUFIO    |    0 |         8 |   0 |            0 |      0 |
| BUFMR    |    0 |         4 |   0 |            0 |      0 |
| BUFR     |    0 |         8 |   0 |            0 |      0 |
| MMCM     |    0 |         2 |   0 |            0 |      0 |
| PLL      |    0 |         2 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+-------------+----------------------+---------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock       | Driver Pin           | Net           |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+-------------+----------------------+---------------+
<<<<<<< HEAD
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |                 1 |          37 |               0 |              |             | cwire_BUFG_inst/O    | cwire_BUFG    |
=======
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |                 1 |          35 |               0 |              |             | cwire_BUFG_inst/O    | cwire_BUFG    |
>>>>>>> master
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |                 1 |           1 |               0 |       10.000 | sys_clk_pin | clk_IBUF_BUFG_inst/O | clk_IBUF_BUFG |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+-------------+----------------------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+-----------------+-----------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site         | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin      | Net       |
+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+-----------------+-----------+
<<<<<<< HEAD
| src0      | g0        | LUT6/O          | None       | SLICE_X22Y45 | X1Y0         |           1 |               0 |                     |              | cd1//i_/i_/O    | cd1/cwire |
=======
| src0      | g0        | LUT6/O          | None       | SLICE_X22Y46 | X1Y0         |           1 |               0 |                     |              | cd1//i_/i_/O    | cd1/cwire |
>>>>>>> master
| src1      | g1        | IBUF/O          | IOB_X0Y74  | IOB_X0Y74    | X1Y1         |           1 |               0 |              10.000 | sys_clk_pin  | clk_IBUF_inst/O | clk_IBUF  |
+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+-----------------+-----------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------------+----------------------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL         | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                              | Net                                          |
+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------------+----------------------------------------------||
<<<<<<< HEAD
| 0        | FDRE/Q          | None       | SLICE_X22Y49/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[10].dff_inst/Q_reg/Q | cd1/dff_gen_label1[10].dff_inst/clkdivide[0] - Static -
| 1        | FDRE/Q          | None       | SLICE_X25Y48/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[11].dff_inst/Q_reg/Q | cd1/dff_gen_label1[11].dff_inst/clkdivide[0] - Static -
| 2        | FDRE/Q          | None       | SLICE_X25Y47/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[12].dff_inst/Q_reg/Q | cd1/dff_gen_label1[12].dff_inst/clkdivide[0] - Static -
| 3        | FDRE/Q          | None       | SLICE_X24Y47/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[13].dff_inst/Q_reg/Q | cd1/dff_gen_label1[13].dff_inst/clkdivide[0] - Static -
| 4        | FDRE/Q          | None       | SLICE_X22Y47/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[14].dff_inst/Q_reg/Q | cd1/dff_gen_label1[14].dff_inst/clkdivide[0] - Static -
| 5        | FDRE/Q          | None       | SLICE_X20Y47/AFF | X0Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[15].dff_inst/Q_reg/Q | cd1/dff_gen_label1[15].dff_inst/clkdivide[0] - Static -
| 6        | FDRE/Q          | None       | SLICE_X21Y47/AFF | X0Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[16].dff_inst/Q_reg/Q | cd1/dff_gen_label1[16].dff_inst/clkdivide[0] - Static -
| 7        | FDRE/Q          | None       | SLICE_X21Y46/AFF | X0Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[17].dff_inst/Q_reg/Q | cd1/dff_gen_label1[17].dff_inst/clkdivide[0] - Static -
| 8        | FDRE/Q          | None       | SLICE_X20Y46/AFF | X0Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[18].dff_inst/Q_reg/Q | cd1/dff_gen_label1[18].dff_inst/clkdivide[0] - Static -
| 9        | FDRE/Q          | None       | SLICE_X21Y48/AFF | X0Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[19].dff_inst/Q_reg/Q | cd1/dff_gen_label1[19].dff_inst/clkdivide[0] - Static -
| 10       | FDRE/Q          | None       | SLICE_X25Y44/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[1].dff_inst/Q_reg/Q  | cd1/dff_gen_label1[1].dff_inst/clkdivide[0]  - Static -
| 11       | FDRE/Q          | None       | SLICE_X22Y48/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[20].dff_inst/Q_reg/Q | cd1/dff_gen_label1[20].dff_inst/clkdivide[0] - Static -
| 12       | FDRE/Q          | None       | SLICE_X22Y46/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[21].dff_inst/Q_reg/Q | cd1/dff_gen_label1[21].dff_inst/clkdivide[0] - Static -
| 13       | FDRE/Q          | None       | SLICE_X23Y46/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[22].dff_inst/Q_reg/Q | cd1/dff_gen_label1[22].dff_inst/clkdivide[0] - Static -
| 14       | FDRE/Q          | None       | SLICE_X23Y45/AFF | X1Y0         |           1 |               2 |              |       | cd1/dff_gen_label1[23].dff_inst/Q_reg/Q | cd1/dff_gen_label1[23].dff_inst/clkdivide[0] - Static -
| 15       | FDRE/Q          | None       | SLICE_X23Y44/AFF | X1Y0         |           1 |               2 |              |       | cd1/dff_gen_label1[24].dff_inst/Q_reg/Q | cd1/dff_gen_label1[24].dff_inst/clkdivide[0] - Static -
| 16       | FDRE/Q          | None       | SLICE_X22Y44/AFF | X1Y0         |           1 |               2 |              |       | cd1/dff_gen_label1[25].dff_inst/Q_reg/Q | cd1/dff_gen_label1[25].dff_inst/clkdivide[0] - Static -
| 17       | FDRE/Q          | None       | SLICE_X24Y44/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[2].dff_inst/Q_reg/Q  | cd1/dff_gen_label1[2].dff_inst/clkdivide[0]  - Static -
| 18       | FDRE/Q          | None       | SLICE_X24Y45/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[3].dff_inst/Q_reg/Q  | cd1/dff_gen_label1[3].dff_inst/clkdivide[0]  - Static -
| 19       | FDRE/Q          | None       | SLICE_X25Y45/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[4].dff_inst/Q_reg/Q  | cd1/dff_gen_label1[4].dff_inst/clkdivide[0]  - Static -
| 20       | FDRE/Q          | None       | SLICE_X25Y46/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[5].dff_inst/Q_reg/Q  | cd1/dff_gen_label1[5].dff_inst/clkdivide[0]  - Static -
| 21       | FDRE/Q          | None       | SLICE_X24Y46/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[6].dff_inst/Q_reg/Q  | cd1/dff_gen_label1[6].dff_inst/clkdivide[0]  - Static -
| 22       | FDRE/Q          | None       | SLICE_X23Y48/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[7].dff_inst/Q_reg/Q  | cd1/dff_gen_label1[7].dff_inst/clkdivide[0]  - Static -
| 23       | FDRE/Q          | None       | SLICE_X23Y49/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[8].dff_inst/Q_reg/Q  | cd1/dff_gen_label1[8].dff_inst/clkdivide[0]  - Static -
| 24       | FDRE/Q          | None       | SLICE_X24Y49/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[9].dff_inst/Q_reg/Q  | cd1/dff_gen_label1[9].dff_inst/Q_reg_0[0]    - Static -
| 25       | FDRE/Q          | None       | SLICE_X24Y48/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_inst0/Q_reg/Q                   | cd1/dff_inst0/Q_reg_0[0]                     - Static -
=======
| 0        | FDRE/Q          | None       | SLICE_X24Y47/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[10].dff_inst/Q_reg/Q | cd1/dff_gen_label1[10].dff_inst/clkdivide[0] - Static -
| 1        | FDRE/Q          | None       | SLICE_X23Y47/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[11].dff_inst/Q_reg/Q | cd1/dff_gen_label1[11].dff_inst/clkdivide[0] - Static -
| 2        | FDRE/Q          | None       | SLICE_X23Y48/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[12].dff_inst/Q_reg/Q | cd1/dff_gen_label1[12].dff_inst/clkdivide[0] - Static -
| 3        | FDRE/Q          | None       | SLICE_X21Y48/AFF | X0Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[13].dff_inst/Q_reg/Q | cd1/dff_gen_label1[13].dff_inst/clkdivide[0] - Static -
| 4        | FDRE/Q          | None       | SLICE_X20Y48/AFF | X0Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[14].dff_inst/Q_reg/Q | cd1/dff_gen_label1[14].dff_inst/clkdivide[0] - Static -
| 5        | FDRE/Q          | None       | SLICE_X19Y48/AFF | X0Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[15].dff_inst/Q_reg/Q | cd1/dff_gen_label1[15].dff_inst/clkdivide[0] - Static -
| 6        | FDRE/Q          | None       | SLICE_X17Y48/AFF | X0Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[16].dff_inst/Q_reg/Q | cd1/dff_gen_label1[16].dff_inst/clkdivide[0] - Static -
| 7        | FDRE/Q          | None       | SLICE_X18Y48/AFF | X0Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[17].dff_inst/Q_reg/Q | cd1/dff_gen_label1[17].dff_inst/clkdivide[0] - Static -
| 8        | FDRE/Q          | None       | SLICE_X18Y47/AFF | X0Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[18].dff_inst/Q_reg/Q | cd1/dff_gen_label1[18].dff_inst/clkdivide[0] - Static -
| 9        | FDRE/Q          | None       | SLICE_X19Y46/AFF | X0Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[19].dff_inst/Q_reg/Q | cd1/dff_gen_label1[19].dff_inst/clkdivide[0] - Static -
| 10       | FDRE/Q          | None       | SLICE_X25Y46/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[1].dff_inst/Q_reg/Q  | cd1/dff_gen_label1[1].dff_inst/clkdivide[0]  - Static -
| 11       | FDRE/Q          | None       | SLICE_X20Y46/AFF | X0Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[20].dff_inst/Q_reg/Q | cd1/dff_gen_label1[20].dff_inst/clkdivide[0] - Static -
| 12       | FDRE/Q          | None       | SLICE_X21Y46/AFF | X0Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[21].dff_inst/Q_reg/Q | cd1/dff_gen_label1[21].dff_inst/clkdivide[0] - Static -
| 13       | FDRE/Q          | None       | SLICE_X22Y46/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[22].dff_inst/Q_reg/Q | cd1/dff_gen_label1[22].dff_inst/clkdivide[0] - Static -
| 14       | FDRE/Q          | None       | SLICE_X23Y46/AFF | X1Y0         |           1 |               2 |              |       | cd1/dff_gen_label1[23].dff_inst/Q_reg/Q | cd1/dff_gen_label1[23].dff_inst/clkdivide[0] - Static -
| 15       | FDRE/Q          | None       | SLICE_X22Y45/AFF | X1Y0         |           1 |               2 |              |       | cd1/dff_gen_label1[24].dff_inst/Q_reg/Q | cd1/dff_gen_label1[24].dff_inst/clkdivide[0] - Static -
| 16       | FDRE/Q          | None       | SLICE_X22Y47/AFF | X1Y0         |           1 |               2 |              |       | cd1/dff_gen_label1[25].dff_inst/Q_reg/Q | cd1/dff_gen_label1[25].dff_inst/clkdivide[0] - Static -
| 17       | FDRE/Q          | None       | SLICE_X25Y45/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[2].dff_inst/Q_reg/Q  | cd1/dff_gen_label1[2].dff_inst/clkdivide[0]  - Static -
| 18       | FDRE/Q          | None       | SLICE_X25Y44/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[3].dff_inst/Q_reg/Q  | cd1/dff_gen_label1[3].dff_inst/clkdivide[0]  - Static -
| 19       | FDRE/Q          | None       | SLICE_X24Y44/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[4].dff_inst/Q_reg/Q  | cd1/dff_gen_label1[4].dff_inst/clkdivide[0]  - Static -
| 20       | FDRE/Q          | None       | SLICE_X23Y44/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[5].dff_inst/Q_reg/Q  | cd1/dff_gen_label1[5].dff_inst/clkdivide[0]  - Static -
| 21       | FDRE/Q          | None       | SLICE_X23Y45/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[6].dff_inst/Q_reg/Q  | cd1/dff_gen_label1[6].dff_inst/clkdivide[0]  - Static -
| 22       | FDRE/Q          | None       | SLICE_X23Y49/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[7].dff_inst/Q_reg/Q  | cd1/dff_gen_label1[7].dff_inst/clkdivide[0]  - Static -
| 23       | FDRE/Q          | None       | SLICE_X25Y49/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[8].dff_inst/Q_reg/Q  | cd1/dff_gen_label1[8].dff_inst/clkdivide[0]  - Static -
| 24       | FDRE/Q          | None       | SLICE_X24Y49/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_gen_label1[9].dff_inst/Q_reg/Q  | cd1/dff_gen_label1[9].dff_inst/Q_reg_0[0]    - Static -
| 25       | FDRE/Q          | None       | SLICE_X24Y46/AFF | X1Y0         |           1 |               1 |              |       | cd1/dff_inst0/Q_reg/Q                   | cd1/dff_inst0/Q_reg_0[0]                     - Static -
>>>>>>> master
+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------------+----------------------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
<<<<<<< HEAD
| X0Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    5 |  1100 |    4 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   59 |  1100 |   25 |   350 |    0 |    40 |    0 |    20 |    0 |    20 |
=======
| X0Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    9 |  1100 |    4 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   53 |  1100 |   20 |   350 |    0 |    40 |    0 |    20 |    0 |    20 |
>>>>>>> master
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  1100 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1100 |    0 |   350 |    0 |    40 |    0 |    20 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y1 |  0 |  0 |
| Y0 |  0 |  2 |
+----+----+----+


7. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net        |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+------------+
<<<<<<< HEAD
| g0        | BUFG/O          | n/a               |       |             |               |          37 |        0 |              0 |        0 | cwire_BUFG |
=======
| g0        | BUFG/O          | n/a               |       |             |               |          35 |        0 |              0 |        0 | cwire_BUFG |
>>>>>>> master
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y1 |  0 |   0 |
<<<<<<< HEAD
| Y0 |  0 |  37 |
=======
| Y0 |  0 |  35 |
>>>>>>> master
+----+----+-----+


8. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock       | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+---------------+
| g1        | BUFG/O          | n/a               | sys_clk_pin |      10.000 | {0.000 4.000} |           1 |        0 |              0 |        0 | clk_IBUF_BUFG |
+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+---------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y1 |  0 |  0 |
| Y0 |  0 |  1 |
+----+----+----+


9. Clock Region Cell Placement per Global Clock: Region X1Y0
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
<<<<<<< HEAD
| g0        | n/a   | BUFG/O          | None       |          37 |               0 | 37 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | cwire_BUFG    |
=======
| g0        | n/a   | BUFG/O          | None       |          35 |               0 | 35 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | cwire_BUFG    |
>>>>>>> master
| g1        | n/a   | BUFG/O          | None       |           1 |               0 |  1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells cwire_BUFG_inst]
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_IBUF_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y74 [get_ports clk]

# Clock net "cwire_BUFG" driven by instance "cwire_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_cwire_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_cwire_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cwire_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_cwire_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_clk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_IBUF_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
