$date
	Wed Nov 15 17:51:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fifo_tb $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 4 # data_out [3:0] $end
$var reg 1 $ clk $end
$var reg 4 % data_in [3:0] $end
$var reg 4 & rand_data [3:0] $end
$var reg 1 ' rd $end
$var reg 1 ( rst $end
$var reg 1 ) wr $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 4 * data_in [3:0] $end
$var wire 1 ' rd $end
$var wire 1 ( rst $end
$var wire 1 ) wr $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var reg 4 + data_out [3:0] $end
$var reg 2 , rd_addr [1:0] $end
$var reg 2 - wr_addr [1:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 . i [31:0] $end
$upscope $end
$scope task fifo_read $end
$upscope $end
$scope task fifo_write $end
$var reg 4 / rand_data [3:0] $end
$upscope $end
$scope task init $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx /
b0 .
bx -
bx ,
bx +
b0 *
0)
0(
0'
bx &
b0 %
0$
bx #
x"
x!
$end
#5
0!
1"
b0 ,
b0 -
1(
1$
#10
0$
#15
0(
1$
#20
0$
#25
1$
#26
1)
b100 /
b100 &
#30
0$
#35
0"
b1 -
b100 %
b100 *
1$
#40
0$
#45
b100 #
b100 +
1"
b1 ,
1'
0)
1$
#50
0$
#55
0"
b10 -
1)
b1 /
b1 &
0'
1$
#60
0$
#65
1!
b11 -
b1 %
b1 *
1$
#70
0$
#75
0!
b10 ,
1'
0)
1$
#80
0$
#85
1!
b0 -
1)
b1001 /
b1001 &
0'
1$
#90
0$
#95
b1001 %
b1001 *
1$
#100
0$
#105
b1 #
b1 +
0!
b11 ,
1'
0)
1$
#110
0$
#115
1!
b1 -
1)
b11 /
b11 &
0'
1$
#120
0$
#125
b11 %
b11 *
1$
#130
0$
#135
1)
1$
#140
0$
#145
1$
#150
0$
#155
0!
b0 ,
1'
0)
1$
#160
0$
#165
1!
b10 -
1)
b1101 /
b1101 &
0'
1$
#170
0$
#175
b1101 %
b1101 *
1$
#180
0$
#185
1)
1$
#190
0$
#195
1$
#200
0$
#205
b1001 #
b1001 +
0!
b1 ,
1'
0)
1$
#210
0$
#215
1!
b11 -
1)
0'
1$
#220
0$
#225
1$
#230
0$
#235
1)
1$
#240
0$
#245
1$
#250
0$
#255
b11 #
b11 +
0!
b10 ,
1'
0)
1$
#260
0$
#265
0'
1$
