

================================================================
== Vitis HLS Report for 'calculate_matrix'
================================================================
* Date:           Mon Aug 26 02:14:53 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        HLS
* Solution:       Basic_Solution (Vivado IP Flow Target)
* Product family: artix7l
* Target device:  xc7a75tl-ftg256-2L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.145 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1_VITIS_LOOP_13_2  |        8|        8|         6|          1|          1|     4|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    1|      -|      -|    -|
|Expression       |        -|    -|      0|    133|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|    0|      0|     41|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|     72|    -|
|Register         |        -|    -|    161|     64|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|    1|    161|    310|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      210|  180|  94400|  47200|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|   ~0|     ~0|     ~0|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_8ns_16_1_1_U1  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0|  41|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_16ns_16_4_1_U2  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln11_1_fu_166_p2      |         +|   0|  0|  11|           3|           1|
    |add_ln11_fu_178_p2        |         +|   0|  0|  10|           2|           1|
    |add_ln13_fu_222_p2        |         +|   0|  0|  10|           2|           1|
    |add_ln20_1_fu_275_p2      |         +|   0|  0|  10|           2|           2|
    |intermediate_1_fu_294_p2  |         +|   0|  0|  23|          16|          16|
    |ap_condition_154          |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_160_p2       |      icmp|   0|  0|  13|           3|           4|
    |icmp_ln13_fu_184_p2       |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln22_fu_299_p2       |      icmp|   0|  0|  23|          16|           8|
    |or_ln18_fu_251_p2         |        or|   0|  0|   2|           2|           1|
    |select_ln11_1_fu_198_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln11_fu_190_p3     |    select|   0|  0|   2|           1|           1|
    |select_ln25_fu_309_p3     |    select|   0|  0|   9|           1|           9|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln18_fu_261_p2        |       xor|   0|  0|   3|           2|           3|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 133|          55|          55|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    3|          6|
    |ap_sig_allocacmp_j_load               |   9|          2|    2|          4|
    |i_fu_58                               |   9|          2|    2|          4|
    |indvar_flatten_fu_62                  |   9|          2|    3|          6|
    |j_fu_54                               |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   16|         32|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |i_fu_58                           |   2|   0|    2|          0|
    |indvar_flatten_fu_62              |   3|   0|    3|          0|
    |j_fu_54                           |   2|   0|    2|          0|
    |select_ln11_reg_351               |   2|   0|    2|          0|
    |select_ln25_reg_408               |   8|   0|    8|          0|
    |shl_ln18_reg_357                  |   1|   0|    2|          1|
    |zext_ln20_reg_393                 |   2|   0|   64|         62|
    |zext_ln20_reg_393_pp0_iter4_reg   |   2|   0|   64|         62|
    |select_ln11_reg_351               |  64|  32|    2|          0|
    |shl_ln18_reg_357                  |  64|  32|    2|          1|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 161|  64|  162|        126|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------+-----+-----+------------+------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  calculate_matrix|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  calculate_matrix|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  calculate_matrix|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  calculate_matrix|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  calculate_matrix|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  calculate_matrix|  return value|
|a_address0       |  out|    2|   ap_memory|                 a|         array|
|a_ce0            |  out|    1|   ap_memory|                 a|         array|
|a_q0             |   in|    8|   ap_memory|                 a|         array|
|a_address1       |  out|    2|   ap_memory|                 a|         array|
|a_ce1            |  out|    1|   ap_memory|                 a|         array|
|a_q1             |   in|    8|   ap_memory|                 a|         array|
|b_address0       |  out|    2|   ap_memory|                 b|         array|
|b_ce0            |  out|    1|   ap_memory|                 b|         array|
|b_q0             |   in|    8|   ap_memory|                 b|         array|
|b_address1       |  out|    2|   ap_memory|                 b|         array|
|b_ce1            |  out|    1|   ap_memory|                 b|         array|
|b_q1             |   in|    8|   ap_memory|                 b|         array|
|c_address0       |  out|    2|   ap_memory|                 c|         array|
|c_ce0            |  out|    1|   ap_memory|                 c|         array|
|c_q0             |   in|   16|   ap_memory|                 c|         array|
|result_address0  |  out|    2|   ap_memory|            result|         array|
|result_ce0       |  out|    1|   ap_memory|            result|         array|
|result_we0       |  out|    1|   ap_memory|            result|         array|
|result_d0        |  out|    8|   ap_memory|            result|         array|
+-----------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.86>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS_src/matrix_operations.cpp:13]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS_src/matrix_operations.cpp:11]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS_src/matrix_operations.cpp:3]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %c"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %result, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %result"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.32ns)   --->   "%store_ln0 = store i3 0, i3 %indvar_flatten"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 22 [1/1] (1.32ns)   --->   "%store_ln11 = store i2 0, i2 %i" [HLS_src/matrix_operations.cpp:11]   --->   Operation 22 'store' 'store_ln11' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 23 [1/1] (1.32ns)   --->   "%store_ln13 = store i2 0, i2 %j" [HLS_src/matrix_operations.cpp:13]   --->   Operation 23 'store' 'store_ln13' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_17_3" [HLS_src/matrix_operations.cpp:11]   --->   Operation 24 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i3 %indvar_flatten" [HLS_src/matrix_operations.cpp:11]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.34ns)   --->   "%icmp_ln11 = icmp_eq  i3 %indvar_flatten_load, i3 4" [HLS_src/matrix_operations.cpp:11]   --->   Operation 26 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.34ns)   --->   "%add_ln11_1 = add i3 %indvar_flatten_load, i3 1" [HLS_src/matrix_operations.cpp:11]   --->   Operation 27 'add' 'add_ln11_1' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.inc36, void %for.end38" [HLS_src/matrix_operations.cpp:11]   --->   Operation 28 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [HLS_src/matrix_operations.cpp:13]   --->   Operation 29 'load' 'j_load' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [HLS_src/matrix_operations.cpp:11]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.20ns)   --->   "%add_ln11 = add i2 %i_load, i2 1" [HLS_src/matrix_operations.cpp:11]   --->   Operation 31 'add' 'add_ln11' <Predicate = (!icmp_ln11)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.20ns)   --->   "%icmp_ln13 = icmp_eq  i2 %j_load, i2 2" [HLS_src/matrix_operations.cpp:13]   --->   Operation 32 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln11)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.81ns)   --->   "%select_ln11 = select i1 %icmp_ln13, i2 0, i2 %j_load" [HLS_src/matrix_operations.cpp:11]   --->   Operation 33 'select' 'select_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.81ns)   --->   "%select_ln11_1 = select i1 %icmp_ln13, i2 %add_ln11, i2 %i_load" [HLS_src/matrix_operations.cpp:11]   --->   Operation 34 'select' 'select_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln18 = shl i2 %select_ln11_1, i2 1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 35 'shl' 'shl_ln18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i2 %shl_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 36 'zext' 'zext_ln18_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln18_4" [HLS_src/matrix_operations.cpp:18]   --->   Operation 37 'getelementptr' 'a_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.75ns)   --->   "%a_load = load i2 %a_addr" [HLS_src/matrix_operations.cpp:18]   --->   Operation 38 'load' 'a_load' <Predicate = (!icmp_ln11)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i2 %select_ln11" [HLS_src/matrix_operations.cpp:13]   --->   Operation 39 'zext' 'zext_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln13" [HLS_src/matrix_operations.cpp:18]   --->   Operation 40 'getelementptr' 'b_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.75ns)   --->   "%b_load = load i2 %b_addr" [HLS_src/matrix_operations.cpp:18]   --->   Operation 41 'load' 'b_load' <Predicate = (!icmp_ln11)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 42 [1/1] (1.20ns)   --->   "%add_ln13 = add i2 %select_ln11, i2 1" [HLS_src/matrix_operations.cpp:13]   --->   Operation 42 'add' 'add_ln13' <Predicate = (!icmp_ln11)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.32ns)   --->   "%store_ln11 = store i3 %add_ln11_1, i3 %indvar_flatten" [HLS_src/matrix_operations.cpp:11]   --->   Operation 43 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 1.32>
ST_1 : Operation 44 [1/1] (1.32ns)   --->   "%store_ln11 = store i2 %select_ln11_1, i2 %i" [HLS_src/matrix_operations.cpp:11]   --->   Operation 44 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 1.32>
ST_1 : Operation 45 [1/1] (1.32ns)   --->   "%store_ln13 = store i2 %add_ln13, i2 %j" [HLS_src/matrix_operations.cpp:13]   --->   Operation 45 'store' 'store_ln13' <Predicate = (!icmp_ln11)> <Delay = 1.32>

State 2 <SV = 1> <Delay = 3.13>
ST_2 : Operation 46 [1/2] (1.75ns)   --->   "%a_load = load i2 %a_addr" [HLS_src/matrix_operations.cpp:18]   --->   Operation 46 'load' 'a_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i8 %a_load" [HLS_src/matrix_operations.cpp:18]   --->   Operation 47 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (1.75ns)   --->   "%b_load = load i2 %b_addr" [HLS_src/matrix_operations.cpp:18]   --->   Operation 48 'load' 'b_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i8 %b_load" [HLS_src/matrix_operations.cpp:18]   --->   Operation 49 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [3/3] (1.38ns) (grouped into DSP with root node add_ln20)   --->   "%intermediate = mul i16 %zext_ln18_2, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 50 'mul' 'intermediate' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln18 = or i2 %shl_ln18, i2 1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 51 'or' 'or_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i2 %or_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 52 'zext' 'zext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i8 %a, i64 0, i64 %zext_ln18_5" [HLS_src/matrix_operations.cpp:18]   --->   Operation 53 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (1.75ns)   --->   "%a_load_1 = load i2 %a_addr_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 54 'load' 'a_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 55 [1/1] (0.80ns)   --->   "%xor_ln18 = xor i2 %select_ln11, i2 2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 55 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i2 %xor_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 56 'zext' 'zext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i8 %b, i64 0, i64 %zext_ln18_6" [HLS_src/matrix_operations.cpp:18]   --->   Operation 57 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/3] (1.38ns) (grouped into DSP with root node add_ln20)   --->   "%intermediate = mul i16 %zext_ln18_2, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 58 'mul' 'intermediate' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [2/2] (1.75ns)   --->   "%b_load_1 = load i2 %b_addr_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 59 'load' 'b_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 60 [1/2] (1.75ns)   --->   "%a_load_1 = load i2 %a_addr_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 60 'load' 'a_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i8 %a_load_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 61 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.20ns)   --->   "%add_ln20_1 = add i2 %shl_ln18, i2 %select_ln11" [HLS_src/matrix_operations.cpp:20]   --->   Operation 62 'add' 'add_ln20_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %add_ln20_1" [HLS_src/matrix_operations.cpp:20]   --->   Operation 63 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i16 %c, i64 0, i64 %zext_ln20" [HLS_src/matrix_operations.cpp:20]   --->   Operation 64 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node add_ln20)   --->   "%intermediate = mul i16 %zext_ln18_2, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 65 'mul' 'intermediate' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/2] (1.75ns)   --->   "%b_load_1 = load i2 %b_addr_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 66 'load' 'b_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i8 %b_load_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 67 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (3.63ns)   --->   "%mul_ln18 = mul i16 %zext_ln18_3, i16 %zext_ln18_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 68 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [2/2] (1.75ns)   --->   "%c_load = load i2 %c_addr" [HLS_src/matrix_operations.cpp:20]   --->   Operation 69 'load' 'c_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 70 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20 = add i16 %mul_ln18, i16 %intermediate" [HLS_src/matrix_operations.cpp:20]   --->   Operation 70 'add' 'add_ln20' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.51>
ST_5 : Operation 71 [1/2] (1.75ns)   --->   "%c_load = load i2 %c_addr" [HLS_src/matrix_operations.cpp:20]   --->   Operation 71 'load' 'c_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_5 : Operation 72 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20 = add i16 %mul_ln18, i16 %intermediate" [HLS_src/matrix_operations.cpp:20]   --->   Operation 72 'add' 'add_ln20' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/1] (1.84ns)   --->   "%intermediate_1 = add i16 %add_ln20, i16 %c_load" [HLS_src/matrix_operations.cpp:20]   --->   Operation 73 'add' 'intermediate_1' <Predicate = true> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (1.84ns)   --->   "%icmp_ln22 = icmp_ugt  i16 %intermediate_1, i16 128" [HLS_src/matrix_operations.cpp:22]   --->   Operation 74 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i16 %intermediate_1" [HLS_src/matrix_operations.cpp:25]   --->   Operation 75 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.07ns)   --->   "%select_ln25 = select i1 %icmp_ln22, i8 128, i8 %trunc_ln25" [HLS_src/matrix_operations.cpp:25]   --->   Operation 76 'select' 'select_ln25' <Predicate = true> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [HLS_src/matrix_operations.cpp:28]   --->   Operation 83 'ret' 'ret_ln28' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.75>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_11_1_VITIS_LOOP_13_2_str"   --->   Operation 77 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%result_addr = getelementptr i8 %result, i64 0, i64 %zext_ln20" [HLS_src/matrix_operations.cpp:25]   --->   Operation 79 'getelementptr' 'result_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS_src/matrix_operations.cpp:13]   --->   Operation 80 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.75ns)   --->   "%store_ln25 = store i8 %select_ln25, i2 %result_addr" [HLS_src/matrix_operations.cpp:25]   --->   Operation 81 'store' 'store_ln25' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_17_3" [HLS_src/matrix_operations.cpp:13]   --->   Operation 82 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0100000]
i                     (alloca           ) [ 0100000]
indvar_flatten        (alloca           ) [ 0100000]
spectopmodule_ln3     (spectopmodule    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln11            (store            ) [ 0000000]
store_ln13            (store            ) [ 0000000]
br_ln11               (br               ) [ 0000000]
indvar_flatten_load   (load             ) [ 0000000]
icmp_ln11             (icmp             ) [ 0111110]
add_ln11_1            (add              ) [ 0000000]
br_ln11               (br               ) [ 0000000]
j_load                (load             ) [ 0000000]
i_load                (load             ) [ 0000000]
add_ln11              (add              ) [ 0000000]
icmp_ln13             (icmp             ) [ 0000000]
select_ln11           (select           ) [ 0111100]
select_ln11_1         (select           ) [ 0000000]
shl_ln18              (shl              ) [ 0111100]
zext_ln18_4           (zext             ) [ 0000000]
a_addr                (getelementptr    ) [ 0110000]
zext_ln13             (zext             ) [ 0000000]
b_addr                (getelementptr    ) [ 0110000]
add_ln13              (add              ) [ 0000000]
store_ln11            (store            ) [ 0000000]
store_ln11            (store            ) [ 0000000]
store_ln13            (store            ) [ 0000000]
a_load                (load             ) [ 0000000]
zext_ln18             (zext             ) [ 0101100]
b_load                (load             ) [ 0000000]
zext_ln18_2           (zext             ) [ 0101100]
or_ln18               (or               ) [ 0000000]
zext_ln18_5           (zext             ) [ 0000000]
a_addr_1              (getelementptr    ) [ 0100100]
xor_ln18              (xor              ) [ 0000000]
zext_ln18_6           (zext             ) [ 0000000]
b_addr_1              (getelementptr    ) [ 0100100]
a_load_1              (load             ) [ 0000000]
zext_ln18_1           (zext             ) [ 0000000]
add_ln20_1            (add              ) [ 0000000]
zext_ln20             (zext             ) [ 0100011]
c_addr                (getelementptr    ) [ 0100010]
intermediate          (mul              ) [ 0100010]
b_load_1              (load             ) [ 0000000]
zext_ln18_3           (zext             ) [ 0000000]
mul_ln18              (mul              ) [ 0100010]
c_load                (load             ) [ 0000000]
add_ln20              (add              ) [ 0000000]
intermediate_1        (add              ) [ 0000000]
icmp_ln22             (icmp             ) [ 0000000]
trunc_ln25            (trunc            ) [ 0000000]
select_ln25           (select           ) [ 0100001]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
result_addr           (getelementptr    ) [ 0000000]
specpipeline_ln13     (specpipeline     ) [ 0000000]
store_ln25            (store            ) [ 0000000]
br_ln13               (br               ) [ 0000000]
ret_ln28              (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_11_1_VITIS_LOOP_13_2_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="j_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="a_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="2" slack="0"/>
<pin id="70" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="2" slack="0"/>
<pin id="75" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="0"/>
<pin id="78" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="79" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="80" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="8" slack="0"/>
<pin id="81" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 a_load_1/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="b_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="2" slack="0"/>
<pin id="87" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="0"/>
<pin id="95" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="96" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="97" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
<pin id="98" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 b_load_1/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="a_addr_1_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="2" slack="0"/>
<pin id="104" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="b_addr_1_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="2" slack="0"/>
<pin id="112" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="c_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="2" slack="0"/>
<pin id="120" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="2" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="result_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="2" slack="2"/>
<pin id="133" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr/6 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln25_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="1"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/6 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="3" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln11_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="2" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln13_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="indvar_flatten_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln11_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="3" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln11_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="j_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln11_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln13_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="0" index="1" bw="2" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="select_ln11_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="2" slack="0"/>
<pin id="193" dir="0" index="2" bw="2" slack="0"/>
<pin id="194" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln11_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="0" index="2" bw="2" slack="0"/>
<pin id="202" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="shl_ln18_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln18_4_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_4/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln13_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln13_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln11_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="0" index="1" bw="3" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln11_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="0"/>
<pin id="235" dir="0" index="1" bw="2" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln13_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="2" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln18_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln18_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="or_ln18_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="2"/>
<pin id="253" dir="0" index="1" bw="2" slack="0"/>
<pin id="254" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln18_5_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_5/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="xor_ln18_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="2"/>
<pin id="263" dir="0" index="1" bw="2" slack="0"/>
<pin id="264" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln18_6_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_6/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln18_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln20_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="3"/>
<pin id="277" dir="0" index="1" bw="2" slack="3"/>
<pin id="278" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln20_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="2" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln18_3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="mul_ln18_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="intermediate_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="intermediate_1/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln22_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="0" index="1" bw="16" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln25_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="select_ln25_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="0" index="2" bw="8" slack="0"/>
<pin id="313" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/5 "/>
</bind>
</comp>

<comp id="317" class="1007" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="0"/>
<pin id="320" dir="0" index="2" bw="16" slack="0"/>
<pin id="321" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="intermediate/2 add_ln20/4 "/>
</bind>
</comp>

<comp id="326" class="1005" name="j_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="333" class="1005" name="i_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="340" class="1005" name="indvar_flatten_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="0"/>
<pin id="342" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="347" class="1005" name="icmp_ln11_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="4"/>
<pin id="349" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="351" class="1005" name="select_ln11_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="2" slack="2"/>
<pin id="353" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="357" class="1005" name="shl_ln18_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="2"/>
<pin id="359" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln18 "/>
</bind>
</comp>

<comp id="363" class="1005" name="a_addr_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="1"/>
<pin id="365" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="368" class="1005" name="b_addr_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="1"/>
<pin id="370" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="373" class="1005" name="zext_ln18_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="1"/>
<pin id="375" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="378" class="1005" name="zext_ln18_2_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="1"/>
<pin id="380" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_2 "/>
</bind>
</comp>

<comp id="383" class="1005" name="a_addr_1_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="1"/>
<pin id="385" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="388" class="1005" name="b_addr_1_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="2" slack="1"/>
<pin id="390" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="393" class="1005" name="zext_ln20_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="2"/>
<pin id="395" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln20 "/>
</bind>
</comp>

<comp id="398" class="1005" name="c_addr_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="1"/>
<pin id="400" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="403" class="1005" name="mul_ln18_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="1"/>
<pin id="405" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18 "/>
</bind>
</comp>

<comp id="408" class="1005" name="select_ln25_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="1"/>
<pin id="410" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="38" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="82"><net_src comp="66" pin="3"/><net_sink comp="73" pin=2"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="38" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="99"><net_src comp="83" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="100" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="108" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="157" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="182"><net_src comp="175" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="172" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="172" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="203"><net_src comp="184" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="178" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="175" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="220"><net_src comp="190" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="226"><net_src comp="190" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="166" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="198" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="222" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="73" pin="7"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="90" pin="7"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="34" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="251" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="261" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="274"><net_src comp="73" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="275" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="287"><net_src comp="90" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="271" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="123" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="294" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="40" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="294" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="299" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="42" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="305" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="322"><net_src comp="247" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="243" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="288" pin="2"/><net_sink comp="317" pin=2"/></net>

<net id="325"><net_src comp="317" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="329"><net_src comp="54" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="336"><net_src comp="58" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="343"><net_src comp="62" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="350"><net_src comp="160" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="190" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="360"><net_src comp="206" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="366"><net_src comp="66" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="371"><net_src comp="83" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="376"><net_src comp="243" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="381"><net_src comp="247" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="386"><net_src comp="100" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="391"><net_src comp="108" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="396"><net_src comp="279" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="401"><net_src comp="116" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="406"><net_src comp="288" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="411"><net_src comp="309" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="136" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result | {6 }
 - Input state : 
	Port: calculate_matrix : a | {1 2 3 4 }
	Port: calculate_matrix : b | {1 2 3 4 }
	Port: calculate_matrix : c | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln11 : 1
		store_ln13 : 1
		indvar_flatten_load : 1
		icmp_ln11 : 2
		add_ln11_1 : 2
		br_ln11 : 3
		j_load : 1
		i_load : 1
		add_ln11 : 2
		icmp_ln13 : 2
		select_ln11 : 3
		select_ln11_1 : 3
		shl_ln18 : 4
		zext_ln18_4 : 4
		a_addr : 5
		a_load : 6
		zext_ln13 : 4
		b_addr : 5
		b_load : 6
		add_ln13 : 4
		store_ln11 : 3
		store_ln11 : 4
		store_ln13 : 5
	State 2
		zext_ln18 : 1
		zext_ln18_2 : 1
		intermediate : 2
	State 3
		a_addr_1 : 1
		a_load_1 : 2
		b_addr_1 : 1
		b_load_1 : 2
	State 4
		zext_ln18_1 : 1
		zext_ln20 : 1
		c_addr : 2
		zext_ln18_3 : 1
		mul_ln18 : 2
		c_load : 3
		add_ln20 : 3
	State 5
		intermediate_1 : 1
		icmp_ln22 : 2
		trunc_ln25 : 2
		select_ln25 : 3
	State 6
		store_ln25 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln11_1_fu_166   |    0    |    0    |    11   |
|          |    add_ln11_fu_178    |    0    |    0    |    10   |
|    add   |    add_ln13_fu_222    |    0    |    0    |    10   |
|          |   add_ln20_1_fu_275   |    0    |    0    |    10   |
|          | intermediate_1_fu_294 |    0    |    0    |    23   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln11_fu_160   |    0    |    0    |    11   |
|   icmp   |    icmp_ln13_fu_184   |    0    |    0    |    10   |
|          |    icmp_ln22_fu_299   |    0    |    0    |    23   |
|----------|-----------------------|---------|---------|---------|
|    mul   |    mul_ln18_fu_288    |    0    |    0    |    41   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln11_fu_190  |    0    |    0    |    2    |
|  select  |  select_ln11_1_fu_198 |    0    |    0    |    2    |
|          |   select_ln25_fu_309  |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln18_fu_261    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_317      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    shl   |    shl_ln18_fu_206    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln18_4_fu_212  |    0    |    0    |    0    |
|          |    zext_ln13_fu_217   |    0    |    0    |    0    |
|          |    zext_ln18_fu_243   |    0    |    0    |    0    |
|          |   zext_ln18_2_fu_247  |    0    |    0    |    0    |
|   zext   |   zext_ln18_5_fu_256  |    0    |    0    |    0    |
|          |   zext_ln18_6_fu_266  |    0    |    0    |    0    |
|          |   zext_ln18_1_fu_271  |    0    |    0    |    0    |
|          |    zext_ln20_fu_279   |    0    |    0    |    0    |
|          |   zext_ln18_3_fu_284  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    or    |     or_ln18_fu_251    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln25_fu_305   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |   163   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   a_addr_1_reg_383   |    2   |
|    a_addr_reg_363    |    2   |
|   b_addr_1_reg_388   |    2   |
|    b_addr_reg_368    |    2   |
|    c_addr_reg_398    |    2   |
|       i_reg_333      |    2   |
|   icmp_ln11_reg_347  |    1   |
|indvar_flatten_reg_340|    3   |
|       j_reg_326      |    2   |
|   mul_ln18_reg_403   |   16   |
|  select_ln11_reg_351 |    2   |
|  select_ln25_reg_408 |    8   |
|   shl_ln18_reg_357   |    2   |
|  zext_ln18_2_reg_378 |   16   |
|   zext_ln18_reg_373  |   16   |
|   zext_ln20_reg_393  |   64   |
+----------------------+--------+
|         Total        |   142  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_73 |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_73 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_90 |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_90 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_123 |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_317    |  p0  |   3  |   8  |   24   ||    13   |
|     grp_fu_317    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   52   || 9.29321 ||    67   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   163  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   67   |
|  Register |    -   |    -   |   142  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    9   |   142  |   230  |
+-----------+--------+--------+--------+--------+
