// Seed: 183748419
module module_0 (
    output wor   id_0,
    output uwire id_1
);
endmodule
module module_0 #(
    parameter id_0  = 32'd36,
    parameter id_10 = 32'd60
) (
    input wor _id_0,
    output wire id_1,
    input supply0 id_2,
    output tri0 id_3
    , id_13,
    input tri id_4,
    output supply1 id_5,
    output tri id_6,
    input wor id_7,
    input wand id_8,
    input supply1 id_9,
    input tri0 module_1,
    input tri0 id_11
);
  logic [id_0 : id_10  ==  -1] id_14[-1 : 1] = id_14[-1];
  nand primCall (id_1, id_14, id_11, id_2, id_7, id_8, id_9);
  module_0 modCall_1 (
      id_5,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
