# This file generated by DM 

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/lib.defs line:1
# #------------------------------------------------------------------------------

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/lib.defs line:2
# # Custom Compiler lib.defs file

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/lib.defs line:3
# # please insert here your userdefined libraries

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/lib.defs line:4
# # manually

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/lib.defs line:5
# #------------------------------------------------------------------------------

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/lib.defs line:6
# #--------------------------------------

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/lib.defs line:7
# # XFAB include

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/lib.defs line:8
# #  do not modify this line

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/lib.defs line:9
# #--------------------------------------

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/XFABlib.defs line:1
# #------------------------------------------------------------------------------

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/XFABlib.defs line:2
# # XFAB xt018 lib.defs file

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/XFABlib.defs line:3
# #    this file was automatically created by X-FAB Kit Flow software

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/XFABlib.defs line:4
# #    do not modify this file manually

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/XFABlib.defs line:5
# #------------------------------------------------------------------------------

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/XFABlib.defs line:6
DEFINE PRIMLIB /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xt018/synopsys/v12_1/PDK/CustomCompiler/v12_1_1_1/PRIMLIB_1243

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/XFABlib.defs line:7
DEFINE TECH_XT018 /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xt018/synopsys/v12_1/PDK/CustomCompiler/v12_1_1_1/TECH_XT018_1243

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/XFABlib.defs line:8
DEFINE TECH_XT018_HD /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xt018/synopsys/v12_1/PDK/CustomCompiler/v12_1_1_1/TECH_XT018_HD_1243

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/XFABlib.defs line:9
# #--------------------------------------

#file /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/lib.defs line:1
DEFINE snpsDefTechLib /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/snpsDefTechLib

#file /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/lib.defs line:2
DEFINE basic /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/basic

#file /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/lib.defs line:3
DEFINE snpsDeviceLib /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/snpsDeviceLib

#file /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/lib.defs line:4
DEFINE analogLib /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/analogLib

#file /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/lib.defs line:5
DEFINE verilogaLib /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/verilogaLib

#file /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/lib.defs line:6
DEFINE sheets /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/sheets

#file /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/lib.defs line:7
DEFINE sample /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/sample

#file /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/lib.defs line:8
DEFINE parasitics /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/parasitics

#file /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/lib.defs line:9
ASSIGN analogLib libMode readOnly

#file /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/lib.defs line:10
ASSIGN snpsDefTechLib libMode readOnly

#file /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/lib.defs line:11
ASSIGN basic libMode readOnly

#file /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/lib.defs line:12
ASSIGN snpsDeviceLib libMode readOnly

#file /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/lib.defs line:13
ASSIGN verilogaLib libMode readOnly

#file /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/lib.defs line:14
ASSIGN sheets libMode readOnly

#file /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/lib.defs line:15
ASSIGN sample libMode readOnly

#file /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/lib.defs line:16
ASSIGN parasitics libMode readOnly

#file /mnt/vol_synopsys2023/synopsys/customcompiler/U-2023.03-SP2/auxx/samples/lib.defs line:17
ASSIGN snpsDeviceLib INVISIBLE 1

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/XFABlib.defs line:11
# #--------------------------------------

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/XFABlib.defs line:12
# # digital part

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/XFABlib.defs line:13
# #--------------------------------------

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/XFABlib.defs line:14
DEFINE D_CELLS_HDLL /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xt018/diglibs/D_CELLS_HDLL/v1_3/synopsys_CC/v1_3_0/D_CELLS_HDLL

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/XFABlib.defs line:15
DEFINE D_CELLS_HDMV /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xt018/diglibs/D_CELLS_HDMV/v2_1/synopsys_CC/v2_1_1/D_CELLS_HDMV

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/XFABlib.defs line:16
DEFINE GATES_HD /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xt018/diglibs/GATES_HD/v1_1/synopsys_CC/v1_1_1/GATES_HD

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/XFABlib.defs line:17
DEFINE GATES_HD5V /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xt018/diglibs/GATES_HD5V/v1_1/synopsys_CC/v1_1_1/GATES_HD5V

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/XFABlib.defs line:18
DEFINE GATES_SVT /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xt018/diglibs/GATES_SVT/v1_0/synopsys_CC/v1_0_0/GATES_SVT

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/XFABlib.defs line:19
DEFINE IO_CELLS_FC1V8 /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xt018/diglibs/IO_CELLS_FC1V8/v1_2/synopsys_CC/v1_2_5/IO_CELLS_FC1V8

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/XFABlib.defs line:20
DEFINE IO_CELLS_FC5V /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xt018/diglibs/IO_CELLS_FC5V/v3_0/synopsys_CC/v3_0_0/IO_CELLS_FC5V

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/lib.defs line:11
DEFINE VLG_PRIMITIVES /mnt/vol_synopsys2023/pdks/xfab/design/xkit/x_all/synopsys/xenv/v3_3_0/general/VLG_PRIMITIVES

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/lib.defs line:12
# #--------------------------------------

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/lib.defs line:13
# #  Custom Compiler will insert here the libs

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/lib.defs line:14
# #--------------------------------------

#file /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/lib.defs line:15
DEFINE basic_cells /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_3/basic_cells
