============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = E:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     19234
   Run Date =   Tue Aug 27 10:46:26 2024

   Run on =     ERIKPSW
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db" in  4.048231s wall, 2.578125s user + 0.078125s system = 2.656250s CPU (65.6%)

RUN-1004 : used memory is 603 MB, reserved memory is 570 MB, peak memory is 632 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../src/Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file ../src/key_filter.v
HDL-1007 : analyze verilog file ../src/keyboard_instance.v
HDL-1007 : analyze verilog file ../src/keyboard_scan.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.687016s wall, 0.062500s user + 0.140625s system = 0.203125s CPU (3.0%)

RUN-1004 : used memory is 629 MB, reserved memory is 597 MB, peak memory is 647 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.881427s wall, 0.156250s user + 0.171875s system = 0.328125s CPU (4.8%)

RUN-1004 : used memory is 629 MB, reserved memory is 597 MB, peak memory is 647 MB
GUI-1001 : Download success!
RUN-1001 : set_run_property phy_1 -flow_property BitgenProperty::GeneralOption::bin_compress::off.
RUN-1001 : set_run_property phy_1 -flow_property BitgenProperty::GeneralOption::header:: .
RUN-1001 : set_run_property phy_1 -flow_property BitgenProperty::GeneralOption::id:: .
RUN-1001 : set_run_property phy_1 -flow_property BitgenProperty::GeneralOption::unused_io_status::pulldown.
RUN-1001 : set_run_property phy_1 -flow_property BitgenProperty::GeneralOption::bin_compress::off.
RUN-1001 : set_run_property phy_1 -flow_property BitgenProperty::GeneralOption::header:: .
RUN-1001 : set_run_property phy_1 -flow_property BitgenProperty::GeneralOption::id:: .
HDL-1007 : analyze verilog file ../src/Digitron_TimeDisplay_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.566833s wall, 0.171875s user + 0.187500s system = 0.359375s CPU (5.5%)

RUN-1004 : used memory is 634 MB, reserved memory is 602 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.779076s wall, 0.281250s user + 0.187500s system = 0.468750s CPU (6.9%)

RUN-1004 : used memory is 634 MB, reserved memory is 602 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.509356s wall, 0.000000s user + 0.062500s system = 0.062500s CPU (1.0%)

RUN-1004 : used memory is 598 MB, reserved memory is 589 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.721649s wall, 0.109375s user + 0.078125s system = 0.187500s CPU (2.8%)

RUN-1004 : used memory is 598 MB, reserved memory is 589 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.565820s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 570 MB, reserved memory is 591 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.796632s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (2.8%)

RUN-1004 : used memory is 570 MB, reserved memory is 591 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.522080s wall, 0.062500s user + 0.093750s system = 0.156250s CPU (2.4%)

RUN-1004 : used memory is 583 MB, reserved memory is 602 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.742351s wall, 0.125000s user + 0.109375s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 583 MB, reserved memory is 602 MB, peak memory is 652 MB
GUI-1001 : Download success!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db" in  1.733707s wall, 0.187500s user + 0.187500s system = 0.375000s CPU (21.6%)

RUN-1004 : used memory is 491 MB, reserved memory is 587 MB, peak memory is 652 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.612221s wall, 0.078125s user + 0.140625s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 539 MB, reserved memory is 606 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.839033s wall, 0.171875s user + 0.140625s system = 0.312500s CPU (4.6%)

RUN-1004 : used memory is 539 MB, reserved memory is 606 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/keyboard_instance.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.718386s wall, 0.078125s user + 0.171875s system = 0.250000s CPU (3.7%)

RUN-1004 : used memory is 546 MB, reserved memory is 609 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.935004s wall, 0.156250s user + 0.171875s system = 0.328125s CPU (4.7%)

RUN-1004 : used memory is 546 MB, reserved memory is 609 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/keyboard_instance.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../src/Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file ../src/keyboard_instance.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: concurrent assignment to a non-net 'binary' is not permitted in ../src/onehot2binary.v(9)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.458849s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (2.4%)

RUN-1004 : used memory is 550 MB, reserved memory is 605 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.672983s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (2.3%)

RUN-1004 : used memory is 550 MB, reserved memory is 605 MB, peak memory is 652 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.541394s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (1.2%)

RUN-1004 : used memory is 548 MB, reserved memory is 604 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.736910s wall, 0.093750s user + 0.078125s system = 0.171875s CPU (2.6%)

RUN-1004 : used memory is 548 MB, reserved memory is 604 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.510911s wall, 0.031250s user + 0.109375s system = 0.140625s CPU (2.2%)

RUN-1004 : used memory is 554 MB, reserved memory is 608 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.729801s wall, 0.125000s user + 0.109375s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 554 MB, reserved memory is 608 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 7 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.714201s wall, 0.062500s user + 0.218750s system = 0.281250s CPU (4.2%)

RUN-1004 : used memory is 563 MB, reserved memory is 615 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.911060s wall, 0.171875s user + 0.218750s system = 0.390625s CPU (5.7%)

RUN-1004 : used memory is 563 MB, reserved memory is 615 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.681278s wall, 0.093750s user + 0.156250s system = 0.250000s CPU (3.7%)

RUN-1004 : used memory is 566 MB, reserved memory is 618 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.909259s wall, 0.187500s user + 0.171875s system = 0.359375s CPU (5.2%)

RUN-1004 : used memory is 566 MB, reserved memory is 618 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.536517s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 574 MB, reserved memory is 620 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.735380s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (2.8%)

RUN-1004 : used memory is 574 MB, reserved memory is 620 MB, peak memory is 652 MB
GUI-1001 : Download success!
