<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Zephyr API Documentation: include/arch/arm64/arm_mmu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript" src="doxygen-awesome-zephyr.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-zephyr.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.svg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Zephyr API Documentation
   &#160;<span id="projectnumber">3.0.99</span>
   </div>
   <div id="projectbrief">A Scalable Open Source RTOS</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('4_2arm__mmu_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">arm_mmu.h</div></div>
</div><!--header-->
<div class="contents">
<a href="4_2arm__mmu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright 2019 Broadcom</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> * The term &quot;Broadcom&quot; refers to Broadcom Inc. and/or its subsidiaries.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="preprocessor">#ifndef ZEPHYR_INCLUDE_ARCH_ARM64_ARM_MMU_H_</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#define ZEPHYR_INCLUDE_ARCH_ARM64_ARM_MMU_H_</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span> </div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/* Following Memory types supported through MAIR encodings can be passed</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * by user through &quot;attrs&quot;(attributes) field of specified memory region.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * As MAIR supports such 8 encodings, we will reserve attrs[2:0];</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * so that we can provide encodings upto 7 if needed in future.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#aac0064c36c372d9a62d3a7a4fa8dc72c">   15</a></span><span class="preprocessor">#define MT_TYPE_MASK            0x7U</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a9018634e807aa322da516bb70b9c5e3e">   16</a></span><span class="preprocessor">#define MT_TYPE(attr)           (attr &amp; MT_TYPE_MASK)</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a362a80b5a2f87e888d742ac4b1e8d7e1">   17</a></span><span class="preprocessor">#define MT_DEVICE_nGnRnE        0U</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#afb3dda3d3a2b1a147be7ee58366e3f87">   18</a></span><span class="preprocessor">#define MT_DEVICE_nGnRE         1U</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#ada441c0a6171dce9eef0875593ba5e56">   19</a></span><span class="preprocessor">#define MT_DEVICE_GRE           2U</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a1a41f294343c4fcb9741c693fc107601">   20</a></span><span class="preprocessor">#define MT_NORMAL_NC            3U</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a8b006dab179dfa8965dcef3ac302746d">   21</a></span><span class="preprocessor">#define MT_NORMAL               4U</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#ad70c105c395f996ddd2628686e4e956f">   22</a></span><span class="preprocessor">#define MT_NORMAL_WT            5U</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a8b7a2f1ea804a163917486b5e3d2a70a">   24</a></span><span class="preprocessor">#define MEMORY_ATTRIBUTES       ((0x00 &lt;&lt; (MT_DEVICE_nGnRnE * 8)) |     \</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">                                (0x04 &lt;&lt; (MT_DEVICE_nGnRE * 8))   |     \</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">                                (0x0c &lt;&lt; (MT_DEVICE_GRE * 8))     |     \</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">                                (0x44 &lt;&lt; (MT_NORMAL_NC * 8))      |     \</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">                                (0xffUL &lt;&lt; (MT_NORMAL * 8))       |     \</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">                                (0xbbUL &lt;&lt; (MT_NORMAL_WT * 8)))</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">/* More flags from user&#39;s perpective are supported using remaining bits</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> * of &quot;attrs&quot; field, i.e. attrs[31:3], underlying code will take care</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment"> * of setting PTE fields correctly.</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"> *</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> * current usage of attrs[31:3] is:</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> * attrs[3] : Access Permissions</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> * attrs[4] : Memory access from secure/ns state</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> * attrs[5] : Execute Permissions privileged mode (PXN)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> * attrs[6] : Execute Permissions unprivileged mode (UXN)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"> * attrs[7] : Mirror RO/RW permissions to EL0</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"> * attrs[8] : Overwrite existing mapping if any</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> *</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a4796895c7c90277cd1eae3c34fecd96c">   44</a></span><span class="preprocessor">#define MT_PERM_SHIFT           3U</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a4e94c3f3e790bb5c1afaa6ffa1094c8d">   45</a></span><span class="preprocessor">#define MT_SEC_SHIFT            4U</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#ac01ddafde6fbc038bfa5994b7335429c">   46</a></span><span class="preprocessor">#define MT_P_EXECUTE_SHIFT      5U</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a431b40e024ff711208e286a68cc4a88a">   47</a></span><span class="preprocessor">#define MT_U_EXECUTE_SHIFT      6U</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#afe1e276059306bc596102d8cc0eb0db6">   48</a></span><span class="preprocessor">#define MT_RW_AP_SHIFT          7U</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a099fcd188b2d8cb542ead3aff617632c">   49</a></span><span class="preprocessor">#define MT_NO_OVERWRITE_SHIFT   8U</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a596089f139287e4696c2fe9c9add4074">   51</a></span><span class="preprocessor">#define MT_RO                   (0U &lt;&lt; MT_PERM_SHIFT)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a2f968826efe83004f350f2264fc5b192">   52</a></span><span class="preprocessor">#define MT_RW                   (1U &lt;&lt; MT_PERM_SHIFT)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a06edb368943a5fffb03c362df5e00973">   54</a></span><span class="preprocessor">#define MT_RW_AP_ELx            (1U &lt;&lt; MT_RW_AP_SHIFT)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a9ee77575da6d9e81fc4ec5042b43932f">   55</a></span><span class="preprocessor">#define MT_RW_AP_EL_HIGHER      (0U &lt;&lt; MT_RW_AP_SHIFT)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a9a2ae47063f7f1b105796d5e3114118f">   57</a></span><span class="preprocessor">#define MT_SECURE               (0U &lt;&lt; MT_SEC_SHIFT)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a2b0dcb4b334e2fd3eb31eb7451dfc005">   58</a></span><span class="preprocessor">#define MT_NS                   (1U &lt;&lt; MT_SEC_SHIFT)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a465cd6685380ff25b2223b19844d730a">   60</a></span><span class="preprocessor">#define MT_P_EXECUTE            (0U &lt;&lt; MT_P_EXECUTE_SHIFT)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a968668b91295729a7d462216e91c6d0c">   61</a></span><span class="preprocessor">#define MT_P_EXECUTE_NEVER      (1U &lt;&lt; MT_P_EXECUTE_SHIFT)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a5826032cb5c39b30b5727214c0856472">   63</a></span><span class="preprocessor">#define MT_U_EXECUTE            (0U &lt;&lt; MT_U_EXECUTE_SHIFT)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a8ea94a35ceb0fc2dedd93a6eadadb68c">   64</a></span><span class="preprocessor">#define MT_U_EXECUTE_NEVER      (1U &lt;&lt; MT_U_EXECUTE_SHIFT)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#ac636f36db1fba874b86869137adceb8a">   66</a></span><span class="preprocessor">#define MT_NO_OVERWRITE         (1U &lt;&lt; MT_NO_OVERWRITE_SHIFT)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a7820c2334f7d257ea6bad7207576da7d">   68</a></span><span class="preprocessor">#define MT_P_RW_U_RW            (MT_RW | MT_RW_AP_ELx | MT_P_EXECUTE_NEVER | MT_U_EXECUTE_NEVER)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a22971adcbb04ce5c5dd54c318c60b335">   69</a></span><span class="preprocessor">#define MT_P_RW_U_NA            (MT_RW | MT_RW_AP_EL_HIGHER  | MT_P_EXECUTE_NEVER | MT_U_EXECUTE_NEVER)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#acf29eaa48accc12214f86cf8c99cf04b">   70</a></span><span class="preprocessor">#define MT_P_RO_U_RO            (MT_RO | MT_RW_AP_ELx | MT_P_EXECUTE_NEVER | MT_U_EXECUTE_NEVER)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a779a089d8fef5d7b544ef528d0355164">   71</a></span><span class="preprocessor">#define MT_P_RO_U_NA            (MT_RO | MT_RW_AP_EL_HIGHER  | MT_P_EXECUTE_NEVER | MT_U_EXECUTE_NEVER)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a28187ebec00be9a34ce2a40f57337a3d">   72</a></span><span class="preprocessor">#define MT_P_RO_U_RX            (MT_RO | MT_RW_AP_ELx | MT_P_EXECUTE_NEVER | MT_U_EXECUTE)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a6964f6367d4687541502dc9d4bc3b00e">   73</a></span><span class="preprocessor">#define MT_P_RX_U_RX            (MT_RO | MT_RW_AP_ELx | MT_P_EXECUTE | MT_U_EXECUTE)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a927c1d7900d9a38b800118a0751dfc9f">   74</a></span><span class="preprocessor">#define MT_P_RX_U_NA            (MT_RO | MT_RW_AP_EL_HIGHER  | MT_P_EXECUTE | MT_U_EXECUTE_NEVER)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">#ifdef CONFIG_ARMV8_A_NS</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#define MT_DEFAULT_SECURE_STATE MT_NS</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#afc20034b86cd6fefcbc63668e08bf466">   79</a></span><span class="preprocessor">#define MT_DEFAULT_SECURE_STATE MT_SECURE</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/*</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> * PTE descriptor can be Block descriptor or Table descriptor</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> * or Page descriptor.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a527750258496a95273157359f9a616cd">   86</a></span><span class="preprocessor">#define PTE_DESC_TYPE_MASK      3U</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a88d1df1c276037d073cda2a19ae18333">   87</a></span><span class="preprocessor">#define PTE_BLOCK_DESC          1U</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a6bae275d781d6ed862ffcb4243793f78">   88</a></span><span class="preprocessor">#define PTE_TABLE_DESC          3U</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#ad06436454a4d3be738e45b49ebdece3a">   89</a></span><span class="preprocessor">#define PTE_PAGE_DESC           3U</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a526197beecdcea0eec10e552a91093e6">   90</a></span><span class="preprocessor">#define PTE_INVALID_DESC        0U</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">/*</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> * Block and Page descriptor attributes fields</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a6c70c49e36e7086784aeb67190cb3fe1">   95</a></span><span class="preprocessor">#define PTE_BLOCK_DESC_MEMTYPE(x)       (x &lt;&lt; 2)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a2e118ef56a9201b03f4a6c1aa714c7a7">   96</a></span><span class="preprocessor">#define PTE_BLOCK_DESC_NS               (1ULL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#ab98726b07a80272d8c256b3a3fb0962e">   97</a></span><span class="preprocessor">#define PTE_BLOCK_DESC_AP_ELx           (1ULL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a843a5d300e74d449654775e6f766b5af">   98</a></span><span class="preprocessor">#define PTE_BLOCK_DESC_AP_EL_HIGHER     (0ULL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a5856f4fe020995aad3806622d15d2658">   99</a></span><span class="preprocessor">#define PTE_BLOCK_DESC_AP_RO            (1ULL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a76134e521bd7aca4e1d44e6580cc1664">  100</a></span><span class="preprocessor">#define PTE_BLOCK_DESC_AP_RW            (0ULL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a81f8f7fe9bbd4d98ec549f79cacfc171">  101</a></span><span class="preprocessor">#define PTE_BLOCK_DESC_NON_SHARE        (0ULL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a950be651c8f1c2f417e6720ce86ed965">  102</a></span><span class="preprocessor">#define PTE_BLOCK_DESC_OUTER_SHARE      (2ULL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a2a66f774077bf08a56ab756e65a951f6">  103</a></span><span class="preprocessor">#define PTE_BLOCK_DESC_INNER_SHARE      (3ULL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#ac297c22c098e84375419e66642f7dd08">  104</a></span><span class="preprocessor">#define PTE_BLOCK_DESC_AF               (1ULL &lt;&lt; 10)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#aeaa1fc48a3425525e814a5757018bd02">  105</a></span><span class="preprocessor">#define PTE_BLOCK_DESC_NG               (1ULL &lt;&lt; 11)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#abd06d5802f589c9b5304fca4944e560b">  106</a></span><span class="preprocessor">#define PTE_BLOCK_DESC_PXN              (1ULL &lt;&lt; 53)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a30cbc588212d7a17bf96033bf550b356">  107</a></span><span class="preprocessor">#define PTE_BLOCK_DESC_UXN              (1ULL &lt;&lt; 54)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/*</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> * TCR definitions.</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#afc474e5ad860c2ad3929cfb0e260bbd4">  112</a></span><span class="preprocessor">#define TCR_EL1_IPS_SHIFT       32U</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#aec7d4ec2280b0a4bdda23bddf6906de1">  113</a></span><span class="preprocessor">#define TCR_EL2_PS_SHIFT        16U</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a877cc3e5688433a4054e6bf94da087fa">  114</a></span><span class="preprocessor">#define TCR_EL3_PS_SHIFT        16U</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#ac1a5b8ca796786488092557cae6ee529">  116</a></span><span class="preprocessor">#define TCR_T0SZ_SHIFT          0U</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a517e3ccc657482e5fb7c44f1968f4d47">  117</a></span><span class="preprocessor">#define TCR_T0SZ(x)             ((64 - (x)) &lt;&lt; TCR_T0SZ_SHIFT)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a88aeb17c761edada2d6e3aaba7f86048">  119</a></span><span class="preprocessor">#define TCR_IRGN_NC             (0ULL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a78c51335d078882f3252159b84d5fdb4">  120</a></span><span class="preprocessor">#define TCR_IRGN_WBWA           (1ULL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#aec3c547b075756c4d1aa78c831bc0e19">  121</a></span><span class="preprocessor">#define TCR_IRGN_WT             (2ULL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#ad57f8de92899f6bd54b6c898ce5c1c1e">  122</a></span><span class="preprocessor">#define TCR_IRGN_WBNWA          (3ULL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a89f8bb0c67aee23a0b3c32642513557b">  123</a></span><span class="preprocessor">#define TCR_IRGN_MASK           (3ULL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#acabb0e302d9da4b9ba55ed0e0eea5843">  124</a></span><span class="preprocessor">#define TCR_ORGN_NC             (0ULL &lt;&lt; 10)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#ae3c8d6de1e936b38893d324eb61f6759">  125</a></span><span class="preprocessor">#define TCR_ORGN_WBWA           (1ULL &lt;&lt; 10)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a9fc70a55aab31e25e944fc1fa9c9a2f7">  126</a></span><span class="preprocessor">#define TCR_ORGN_WT             (2ULL &lt;&lt; 10)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#af693fdf5b28a70fa4f74e37f34bf69df">  127</a></span><span class="preprocessor">#define TCR_ORGN_WBNWA          (3ULL &lt;&lt; 10)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a266d922348791827670e045082cbecd4">  128</a></span><span class="preprocessor">#define TCR_ORGN_MASK           (3ULL &lt;&lt; 10)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#ac9476792f28eed670e915a224487e56d">  129</a></span><span class="preprocessor">#define TCR_SHARED_NON          (0ULL &lt;&lt; 12)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a8b22083005fdf69673a230483cde6796">  130</a></span><span class="preprocessor">#define TCR_SHARED_OUTER        (2ULL &lt;&lt; 12)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#ab9b64a7a88537b21703c8ed22a0faf3c">  131</a></span><span class="preprocessor">#define TCR_SHARED_INNER        (3ULL &lt;&lt; 12)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#ae46a532f75ba7e47e002b6a87255d4b6">  132</a></span><span class="preprocessor">#define TCR_TG0_4K              (0ULL &lt;&lt; 14)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a82277d04ea5b90b9cd76a3878731f5a2">  133</a></span><span class="preprocessor">#define TCR_TG0_64K             (1ULL &lt;&lt; 14)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a5933d39b322e440d1d58f5b856bb646b">  134</a></span><span class="preprocessor">#define TCR_TG0_16K             (2ULL &lt;&lt; 14)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a906790e8cf432a7c37f49663154e2bd9">  135</a></span><span class="preprocessor">#define TCR_EPD1_DISABLE        (1ULL &lt;&lt; 23)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a2e03342250af50f33b1936bd44eafd4c">  137</a></span><span class="preprocessor">#define TCR_PS_BITS_4GB         0x0ULL</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a88543861de395886feeb0ec348a397e9">  138</a></span><span class="preprocessor">#define TCR_PS_BITS_64GB        0x1ULL</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a31a276f07a891040b399a4f573dd0d16">  139</a></span><span class="preprocessor">#define TCR_PS_BITS_1TB         0x2ULL</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a3b30b0a4be3d34fcedc4bcd4ee77c0fd">  140</a></span><span class="preprocessor">#define TCR_PS_BITS_4TB         0x3ULL</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a1c6fe4b7dd9646549208af7eee92638b">  141</a></span><span class="preprocessor">#define TCR_PS_BITS_16TB        0x4ULL</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a5a7ab516dbd382c58dd408da6a22b88f">  142</a></span><span class="preprocessor">#define TCR_PS_BITS_256TB       0x5ULL</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#ifndef _ASMLANGUAGE</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">/* Region definition data structure */</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="keyword">struct </span><a class="code hl_struct" href="structarm__mmu__region.html">arm_mmu_region</a> {</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>        <span class="comment">/* Region Base Physical Address */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>        <a class="code hl_typedef" href="stdint_8h.html#a4788399d1d0b37ccf098a7da82254808">uintptr_t</a> <a class="code hl_variable" href="structarm__mmu__region.html#a69c68977967812f3f24f5fc3406eff78">base_pa</a>;</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>        <span class="comment">/* Region Base Virtual Address */</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>        <a class="code hl_typedef" href="stdint_8h.html#a4788399d1d0b37ccf098a7da82254808">uintptr_t</a> <a class="code hl_variable" href="structarm__mmu__region.html#a43861340707e9ce8e25e7221e194edc3">base_va</a>;</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>        <span class="comment">/* Region size */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>        <span class="keywordtype">size_t</span> <a class="code hl_variable" href="structarm__mmu__region.html#a501975cbb6ff57c223dc8a43220be532">size</a>;</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>        <span class="comment">/* Region Name */</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>        <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_variable" href="structarm__mmu__region.html#a6ddf903ada2e19f82eb9405a6d8318a2">name</a>;</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>        <span class="comment">/* Region Attributes */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>        <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_variable" href="structarm__mmu__region.html#acd528aff43956e69e17e70100a109604">attrs</a>;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>};</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">/* MMU configuration data structure */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="keyword">struct </span><a class="code hl_struct" href="structarm__mmu__config.html">arm_mmu_config</a> {</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>        <span class="comment">/* Number of regions */</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="structarm__mmu__config.html#aa2cc8f0491ed44a7f8db4db791598516">  163</a></span>        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="structarm__mmu__config.html#aa2cc8f0491ed44a7f8db4db791598516">num_regions</a>;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>        <span class="comment">/* Regions */</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>        <span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structarm__mmu__region.html">arm_mmu_region</a> *<a class="code hl_variable" href="structarm__mmu__config.html#a98267b2426c7fbf6cf7f8596005195c5">mmu_regions</a>;</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>};</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="structarm__mmu__ptables.html">  168</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structarm__mmu__ptables.html">arm_mmu_ptables</a> {</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="structarm__mmu__ptables.html#a5d203fecef43d4a6430763489b15e5b5">  169</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a> *<a class="code hl_variable" href="structarm__mmu__ptables.html#a5d203fecef43d4a6430763489b15e5b5">base_xlat_table</a>;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>};</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">/* Convenience macros to represent the ARMv8-A-specific</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * configuration for memory access permission and</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * cache-ability attribution.</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> */</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a7ab46a0bcc5d7f2645f98067ed78ac8f">  177</a></span><span class="preprocessor">#define MMU_REGION_ENTRY(_name, _base_pa, _base_va, _size, _attrs) \</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">        {\</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">                .name = _name, \</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">                .base_pa = _base_pa, \</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">                .base_va = _base_va, \</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">                .size = _size, \</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">                .attrs = _attrs, \</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">        }</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a7a9f450388792a5c053dd227207d255f">  186</a></span><span class="preprocessor">#define MMU_REGION_FLAT_ENTRY(name, adr, sz, attrs) \</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">        MMU_REGION_ENTRY(name, adr, adr, sz, attrs)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">/* Kernel macros for memory attribution</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> * (access permissions and cache-ability).</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> *</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> * The macros are to be stored in k_mem_partition_attr_t</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> * objects. The format of a k_mem_partition_attr_t object</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> * is an uint32_t composed by permission and attribute flags</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> * located in include/arch/arm64/arm_mmu.h</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">/* Read-Write access permission attributes */</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a9b7cc3c51f518517031d76807470aa10">  199</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RW_U_RW ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">                        {MT_P_RW_U_RW})</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a3c52d13e42a66beb72d088ac56388951">  201</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RW_U_NA ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">                        {MT_P_RW_U_NA})</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a708338371e91b5a3f2d44f9ae48849db">  203</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RO_U_RO ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">                        {MT_P_RO_U_RO})</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a706eaa9c515f1cc859d97ef8455b2f2f">  205</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RO_U_NA ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">                        {MT_P_RO_U_NA})</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">/* Execution-allowed attributes */</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="4_2arm__mmu_8h.html#a78f9b21aa8b5c894db28328f5a1e2641">  208</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RX_U_RX ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">                        {MT_P_RX_U_RX})</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">/* Typedef for the k_mem_partition attribute */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="structk__mem__partition__attr__t.html#a4e49930c31e896b9b52867d6b83e3ae7">  211</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{ <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_variable" href="structk__mem__partition__attr__t.html#a4e49930c31e896b9b52867d6b83e3ae7">attrs</a>; } <a class="code hl_typedef" href="arc_2arch_8h.html#a58f790e348e5e1c4a3962a134cfb505f">k_mem_partition_attr_t</a>;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">/* Reference to the MMU configuration.</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> *</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> * This struct is defined and populated for each SoC (in the SoC definition),</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> * and holds the build-time configuration information for the fixed MMU</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> * regions enabled during kernel initialization.</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> */</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="keyword">extern</span> <span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structarm__mmu__config.html">arm_mmu_config</a> <a class="code hl_variable" href="aarch32_2mmu_2arm__mmu_8h.html#afb6753aab93fd940c3fc43c11a908216">mmu_config</a>;</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#endif </span><span class="comment">/* _ASMLANGUAGE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#endif </span><span class="comment">/* ZEPHYR_INCLUDE_ARCH_ARM64_ARM_MMU_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aaarch32_2mmu_2arm__mmu_8h_html_afb6753aab93fd940c3fc43c11a908216"><div class="ttname"><a href="aarch32_2mmu_2arm__mmu_8h.html#afb6753aab93fd940c3fc43c11a908216">mmu_config</a></div><div class="ttdeci">const struct arm_mmu_config mmu_config</div></div>
<div class="ttc" id="aarc_2arch_8h_html_a58f790e348e5e1c4a3962a134cfb505f"><div class="ttname"><a href="arc_2arch_8h.html#a58f790e348e5e1c4a3962a134cfb505f">k_mem_partition_attr_t</a></div><div class="ttdeci">uint32_t k_mem_partition_attr_t</div><div class="ttdef"><b>Definition:</b> arch.h:210</div></div>
<div class="ttc" id="astdint_8h_html_a0a8582351ac627ee8bde2973c825e47f"><div class="ttname"><a href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></div><div class="ttdeci">__UINT32_TYPE__ uint32_t</div><div class="ttdef"><b>Definition:</b> stdint.h:60</div></div>
<div class="ttc" id="astdint_8h_html_a2095b9bffea4b2656950c6c0419edbf1"><div class="ttname"><a href="stdint_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></div><div class="ttdeci">__UINT64_TYPE__ uint64_t</div><div class="ttdef"><b>Definition:</b> stdint.h:61</div></div>
<div class="ttc" id="astdint_8h_html_a4788399d1d0b37ccf098a7da82254808"><div class="ttname"><a href="stdint_8h.html#a4788399d1d0b37ccf098a7da82254808">uintptr_t</a></div><div class="ttdeci">__UINTPTR_TYPE__ uintptr_t</div><div class="ttdef"><b>Definition:</b> stdint.h:75</div></div>
<div class="ttc" id="astructarm__mmu__config_html"><div class="ttname"><a href="structarm__mmu__config.html">arm_mmu_config</a></div><div class="ttdef"><b>Definition:</b> arm_mmu.h:85</div></div>
<div class="ttc" id="astructarm__mmu__config_html_a98267b2426c7fbf6cf7f8596005195c5"><div class="ttname"><a href="structarm__mmu__config.html#a98267b2426c7fbf6cf7f8596005195c5">arm_mmu_config::mmu_regions</a></div><div class="ttdeci">const struct arm_mmu_region * mmu_regions</div><div class="ttdef"><b>Definition:</b> arm_mmu.h:89</div></div>
<div class="ttc" id="astructarm__mmu__config_html_aa2cc8f0491ed44a7f8db4db791598516"><div class="ttname"><a href="structarm__mmu__config.html#aa2cc8f0491ed44a7f8db4db791598516">arm_mmu_config::num_regions</a></div><div class="ttdeci">unsigned int num_regions</div><div class="ttdef"><b>Definition:</b> arm_mmu.h:163</div></div>
<div class="ttc" id="astructarm__mmu__ptables_html"><div class="ttname"><a href="structarm__mmu__ptables.html">arm_mmu_ptables</a></div><div class="ttdef"><b>Definition:</b> arm_mmu.h:168</div></div>
<div class="ttc" id="astructarm__mmu__ptables_html_a5d203fecef43d4a6430763489b15e5b5"><div class="ttname"><a href="structarm__mmu__ptables.html#a5d203fecef43d4a6430763489b15e5b5">arm_mmu_ptables::base_xlat_table</a></div><div class="ttdeci">uint64_t * base_xlat_table</div><div class="ttdef"><b>Definition:</b> arm_mmu.h:169</div></div>
<div class="ttc" id="astructarm__mmu__region_html"><div class="ttname"><a href="structarm__mmu__region.html">arm_mmu_region</a></div><div class="ttdef"><b>Definition:</b> arm_mmu.h:71</div></div>
<div class="ttc" id="astructarm__mmu__region_html_a43861340707e9ce8e25e7221e194edc3"><div class="ttname"><a href="structarm__mmu__region.html#a43861340707e9ce8e25e7221e194edc3">arm_mmu_region::base_va</a></div><div class="ttdeci">uintptr_t base_va</div><div class="ttdef"><b>Definition:</b> arm_mmu.h:75</div></div>
<div class="ttc" id="astructarm__mmu__region_html_a501975cbb6ff57c223dc8a43220be532"><div class="ttname"><a href="structarm__mmu__region.html#a501975cbb6ff57c223dc8a43220be532">arm_mmu_region::size</a></div><div class="ttdeci">size_t size</div><div class="ttdef"><b>Definition:</b> arm_mmu.h:77</div></div>
<div class="ttc" id="astructarm__mmu__region_html_a69c68977967812f3f24f5fc3406eff78"><div class="ttname"><a href="structarm__mmu__region.html#a69c68977967812f3f24f5fc3406eff78">arm_mmu_region::base_pa</a></div><div class="ttdeci">uintptr_t base_pa</div><div class="ttdef"><b>Definition:</b> arm_mmu.h:73</div></div>
<div class="ttc" id="astructarm__mmu__region_html_a6ddf903ada2e19f82eb9405a6d8318a2"><div class="ttname"><a href="structarm__mmu__region.html#a6ddf903ada2e19f82eb9405a6d8318a2">arm_mmu_region::name</a></div><div class="ttdeci">const char * name</div><div class="ttdef"><b>Definition:</b> arm_mmu.h:79</div></div>
<div class="ttc" id="astructarm__mmu__region_html_acd528aff43956e69e17e70100a109604"><div class="ttname"><a href="structarm__mmu__region.html#acd528aff43956e69e17e70100a109604">arm_mmu_region::attrs</a></div><div class="ttdeci">uint32_t attrs</div><div class="ttdef"><b>Definition:</b> arm_mmu.h:81</div></div>
<div class="ttc" id="astructk__mem__partition__attr__t_html_a4e49930c31e896b9b52867d6b83e3ae7"><div class="ttname"><a href="structk__mem__partition__attr__t.html#a4e49930c31e896b9b52867d6b83e3ae7">k_mem_partition_attr_t::attrs</a></div><div class="ttdeci">uint32_t attrs</div><div class="ttdef"><b>Definition:</b> arm_mmu.h:211</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_7c40e03ac1dfef8b430578d46da2b8fd.html">arch</a></li><li class="navelem"><a class="el" href="dir_898dd7f84f315be1194b604515599c1b.html">arm64</a></li><li class="navelem"><a class="el" href="4_2arm__mmu_8h.html">arm_mmu.h</a></li>
    <li class="footer">Generated on Sat Mar 5 2022 05:00:44 for Zephyr API Documentation by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
<script type="text/javascript">
  $(function() {
    toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
    toggleButton.title = "Toggle Light/Dark Mode"
    $(document).ready(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    // every resize will remove the button, which is why it has to be added again:
    $(window).resize(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
  })
</script>
</body>
</html>
