
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//watch_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017e0 <.init>:
  4017e0:	stp	x29, x30, [sp, #-16]!
  4017e4:	mov	x29, sp
  4017e8:	bl	401cc0 <ferror@plt+0x60>
  4017ec:	ldp	x29, x30, [sp], #16
  4017f0:	ret

Disassembly of section .plt:

0000000000401800 <memcpy@plt-0x20>:
  401800:	stp	x16, x30, [sp, #-16]!
  401804:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401808:	ldr	x17, [x16, #4088]
  40180c:	add	x16, x16, #0xff8
  401810:	br	x17
  401814:	nop
  401818:	nop
  40181c:	nop

0000000000401820 <memcpy@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401824:	ldr	x17, [x16]
  401828:	add	x16, x16, #0x0
  40182c:	br	x17

0000000000401830 <_exit@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401834:	ldr	x17, [x16, #8]
  401838:	add	x16, x16, #0x8
  40183c:	br	x17

0000000000401840 <strlen@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401844:	ldr	x17, [x16, #16]
  401848:	add	x16, x16, #0x10
  40184c:	br	x17

0000000000401850 <fputs@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401854:	ldr	x17, [x16, #24]
  401858:	add	x16, x16, #0x18
  40185c:	br	x17

0000000000401860 <exit@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401864:	ldr	x17, [x16, #32]
  401868:	add	x16, x16, #0x20
  40186c:	br	x17

0000000000401870 <error@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401874:	ldr	x17, [x16, #40]
  401878:	add	x16, x16, #0x28
  40187c:	br	x17

0000000000401880 <use_default_colors@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401884:	ldr	x17, [x16, #48]
  401888:	add	x16, x16, #0x30
  40188c:	br	x17

0000000000401890 <strtod@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401894:	ldr	x17, [x16, #56]
  401898:	add	x16, x16, #0x38
  40189c:	br	x17

00000000004018a0 <has_colors@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018a4:	ldr	x17, [x16, #64]
  4018a8:	add	x16, x16, #0x40
  4018ac:	br	x17

00000000004018b0 <waddch@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018b4:	ldr	x17, [x16, #72]
  4018b8:	add	x16, x16, #0x48
  4018bc:	br	x17

00000000004018c0 <pipe@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018c4:	ldr	x17, [x16, #80]
  4018c8:	add	x16, x16, #0x50
  4018cc:	br	x17

00000000004018d0 <__cxa_atexit@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018d4:	ldr	x17, [x16, #88]
  4018d8:	add	x16, x16, #0x58
  4018dc:	br	x17

00000000004018e0 <cbreak@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018e4:	ldr	x17, [x16, #96]
  4018e8:	add	x16, x16, #0x60
  4018ec:	br	x17

00000000004018f0 <ctime@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018f4:	ldr	x17, [x16, #104]
  4018f8:	add	x16, x16, #0x68
  4018fc:	br	x17

0000000000401900 <waddnstr@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401904:	ldr	x17, [x16, #112]
  401908:	add	x16, x16, #0x70
  40190c:	br	x17

0000000000401910 <asprintf@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401914:	ldr	x17, [x16, #120]
  401918:	add	x16, x16, #0x78
  40191c:	br	x17

0000000000401920 <fork@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401924:	ldr	x17, [x16, #128]
  401928:	add	x16, x16, #0x80
  40192c:	br	x17

0000000000401930 <__fpending@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401934:	ldr	x17, [x16, #136]
  401938:	add	x16, x16, #0x88
  40193c:	br	x17

0000000000401940 <snprintf@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401944:	ldr	x17, [x16, #144]
  401948:	add	x16, x16, #0x90
  40194c:	br	x17

0000000000401950 <init_pair@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401954:	ldr	x17, [x16, #152]
  401958:	add	x16, x16, #0x98
  40195c:	br	x17

0000000000401960 <signal@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401964:	ldr	x17, [x16, #160]
  401968:	add	x16, x16, #0xa0
  40196c:	br	x17

0000000000401970 <fclose@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401974:	ldr	x17, [x16, #168]
  401978:	add	x16, x16, #0xa8
  40197c:	br	x17

0000000000401980 <time@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401984:	ldr	x17, [x16, #176]
  401988:	add	x16, x16, #0xb0
  40198c:	br	x17

0000000000401990 <wrefresh@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401994:	ldr	x17, [x16, #184]
  401998:	add	x16, x16, #0xb8
  40199c:	br	x17

00000000004019a0 <initscr@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019a4:	ldr	x17, [x16, #192]
  4019a8:	add	x16, x16, #0xc0
  4019ac:	br	x17

00000000004019b0 <start_color@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019b4:	ldr	x17, [x16, #200]
  4019b8:	add	x16, x16, #0xc8
  4019bc:	br	x17

00000000004019c0 <bindtextdomain@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019c4:	ldr	x17, [x16, #208]
  4019c8:	add	x16, x16, #0xd0
  4019cc:	br	x17

00000000004019d0 <__libc_start_main@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019d4:	ldr	x17, [x16, #216]
  4019d8:	add	x16, x16, #0xd8
  4019dc:	br	x17

00000000004019e0 <fgetc@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019e4:	ldr	x17, [x16, #224]
  4019e8:	add	x16, x16, #0xe0
  4019ec:	br	x17

00000000004019f0 <fdopen@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019f4:	ldr	x17, [x16, #232]
  4019f8:	add	x16, x16, #0xe8
  4019fc:	br	x17

0000000000401a00 <gettimeofday@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a04:	ldr	x17, [x16, #240]
  401a08:	add	x16, x16, #0xf0
  401a0c:	br	x17

0000000000401a10 <sleep@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a14:	ldr	x17, [x16, #248]
  401a18:	add	x16, x16, #0xf8
  401a1c:	br	x17

0000000000401a20 <realloc@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a24:	ldr	x17, [x16, #256]
  401a28:	add	x16, x16, #0x100
  401a2c:	br	x17

0000000000401a30 <winch@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a34:	ldr	x17, [x16, #264]
  401a38:	add	x16, x16, #0x108
  401a3c:	br	x17

0000000000401a40 <beep@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a44:	ldr	x17, [x16, #272]
  401a48:	add	x16, x16, #0x110
  401a4c:	br	x17

0000000000401a50 <getc@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a54:	ldr	x17, [x16, #280]
  401a58:	add	x16, x16, #0x118
  401a5c:	br	x17

0000000000401a60 <putenv@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a64:	ldr	x17, [x16, #288]
  401a68:	add	x16, x16, #0x120
  401a6c:	br	x17

0000000000401a70 <system@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a74:	ldr	x17, [x16, #296]
  401a78:	add	x16, x16, #0x128
  401a7c:	br	x17

0000000000401a80 <strdup@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a84:	ldr	x17, [x16, #304]
  401a88:	add	x16, x16, #0x130
  401a8c:	br	x17

0000000000401a90 <close@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a94:	ldr	x17, [x16, #312]
  401a98:	add	x16, x16, #0x138
  401a9c:	br	x17

0000000000401aa0 <nonl@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401aa4:	ldr	x17, [x16, #320]
  401aa8:	add	x16, x16, #0x140
  401aac:	br	x17

0000000000401ab0 <__gmon_start__@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ab4:	ldr	x17, [x16, #328]
  401ab8:	add	x16, x16, #0x148
  401abc:	br	x17

0000000000401ac0 <abort@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ac4:	ldr	x17, [x16, #336]
  401ac8:	add	x16, x16, #0x150
  401acc:	br	x17

0000000000401ad0 <textdomain@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ad4:	ldr	x17, [x16, #344]
  401ad8:	add	x16, x16, #0x158
  401adc:	br	x17

0000000000401ae0 <getopt_long@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ae4:	ldr	x17, [x16, #352]
  401ae8:	add	x16, x16, #0x160
  401aec:	br	x17

0000000000401af0 <execvp@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401af4:	ldr	x17, [x16, #360]
  401af8:	add	x16, x16, #0x168
  401afc:	br	x17

0000000000401b00 <__ctype_b_loc@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b04:	ldr	x17, [x16, #368]
  401b08:	add	x16, x16, #0x170
  401b0c:	br	x17

0000000000401b10 <strtol@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b14:	ldr	x17, [x16, #376]
  401b18:	add	x16, x16, #0x178
  401b1c:	br	x17

0000000000401b20 <free@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b24:	ldr	x17, [x16, #384]
  401b28:	add	x16, x16, #0x180
  401b2c:	br	x17

0000000000401b30 <ungetc@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b34:	ldr	x17, [x16, #392]
  401b38:	add	x16, x16, #0x188
  401b3c:	br	x17

0000000000401b40 <fflush@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b44:	ldr	x17, [x16, #400]
  401b48:	add	x16, x16, #0x190
  401b4c:	br	x17

0000000000401b50 <endwin@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b54:	ldr	x17, [x16, #408]
  401b58:	add	x16, x16, #0x198
  401b5c:	br	x17

0000000000401b60 <wclear@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b64:	ldr	x17, [x16, #416]
  401b68:	add	x16, x16, #0x1a0
  401b6c:	br	x17

0000000000401b70 <sysconf@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b74:	ldr	x17, [x16, #424]
  401b78:	add	x16, x16, #0x1a8
  401b7c:	br	x17

0000000000401b80 <gethostname@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b84:	ldr	x17, [x16, #432]
  401b88:	add	x16, x16, #0x1b0
  401b8c:	br	x17

0000000000401b90 <noecho@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b94:	ldr	x17, [x16, #440]
  401b98:	add	x16, x16, #0x1b8
  401b9c:	br	x17

0000000000401ba0 <usleep@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ba4:	ldr	x17, [x16, #448]
  401ba8:	add	x16, x16, #0x1c0
  401bac:	br	x17

0000000000401bb0 <dcgettext@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bb4:	ldr	x17, [x16, #456]
  401bb8:	add	x16, x16, #0x1c8
  401bbc:	br	x17

0000000000401bc0 <dup2@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bc4:	ldr	x17, [x16, #464]
  401bc8:	add	x16, x16, #0x1d0
  401bcc:	br	x17

0000000000401bd0 <wmove@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bd4:	ldr	x17, [x16, #472]
  401bd8:	add	x16, x16, #0x1d8
  401bdc:	br	x17

0000000000401be0 <printf@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401be4:	ldr	x17, [x16, #480]
  401be8:	add	x16, x16, #0x1e0
  401bec:	br	x17

0000000000401bf0 <__errno_location@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bf4:	ldr	x17, [x16, #488]
  401bf8:	add	x16, x16, #0x1e8
  401bfc:	br	x17

0000000000401c00 <getenv@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c04:	ldr	x17, [x16, #496]
  401c08:	add	x16, x16, #0x1f0
  401c0c:	br	x17

0000000000401c10 <waitpid@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c14:	ldr	x17, [x16, #504]
  401c18:	add	x16, x16, #0x1f8
  401c1c:	br	x17

0000000000401c20 <fprintf@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c24:	ldr	x17, [x16, #512]
  401c28:	add	x16, x16, #0x200
  401c2c:	br	x17

0000000000401c30 <resizeterm@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c34:	ldr	x17, [x16, #520]
  401c38:	add	x16, x16, #0x208
  401c3c:	br	x17

0000000000401c40 <ioctl@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c44:	ldr	x17, [x16, #528]
  401c48:	add	x16, x16, #0x210
  401c4c:	br	x17

0000000000401c50 <setlocale@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c54:	ldr	x17, [x16, #536]
  401c58:	add	x16, x16, #0x218
  401c5c:	br	x17

0000000000401c60 <ferror@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c64:	ldr	x17, [x16, #544]
  401c68:	add	x16, x16, #0x220
  401c6c:	br	x17

Disassembly of section .text:

0000000000401c70 <.text>:
  401c70:	mov	x29, #0x0                   	// #0
  401c74:	mov	x30, #0x0                   	// #0
  401c78:	mov	x5, x0
  401c7c:	ldr	x1, [sp]
  401c80:	add	x2, sp, #0x8
  401c84:	mov	x6, sp
  401c88:	movz	x0, #0x0, lsl #48
  401c8c:	movk	x0, #0x0, lsl #32
  401c90:	movk	x0, #0x40, lsl #16
  401c94:	movk	x0, #0x246c
  401c98:	movz	x3, #0x0, lsl #48
  401c9c:	movk	x3, #0x0, lsl #32
  401ca0:	movk	x3, #0x40, lsl #16
  401ca4:	movk	x3, #0x57f0
  401ca8:	movz	x4, #0x0, lsl #48
  401cac:	movk	x4, #0x0, lsl #32
  401cb0:	movk	x4, #0x40, lsl #16
  401cb4:	movk	x4, #0x5870
  401cb8:	bl	4019d0 <__libc_start_main@plt>
  401cbc:	bl	401ac0 <abort@plt>
  401cc0:	adrp	x0, 416000 <ferror@plt+0x143a0>
  401cc4:	ldr	x0, [x0, #4064]
  401cc8:	cbz	x0, 401cd0 <ferror@plt+0x70>
  401ccc:	b	401ab0 <__gmon_start__@plt>
  401cd0:	ret
  401cd4:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401cd8:	add	x0, x0, #0x3d8
  401cdc:	adrp	x1, 417000 <ferror@plt+0x153a0>
  401ce0:	add	x1, x1, #0x3d8
  401ce4:	cmp	x0, x1
  401ce8:	b.eq	401d1c <ferror@plt+0xbc>  // b.none
  401cec:	stp	x29, x30, [sp, #-32]!
  401cf0:	mov	x29, sp
  401cf4:	adrp	x0, 405000 <ferror@plt+0x33a0>
  401cf8:	ldr	x0, [x0, #2216]
  401cfc:	str	x0, [sp, #24]
  401d00:	mov	x1, x0
  401d04:	cbz	x1, 401d14 <ferror@plt+0xb4>
  401d08:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401d0c:	add	x0, x0, #0x3d8
  401d10:	blr	x1
  401d14:	ldp	x29, x30, [sp], #32
  401d18:	ret
  401d1c:	ret
  401d20:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401d24:	add	x0, x0, #0x3d8
  401d28:	adrp	x1, 417000 <ferror@plt+0x153a0>
  401d2c:	add	x1, x1, #0x3d8
  401d30:	sub	x0, x0, x1
  401d34:	lsr	x1, x0, #63
  401d38:	add	x0, x1, x0, asr #3
  401d3c:	cmp	xzr, x0, asr #1
  401d40:	b.eq	401d78 <ferror@plt+0x118>  // b.none
  401d44:	stp	x29, x30, [sp, #-32]!
  401d48:	mov	x29, sp
  401d4c:	asr	x1, x0, #1
  401d50:	adrp	x0, 405000 <ferror@plt+0x33a0>
  401d54:	ldr	x0, [x0, #2224]
  401d58:	str	x0, [sp, #24]
  401d5c:	mov	x2, x0
  401d60:	cbz	x2, 401d70 <ferror@plt+0x110>
  401d64:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401d68:	add	x0, x0, #0x3d8
  401d6c:	blr	x2
  401d70:	ldp	x29, x30, [sp], #32
  401d74:	ret
  401d78:	ret
  401d7c:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401d80:	ldrb	w0, [x0, #1048]
  401d84:	cbnz	w0, 401da8 <ferror@plt+0x148>
  401d88:	stp	x29, x30, [sp, #-16]!
  401d8c:	mov	x29, sp
  401d90:	bl	401cd4 <ferror@plt+0x74>
  401d94:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401d98:	mov	w1, #0x1                   	// #1
  401d9c:	strb	w1, [x0, #1048]
  401da0:	ldp	x29, x30, [sp], #16
  401da4:	ret
  401da8:	ret
  401dac:	stp	x29, x30, [sp, #-16]!
  401db0:	mov	x29, sp
  401db4:	bl	401d20 <ferror@plt+0xc0>
  401db8:	ldp	x29, x30, [sp], #16
  401dbc:	ret
  401dc0:	mov	w1, w0
  401dc4:	cmp	w0, #0x15
  401dc8:	b.eq	401f84 <ferror@plt+0x324>  // b.none
  401dcc:	cmp	w0, #0x15
  401dd0:	b.gt	401ec0 <ferror@plt+0x260>
  401dd4:	cmp	w0, #0x3
  401dd8:	b.eq	401f5c <ferror@plt+0x2fc>  // b.none
  401ddc:	cmp	w0, #0x3
  401de0:	b.le	401e08 <ferror@plt+0x1a8>
  401de4:	cmp	w0, #0x5
  401de8:	b.eq	401f70 <ferror@plt+0x310>  // b.none
  401dec:	cmp	w0, #0x7
  401df0:	b.ne	401ea4 <ferror@plt+0x244>  // b.any
  401df4:	adrp	x1, 417000 <ferror@plt+0x153a0>
  401df8:	ldr	w0, [x1, #1056]
  401dfc:	orr	w0, w0, #0x40000
  401e00:	str	w0, [x1, #1056]
  401e04:	b	401e54 <ferror@plt+0x1f4>
  401e08:	cmp	w0, #0x1
  401e0c:	b.eq	401f48 <ferror@plt+0x2e8>  // b.none
  401e10:	cmp	w0, #0x1
  401e14:	b.le	401e34 <ferror@plt+0x1d4>
  401e18:	cmp	w0, #0x2
  401e1c:	b.ne	401fe8 <ferror@plt+0x388>  // b.any
  401e20:	adrp	x1, 417000 <ferror@plt+0x153a0>
  401e24:	ldr	w0, [x1, #1056]
  401e28:	orr	w0, w0, #0x100000
  401e2c:	str	w0, [x1, #1056]
  401e30:	b	401e54 <ferror@plt+0x1f4>
  401e34:	cmn	w0, #0x1
  401e38:	b.eq	401e54 <ferror@plt+0x1f4>  // b.none
  401e3c:	cbnz	w0, 401fe8 <ferror@plt+0x388>
  401e40:	adrp	x1, 417000 <ferror@plt+0x153a0>
  401e44:	add	x0, x1, #0x420
  401e48:	str	wzr, [x1, #1056]
  401e4c:	str	wzr, [x0, #4]
  401e50:	str	wzr, [x0, #8]
  401e54:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401e58:	ldr	x1, [x0, #1032]
  401e5c:	mov	w0, #0x1                   	// #1
  401e60:	cbz	x1, 401ea0 <ferror@plt+0x240>
  401e64:	adrp	x3, 417000 <ferror@plt+0x153a0>
  401e68:	add	x2, x3, #0x420
  401e6c:	ldr	w0, [x2, #8]
  401e70:	ldr	w4, [x2, #12]
  401e74:	ldr	w2, [x2, #4]
  401e78:	madd	w0, w0, w4, w2
  401e7c:	add	w0, w0, #0x1
  401e80:	ubfiz	w0, w0, #8, #8
  401e84:	ldr	w2, [x3, #1056]
  401e88:	orr	w3, w0, w2
  401e8c:	orr	w0, w0, w2
  401e90:	ubfx	w0, w0, #8, #8
  401e94:	str	w0, [x1, #116]
  401e98:	str	w3, [x1, #16]
  401e9c:	mov	w0, #0x1                   	// #1
  401ea0:	ret
  401ea4:	cmp	w0, #0x4
  401ea8:	b.ne	401fe8 <ferror@plt+0x388>  // b.any
  401eac:	adrp	x1, 417000 <ferror@plt+0x153a0>
  401eb0:	ldr	w0, [x1, #1056]
  401eb4:	orr	w0, w0, #0x20000
  401eb8:	str	w0, [x1, #1056]
  401ebc:	b	401e54 <ferror@plt+0x1f4>
  401ec0:	cmp	w0, #0x19
  401ec4:	b.eq	401fac <ferror@plt+0x34c>  // b.none
  401ec8:	cmp	w0, #0x19
  401ecc:	b.le	401eec <ferror@plt+0x28c>
  401ed0:	cmp	w0, #0x27
  401ed4:	b.eq	401fc0 <ferror@plt+0x360>  // b.none
  401ed8:	cmp	w0, #0x31
  401edc:	b.ne	401f2c <ferror@plt+0x2cc>  // b.any
  401ee0:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401ee4:	str	wzr, [x0, #1064]
  401ee8:	b	401e54 <ferror@plt+0x1f4>
  401eec:	cmp	w0, #0x17
  401ef0:	b.eq	401f98 <ferror@plt+0x338>  // b.none
  401ef4:	cmp	w0, #0x18
  401ef8:	b.ne	401f10 <ferror@plt+0x2b0>  // b.any
  401efc:	adrp	x1, 417000 <ferror@plt+0x153a0>
  401f00:	ldr	w0, [x1, #1056]
  401f04:	and	w0, w0, #0xfffdffff
  401f08:	str	w0, [x1, #1056]
  401f0c:	b	401e54 <ferror@plt+0x1f4>
  401f10:	cmp	w0, #0x16
  401f14:	b.ne	401fe8 <ferror@plt+0x388>  // b.any
  401f18:	adrp	x1, 417000 <ferror@plt+0x153a0>
  401f1c:	ldr	w0, [x1, #1056]
  401f20:	and	w0, w0, #0xffcfffff
  401f24:	str	w0, [x1, #1056]
  401f28:	b	401e54 <ferror@plt+0x1f4>
  401f2c:	cmp	w0, #0x1b
  401f30:	b.ne	401fcc <ferror@plt+0x36c>  // b.any
  401f34:	adrp	x1, 417000 <ferror@plt+0x153a0>
  401f38:	ldr	w0, [x1, #1056]
  401f3c:	and	w0, w0, #0xfffbffff
  401f40:	str	w0, [x1, #1056]
  401f44:	b	401e54 <ferror@plt+0x1f4>
  401f48:	adrp	x1, 417000 <ferror@plt+0x153a0>
  401f4c:	ldr	w0, [x1, #1056]
  401f50:	orr	w0, w0, #0x200000
  401f54:	str	w0, [x1, #1056]
  401f58:	b	401e54 <ferror@plt+0x1f4>
  401f5c:	adrp	x1, 417000 <ferror@plt+0x153a0>
  401f60:	ldr	w0, [x1, #1056]
  401f64:	orr	w0, w0, #0x80000000
  401f68:	str	w0, [x1, #1056]
  401f6c:	b	401e54 <ferror@plt+0x1f4>
  401f70:	adrp	x1, 417000 <ferror@plt+0x153a0>
  401f74:	ldr	w0, [x1, #1056]
  401f78:	orr	w0, w0, #0x80000
  401f7c:	str	w0, [x1, #1056]
  401f80:	b	401e54 <ferror@plt+0x1f4>
  401f84:	adrp	x1, 417000 <ferror@plt+0x153a0>
  401f88:	ldr	w0, [x1, #1056]
  401f8c:	and	w0, w0, #0xffdfffff
  401f90:	str	w0, [x1, #1056]
  401f94:	b	401e54 <ferror@plt+0x1f4>
  401f98:	adrp	x1, 417000 <ferror@plt+0x153a0>
  401f9c:	ldr	w0, [x1, #1056]
  401fa0:	and	w0, w0, #0x7fffffff
  401fa4:	str	w0, [x1, #1056]
  401fa8:	b	401e54 <ferror@plt+0x1f4>
  401fac:	adrp	x1, 417000 <ferror@plt+0x153a0>
  401fb0:	ldr	w0, [x1, #1056]
  401fb4:	and	w0, w0, #0xfff7ffff
  401fb8:	str	w0, [x1, #1056]
  401fbc:	b	401e54 <ferror@plt+0x1f4>
  401fc0:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401fc4:	str	wzr, [x0, #1060]
  401fc8:	b	401e54 <ferror@plt+0x1f4>
  401fcc:	sub	w2, w0, #0x1e
  401fd0:	cmp	w2, #0x7
  401fd4:	b.hi	401fec <ferror@plt+0x38c>  // b.pmore
  401fd8:	sub	w1, w0, #0x1d
  401fdc:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401fe0:	str	w1, [x0, #1060]
  401fe4:	b	401e54 <ferror@plt+0x1f4>
  401fe8:	mov	w0, w1
  401fec:	sub	w2, w0, #0x28
  401ff0:	mov	w0, #0x0                   	// #0
  401ff4:	cmp	w2, #0x7
  401ff8:	b.hi	401ea0 <ferror@plt+0x240>  // b.pmore
  401ffc:	sub	w1, w1, #0x27
  402000:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402004:	str	w1, [x0, #1064]
  402008:	b	401e54 <ferror@plt+0x1f4>
  40200c:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402010:	mov	w1, #0x1                   	// #1
  402014:	str	w1, [x0, #1072]
  402018:	ret
  40201c:	stp	x29, x30, [sp, #-16]!
  402020:	mov	x29, sp
  402024:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402028:	ldr	w0, [x0, #1076]
  40202c:	cbnz	w0, 402038 <ferror@plt+0x3d8>
  402030:	mov	w0, #0x0                   	// #0
  402034:	bl	401860 <exit@plt>
  402038:	bl	401b50 <endwin@plt>
  40203c:	b	402030 <ferror@plt+0x3d0>
  402040:	stp	x29, x30, [sp, #-32]!
  402044:	mov	x29, sp
  402048:	str	x19, [sp, #16]
  40204c:	mov	x19, x0
  402050:	mov	w2, #0x5                   	// #5
  402054:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402058:	add	x1, x1, #0x8b8
  40205c:	mov	x0, #0x0                   	// #0
  402060:	bl	401bb0 <dcgettext@plt>
  402064:	mov	x1, x19
  402068:	bl	401850 <fputs@plt>
  40206c:	mov	w2, #0x5                   	// #5
  402070:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402074:	add	x1, x1, #0x8c8
  402078:	mov	x0, #0x0                   	// #0
  40207c:	bl	401bb0 <dcgettext@plt>
  402080:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402084:	ldr	x2, [x1, #1040]
  402088:	mov	x1, x0
  40208c:	mov	x0, x19
  402090:	bl	401c20 <fprintf@plt>
  402094:	mov	w2, #0x5                   	// #5
  402098:	adrp	x1, 405000 <ferror@plt+0x33a0>
  40209c:	add	x1, x1, #0x8e0
  4020a0:	mov	x0, #0x0                   	// #0
  4020a4:	bl	401bb0 <dcgettext@plt>
  4020a8:	mov	x1, x19
  4020ac:	bl	401850 <fputs@plt>
  4020b0:	mov	w2, #0x5                   	// #5
  4020b4:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4020b8:	add	x1, x1, #0x8f0
  4020bc:	mov	x0, #0x0                   	// #0
  4020c0:	bl	401bb0 <dcgettext@plt>
  4020c4:	mov	x1, x19
  4020c8:	bl	401850 <fputs@plt>
  4020cc:	mov	w2, #0x5                   	// #5
  4020d0:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4020d4:	add	x1, x1, #0x930
  4020d8:	mov	x0, #0x0                   	// #0
  4020dc:	bl	401bb0 <dcgettext@plt>
  4020e0:	mov	x1, x19
  4020e4:	bl	401850 <fputs@plt>
  4020e8:	mov	w2, #0x5                   	// #5
  4020ec:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4020f0:	add	x1, x1, #0x978
  4020f4:	mov	x0, #0x0                   	// #0
  4020f8:	bl	401bb0 <dcgettext@plt>
  4020fc:	mov	x1, x19
  402100:	bl	401850 <fputs@plt>
  402104:	mov	w2, #0x5                   	// #5
  402108:	adrp	x1, 405000 <ferror@plt+0x33a0>
  40210c:	add	x1, x1, #0x9d8
  402110:	mov	x0, #0x0                   	// #0
  402114:	bl	401bb0 <dcgettext@plt>
  402118:	mov	x1, x19
  40211c:	bl	401850 <fputs@plt>
  402120:	mov	w2, #0x5                   	// #5
  402124:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402128:	add	x1, x1, #0xa18
  40212c:	mov	x0, #0x0                   	// #0
  402130:	bl	401bb0 <dcgettext@plt>
  402134:	mov	x1, x19
  402138:	bl	401850 <fputs@plt>
  40213c:	mov	w2, #0x5                   	// #5
  402140:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402144:	add	x1, x1, #0xa58
  402148:	mov	x0, #0x0                   	// #0
  40214c:	bl	401bb0 <dcgettext@plt>
  402150:	mov	x1, x19
  402154:	bl	401850 <fputs@plt>
  402158:	mov	w2, #0x5                   	// #5
  40215c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402160:	add	x1, x1, #0xa98
  402164:	mov	x0, #0x0                   	// #0
  402168:	bl	401bb0 <dcgettext@plt>
  40216c:	mov	x1, x19
  402170:	bl	401850 <fputs@plt>
  402174:	mov	w2, #0x5                   	// #5
  402178:	adrp	x1, 405000 <ferror@plt+0x33a0>
  40217c:	add	x1, x1, #0xae0
  402180:	mov	x0, #0x0                   	// #0
  402184:	bl	401bb0 <dcgettext@plt>
  402188:	mov	x1, x19
  40218c:	bl	401850 <fputs@plt>
  402190:	mov	w2, #0x5                   	// #5
  402194:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402198:	add	x1, x1, #0xb10
  40219c:	mov	x0, #0x0                   	// #0
  4021a0:	bl	401bb0 <dcgettext@plt>
  4021a4:	mov	x1, x19
  4021a8:	bl	401850 <fputs@plt>
  4021ac:	mov	w2, #0x5                   	// #5
  4021b0:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4021b4:	add	x1, x1, #0xb50
  4021b8:	mov	x0, #0x0                   	// #0
  4021bc:	bl	401bb0 <dcgettext@plt>
  4021c0:	mov	x1, x19
  4021c4:	bl	401850 <fputs@plt>
  4021c8:	mov	w2, #0x5                   	// #5
  4021cc:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4021d0:	add	x1, x1, #0xb58
  4021d4:	mov	x0, #0x0                   	// #0
  4021d8:	bl	401bb0 <dcgettext@plt>
  4021dc:	mov	x1, x19
  4021e0:	bl	401850 <fputs@plt>
  4021e4:	mov	w2, #0x5                   	// #5
  4021e8:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4021ec:	add	x1, x1, #0xb88
  4021f0:	mov	x0, #0x0                   	// #0
  4021f4:	bl	401bb0 <dcgettext@plt>
  4021f8:	mov	x1, x19
  4021fc:	bl	401850 <fputs@plt>
  402200:	mov	w2, #0x5                   	// #5
  402204:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402208:	add	x1, x1, #0xbc0
  40220c:	mov	x0, #0x0                   	// #0
  402210:	bl	401bb0 <dcgettext@plt>
  402214:	adrp	x2, 405000 <ferror@plt+0x33a0>
  402218:	add	x2, x2, #0xbe0
  40221c:	mov	x1, x0
  402220:	mov	x0, x19
  402224:	bl	401c20 <fprintf@plt>
  402228:	adrp	x0, 417000 <ferror@plt+0x153a0>
  40222c:	ldr	x0, [x0, #992]
  402230:	cmp	x0, x19
  402234:	cset	w0, eq  // eq = none
  402238:	bl	401860 <exit@plt>
  40223c:	stp	x29, x30, [sp, #-48]!
  402240:	mov	x29, sp
  402244:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402248:	ldr	w0, [x0, #1080]
  40224c:	cbz	w0, 402290 <ferror@plt+0x630>
  402250:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402254:	ldr	w0, [x0, #1112]
  402258:	cbz	w0, 402320 <ferror@plt+0x6c0>
  40225c:	add	x2, sp, #0x28
  402260:	mov	x1, #0x5413                	// #21523
  402264:	mov	w0, #0x2                   	// #2
  402268:	bl	401c40 <ioctl@plt>
  40226c:	cbnz	w0, 402288 <ferror@plt+0x628>
  402270:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402274:	ldr	w0, [x0, #1080]
  402278:	tbnz	w0, #31, 4023b8 <ferror@plt+0x758>
  40227c:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402280:	ldr	w0, [x0, #1112]
  402284:	tbnz	w0, #31, 40240c <ferror@plt+0x7ac>
  402288:	ldp	x29, x30, [sp], #48
  40228c:	ret
  402290:	adrp	x0, 405000 <ferror@plt+0x33a0>
  402294:	add	x0, x0, #0xbf0
  402298:	bl	401c00 <getenv@plt>
  40229c:	adrp	x1, 417000 <ferror@plt+0x153a0>
  4022a0:	mov	w2, #0xffffffff            	// #-1
  4022a4:	str	w2, [x1, #1080]
  4022a8:	cbz	x0, 402250 <ferror@plt+0x5f0>
  4022ac:	ldrb	w1, [x0]
  4022b0:	cbz	w1, 402250 <ferror@plt+0x5f0>
  4022b4:	stp	x19, x20, [sp, #16]
  4022b8:	mov	w2, #0x0                   	// #0
  4022bc:	add	x1, sp, #0x20
  4022c0:	bl	401b10 <strtol@plt>
  4022c4:	ldr	x1, [sp, #32]
  4022c8:	ldrb	w1, [x1]
  4022cc:	cmp	w1, #0x0
  4022d0:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4022d4:	b.gt	402314 <ferror@plt+0x6b4>
  4022d8:	adrp	x19, 417000 <ferror@plt+0x153a0>
  4022dc:	add	x19, x19, #0x420
  4022e0:	ldrsw	x3, [x19, #24]
  4022e4:	adrp	x0, 417000 <ferror@plt+0x153a0>
  4022e8:	str	x3, [x0, #568]
  4022ec:	add	x19, x19, #0x20
  4022f0:	adrp	x2, 405000 <ferror@plt+0x33a0>
  4022f4:	add	x2, x2, #0xbf8
  4022f8:	mov	x1, #0x18                  	// #24
  4022fc:	mov	x0, x19
  402300:	bl	401940 <snprintf@plt>
  402304:	mov	x0, x19
  402308:	bl	401a60 <putenv@plt>
  40230c:	ldp	x19, x20, [sp, #16]
  402310:	b	402250 <ferror@plt+0x5f0>
  402314:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402318:	str	w0, [x1, #1080]
  40231c:	b	4022d8 <ferror@plt+0x678>
  402320:	adrp	x0, 405000 <ferror@plt+0x33a0>
  402324:	add	x0, x0, #0xc08
  402328:	bl	401c00 <getenv@plt>
  40232c:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402330:	mov	w2, #0xffffffff            	// #-1
  402334:	str	w2, [x1, #1112]
  402338:	cbz	x0, 40225c <ferror@plt+0x5fc>
  40233c:	ldrb	w1, [x0]
  402340:	cbz	w1, 40225c <ferror@plt+0x5fc>
  402344:	stp	x19, x20, [sp, #16]
  402348:	mov	w2, #0x0                   	// #0
  40234c:	add	x1, sp, #0x20
  402350:	bl	401b10 <strtol@plt>
  402354:	ldr	x1, [sp, #32]
  402358:	ldrb	w1, [x1]
  40235c:	cmp	w1, #0x0
  402360:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  402364:	b.gt	4023a4 <ferror@plt+0x744>
  402368:	adrp	x19, 417000 <ferror@plt+0x153a0>
  40236c:	add	x19, x19, #0x420
  402370:	ldrsw	x3, [x19, #56]
  402374:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402378:	str	x3, [x0, #576]
  40237c:	add	x19, x19, #0x40
  402380:	adrp	x2, 405000 <ferror@plt+0x33a0>
  402384:	add	x2, x2, #0xc10
  402388:	mov	x1, #0x18                  	// #24
  40238c:	mov	x0, x19
  402390:	bl	401940 <snprintf@plt>
  402394:	mov	x0, x19
  402398:	bl	401a60 <putenv@plt>
  40239c:	ldp	x19, x20, [sp, #16]
  4023a0:	b	40225c <ferror@plt+0x5fc>
  4023a4:	adrp	x1, 417000 <ferror@plt+0x153a0>
  4023a8:	str	w0, [x1, #1112]
  4023ac:	b	402368 <ferror@plt+0x708>
  4023b0:	ldp	x19, x20, [sp, #16]
  4023b4:	b	4023c4 <ferror@plt+0x764>
  4023b8:	adrp	x0, 417000 <ferror@plt+0x153a0>
  4023bc:	ldr	w0, [x0, #1112]
  4023c0:	tbnz	w0, #31, 40241c <ferror@plt+0x7bc>
  4023c4:	ldrh	w3, [sp, #42]
  4023c8:	cbz	w3, 402288 <ferror@plt+0x628>
  4023cc:	stp	x19, x20, [sp, #16]
  4023d0:	and	x3, x3, #0xffff
  4023d4:	adrp	x0, 417000 <ferror@plt+0x153a0>
  4023d8:	str	x3, [x0, #568]
  4023dc:	adrp	x19, 417000 <ferror@plt+0x153a0>
  4023e0:	add	x19, x19, #0x420
  4023e4:	add	x19, x19, #0x20
  4023e8:	adrp	x2, 405000 <ferror@plt+0x33a0>
  4023ec:	add	x2, x2, #0xbf8
  4023f0:	mov	x1, #0x18                  	// #24
  4023f4:	mov	x0, x19
  4023f8:	bl	401940 <snprintf@plt>
  4023fc:	mov	x0, x19
  402400:	bl	401a60 <putenv@plt>
  402404:	ldp	x19, x20, [sp, #16]
  402408:	b	402288 <ferror@plt+0x628>
  40240c:	ldrh	w3, [sp, #40]
  402410:	cbz	w3, 402288 <ferror@plt+0x628>
  402414:	stp	x19, x20, [sp, #16]
  402418:	b	402428 <ferror@plt+0x7c8>
  40241c:	ldrh	w3, [sp, #40]
  402420:	cbz	w3, 4023c4 <ferror@plt+0x764>
  402424:	stp	x19, x20, [sp, #16]
  402428:	and	x3, x3, #0xffff
  40242c:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402430:	str	x3, [x0, #576]
  402434:	adrp	x19, 417000 <ferror@plt+0x153a0>
  402438:	add	x19, x19, #0x420
  40243c:	add	x20, x19, #0x40
  402440:	adrp	x2, 405000 <ferror@plt+0x33a0>
  402444:	add	x2, x2, #0xc10
  402448:	mov	x1, #0x18                  	// #24
  40244c:	mov	x0, x20
  402450:	bl	401940 <snprintf@plt>
  402454:	mov	x0, x20
  402458:	bl	401a60 <putenv@plt>
  40245c:	ldr	w0, [x19, #24]
  402460:	tbnz	w0, #31, 4023b0 <ferror@plt+0x750>
  402464:	ldp	x19, x20, [sp, #16]
  402468:	b	402288 <ferror@plt+0x628>
  40246c:	stp	x29, x30, [sp, #-384]!
  402470:	mov	x29, sp
  402474:	stp	x19, x20, [sp, #16]
  402478:	stp	x21, x22, [sp, #32]
  40247c:	stp	x23, x24, [sp, #48]
  402480:	stp	x25, x26, [sp, #64]
  402484:	stp	x27, x28, [sp, #80]
  402488:	stp	d8, d9, [sp, #96]
  40248c:	str	d10, [sp, #112]
  402490:	mov	w21, w0
  402494:	str	x1, [x29, #224]
  402498:	adrp	x0, 417000 <ferror@plt+0x153a0>
  40249c:	ldr	x1, [x0, #1040]
  4024a0:	adrp	x0, 417000 <ferror@plt+0x153a0>
  4024a4:	str	x1, [x0, #984]
  4024a8:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4024ac:	add	x1, x1, #0x8c0
  4024b0:	mov	w0, #0x6                   	// #6
  4024b4:	bl	401c50 <setlocale@plt>
  4024b8:	adrp	x19, 405000 <ferror@plt+0x33a0>
  4024bc:	add	x19, x19, #0xc38
  4024c0:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4024c4:	add	x1, x1, #0xc20
  4024c8:	mov	x0, x19
  4024cc:	bl	4019c0 <bindtextdomain@plt>
  4024d0:	mov	x0, x19
  4024d4:	bl	401ad0 <textdomain@plt>
  4024d8:	adrp	x0, 403000 <ferror@plt+0x13a0>
  4024dc:	add	x0, x0, #0x6f8
  4024e0:	bl	405878 <ferror@plt+0x3c18>
  4024e4:	fmov	d8, #2.000000000000000000e+00
  4024e8:	adrp	x24, 417000 <ferror@plt+0x153a0>
  4024ec:	add	x24, x24, #0x238
  4024f0:	add	x22, x24, #0x18
  4024f4:	adrp	x20, 405000 <ferror@plt+0x33a0>
  4024f8:	add	x20, x20, #0xc90
  4024fc:	adrp	x23, 417000 <ferror@plt+0x153a0>
  402500:	adrp	x0, 405000 <ferror@plt+0x33a0>
  402504:	ldr	d9, [x0, #3616]
  402508:	adrp	x0, 405000 <ferror@plt+0x33a0>
  40250c:	ldr	d10, [x0, #3624]
  402510:	mov	x4, #0x0                   	// #0
  402514:	mov	x3, x22
  402518:	mov	x2, x20
  40251c:	ldr	x1, [x29, #224]
  402520:	mov	w0, w21
  402524:	bl	401ae0 <getopt_long@plt>
  402528:	cmn	w0, #0x1
  40252c:	b.eq	4026f4 <ferror@plt+0xa94>  // b.none
  402530:	cmp	w0, #0x68
  402534:	b.eq	40267c <ferror@plt+0xa1c>  // b.none
  402538:	b.gt	402594 <ferror@plt+0x934>
  40253c:	cmp	w0, #0x64
  402540:	b.eq	4025f8 <ferror@plt+0x998>  // b.none
  402544:	cmp	w0, #0x64
  402548:	b.le	402570 <ferror@plt+0x910>
  40254c:	cmp	w0, #0x65
  402550:	b.eq	402624 <ferror@plt+0x9c4>  // b.none
  402554:	cmp	w0, #0x67
  402558:	b.ne	4026dc <ferror@plt+0xa7c>  // b.any
  40255c:	add	x1, x23, #0x420
  402560:	ldr	w0, [x1, #88]
  402564:	orr	w0, w0, #0x80
  402568:	str	w0, [x1, #88]
  40256c:	b	402510 <ferror@plt+0x8b0>
  402570:	cmp	w0, #0x62
  402574:	b.eq	4025e4 <ferror@plt+0x984>  // b.none
  402578:	cmp	w0, #0x63
  40257c:	b.ne	4026dc <ferror@plt+0xa7c>  // b.any
  402580:	add	x1, x23, #0x420
  402584:	ldr	w0, [x1, #88]
  402588:	orr	w0, w0, #0x20
  40258c:	str	w0, [x1, #88]
  402590:	b	402510 <ferror@plt+0x8b0>
  402594:	cmp	w0, #0x74
  402598:	b.eq	402638 <ferror@plt+0x9d8>  // b.none
  40259c:	b.le	4025c4 <ferror@plt+0x964>
  4025a0:	cmp	w0, #0x76
  4025a4:	b.eq	402688 <ferror@plt+0xa28>  // b.none
  4025a8:	cmp	w0, #0x78
  4025ac:	b.ne	4026dc <ferror@plt+0xa7c>  // b.any
  4025b0:	add	x1, x23, #0x420
  4025b4:	ldr	w0, [x1, #88]
  4025b8:	orr	w0, w0, #0x8
  4025bc:	str	w0, [x1, #88]
  4025c0:	b	402510 <ferror@plt+0x8b0>
  4025c4:	cmp	w0, #0x6e
  4025c8:	b.eq	402640 <ferror@plt+0x9e0>  // b.none
  4025cc:	cmp	w0, #0x70
  4025d0:	b.ne	4026dc <ferror@plt+0xa7c>  // b.any
  4025d4:	add	x0, x23, #0x420
  4025d8:	mov	w1, #0x1                   	// #1
  4025dc:	str	w1, [x0, #92]
  4025e0:	b	402510 <ferror@plt+0x8b0>
  4025e4:	add	x1, x23, #0x420
  4025e8:	ldr	w0, [x1, #88]
  4025ec:	orr	w0, w0, #0x10
  4025f0:	str	w0, [x1, #88]
  4025f4:	b	402510 <ferror@plt+0x8b0>
  4025f8:	add	x1, x23, #0x420
  4025fc:	ldr	w0, [x1, #88]
  402600:	orr	w2, w0, #0x2
  402604:	str	w2, [x1, #88]
  402608:	adrp	x1, 417000 <ferror@plt+0x153a0>
  40260c:	ldr	x1, [x1, #1000]
  402610:	cbz	x1, 402510 <ferror@plt+0x8b0>
  402614:	add	x1, x23, #0x420
  402618:	orr	w0, w0, #0x6
  40261c:	str	w0, [x1, #88]
  402620:	b	402510 <ferror@plt+0x8b0>
  402624:	add	x1, x23, #0x420
  402628:	ldr	w0, [x1, #88]
  40262c:	orr	w0, w0, #0x40
  402630:	str	w0, [x1, #88]
  402634:	b	402510 <ferror@plt+0x8b0>
  402638:	str	wzr, [x24, #16]
  40263c:	b	402510 <ferror@plt+0x8b0>
  402640:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402644:	ldr	x19, [x0, #1000]
  402648:	mov	w2, #0x5                   	// #5
  40264c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402650:	add	x1, x1, #0xc48
  402654:	mov	x0, #0x0                   	// #0
  402658:	bl	401bb0 <dcgettext@plt>
  40265c:	mov	x1, x0
  402660:	mov	x0, x19
  402664:	bl	403418 <ferror@plt+0x17b8>
  402668:	fcmpe	d0, d9
  40266c:	b.mi	4026e8 <ferror@plt+0xa88>  // b.first
  402670:	fcmp	d0, d10
  402674:	fcsel	d8, d0, d10, le
  402678:	b	402510 <ferror@plt+0x8b0>
  40267c:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402680:	ldr	x0, [x0, #1016]
  402684:	bl	402040 <ferror@plt+0x3e0>
  402688:	mov	w2, #0x5                   	// #5
  40268c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402690:	add	x1, x1, #0xc68
  402694:	mov	x0, #0x0                   	// #0
  402698:	bl	401bb0 <dcgettext@plt>
  40269c:	adrp	x2, 405000 <ferror@plt+0x33a0>
  4026a0:	add	x2, x2, #0xc78
  4026a4:	adrp	x1, 417000 <ferror@plt+0x153a0>
  4026a8:	ldr	x1, [x1, #1040]
  4026ac:	bl	401be0 <printf@plt>
  4026b0:	mov	w0, #0x0                   	// #0
  4026b4:	mov	sp, x29
  4026b8:	ldp	x19, x20, [sp, #16]
  4026bc:	ldp	x21, x22, [sp, #32]
  4026c0:	ldp	x23, x24, [sp, #48]
  4026c4:	ldp	x25, x26, [sp, #64]
  4026c8:	ldp	x27, x28, [sp, #80]
  4026cc:	ldp	d8, d9, [sp, #96]
  4026d0:	ldr	d10, [sp, #112]
  4026d4:	ldp	x29, x30, [sp], #384
  4026d8:	ret
  4026dc:	adrp	x0, 417000 <ferror@plt+0x153a0>
  4026e0:	ldr	x0, [x0, #992]
  4026e4:	bl	402040 <ferror@plt+0x3e0>
  4026e8:	adrp	x0, 405000 <ferror@plt+0x33a0>
  4026ec:	ldr	d8, [x0, #3616]
  4026f0:	b	402510 <ferror@plt+0x8b0>
  4026f4:	mov	w19, w0
  4026f8:	adrp	x0, 417000 <ferror@plt+0x153a0>
  4026fc:	ldr	w0, [x0, #1008]
  402700:	cmp	w0, w21
  402704:	b.ge	4029a4 <ferror@plt+0xd44>  // b.tcont
  402708:	sbfiz	x2, x0, #3, #32
  40270c:	str	x2, [x29, #136]
  402710:	ldr	x3, [x29, #224]
  402714:	add	x1, x3, w0, sxtw #3
  402718:	str	x1, [x29, #160]
  40271c:	add	w0, w0, #0x1
  402720:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402724:	str	w0, [x1, #1008]
  402728:	ldr	x0, [x3, x2]
  40272c:	str	x0, [x29, #200]
  402730:	cbz	x0, 402740 <ferror@plt+0xae0>
  402734:	bl	401a80 <strdup@plt>
  402738:	str	x0, [x29, #200]
  40273c:	cbz	x0, 4029b0 <ferror@plt+0xd50>
  402740:	ldr	x20, [x29, #200]
  402744:	mov	x0, x20
  402748:	bl	401840 <strlen@plt>
  40274c:	mov	w23, w0
  402750:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402754:	ldr	w22, [x0, #1008]
  402758:	cmp	w21, w22
  40275c:	b.le	4027dc <ferror@plt+0xb7c>
  402760:	mov	w25, #0x20                  	// #32
  402764:	add	x24, x0, #0x3f0
  402768:	ldr	x27, [x29, #224]
  40276c:	ldr	x0, [x27, w22, sxtw #3]
  402770:	bl	401840 <strlen@plt>
  402774:	mov	x26, x0
  402778:	add	w22, w23, w0
  40277c:	add	w22, w22, #0x2
  402780:	sxtw	x22, w22
  402784:	mov	x1, x22
  402788:	mov	x0, x20
  40278c:	bl	401a20 <realloc@plt>
  402790:	mov	x20, x0
  402794:	cmp	x0, #0x0
  402798:	ccmp	x22, #0x0, #0x4, eq  // eq = none
  40279c:	b.ne	4029c4 <ferror@plt+0xd64>  // b.any
  4027a0:	add	x0, x0, w23, sxtw
  4027a4:	strb	w25, [x20, w23, sxtw]
  4027a8:	ldr	w22, [x24]
  4027ac:	sxtw	x2, w26
  4027b0:	ldr	x1, [x27, w22, sxtw #3]
  4027b4:	add	x0, x0, #0x1
  4027b8:	bl	401820 <memcpy@plt>
  4027bc:	add	w26, w26, #0x1
  4027c0:	add	w23, w23, w26
  4027c4:	strb	wzr, [x20, w23, sxtw]
  4027c8:	add	w22, w22, #0x1
  4027cc:	str	w22, [x24]
  4027d0:	cmp	w22, w21
  4027d4:	b.lt	40276c <ferror@plt+0xb0c>  // b.tstop
  4027d8:	str	x20, [x29, #200]
  4027dc:	bl	40223c <ferror@plt+0x5dc>
  4027e0:	adrp	x20, 402000 <ferror@plt+0x3a0>
  4027e4:	add	x20, x20, #0x1c
  4027e8:	mov	x1, x20
  4027ec:	mov	w0, #0x2                   	// #2
  4027f0:	bl	401960 <signal@plt>
  4027f4:	mov	x1, x20
  4027f8:	mov	w0, #0xf                   	// #15
  4027fc:	bl	401960 <signal@plt>
  402800:	mov	x1, x20
  402804:	mov	w0, #0x1                   	// #1
  402808:	bl	401960 <signal@plt>
  40280c:	adrp	x1, 402000 <ferror@plt+0x3a0>
  402810:	add	x1, x1, #0xc
  402814:	mov	w0, #0x1c                  	// #28
  402818:	bl	401960 <signal@plt>
  40281c:	adrp	x20, 417000 <ferror@plt+0x153a0>
  402820:	add	x20, x20, #0x420
  402824:	mov	w0, #0x1                   	// #1
  402828:	str	w0, [x20, #20]
  40282c:	bl	4019a0 <initscr@plt>
  402830:	ldr	w0, [x20, #88]
  402834:	tbnz	w0, #5, 4029dc <ferror@plt+0xd7c>
  402838:	bl	401aa0 <nonl@plt>
  40283c:	bl	401b90 <noecho@plt>
  402840:	bl	4018e0 <cbreak@plt>
  402844:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402848:	ldr	w0, [x0, #1148]
  40284c:	cbnz	w0, 402aa4 <ferror@plt+0xe44>
  402850:	adrp	x0, 417000 <ferror@plt+0x153a0>
  402854:	add	x27, x0, #0x420
  402858:	adrp	x0, 417000 <ferror@plt+0x153a0>
  40285c:	add	x23, x0, #0x238
  402860:	adrp	x28, 417000 <ferror@plt+0x153a0>
  402864:	adrp	x0, 405000 <ferror@plt+0x33a0>
  402868:	add	x0, x0, #0xcd8
  40286c:	str	x0, [x29, #176]
  402870:	adrp	x0, 405000 <ferror@plt+0x33a0>
  402874:	add	x0, x0, #0xce8
  402878:	str	x0, [x29, #168]
  40287c:	adrp	x0, 405000 <ferror@plt+0x33a0>
  402880:	add	x0, x0, #0xcf0
  402884:	str	x0, [x29, #144]
  402888:	adrp	x0, 405000 <ferror@plt+0x33a0>
  40288c:	add	x0, x0, #0xd58
  402890:	str	x0, [x29, #192]
  402894:	str	w19, [x29, #212]
  402898:	adrp	x0, 405000 <ferror@plt+0x33a0>
  40289c:	ldr	d10, [x0, #3632]
  4028a0:	fcvtzu	w0, d8
  4028a4:	str	w0, [x29, #156]
  4028a8:	adrp	x0, 405000 <ferror@plt+0x33a0>
  4028ac:	ldr	d9, [x0, #3640]
  4028b0:	ldr	w0, [x27, #16]
  4028b4:	cbnz	w0, 402acc <ferror@plt+0xe6c>
  4028b8:	ldr	w0, [x23, #16]
  4028bc:	cbnz	w0, 402af4 <ferror@plt+0xe94>
  4028c0:	add	x0, x29, #0x108
  4028c4:	bl	4018c0 <pipe@plt>
  4028c8:	tbnz	w0, #31, 402d2c <ferror@plt+0x10cc>
  4028cc:	adrp	x0, 417000 <ferror@plt+0x153a0>
  4028d0:	ldr	x0, [x0, #1016]
  4028d4:	bl	401b40 <fflush@plt>
  4028d8:	adrp	x0, 417000 <ferror@plt+0x153a0>
  4028dc:	ldr	x0, [x0, #992]
  4028e0:	bl	401b40 <fflush@plt>
  4028e4:	bl	401920 <fork@plt>
  4028e8:	str	w0, [x29, #208]
  4028ec:	tbnz	w0, #31, 402d58 <ferror@plt+0x10f8>
  4028f0:	ldr	w0, [x29, #208]
  4028f4:	cbnz	w0, 40294c <ferror@plt+0xcec>
  4028f8:	ldr	w0, [x29, #264]
  4028fc:	bl	401a90 <close@plt>
  402900:	mov	w0, #0x1                   	// #1
  402904:	bl	401a90 <close@plt>
  402908:	mov	w1, #0x1                   	// #1
  40290c:	ldr	w0, [x29, #268]
  402910:	bl	401bc0 <dup2@plt>
  402914:	tbnz	w0, #31, 402d84 <ferror@plt+0x1124>
  402918:	ldr	w0, [x29, #268]
  40291c:	bl	401a90 <close@plt>
  402920:	mov	w1, #0x2                   	// #2
  402924:	mov	w0, #0x1                   	// #1
  402928:	bl	401bc0 <dup2@plt>
  40292c:	ldr	w0, [x27, #88]
  402930:	tbz	w0, #3, 402de8 <ferror@plt+0x1188>
  402934:	ldr	x0, [x29, #160]
  402938:	mov	x1, x0
  40293c:	ldr	x0, [x0]
  402940:	bl	401af0 <execvp@plt>
  402944:	cmn	w0, #0x1
  402948:	b.eq	402db0 <ferror@plt+0x1150>  // b.none
  40294c:	ldr	w0, [x29, #268]
  402950:	bl	401a90 <close@plt>
  402954:	ldr	x1, [x29, #192]
  402958:	ldr	w0, [x29, #264]
  40295c:	bl	4019f0 <fdopen@plt>
  402960:	str	x0, [x29, #232]
  402964:	cbz	x0, 402e0c <ferror@plt+0x11ac>
  402968:	str	wzr, [x27]
  40296c:	str	wzr, [x27, #4]
  402970:	str	wzr, [x27, #8]
  402974:	ldr	w1, [x23, #16]
  402978:	str	w1, [x29, #240]
  40297c:	ldr	x0, [x23, #8]
  402980:	cmp	x0, w1, sxtw
  402984:	b.le	403124 <ferror@plt+0x14c4>
  402988:	sxtw	x0, w1
  40298c:	str	x0, [x29, #216]
  402990:	mov	x24, x0
  402994:	mov	w25, #0x0                   	// #0
  402998:	mov	w0, #0x1                   	// #1
  40299c:	str	w0, [x29, #244]
  4029a0:	b	4030ec <ferror@plt+0x148c>
  4029a4:	adrp	x0, 417000 <ferror@plt+0x153a0>
  4029a8:	ldr	x0, [x0, #992]
  4029ac:	bl	402040 <ferror@plt+0x3e0>
  4029b0:	adrp	x2, 405000 <ferror@plt+0x33a0>
  4029b4:	add	x2, x2, #0xca0
  4029b8:	mov	w1, #0x0                   	// #0
  4029bc:	mov	w0, #0x1                   	// #1
  4029c0:	bl	401870 <error@plt>
  4029c4:	mov	x3, x22
  4029c8:	adrp	x2, 405000 <ferror@plt+0x33a0>
  4029cc:	add	x2, x2, #0xcb8
  4029d0:	mov	w1, #0x0                   	// #0
  4029d4:	mov	w0, #0x1                   	// #1
  4029d8:	bl	401870 <error@plt>
  4029dc:	bl	4018a0 <has_colors@plt>
  4029e0:	and	w0, w0, #0xff
  4029e4:	cbnz	w0, 402a00 <ferror@plt+0xda0>
  4029e8:	adrp	x0, 417000 <ferror@plt+0x153a0>
  4029ec:	add	x0, x0, #0x420
  4029f0:	ldr	w1, [x0, #88]
  4029f4:	orr	w1, w1, #0x20
  4029f8:	str	w1, [x0, #88]
  4029fc:	b	402838 <ferror@plt+0xbd8>
  402a00:	bl	4019b0 <start_color@plt>
  402a04:	bl	401880 <use_default_colors@plt>
  402a08:	adrp	x0, 405000 <ferror@plt+0x33a0>
  402a0c:	add	x0, x0, #0xe40
  402a10:	ldp	x2, x3, [x0]
  402a14:	add	x1, x29, #0x200
  402a18:	stp	x2, x3, [x1, #-232]
  402a1c:	ldrh	w0, [x0, #16]
  402a20:	strh	w0, [x29, #296]
  402a24:	mov	w0, #0x9                   	// #9
  402a28:	str	w0, [x20, #12]
  402a2c:	str	wzr, [x20, #8]
  402a30:	add	x21, x29, #0x118
  402a34:	str	wzr, [x20, #4]
  402a38:	cmp	w0, #0x0
  402a3c:	b.le	402a74 <ferror@plt+0xe14>
  402a40:	mov	w1, #0x0                   	// #0
  402a44:	ldr	w2, [x20, #8]
  402a48:	madd	w0, w2, w0, w1
  402a4c:	add	w0, w0, #0x1
  402a50:	ldrh	w2, [x21, w2, sxtw #1]
  402a54:	ldrh	w1, [x21, w1, sxtw #1]
  402a58:	bl	401950 <init_pair@plt>
  402a5c:	ldr	w1, [x20, #4]
  402a60:	add	w1, w1, #0x1
  402a64:	str	w1, [x20, #4]
  402a68:	ldr	w0, [x20, #12]
  402a6c:	cmp	w0, w1
  402a70:	b.gt	402a44 <ferror@plt+0xde4>
  402a74:	ldr	w1, [x20, #8]
  402a78:	add	w1, w1, #0x1
  402a7c:	str	w1, [x20, #8]
  402a80:	ldr	w0, [x20, #12]
  402a84:	cmp	w1, w0
  402a88:	b.lt	402a34 <ferror@plt+0xdd4>  // b.tstop
  402a8c:	adrp	x1, 417000 <ferror@plt+0x153a0>
  402a90:	add	x0, x1, #0x420
  402a94:	str	wzr, [x1, #1056]
  402a98:	str	wzr, [x0, #4]
  402a9c:	str	wzr, [x0, #8]
  402aa0:	b	402838 <ferror@plt+0xbd8>
  402aa4:	mov	x1, #0x0                   	// #0
  402aa8:	add	x0, x29, #0x118
  402aac:	bl	401a00 <gettimeofday@plt>
  402ab0:	ldr	x2, [x29, #280]
  402ab4:	mov	x1, #0x4240                	// #16960
  402ab8:	movk	x1, #0xf, lsl #16
  402abc:	ldr	x0, [x29, #288]
  402ac0:	madd	x0, x2, x1, x0
  402ac4:	str	x0, [x29, #184]
  402ac8:	b	402850 <ferror@plt+0xbf0>
  402acc:	bl	40223c <ferror@plt+0x5dc>
  402ad0:	ldr	w1, [x23]
  402ad4:	ldr	w0, [x23, #8]
  402ad8:	bl	401c30 <resizeterm@plt>
  402adc:	ldr	x0, [x28, #1032]
  402ae0:	bl	401b60 <wclear@plt>
  402ae4:	str	wzr, [x27, #16]
  402ae8:	mov	w0, #0x1                   	// #1
  402aec:	str	w0, [x23, #408]
  402af0:	b	4028b8 <ferror@plt+0xc58>
  402af4:	mov	x21, sp
  402af8:	mov	x0, #0x0                   	// #0
  402afc:	bl	401980 <time@plt>
  402b00:	str	x0, [x29, #264]
  402b04:	add	x0, x29, #0x108
  402b08:	bl	4018f0 <ctime@plt>
  402b0c:	mov	x19, x0
  402b10:	mov	w0, #0xb4                  	// #180
  402b14:	bl	401b70 <sysconf@plt>
  402b18:	add	w1, w0, #0x1
  402b1c:	sxtw	x1, w1
  402b20:	add	x0, x1, #0xf
  402b24:	and	x0, x0, #0xfffffffffffffff0
  402b28:	sub	sp, sp, x0
  402b2c:	mov	x0, sp
  402b30:	bl	401b80 <gethostname@plt>
  402b34:	mov	w2, #0x5                   	// #5
  402b38:	ldr	x1, [x29, #176]
  402b3c:	mov	x0, #0x0                   	// #0
  402b40:	bl	401bb0 <dcgettext@plt>
  402b44:	fmov	d0, d8
  402b48:	mov	x1, x0
  402b4c:	add	x0, x29, #0x110
  402b50:	bl	401910 <asprintf@plt>
  402b54:	mov	w20, w0
  402b58:	mov	w2, #0x5                   	// #5
  402b5c:	ldr	x1, [x29, #168]
  402b60:	mov	x0, #0x0                   	// #0
  402b64:	bl	401bb0 <dcgettext@plt>
  402b68:	mov	x3, x19
  402b6c:	mov	x2, sp
  402b70:	mov	x1, x0
  402b74:	add	x0, x29, #0x118
  402b78:	bl	401910 <asprintf@plt>
  402b7c:	mov	w19, w0
  402b80:	ldr	x0, [x23]
  402b84:	cmp	x0, w19, sxtw
  402b88:	b.lt	402bd4 <ferror@plt+0xf74>  // b.tstop
  402b8c:	add	w22, w20, w19
  402b90:	add	w1, w22, #0x1
  402b94:	cmp	x0, w1, sxtw
  402b98:	b.ge	402be8 <ferror@plt+0xf88>  // b.tcont
  402b9c:	ldr	x2, [x23]
  402ba0:	add	w2, w2, #0x1
  402ba4:	sub	w2, w2, w19
  402ba8:	mov	w1, #0x0                   	// #0
  402bac:	ldr	x0, [x28, #1032]
  402bb0:	bl	401bd0 <wmove@plt>
  402bb4:	cmn	w0, #0x1
  402bb8:	b.ne	402d18 <ferror@plt+0x10b8>  // b.any
  402bbc:	ldr	x0, [x29, #272]
  402bc0:	bl	401b20 <free@plt>
  402bc4:	ldr	x0, [x29, #280]
  402bc8:	bl	401b20 <free@plt>
  402bcc:	mov	sp, x21
  402bd0:	b	4028c0 <ferror@plt+0xc60>
  402bd4:	ldr	x0, [x29, #272]
  402bd8:	bl	401b20 <free@plt>
  402bdc:	ldr	x0, [x29, #280]
  402be0:	bl	401b20 <free@plt>
  402be4:	b	402bcc <ferror@plt+0xf6c>
  402be8:	mov	w2, #0x0                   	// #0
  402bec:	mov	w1, #0x0                   	// #0
  402bf0:	ldr	x0, [x28, #1032]
  402bf4:	bl	401bd0 <wmove@plt>
  402bf8:	cmn	w0, #0x1
  402bfc:	b.ne	402c80 <ferror@plt+0x1020>  // b.any
  402c00:	ldr	x24, [x23]
  402c04:	add	w0, w22, #0x2
  402c08:	cmp	x24, w0, sxtw
  402c0c:	b.lt	402b9c <ferror@plt+0xf3c>  // b.tstop
  402c10:	add	w0, w22, #0x4
  402c14:	cmp	x24, w0, sxtw
  402c18:	b.lt	402c94 <ferror@plt+0x1034>  // b.tstop
  402c1c:	ldr	x25, [x29, #200]
  402c20:	mov	x0, x25
  402c24:	bl	401840 <strlen@plt>
  402c28:	add	w22, w22, w0
  402c2c:	cmp	x24, w22, sxtw
  402c30:	b.ge	402ce4 <ferror@plt+0x1084>  // b.tcont
  402c34:	mov	w2, w20
  402c38:	mov	w1, #0x0                   	// #0
  402c3c:	ldr	x0, [x28, #1032]
  402c40:	bl	401bd0 <wmove@plt>
  402c44:	cmn	w0, #0x1
  402c48:	b.ne	402cc4 <ferror@plt+0x1064>  // b.any
  402c4c:	ldr	x2, [x23]
  402c50:	sub	w2, w2, #0x4
  402c54:	sub	w2, w2, w19
  402c58:	mov	w1, #0x0                   	// #0
  402c5c:	ldr	x0, [x28, #1032]
  402c60:	bl	401bd0 <wmove@plt>
  402c64:	cmn	w0, #0x1
  402c68:	b.eq	402b9c <ferror@plt+0xf3c>  // b.none
  402c6c:	mov	w2, #0xffffffff            	// #-1
  402c70:	ldr	x1, [x29, #144]
  402c74:	ldr	x0, [x28, #1032]
  402c78:	bl	401900 <waddnstr@plt>
  402c7c:	b	402b9c <ferror@plt+0xf3c>
  402c80:	mov	w2, #0xffffffff            	// #-1
  402c84:	ldr	x1, [x29, #272]
  402c88:	ldr	x0, [x28, #1032]
  402c8c:	bl	401900 <waddnstr@plt>
  402c90:	b	402c00 <ferror@plt+0xfa0>
  402c94:	sub	w2, w24, #0x4
  402c98:	sub	w2, w2, w19
  402c9c:	mov	w1, #0x0                   	// #0
  402ca0:	ldr	x0, [x28, #1032]
  402ca4:	bl	401bd0 <wmove@plt>
  402ca8:	cmn	w0, #0x1
  402cac:	b.eq	402b9c <ferror@plt+0xf3c>  // b.none
  402cb0:	mov	w2, #0xffffffff            	// #-1
  402cb4:	ldr	x1, [x29, #144]
  402cb8:	ldr	x0, [x28, #1032]
  402cbc:	bl	401900 <waddnstr@plt>
  402cc0:	b	402b9c <ferror@plt+0xf3c>
  402cc4:	ldr	x0, [x23]
  402cc8:	sub	w0, w0, #0x4
  402ccc:	add	w2, w19, w20
  402cd0:	sub	w2, w0, w2
  402cd4:	mov	x1, x25
  402cd8:	ldr	x0, [x28, #1032]
  402cdc:	bl	401900 <waddnstr@plt>
  402ce0:	b	402c4c <ferror@plt+0xfec>
  402ce4:	mov	w2, w20
  402ce8:	mov	w1, #0x0                   	// #0
  402cec:	ldr	x0, [x28, #1032]
  402cf0:	bl	401bd0 <wmove@plt>
  402cf4:	cmn	w0, #0x1
  402cf8:	b.eq	402b9c <ferror@plt+0xf3c>  // b.none
  402cfc:	ldr	x2, [x23]
  402d00:	add	w20, w19, w20
  402d04:	sub	w2, w2, w20
  402d08:	ldr	x1, [x29, #200]
  402d0c:	ldr	x0, [x28, #1032]
  402d10:	bl	401900 <waddnstr@plt>
  402d14:	b	402b9c <ferror@plt+0xf3c>
  402d18:	mov	w2, #0xffffffff            	// #-1
  402d1c:	ldr	x1, [x29, #280]
  402d20:	ldr	x0, [x28, #1032]
  402d24:	bl	401900 <waddnstr@plt>
  402d28:	b	402bbc <ferror@plt+0xf5c>
  402d2c:	bl	401bf0 <__errno_location@plt>
  402d30:	ldr	w19, [x0]
  402d34:	mov	w2, #0x5                   	// #5
  402d38:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402d3c:	add	x1, x1, #0xcf8
  402d40:	mov	x0, #0x0                   	// #0
  402d44:	bl	401bb0 <dcgettext@plt>
  402d48:	mov	x2, x0
  402d4c:	mov	w1, w19
  402d50:	mov	w0, #0x7                   	// #7
  402d54:	bl	401870 <error@plt>
  402d58:	bl	401bf0 <__errno_location@plt>
  402d5c:	ldr	w19, [x0]
  402d60:	mov	w2, #0x5                   	// #5
  402d64:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402d68:	add	x1, x1, #0xd18
  402d6c:	mov	x0, #0x0                   	// #0
  402d70:	bl	401bb0 <dcgettext@plt>
  402d74:	mov	x2, x0
  402d78:	mov	w1, w19
  402d7c:	mov	w0, #0x2                   	// #2
  402d80:	bl	401870 <error@plt>
  402d84:	bl	401bf0 <__errno_location@plt>
  402d88:	ldr	w19, [x0]
  402d8c:	mov	w2, #0x5                   	// #5
  402d90:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402d94:	add	x1, x1, #0xd30
  402d98:	mov	x0, #0x0                   	// #0
  402d9c:	bl	401bb0 <dcgettext@plt>
  402da0:	mov	x2, x0
  402da4:	mov	w1, w19
  402da8:	mov	w0, #0x3                   	// #3
  402dac:	bl	401870 <error@plt>
  402db0:	bl	401bf0 <__errno_location@plt>
  402db4:	ldr	w19, [x0]
  402db8:	mov	w2, #0x5                   	// #5
  402dbc:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402dc0:	add	x1, x1, #0xd40
  402dc4:	mov	x0, #0x0                   	// #0
  402dc8:	bl	401bb0 <dcgettext@plt>
  402dcc:	ldr	x1, [x29, #224]
  402dd0:	ldr	x2, [x29, #136]
  402dd4:	ldr	x3, [x1, x2]
  402dd8:	mov	x2, x0
  402ddc:	mov	w1, w19
  402de0:	mov	w0, #0x4                   	// #4
  402de4:	bl	401870 <error@plt>
  402de8:	ldr	x0, [x29, #200]
  402dec:	bl	401a70 <system@plt>
  402df0:	str	w0, [x29, #280]
  402df4:	tst	x0, #0x7f
  402df8:	b.eq	402e04 <ferror@plt+0x11a4>  // b.none
  402dfc:	mov	w0, #0x1                   	// #1
  402e00:	bl	401860 <exit@plt>
  402e04:	ubfx	x0, x0, #8, #8
  402e08:	bl	401860 <exit@plt>
  402e0c:	bl	401bf0 <__errno_location@plt>
  402e10:	ldr	w19, [x0]
  402e14:	mov	w2, #0x5                   	// #5
  402e18:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402e1c:	add	x1, x1, #0xd60
  402e20:	mov	x0, #0x0                   	// #0
  402e24:	bl	401bb0 <dcgettext@plt>
  402e28:	mov	x2, x0
  402e2c:	mov	w1, w19
  402e30:	mov	w0, #0x5                   	// #5
  402e34:	bl	401870 <error@plt>
  402e38:	mov	w0, #0xffffffff            	// #-1
  402e3c:	bl	401dc0 <ferror@plt+0x160>
  402e40:	b	403104 <ferror@plt+0x14a4>
  402e44:	mov	w0, #0xffffffff            	// #-1
  402e48:	bl	401dc0 <ferror@plt+0x160>
  402e4c:	b	403014 <ferror@plt+0x13b4>
  402e50:	ldr	x0, [x29, #232]
  402e54:	bl	401a50 <getc@plt>
  402e58:	mov	w19, w0
  402e5c:	cmn	w0, #0x1
  402e60:	b.eq	4032d8 <ferror@plt+0x1678>  // b.none
  402e64:	bl	401b00 <__ctype_b_loc@plt>
  402e68:	ldr	x0, [x0]
  402e6c:	ldrh	w0, [x0, w19, sxtw #1]
  402e70:	tbnz	w0, #14, 402eec <ferror@plt+0x128c>
  402e74:	sub	w0, w19, #0x9
  402e78:	cmp	w0, #0x1
  402e7c:	b.ls	402eec <ferror@plt+0x128c>  // b.plast
  402e80:	cmp	w19, #0x1b
  402e84:	b.ne	402e50 <ferror@plt+0x11f0>  // b.any
  402e88:	ldr	w0, [x27, #88]
  402e8c:	tbz	w0, #5, 402e50 <ferror@plt+0x11f0>
  402e90:	sub	w22, w22, #0x1
  402e94:	ldr	x0, [x29, #232]
  402e98:	bl	401a50 <getc@plt>
  402e9c:	cmp	w0, #0x5b
  402ea0:	b.ne	402f3c <ferror@plt+0x12dc>  // b.any
  402ea4:	add	x20, x29, #0x118
  402ea8:	mov	w19, w21
  402eac:	str	w26, [x29, #252]
  402eb0:	ldr	x26, [x29, #232]
  402eb4:	mov	x0, x26
  402eb8:	bl	401a50 <getc@plt>
  402ebc:	cmp	w0, #0x6d
  402ec0:	b.eq	402f48 <ferror@plt+0x12e8>  // b.none
  402ec4:	sub	w1, w0, #0x30
  402ec8:	cmp	w0, #0x3b
  402ecc:	ccmp	w1, #0x9, #0x0, ne  // ne = any
  402ed0:	b.hi	4032c8 <ferror@plt+0x1668>  // b.pmore
  402ed4:	strb	w0, [x20], #1
  402ed8:	add	w19, w19, #0x1
  402edc:	cmp	w19, #0x64
  402ee0:	b.ne	402eb4 <ferror@plt+0x1254>  // b.any
  402ee4:	ldr	w26, [x29, #252]
  402ee8:	b	402f54 <ferror@plt+0x12f4>
  402eec:	cmp	w19, #0x1b
  402ef0:	b.eq	402f30 <ferror@plt+0x12d0>  // b.none
  402ef4:	cmp	w19, #0xa
  402ef8:	b.ne	402f9c <ferror@plt+0x133c>  // b.any
  402efc:	ldr	w0, [x29, #244]
  402f00:	orr	w0, w0, w22
  402f04:	cbz	w0, 4032ac <ferror@plt+0x164c>
  402f08:	mov	w0, #0x1                   	// #1
  402f0c:	str	w0, [x29, #252]
  402f10:	ldr	w0, [x27, #88]
  402f14:	mov	w19, #0x20                  	// #32
  402f18:	tbz	w0, #5, 403028 <ferror@plt+0x13c8>
  402f1c:	ldr	x0, [x28, #1032]
  402f20:	cbz	x0, 403028 <ferror@plt+0x13c8>
  402f24:	str	wzr, [x0, #116]
  402f28:	str	wzr, [x0, #16]
  402f2c:	b	403028 <ferror@plt+0x13c8>
  402f30:	ldr	w0, [x27, #88]
  402f34:	tbz	w0, #5, 403024 <ferror@plt+0x13c4>
  402f38:	b	402e90 <ferror@plt+0x1230>
  402f3c:	ldr	x1, [x29, #232]
  402f40:	bl	401b30 <ungetc@plt>
  402f44:	b	4032b0 <ferror@plt+0x1650>
  402f48:	ldr	w26, [x29, #252]
  402f4c:	add	x0, x29, #0x118
  402f50:	strb	wzr, [x0, w19, sxtw]
  402f54:	ldrb	w0, [x29, #280]
  402f58:	cbz	w0, 402f94 <ferror@plt+0x1334>
  402f5c:	add	x0, x29, #0x118
  402f60:	str	x0, [x29, #272]
  402f64:	ldrb	w0, [x29, #280]
  402f68:	cbz	w0, 4032b0 <ferror@plt+0x1650>
  402f6c:	add	x0, x29, #0x118
  402f70:	mov	w2, #0xa                   	// #10
  402f74:	add	x1, x29, #0x110
  402f78:	bl	401b10 <strtol@plt>
  402f7c:	bl	401dc0 <ferror@plt+0x160>
  402f80:	cbz	w0, 4032b0 <ferror@plt+0x1650>
  402f84:	ldr	x0, [x29, #272]
  402f88:	ldrb	w1, [x0], #1
  402f8c:	cbnz	w1, 402f70 <ferror@plt+0x1310>
  402f90:	b	4032b0 <ferror@plt+0x1650>
  402f94:	bl	401dc0 <ferror@plt+0x160>
  402f98:	b	402f5c <ferror@plt+0x12fc>
  402f9c:	cmp	w19, #0x9
  402fa0:	b.ne	4032d8 <ferror@plt+0x1678>  // b.any
  402fa4:	str	w21, [x29, #252]
  402fa8:	mov	w21, #0x1                   	// #1
  402fac:	b	402f10 <ferror@plt+0x12b0>
  402fb0:	str	w20, [x29, #252]
  402fb4:	mov	w19, #0x20                  	// #32
  402fb8:	mov	w20, #0x0                   	// #0
  402fbc:	mov	w2, w22
  402fc0:	mov	w1, w26
  402fc4:	ldr	x0, [x28, #1032]
  402fc8:	bl	401bd0 <wmove@plt>
  402fcc:	ldr	w0, [x23, #408]
  402fd0:	orr	w0, w25, w0
  402fd4:	cbnz	w0, 402fe4 <ferror@plt+0x1384>
  402fd8:	ldr	w0, [x27, #88]
  402fdc:	and	w25, w0, #0x80
  402fe0:	tbnz	w0, #7, 40305c <ferror@plt+0x13fc>
  402fe4:	ldr	w0, [x27, #88]
  402fe8:	tbnz	w0, #1, 403074 <ferror@plt+0x1414>
  402fec:	mov	w1, w19
  402ff0:	ldr	x0, [x28, #1032]
  402ff4:	bl	4018b0 <waddch@plt>
  402ff8:	add	w22, w22, #0x1
  402ffc:	ldr	x0, [x23]
  403000:	cmp	x0, w22, sxtw
  403004:	b.le	4030d4 <ferror@plt+0x1474>
  403008:	cbz	w20, 403014 <ferror@plt+0x13b4>
  40300c:	ldr	w0, [x27, #88]
  403010:	tbnz	w0, #5, 402e44 <ferror@plt+0x11e4>
  403014:	ldr	w20, [x29, #252]
  403018:	cbnz	w20, 402fb0 <ferror@plt+0x1350>
  40301c:	mov	w19, #0x20                  	// #32
  403020:	cbz	w21, 402e50 <ferror@plt+0x11f0>
  403024:	str	w20, [x29, #252]
  403028:	cbz	w21, 403054 <ferror@plt+0x13f4>
  40302c:	add	w0, w22, #0x1
  403030:	ands	w0, w0, #0x7
  403034:	ldr	w1, [x29, #248]
  403038:	csel	w2, w1, w21, ne  // ne = any
  40303c:	cmp	w0, #0x0
  403040:	csel	w1, w21, w20, ne  // ne = any
  403044:	csel	w20, w20, w21, ne  // ne = any
  403048:	str	w2, [x29, #248]
  40304c:	mov	w21, w1
  403050:	b	402fbc <ferror@plt+0x135c>
  403054:	mov	w20, w21
  403058:	b	402fbc <ferror@plt+0x135c>
  40305c:	ldr	x0, [x28, #1032]
  403060:	bl	401a30 <winch@plt>
  403064:	and	w1, w19, #0xff
  403068:	cmp	w1, w0, uxtb
  40306c:	cset	w25, ne  // ne = any
  403070:	b	402fe4 <ferror@plt+0x1384>
  403074:	ldr	x0, [x28, #1032]
  403078:	bl	401a30 <winch@plt>
  40307c:	ldr	w1, [x23, #408]
  403080:	cbnz	w1, 402fec <ferror@plt+0x138c>
  403084:	and	w1, w19, #0xff
  403088:	cmp	w1, w0, uxtb
  40308c:	b.eq	4030c0 <ferror@plt+0x1460>  // b.none
  403090:	ldr	x0, [x28, #1032]
  403094:	cbz	x0, 4030a4 <ferror@plt+0x1444>
  403098:	str	wzr, [x0, #116]
  40309c:	mov	w1, #0x10000               	// #65536
  4030a0:	str	w1, [x0, #16]
  4030a4:	mov	w1, w19
  4030a8:	bl	4018b0 <waddch@plt>
  4030ac:	ldr	x0, [x28, #1032]
  4030b0:	cbz	x0, 402ff8 <ferror@plt+0x1398>
  4030b4:	str	wzr, [x0, #116]
  4030b8:	str	wzr, [x0, #16]
  4030bc:	b	402ff8 <ferror@plt+0x1398>
  4030c0:	ldr	w1, [x27, #88]
  4030c4:	tbz	w1, #2, 402fec <ferror@plt+0x138c>
  4030c8:	tst	w0, #0xffffff00
  4030cc:	b.eq	402fec <ferror@plt+0x138c>  // b.none
  4030d0:	b	403090 <ferror@plt+0x1430>
  4030d4:	ldr	w0, [x29, #252]
  4030d8:	str	w0, [x29, #244]
  4030dc:	add	x24, x24, #0x1
  4030e0:	ldr	x0, [x23, #8]
  4030e4:	cmp	x24, x0
  4030e8:	b.ge	403128 <ferror@plt+0x14c8>  // b.tcont
  4030ec:	ldr	w0, [x29, #240]
  4030f0:	ldr	w1, [x29, #216]
  4030f4:	sub	w0, w0, w1
  4030f8:	add	w26, w0, w24
  4030fc:	ldr	w0, [x27, #88]
  403100:	tbnz	w0, #5, 402e38 <ferror@plt+0x11d8>
  403104:	ldr	x0, [x23]
  403108:	mov	w22, #0x0                   	// #0
  40310c:	mov	w21, #0x0                   	// #0
  403110:	mov	w20, #0x0                   	// #0
  403114:	cmp	x0, #0x0
  403118:	b.gt	403018 <ferror@plt+0x13b8>
  40311c:	str	wzr, [x29, #244]
  403120:	b	4030dc <ferror@plt+0x147c>
  403124:	mov	w25, #0x0                   	// #0
  403128:	ldr	x0, [x29, #232]
  40312c:	bl	401970 <fclose@plt>
  403130:	mov	w2, #0x0                   	// #0
  403134:	add	x1, x29, #0x118
  403138:	ldr	w0, [x29, #208]
  40313c:	bl	401c10 <waitpid@plt>
  403140:	tbnz	w0, #31, 403198 <ferror@plt+0x1538>
  403144:	ldr	w0, [x29, #280]
  403148:	ubfx	x1, x0, #8, #8
  40314c:	and	w0, w0, #0x7f
  403150:	orr	w0, w1, w0
  403154:	cbz	w0, 403168 <ferror@plt+0x1508>
  403158:	ldr	w0, [x27, #88]
  40315c:	tbnz	w0, #4, 4031c4 <ferror@plt+0x1564>
  403160:	ldr	w0, [x27, #88]
  403164:	tbnz	w0, #6, 4031cc <ferror@plt+0x156c>
  403168:	str	wzr, [x23, #408]
  40316c:	ldr	x0, [x28, #1032]
  403170:	bl	401990 <wrefresh@plt>
  403174:	cbnz	w25, 4032a4 <ferror@plt+0x1644>
  403178:	ldr	w0, [x27, #92]
  40317c:	cbnz	w0, 403244 <ferror@plt+0x15e4>
  403180:	fcmpe	d8, d10
  403184:	b.pl	403298 <ferror@plt+0x1638>  // b.nfrst
  403188:	fmul	d0, d8, d9
  40318c:	fcvtzu	w0, d0
  403190:	bl	401ba0 <usleep@plt>
  403194:	b	4028b0 <ferror@plt+0xc50>
  403198:	bl	401bf0 <__errno_location@plt>
  40319c:	ldr	w19, [x0]
  4031a0:	mov	w2, #0x5                   	// #5
  4031a4:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4031a8:	add	x1, x1, #0xd68
  4031ac:	mov	x0, #0x0                   	// #0
  4031b0:	bl	401bb0 <dcgettext@plt>
  4031b4:	mov	x2, x0
  4031b8:	mov	w1, w19
  4031bc:	mov	w0, #0x8                   	// #8
  4031c0:	bl	401870 <error@plt>
  4031c4:	bl	401a40 <beep@plt>
  4031c8:	b	403160 <ferror@plt+0x1500>
  4031cc:	adrp	x0, 417000 <ferror@plt+0x153a0>
  4031d0:	ldr	x1, [x0, #576]
  4031d4:	mov	w2, #0x0                   	// #0
  4031d8:	sub	w1, w1, #0x1
  4031dc:	adrp	x0, 417000 <ferror@plt+0x153a0>
  4031e0:	ldr	x0, [x0, #1032]
  4031e4:	bl	401bd0 <wmove@plt>
  4031e8:	cmn	w0, #0x1
  4031ec:	b.ne	403214 <ferror@plt+0x15b4>  // b.any
  4031f0:	adrp	x0, 417000 <ferror@plt+0x153a0>
  4031f4:	ldr	x0, [x0, #1032]
  4031f8:	bl	401990 <wrefresh@plt>
  4031fc:	adrp	x0, 417000 <ferror@plt+0x153a0>
  403200:	ldr	x0, [x0, #1024]
  403204:	bl	4019e0 <fgetc@plt>
  403208:	bl	401b50 <endwin@plt>
  40320c:	mov	w0, #0x8                   	// #8
  403210:	bl	401860 <exit@plt>
  403214:	adrp	x0, 417000 <ferror@plt+0x153a0>
  403218:	ldr	x19, [x0, #1032]
  40321c:	mov	w2, #0x5                   	// #5
  403220:	adrp	x1, 405000 <ferror@plt+0x33a0>
  403224:	add	x1, x1, #0xd70
  403228:	mov	x0, #0x0                   	// #0
  40322c:	bl	401bb0 <dcgettext@plt>
  403230:	mov	w2, #0xffffffff            	// #-1
  403234:	mov	x1, x0
  403238:	mov	x0, x19
  40323c:	bl	401900 <waddnstr@plt>
  403240:	b	4031f0 <ferror@plt+0x1590>
  403244:	mov	x1, #0x0                   	// #0
  403248:	add	x0, x29, #0x118
  40324c:	bl	401a00 <gettimeofday@plt>
  403250:	ldr	x0, [x29, #280]
  403254:	ldr	x1, [x29, #288]
  403258:	mov	x2, #0x4240                	// #16960
  40325c:	movk	x2, #0xf, lsl #16
  403260:	madd	x0, x0, x2, x1
  403264:	ldr	d0, [x29, #184]
  403268:	ucvtf	d0, d0
  40326c:	fmul	d1, d8, d9
  403270:	fadd	d0, d0, d1
  403274:	fcvtzu	d0, d0
  403278:	str	d0, [x29, #184]
  40327c:	fmov	x1, d0
  403280:	cmp	x1, x0
  403284:	b.ls	4028b0 <ferror@plt+0xc50>  // b.plast
  403288:	ldr	w1, [x29, #184]
  40328c:	sub	w0, w1, w0
  403290:	bl	401ba0 <usleep@plt>
  403294:	b	4028b0 <ferror@plt+0xc50>
  403298:	ldr	w0, [x29, #156]
  40329c:	bl	401a10 <sleep@plt>
  4032a0:	b	4028b0 <ferror@plt+0xc50>
  4032a4:	bl	401b50 <endwin@plt>
  4032a8:	b	4026b0 <ferror@plt+0xa50>
  4032ac:	ldr	w22, [x29, #212]
  4032b0:	add	w22, w22, #0x1
  4032b4:	ldr	x0, [x23]
  4032b8:	cmp	x0, w22, sxtw
  4032bc:	b.le	4032d0 <ferror@plt+0x1670>
  4032c0:	str	w21, [x29, #252]
  4032c4:	b	403014 <ferror@plt+0x13b4>
  4032c8:	ldr	w26, [x29, #252]
  4032cc:	b	4032b0 <ferror@plt+0x1650>
  4032d0:	str	w21, [x29, #244]
  4032d4:	b	4030dc <ferror@plt+0x147c>
  4032d8:	sub	w0, w19, #0x9
  4032dc:	cmp	w0, #0x1
  4032e0:	str	w21, [x29, #252]
  4032e4:	ccmn	w19, #0x1, #0x4, hi  // hi = pmore
  4032e8:	b.eq	402f10 <ferror@plt+0x12b0>  // b.none
  4032ec:	mov	w20, w21
  4032f0:	b	402fbc <ferror@plt+0x135c>
  4032f4:	stp	x29, x30, [sp, #-64]!
  4032f8:	mov	x29, sp
  4032fc:	stp	x19, x20, [sp, #16]
  403300:	str	x21, [sp, #32]
  403304:	mov	x19, x0
  403308:	mov	x21, x1
  40330c:	str	xzr, [sp, #56]
  403310:	cbz	x0, 403368 <ferror@plt+0x1708>
  403314:	ldrb	w0, [x0]
  403318:	cbz	w0, 403368 <ferror@plt+0x1708>
  40331c:	bl	401bf0 <__errno_location@plt>
  403320:	mov	x20, x0
  403324:	str	wzr, [x0]
  403328:	mov	w2, #0xa                   	// #10
  40332c:	add	x1, sp, #0x38
  403330:	mov	x0, x19
  403334:	bl	401b10 <strtol@plt>
  403338:	ldr	w1, [x20]
  40333c:	cbnz	w1, 403368 <ferror@plt+0x1708>
  403340:	ldr	x2, [sp, #56]
  403344:	cmp	x2, #0x0
  403348:	ccmp	x2, x19, #0x4, ne  // ne = any
  40334c:	b.eq	403368 <ferror@plt+0x1708>  // b.none
  403350:	ldrb	w1, [x2]
  403354:	cbnz	w1, 403368 <ferror@plt+0x1708>
  403358:	ldp	x19, x20, [sp, #16]
  40335c:	ldr	x21, [sp, #32]
  403360:	ldp	x29, x30, [sp], #64
  403364:	ret
  403368:	bl	401bf0 <__errno_location@plt>
  40336c:	mov	x4, x19
  403370:	mov	x3, x21
  403374:	adrp	x2, 405000 <ferror@plt+0x33a0>
  403378:	add	x2, x2, #0xe58
  40337c:	ldr	w1, [x0]
  403380:	mov	w0, #0x1                   	// #1
  403384:	bl	401870 <error@plt>
  403388:	stp	x29, x30, [sp, #-64]!
  40338c:	mov	x29, sp
  403390:	stp	x19, x20, [sp, #16]
  403394:	str	x21, [sp, #32]
  403398:	mov	x19, x0
  40339c:	mov	x21, x1
  4033a0:	str	xzr, [sp, #56]
  4033a4:	cbz	x0, 4033f8 <ferror@plt+0x1798>
  4033a8:	ldrb	w0, [x0]
  4033ac:	cbz	w0, 4033f8 <ferror@plt+0x1798>
  4033b0:	bl	401bf0 <__errno_location@plt>
  4033b4:	mov	x20, x0
  4033b8:	str	wzr, [x0]
  4033bc:	add	x1, sp, #0x38
  4033c0:	mov	x0, x19
  4033c4:	bl	401890 <strtod@plt>
  4033c8:	ldr	w0, [x20]
  4033cc:	cbnz	w0, 4033f8 <ferror@plt+0x1798>
  4033d0:	ldr	x0, [sp, #56]
  4033d4:	cmp	x0, #0x0
  4033d8:	ccmp	x0, x19, #0x4, ne  // ne = any
  4033dc:	b.eq	4033f8 <ferror@plt+0x1798>  // b.none
  4033e0:	ldrb	w0, [x0]
  4033e4:	cbnz	w0, 4033f8 <ferror@plt+0x1798>
  4033e8:	ldp	x19, x20, [sp, #16]
  4033ec:	ldr	x21, [sp, #32]
  4033f0:	ldp	x29, x30, [sp], #64
  4033f4:	ret
  4033f8:	bl	401bf0 <__errno_location@plt>
  4033fc:	mov	x4, x19
  403400:	mov	x3, x21
  403404:	adrp	x2, 405000 <ferror@plt+0x33a0>
  403408:	add	x2, x2, #0xe58
  40340c:	ldr	w1, [x0]
  403410:	mov	w0, #0x1                   	// #1
  403414:	bl	401870 <error@plt>
  403418:	stp	x29, x30, [sp, #-112]!
  40341c:	mov	x29, sp
  403420:	stp	x19, x20, [sp, #16]
  403424:	stp	x21, x22, [sp, #32]
  403428:	stp	x23, x24, [sp, #48]
  40342c:	stp	x25, x26, [sp, #64]
  403430:	mov	x24, x0
  403434:	mov	x25, x1
  403438:	cbz	x0, 403648 <ferror@plt+0x19e8>
  40343c:	ldrb	w0, [x0]
  403440:	cbz	w0, 403648 <ferror@plt+0x19e8>
  403444:	bl	401b00 <__ctype_b_loc@plt>
  403448:	ldr	x22, [x0]
  40344c:	mov	x21, x24
  403450:	b	403458 <ferror@plt+0x17f8>
  403454:	add	x21, x21, #0x1
  403458:	ldrb	w0, [x21]
  40345c:	and	x1, x0, #0xff
  403460:	ldrh	w1, [x22, x1, lsl #1]
  403464:	tbnz	w1, #13, 403454 <ferror@plt+0x17f4>
  403468:	cmp	w0, #0x2d
  40346c:	b.eq	4035ec <ferror@plt+0x198c>  // b.none
  403470:	mov	w26, #0x0                   	// #0
  403474:	cmp	w0, #0x2b
  403478:	b.eq	4035f8 <ferror@plt+0x1998>  // b.none
  40347c:	ldrb	w23, [x21]
  403480:	and	x0, x23, #0xff
  403484:	ldrh	w0, [x22, x0, lsl #1]
  403488:	tbz	w0, #11, 403600 <ferror@plt+0x19a0>
  40348c:	mov	x19, x21
  403490:	adrp	x0, 405000 <ferror@plt+0x33a0>
  403494:	add	x0, x0, #0xe70
  403498:	ldr	q0, [x0]
  40349c:	str	q0, [sp, #80]
  4034a0:	adrp	x0, 405000 <ferror@plt+0x33a0>
  4034a4:	add	x0, x0, #0xe80
  4034a8:	ldr	q1, [x0]
  4034ac:	ldr	q0, [sp, #80]
  4034b0:	bl	404ce8 <ferror@plt+0x3088>
  4034b4:	str	q0, [sp, #80]
  4034b8:	ldrb	w0, [x19, #1]!
  4034bc:	ldrh	w0, [x22, x0, lsl #1]
  4034c0:	tbnz	w0, #11, 4034a0 <ferror@plt+0x1840>
  4034c4:	mov	x20, #0x0                   	// #0
  4034c8:	mov	x19, #0x0                   	// #0
  4034cc:	sub	w0, w23, #0x30
  4034d0:	bl	40543c <ferror@plt+0x37dc>
  4034d4:	ldr	q1, [sp, #80]
  4034d8:	bl	404ce8 <ferror@plt+0x3088>
  4034dc:	mov	v1.16b, v0.16b
  4034e0:	str	x20, [sp, #96]
  4034e4:	str	x19, [sp, #104]
  4034e8:	ldr	q0, [sp, #96]
  4034ec:	bl	403784 <ferror@plt+0x1b24>
  4034f0:	str	q0, [sp, #96]
  4034f4:	ldr	x20, [sp, #96]
  4034f8:	ldr	x19, [sp, #104]
  4034fc:	adrp	x0, 405000 <ferror@plt+0x33a0>
  403500:	add	x0, x0, #0xe80
  403504:	ldr	q1, [x0]
  403508:	ldr	q0, [sp, #80]
  40350c:	bl	404434 <ferror@plt+0x27d4>
  403510:	str	q0, [sp, #80]
  403514:	ldrb	w23, [x21, #1]!
  403518:	and	x0, x23, #0xff
  40351c:	ldrh	w0, [x22, x0, lsl #1]
  403520:	tbnz	w0, #11, 4034cc <ferror@plt+0x186c>
  403524:	cbz	w23, 40360c <ferror@plt+0x19ac>
  403528:	and	w23, w23, #0xfffffffd
  40352c:	and	w23, w23, #0xff
  403530:	cmp	w23, #0x2c
  403534:	b.ne	40362c <ferror@plt+0x19cc>  // b.any
  403538:	add	x23, x21, #0x1
  40353c:	ldrb	w0, [x21, #1]
  403540:	and	x1, x0, #0xff
  403544:	ldrh	w1, [x22, x1, lsl #1]
  403548:	tbz	w1, #11, 4035b4 <ferror@plt+0x1954>
  40354c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  403550:	add	x1, x1, #0xe70
  403554:	ldr	q0, [x1]
  403558:	str	q0, [sp, #96]
  40355c:	sub	w0, w0, #0x30
  403560:	bl	40543c <ferror@plt+0x37dc>
  403564:	ldr	q1, [sp, #96]
  403568:	bl	404ce8 <ferror@plt+0x3088>
  40356c:	mov	v1.16b, v0.16b
  403570:	str	x20, [sp, #80]
  403574:	str	x19, [sp, #88]
  403578:	ldr	q0, [sp, #80]
  40357c:	bl	403784 <ferror@plt+0x1b24>
  403580:	str	q0, [sp, #80]
  403584:	ldr	x20, [sp, #80]
  403588:	ldr	x19, [sp, #88]
  40358c:	adrp	x0, 405000 <ferror@plt+0x33a0>
  403590:	add	x0, x0, #0xe80
  403594:	ldr	q1, [x0]
  403598:	ldr	q0, [sp, #96]
  40359c:	bl	404434 <ferror@plt+0x27d4>
  4035a0:	str	q0, [sp, #96]
  4035a4:	ldrb	w0, [x23, #1]!
  4035a8:	and	x1, x0, #0xff
  4035ac:	ldrh	w1, [x22, x1, lsl #1]
  4035b0:	tbnz	w1, #11, 40355c <ferror@plt+0x18fc>
  4035b4:	cbnz	w0, 403648 <ferror@plt+0x19e8>
  4035b8:	eor	x0, x19, #0x8000000000000000
  4035bc:	cmp	w26, #0x0
  4035c0:	str	x20, [sp, #80]
  4035c4:	csel	x0, x0, x19, ne  // ne = any
  4035c8:	str	x0, [sp, #88]
  4035cc:	ldr	q0, [sp, #80]
  4035d0:	bl	405498 <ferror@plt+0x3838>
  4035d4:	ldp	x19, x20, [sp, #16]
  4035d8:	ldp	x21, x22, [sp, #32]
  4035dc:	ldp	x23, x24, [sp, #48]
  4035e0:	ldp	x25, x26, [sp, #64]
  4035e4:	ldp	x29, x30, [sp], #112
  4035e8:	ret
  4035ec:	add	x21, x21, #0x1
  4035f0:	mov	w26, #0x1                   	// #1
  4035f4:	b	40347c <ferror@plt+0x181c>
  4035f8:	add	x21, x21, #0x1
  4035fc:	b	40347c <ferror@plt+0x181c>
  403600:	mov	x20, #0x0                   	// #0
  403604:	mov	x19, #0x0                   	// #0
  403608:	b	403524 <ferror@plt+0x18c4>
  40360c:	eor	x0, x19, #0x8000000000000000
  403610:	cmp	w26, #0x0
  403614:	str	x20, [sp, #80]
  403618:	csel	x0, x0, x19, ne  // ne = any
  40361c:	str	x0, [sp, #88]
  403620:	ldr	q0, [sp, #80]
  403624:	bl	405498 <ferror@plt+0x3838>
  403628:	b	4035d4 <ferror@plt+0x1974>
  40362c:	mov	x4, x24
  403630:	mov	x3, x25
  403634:	adrp	x2, 405000 <ferror@plt+0x33a0>
  403638:	add	x2, x2, #0xe58
  40363c:	mov	w1, #0x16                  	// #22
  403640:	mov	w0, #0x1                   	// #1
  403644:	bl	401870 <error@plt>
  403648:	bl	401bf0 <__errno_location@plt>
  40364c:	mov	x4, x24
  403650:	mov	x3, x25
  403654:	adrp	x2, 405000 <ferror@plt+0x33a0>
  403658:	add	x2, x2, #0xe58
  40365c:	ldr	w1, [x0]
  403660:	mov	w0, #0x1                   	// #1
  403664:	bl	401870 <error@plt>
  403668:	stp	x29, x30, [sp, #-48]!
  40366c:	mov	x29, sp
  403670:	stp	x19, x20, [sp, #16]
  403674:	str	x21, [sp, #32]
  403678:	mov	x19, x0
  40367c:	bl	401930 <__fpending@plt>
  403680:	mov	x21, x0
  403684:	mov	x0, x19
  403688:	bl	401c60 <ferror@plt>
  40368c:	mov	w20, w0
  403690:	mov	x0, x19
  403694:	bl	401970 <fclose@plt>
  403698:	cbnz	w20, 4036c4 <ferror@plt+0x1a64>
  40369c:	cbz	w0, 4036b4 <ferror@plt+0x1a54>
  4036a0:	cbnz	x21, 4036e8 <ferror@plt+0x1a88>
  4036a4:	bl	401bf0 <__errno_location@plt>
  4036a8:	ldr	w0, [x0]
  4036ac:	cmp	w0, #0x9
  4036b0:	csetm	w0, ne  // ne = any
  4036b4:	ldp	x19, x20, [sp, #16]
  4036b8:	ldr	x21, [sp, #32]
  4036bc:	ldp	x29, x30, [sp], #48
  4036c0:	ret
  4036c4:	cbnz	w0, 4036f0 <ferror@plt+0x1a90>
  4036c8:	bl	401bf0 <__errno_location@plt>
  4036cc:	mov	x1, x0
  4036d0:	ldr	w2, [x0]
  4036d4:	mov	w0, #0xffffffff            	// #-1
  4036d8:	cmp	w2, #0x20
  4036dc:	b.eq	4036b4 <ferror@plt+0x1a54>  // b.none
  4036e0:	str	wzr, [x1]
  4036e4:	b	4036b4 <ferror@plt+0x1a54>
  4036e8:	mov	w0, #0xffffffff            	// #-1
  4036ec:	b	4036b4 <ferror@plt+0x1a54>
  4036f0:	mov	w0, #0xffffffff            	// #-1
  4036f4:	b	4036b4 <ferror@plt+0x1a54>
  4036f8:	stp	x29, x30, [sp, #-32]!
  4036fc:	mov	x29, sp
  403700:	adrp	x0, 417000 <ferror@plt+0x153a0>
  403704:	ldr	x0, [x0, #1016]
  403708:	bl	403668 <ferror@plt+0x1a08>
  40370c:	cbz	w0, 40372c <ferror@plt+0x1acc>
  403710:	str	x19, [sp, #16]
  403714:	bl	401bf0 <__errno_location@plt>
  403718:	mov	x19, x0
  40371c:	ldr	w0, [x0]
  403720:	cmp	w0, #0x20
  403724:	b.ne	403744 <ferror@plt+0x1ae4>  // b.any
  403728:	ldr	x19, [sp, #16]
  40372c:	adrp	x0, 417000 <ferror@plt+0x153a0>
  403730:	ldr	x0, [x0, #992]
  403734:	bl	403668 <ferror@plt+0x1a08>
  403738:	cbnz	w0, 403778 <ferror@plt+0x1b18>
  40373c:	ldp	x29, x30, [sp], #32
  403740:	ret
  403744:	mov	w2, #0x5                   	// #5
  403748:	adrp	x1, 405000 <ferror@plt+0x33a0>
  40374c:	add	x1, x1, #0xe90
  403750:	mov	x0, #0x0                   	// #0
  403754:	bl	401bb0 <dcgettext@plt>
  403758:	mov	x3, x0
  40375c:	adrp	x2, 405000 <ferror@plt+0x33a0>
  403760:	add	x2, x2, #0xea0
  403764:	ldr	w1, [x19]
  403768:	mov	w0, #0x0                   	// #0
  40376c:	bl	401870 <error@plt>
  403770:	mov	w0, #0x1                   	// #1
  403774:	bl	401830 <_exit@plt>
  403778:	str	x19, [sp, #16]
  40377c:	mov	w0, #0x1                   	// #1
  403780:	bl	401830 <_exit@plt>
  403784:	stp	x29, x30, [sp, #-32]!
  403788:	mov	x29, sp
  40378c:	str	q0, [sp, #16]
  403790:	ldr	x6, [sp, #16]
  403794:	ldr	x4, [sp, #24]
  403798:	str	q1, [sp, #16]
  40379c:	ldr	x7, [sp, #16]
  4037a0:	ldr	x0, [sp, #24]
  4037a4:	mrs	x11, fpcr
  4037a8:	ubfx	x5, x4, #48, #15
  4037ac:	mov	x9, x5
  4037b0:	lsr	x10, x4, #63
  4037b4:	ubfiz	x1, x4, #3, #48
  4037b8:	orr	x1, x1, x6, lsr #61
  4037bc:	lsl	x3, x6, #3
  4037c0:	ubfx	x8, x0, #48, #15
  4037c4:	mov	x13, x8
  4037c8:	lsr	x14, x0, #63
  4037cc:	ubfiz	x0, x0, #3, #48
  4037d0:	orr	x2, x0, x7, lsr #61
  4037d4:	lsl	x12, x7, #3
  4037d8:	cmp	x14, x4, lsr #63
  4037dc:	b.eq	403824 <ferror@plt+0x1bc4>  // b.none
  4037e0:	sub	w0, w5, w8
  4037e4:	cmp	w0, #0x0
  4037e8:	b.le	403d8c <ferror@plt+0x212c>
  4037ec:	cbnz	x8, 403c7c <ferror@plt+0x201c>
  4037f0:	orr	x4, x2, x12
  4037f4:	cbz	x4, 403c44 <ferror@plt+0x1fe4>
  4037f8:	subs	w0, w0, #0x1
  4037fc:	b.eq	403c6c <ferror@plt+0x200c>  // b.none
  403800:	mov	x4, #0x7fff                	// #32767
  403804:	cmp	x5, x4
  403808:	b.ne	403c8c <ferror@plt+0x202c>  // b.any
  40380c:	orr	x0, x1, x3
  403810:	cbz	x0, 40438c <ferror@plt+0x272c>
  403814:	lsr	x0, x1, #50
  403818:	eor	x0, x0, #0x1
  40381c:	and	w0, w0, #0x1
  403820:	b	404238 <ferror@plt+0x25d8>
  403824:	sub	w0, w5, w8
  403828:	cmp	w0, #0x0
  40382c:	b.le	403968 <ferror@plt+0x1d08>
  403830:	cbnz	x8, 40389c <ferror@plt+0x1c3c>
  403834:	orr	x4, x2, x12
  403838:	cbz	x4, 403868 <ferror@plt+0x1c08>
  40383c:	subs	w0, w0, #0x1
  403840:	b.eq	403890 <ferror@plt+0x1c30>  // b.none
  403844:	mov	x4, #0x7fff                	// #32767
  403848:	cmp	x5, x4
  40384c:	b.ne	4038ac <ferror@plt+0x1c4c>  // b.any
  403850:	orr	x0, x1, x3
  403854:	cbz	x0, 4042d8 <ferror@plt+0x2678>
  403858:	lsr	x0, x1, #50
  40385c:	eor	x0, x0, #0x1
  403860:	and	w0, w0, #0x1
  403864:	b	404238 <ferror@plt+0x25d8>
  403868:	mov	x4, x3
  40386c:	mov	x0, #0x7fff                	// #32767
  403870:	cmp	x5, x0
  403874:	b.ne	4040fc <ferror@plt+0x249c>  // b.any
  403878:	orr	x0, x1, x3
  40387c:	cbz	x0, 4042c8 <ferror@plt+0x2668>
  403880:	lsr	x0, x1, #50
  403884:	eor	x0, x0, #0x1
  403888:	and	w0, w0, #0x1
  40388c:	b	404238 <ferror@plt+0x25d8>
  403890:	adds	x4, x3, x12
  403894:	adc	x1, x2, x1
  403898:	b	4038ec <ferror@plt+0x1c8c>
  40389c:	orr	x2, x2, #0x8000000000000
  4038a0:	mov	x4, #0x7fff                	// #32767
  4038a4:	cmp	x5, x4
  4038a8:	b.eq	40391c <ferror@plt+0x1cbc>  // b.none
  4038ac:	cmp	w0, #0x74
  4038b0:	b.gt	404284 <ferror@plt+0x2624>
  4038b4:	cmp	w0, #0x3f
  4038b8:	b.gt	403934 <ferror@plt+0x1cd4>
  4038bc:	mov	w5, #0x40                  	// #64
  4038c0:	sub	w5, w5, w0
  4038c4:	lsl	x4, x2, x5
  4038c8:	lsr	x6, x12, x0
  4038cc:	orr	x4, x4, x6
  4038d0:	lsl	x5, x12, x5
  4038d4:	cmp	x5, #0x0
  4038d8:	cset	x5, ne  // ne = any
  4038dc:	orr	x4, x4, x5
  4038e0:	lsr	x0, x2, x0
  4038e4:	adds	x4, x4, x3
  4038e8:	adc	x1, x0, x1
  4038ec:	tbz	x1, #51, 4040fc <ferror@plt+0x249c>
  4038f0:	add	x9, x9, #0x1
  4038f4:	mov	x0, #0x7fff                	// #32767
  4038f8:	cmp	x9, x0
  4038fc:	b.eq	403c0c <ferror@plt+0x1fac>  // b.none
  403900:	and	x0, x1, #0xfff7ffffffffffff
  403904:	and	x3, x4, #0x1
  403908:	orr	x3, x3, x4, lsr #1
  40390c:	orr	x3, x3, x1, lsl #63
  403910:	lsr	x1, x0, #1
  403914:	mov	w0, #0x0                   	// #0
  403918:	b	404238 <ferror@plt+0x25d8>
  40391c:	orr	x0, x1, x3
  403920:	cbz	x0, 4042e8 <ferror@plt+0x2688>
  403924:	lsr	x0, x1, #50
  403928:	eor	x0, x0, #0x1
  40392c:	and	w0, w0, #0x1
  403930:	b	404238 <ferror@plt+0x25d8>
  403934:	sub	w4, w0, #0x40
  403938:	lsr	x4, x2, x4
  40393c:	mov	w5, #0x80                  	// #128
  403940:	sub	w5, w5, w0
  403944:	lsl	x2, x2, x5
  403948:	cmp	w0, #0x40
  40394c:	csel	x0, x2, xzr, ne  // ne = any
  403950:	orr	x12, x0, x12
  403954:	cmp	x12, #0x0
  403958:	cset	x0, ne  // ne = any
  40395c:	orr	x4, x4, x0
  403960:	mov	x0, #0x0                   	// #0
  403964:	b	4038e4 <ferror@plt+0x1c84>
  403968:	tbnz	w0, #31, 4039ac <ferror@plt+0x1d4c>
  40396c:	add	x0, x5, #0x1
  403970:	tst	x0, #0x7ffe
  403974:	b.ne	403bac <ferror@plt+0x1f4c>  // b.any
  403978:	cbnz	x5, 403af8 <ferror@plt+0x1e98>
  40397c:	orr	x0, x1, x3
  403980:	cbz	x0, 404278 <ferror@plt+0x2618>
  403984:	orr	x0, x2, x12
  403988:	cbz	x0, 4043ec <ferror@plt+0x278c>
  40398c:	adds	x4, x3, x12
  403990:	adc	x1, x2, x1
  403994:	tbz	x1, #51, 404100 <ferror@plt+0x24a0>
  403998:	and	x1, x1, #0xfff7ffffffffffff
  40399c:	mov	x3, x4
  4039a0:	mov	x9, #0x1                   	// #1
  4039a4:	mov	w0, #0x0                   	// #0
  4039a8:	b	404238 <ferror@plt+0x25d8>
  4039ac:	cbnz	x5, 403a44 <ferror@plt+0x1de4>
  4039b0:	orr	x4, x1, x3
  4039b4:	cbz	x4, 4039f4 <ferror@plt+0x1d94>
  4039b8:	cmn	w0, #0x1
  4039bc:	b.eq	403a34 <ferror@plt+0x1dd4>  // b.none
  4039c0:	mvn	w0, w0
  4039c4:	mov	x4, #0x7fff                	// #32767
  4039c8:	cmp	x8, x4
  4039cc:	b.ne	403a58 <ferror@plt+0x1df8>  // b.any
  4039d0:	orr	x3, x2, x12
  4039d4:	cbz	x3, 404304 <ferror@plt+0x26a4>
  4039d8:	lsr	x0, x2, #50
  4039dc:	eor	x0, x0, #0x1
  4039e0:	and	w0, w0, #0x1
  4039e4:	mov	x1, x2
  4039e8:	mov	x3, x12
  4039ec:	mov	x9, x8
  4039f0:	b	404238 <ferror@plt+0x25d8>
  4039f4:	mov	x0, #0x7fff                	// #32767
  4039f8:	cmp	x8, x0
  4039fc:	b.eq	403a10 <ferror@plt+0x1db0>  // b.none
  403a00:	mov	x1, x2
  403a04:	mov	x4, x12
  403a08:	mov	x9, x8
  403a0c:	b	4040fc <ferror@plt+0x249c>
  403a10:	orr	x3, x2, x12
  403a14:	cbz	x3, 4042f8 <ferror@plt+0x2698>
  403a18:	lsr	x0, x2, #50
  403a1c:	eor	x0, x0, #0x1
  403a20:	and	w0, w0, #0x1
  403a24:	mov	x1, x2
  403a28:	mov	x3, x12
  403a2c:	mov	x9, x8
  403a30:	b	404238 <ferror@plt+0x25d8>
  403a34:	adds	x4, x3, x12
  403a38:	adc	x1, x2, x1
  403a3c:	mov	x9, x8
  403a40:	b	4038ec <ferror@plt+0x1c8c>
  403a44:	neg	w0, w0
  403a48:	orr	x1, x1, #0x8000000000000
  403a4c:	mov	x4, #0x7fff                	// #32767
  403a50:	cmp	x8, x4
  403a54:	b.eq	403aa0 <ferror@plt+0x1e40>  // b.none
  403a58:	cmp	w0, #0x74
  403a5c:	b.gt	404290 <ferror@plt+0x2630>
  403a60:	cmp	w0, #0x3f
  403a64:	b.gt	403ac4 <ferror@plt+0x1e64>
  403a68:	mov	w5, #0x40                  	// #64
  403a6c:	sub	w5, w5, w0
  403a70:	lsl	x4, x1, x5
  403a74:	lsr	x6, x3, x0
  403a78:	orr	x4, x4, x6
  403a7c:	lsl	x3, x3, x5
  403a80:	cmp	x3, #0x0
  403a84:	cset	x3, ne  // ne = any
  403a88:	orr	x4, x4, x3
  403a8c:	lsr	x1, x1, x0
  403a90:	adds	x4, x4, x12
  403a94:	adc	x1, x1, x2
  403a98:	mov	x9, x13
  403a9c:	b	4038ec <ferror@plt+0x1c8c>
  403aa0:	orr	x3, x2, x12
  403aa4:	cbz	x3, 404310 <ferror@plt+0x26b0>
  403aa8:	lsr	x0, x2, #50
  403aac:	eor	x0, x0, #0x1
  403ab0:	and	w0, w0, #0x1
  403ab4:	mov	x1, x2
  403ab8:	mov	x3, x12
  403abc:	mov	x9, x8
  403ac0:	b	404238 <ferror@plt+0x25d8>
  403ac4:	sub	w4, w0, #0x40
  403ac8:	lsr	x4, x1, x4
  403acc:	mov	w5, #0x80                  	// #128
  403ad0:	sub	w5, w5, w0
  403ad4:	lsl	x1, x1, x5
  403ad8:	cmp	w0, #0x40
  403adc:	csel	x0, x1, xzr, ne  // ne = any
  403ae0:	orr	x3, x0, x3
  403ae4:	cmp	x3, #0x0
  403ae8:	cset	x0, ne  // ne = any
  403aec:	orr	x4, x4, x0
  403af0:	mov	x1, #0x0                   	// #0
  403af4:	b	403a90 <ferror@plt+0x1e30>
  403af8:	mov	x0, #0x7fff                	// #32767
  403afc:	cmp	x5, x0
  403b00:	b.eq	403b5c <ferror@plt+0x1efc>  // b.none
  403b04:	mov	w0, #0x0                   	// #0
  403b08:	mov	x4, #0x7fff                	// #32767
  403b0c:	cmp	x8, x4
  403b10:	b.eq	403b7c <ferror@plt+0x1f1c>  // b.none
  403b14:	orr	x4, x1, x3
  403b18:	cbz	x4, 404268 <ferror@plt+0x2608>
  403b1c:	orr	x12, x2, x12
  403b20:	mov	x9, #0x7fff                	// #32767
  403b24:	cbz	x12, 404238 <ferror@plt+0x25d8>
  403b28:	bfi	x6, x1, #61, #3
  403b2c:	lsr	x3, x1, #3
  403b30:	tbz	x1, #50, 403b4c <ferror@plt+0x1eec>
  403b34:	lsr	x1, x2, #3
  403b38:	tbnz	x2, #50, 403b4c <ferror@plt+0x1eec>
  403b3c:	mov	x6, x7
  403b40:	bfi	x6, x2, #61, #3
  403b44:	mov	x3, x1
  403b48:	mov	x10, x14
  403b4c:	extr	x1, x3, x6, #61
  403b50:	lsl	x3, x6, #3
  403b54:	mov	x9, #0x7fff                	// #32767
  403b58:	b	404238 <ferror@plt+0x25d8>
  403b5c:	orr	x0, x1, x3
  403b60:	cbz	x0, 404418 <ferror@plt+0x27b8>
  403b64:	lsr	x0, x1, #50
  403b68:	eor	x0, x0, #0x1
  403b6c:	and	w0, w0, #0x1
  403b70:	mov	x4, #0x7fff                	// #32767
  403b74:	cmp	x8, x4
  403b78:	b.ne	403b1c <ferror@plt+0x1ebc>  // b.any
  403b7c:	orr	x4, x2, x12
  403b80:	cbz	x4, 403b14 <ferror@plt+0x1eb4>
  403b84:	tst	x2, #0x4000000000000
  403b88:	csinc	w0, w0, wzr, ne  // ne = any
  403b8c:	orr	x3, x1, x3
  403b90:	cbnz	x3, 403b28 <ferror@plt+0x1ec8>
  403b94:	mov	x1, x2
  403b98:	mov	x3, x12
  403b9c:	mov	x9, #0x7fff                	// #32767
  403ba0:	b	404238 <ferror@plt+0x25d8>
  403ba4:	mov	w0, #0x0                   	// #0
  403ba8:	b	403b7c <ferror@plt+0x1f1c>
  403bac:	mov	x4, #0x7fff                	// #32767
  403bb0:	cmp	x0, x4
  403bb4:	b.eq	403bd4 <ferror@plt+0x1f74>  // b.none
  403bb8:	adds	x3, x3, x12
  403bbc:	adc	x1, x2, x1
  403bc0:	extr	x3, x1, x3, #1
  403bc4:	lsr	x1, x1, #1
  403bc8:	mov	x9, x0
  403bcc:	mov	w0, #0x0                   	// #0
  403bd0:	b	404238 <ferror@plt+0x25d8>
  403bd4:	ands	x3, x11, #0xc00000
  403bd8:	b.eq	40431c <ferror@plt+0x26bc>  // b.none
  403bdc:	cmp	x3, #0x400, lsl #12
  403be0:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  403be4:	b.eq	404328 <ferror@plt+0x26c8>  // b.none
  403be8:	cmp	x3, #0x800, lsl #12
  403bec:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  403bf0:	b.ne	40433c <ferror@plt+0x26dc>  // b.any
  403bf4:	mov	w4, #0x0                   	// #0
  403bf8:	mov	x1, #0xffffffffffffffff    	// #-1
  403bfc:	mov	x3, x1
  403c00:	mov	x9, #0x7ffe                	// #32766
  403c04:	mov	w0, #0x14                  	// #20
  403c08:	b	404244 <ferror@plt+0x25e4>
  403c0c:	ands	x3, x11, #0xc00000
  403c10:	b.eq	40434c <ferror@plt+0x26ec>  // b.none
  403c14:	cmp	x3, #0x400, lsl #12
  403c18:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  403c1c:	b.eq	404358 <ferror@plt+0x26f8>  // b.none
  403c20:	cmp	x3, #0x800, lsl #12
  403c24:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  403c28:	b.ne	40436c <ferror@plt+0x270c>  // b.any
  403c2c:	mov	w4, #0x0                   	// #0
  403c30:	mov	x1, #0xffffffffffffffff    	// #-1
  403c34:	mov	x3, x1
  403c38:	mov	x9, #0x7ffe                	// #32766
  403c3c:	mov	w0, #0x14                  	// #20
  403c40:	b	404244 <ferror@plt+0x25e4>
  403c44:	mov	x4, x3
  403c48:	mov	x0, #0x7fff                	// #32767
  403c4c:	cmp	x5, x0
  403c50:	b.ne	4040fc <ferror@plt+0x249c>  // b.any
  403c54:	orr	x0, x1, x3
  403c58:	cbz	x0, 40437c <ferror@plt+0x271c>
  403c5c:	lsr	x0, x1, #50
  403c60:	eor	x0, x0, #0x1
  403c64:	and	w0, w0, #0x1
  403c68:	b	404238 <ferror@plt+0x25d8>
  403c6c:	sub	x4, x3, x12
  403c70:	cmp	x3, x4
  403c74:	sbc	x1, x1, x2
  403c78:	b	403cd0 <ferror@plt+0x2070>
  403c7c:	orr	x2, x2, #0x8000000000000
  403c80:	mov	x4, #0x7fff                	// #32767
  403c84:	cmp	x5, x4
  403c88:	b.eq	403d40 <ferror@plt+0x20e0>  // b.none
  403c8c:	cmp	w0, #0x74
  403c90:	b.gt	40429c <ferror@plt+0x263c>
  403c94:	cmp	w0, #0x3f
  403c98:	b.gt	403d58 <ferror@plt+0x20f8>
  403c9c:	mov	w5, #0x40                  	// #64
  403ca0:	sub	w5, w5, w0
  403ca4:	lsl	x4, x2, x5
  403ca8:	lsr	x6, x12, x0
  403cac:	orr	x4, x4, x6
  403cb0:	lsl	x12, x12, x5
  403cb4:	cmp	x12, #0x0
  403cb8:	cset	x5, ne  // ne = any
  403cbc:	orr	x4, x4, x5
  403cc0:	lsr	x0, x2, x0
  403cc4:	sub	x4, x3, x4
  403cc8:	cmp	x3, x4
  403ccc:	sbc	x1, x1, x0
  403cd0:	tbz	x1, #51, 4040fc <ferror@plt+0x249c>
  403cd4:	and	x5, x1, #0x7ffffffffffff
  403cd8:	cbz	x5, 4040a0 <ferror@plt+0x2440>
  403cdc:	clz	x0, x5
  403ce0:	sub	w0, w0, #0xc
  403ce4:	lsl	x5, x5, x0
  403ce8:	neg	w1, w0
  403cec:	lsr	x1, x4, x1
  403cf0:	orr	x1, x1, x5
  403cf4:	lsl	x5, x4, x0
  403cf8:	sxtw	x2, w0
  403cfc:	cmp	x9, w0, sxtw
  403d00:	b.gt	4040f0 <ferror@plt+0x2490>
  403d04:	sub	w9, w0, w9
  403d08:	add	w6, w9, #0x1
  403d0c:	cmp	w6, #0x3f
  403d10:	b.gt	4040bc <ferror@plt+0x245c>
  403d14:	mov	w0, #0x40                  	// #64
  403d18:	sub	w0, w0, w6
  403d1c:	lsl	x4, x1, x0
  403d20:	lsr	x2, x5, x6
  403d24:	orr	x4, x4, x2
  403d28:	lsl	x5, x5, x0
  403d2c:	cmp	x5, #0x0
  403d30:	cset	x3, ne  // ne = any
  403d34:	orr	x4, x4, x3
  403d38:	lsr	x1, x1, x6
  403d3c:	b	404100 <ferror@plt+0x24a0>
  403d40:	orr	x0, x1, x3
  403d44:	cbz	x0, 40439c <ferror@plt+0x273c>
  403d48:	lsr	x0, x1, #50
  403d4c:	eor	x0, x0, #0x1
  403d50:	and	w0, w0, #0x1
  403d54:	b	404238 <ferror@plt+0x25d8>
  403d58:	sub	w4, w0, #0x40
  403d5c:	lsr	x4, x2, x4
  403d60:	mov	w5, #0x80                  	// #128
  403d64:	sub	w5, w5, w0
  403d68:	lsl	x2, x2, x5
  403d6c:	cmp	w0, #0x40
  403d70:	csel	x2, x2, xzr, ne  // ne = any
  403d74:	orr	x12, x2, x12
  403d78:	cmp	x12, #0x0
  403d7c:	cset	x0, ne  // ne = any
  403d80:	orr	x4, x4, x0
  403d84:	mov	x0, #0x0                   	// #0
  403d88:	b	403cc4 <ferror@plt+0x2064>
  403d8c:	tbnz	w0, #31, 403dd4 <ferror@plt+0x2174>
  403d90:	add	x0, x5, #0x1
  403d94:	ands	x4, x0, #0x7ffe
  403d98:	b.ne	404060 <ferror@plt+0x2400>  // b.any
  403d9c:	cbnz	x5, 403f78 <ferror@plt+0x2318>
  403da0:	orr	x0, x1, x3
  403da4:	cbz	x0, 403f40 <ferror@plt+0x22e0>
  403da8:	orr	x0, x2, x12
  403dac:	cbz	x0, 4043ec <ferror@plt+0x278c>
  403db0:	sub	x0, x3, x12
  403db4:	cmp	x3, x0
  403db8:	sbc	x5, x1, x2
  403dbc:	tbz	x5, #51, 403f5c <ferror@plt+0x22fc>
  403dc0:	sub	x4, x12, x3
  403dc4:	cmp	x12, x4
  403dc8:	sbc	x1, x2, x1
  403dcc:	mov	x10, x14
  403dd0:	b	404100 <ferror@plt+0x24a0>
  403dd4:	cbnz	x5, 403e80 <ferror@plt+0x2220>
  403dd8:	orr	x4, x1, x3
  403ddc:	cbz	x4, 403e20 <ferror@plt+0x21c0>
  403de0:	cmn	w0, #0x1
  403de4:	b.eq	403e68 <ferror@plt+0x2208>  // b.none
  403de8:	mvn	w0, w0
  403dec:	mov	x4, #0x7fff                	// #32767
  403df0:	cmp	x8, x4
  403df4:	b.ne	403e94 <ferror@plt+0x2234>  // b.any
  403df8:	orr	x3, x2, x12
  403dfc:	cbz	x3, 4043c0 <ferror@plt+0x2760>
  403e00:	lsr	x0, x2, #50
  403e04:	eor	x0, x0, #0x1
  403e08:	and	w0, w0, #0x1
  403e0c:	mov	x1, x2
  403e10:	mov	x3, x12
  403e14:	mov	x9, x8
  403e18:	mov	x10, x14
  403e1c:	b	404238 <ferror@plt+0x25d8>
  403e20:	mov	x0, #0x7fff                	// #32767
  403e24:	cmp	x8, x0
  403e28:	b.eq	403e40 <ferror@plt+0x21e0>  // b.none
  403e2c:	mov	x1, x2
  403e30:	mov	x4, x12
  403e34:	mov	x9, x8
  403e38:	mov	x10, x14
  403e3c:	b	4040fc <ferror@plt+0x249c>
  403e40:	orr	x3, x2, x12
  403e44:	cbz	x3, 4043b0 <ferror@plt+0x2750>
  403e48:	lsr	x0, x2, #50
  403e4c:	eor	x0, x0, #0x1
  403e50:	and	w0, w0, #0x1
  403e54:	mov	x1, x2
  403e58:	mov	x3, x12
  403e5c:	mov	x9, x8
  403e60:	mov	x10, x14
  403e64:	b	404238 <ferror@plt+0x25d8>
  403e68:	sub	x4, x12, x3
  403e6c:	cmp	x12, x4
  403e70:	sbc	x1, x2, x1
  403e74:	mov	x9, x8
  403e78:	mov	x10, x14
  403e7c:	b	403cd0 <ferror@plt+0x2070>
  403e80:	neg	w0, w0
  403e84:	orr	x1, x1, #0x8000000000000
  403e88:	mov	x4, #0x7fff                	// #32767
  403e8c:	cmp	x8, x4
  403e90:	b.eq	403ee4 <ferror@plt+0x2284>  // b.none
  403e94:	cmp	w0, #0x74
  403e98:	b.gt	4042a8 <ferror@plt+0x2648>
  403e9c:	cmp	w0, #0x3f
  403ea0:	b.gt	403f0c <ferror@plt+0x22ac>
  403ea4:	mov	w5, #0x40                  	// #64
  403ea8:	sub	w5, w5, w0
  403eac:	lsl	x4, x1, x5
  403eb0:	lsr	x6, x3, x0
  403eb4:	orr	x4, x4, x6
  403eb8:	lsl	x3, x3, x5
  403ebc:	cmp	x3, #0x0
  403ec0:	cset	x3, ne  // ne = any
  403ec4:	orr	x4, x4, x3
  403ec8:	lsr	x1, x1, x0
  403ecc:	sub	x4, x12, x4
  403ed0:	cmp	x12, x4
  403ed4:	sbc	x1, x2, x1
  403ed8:	mov	x9, x13
  403edc:	mov	x10, x14
  403ee0:	b	403cd0 <ferror@plt+0x2070>
  403ee4:	orr	x3, x2, x12
  403ee8:	cbz	x3, 4043d0 <ferror@plt+0x2770>
  403eec:	lsr	x0, x2, #50
  403ef0:	eor	x0, x0, #0x1
  403ef4:	and	w0, w0, #0x1
  403ef8:	mov	x1, x2
  403efc:	mov	x3, x12
  403f00:	mov	x9, x8
  403f04:	mov	x10, x14
  403f08:	b	404238 <ferror@plt+0x25d8>
  403f0c:	sub	w4, w0, #0x40
  403f10:	lsr	x4, x1, x4
  403f14:	mov	w5, #0x80                  	// #128
  403f18:	sub	w5, w5, w0
  403f1c:	lsl	x1, x1, x5
  403f20:	cmp	w0, #0x40
  403f24:	csel	x0, x1, xzr, ne  // ne = any
  403f28:	orr	x3, x0, x3
  403f2c:	cmp	x3, #0x0
  403f30:	cset	x0, ne  // ne = any
  403f34:	orr	x4, x4, x0
  403f38:	mov	x1, #0x0                   	// #0
  403f3c:	b	403ecc <ferror@plt+0x226c>
  403f40:	orr	x4, x2, x12
  403f44:	cbnz	x4, 4043e0 <ferror@plt+0x2780>
  403f48:	and	x0, x11, #0xc00000
  403f4c:	cmp	x0, #0x800, lsl #12
  403f50:	cset	x10, eq  // eq = none
  403f54:	mov	x1, x4
  403f58:	b	404100 <ferror@plt+0x24a0>
  403f5c:	orr	x4, x0, x5
  403f60:	cbnz	x4, 40440c <ferror@plt+0x27ac>
  403f64:	and	x0, x11, #0xc00000
  403f68:	cmp	x0, #0x800, lsl #12
  403f6c:	cset	x10, eq  // eq = none
  403f70:	mov	x1, x4
  403f74:	b	404100 <ferror@plt+0x24a0>
  403f78:	mov	x0, #0x7fff                	// #32767
  403f7c:	cmp	x5, x0
  403f80:	b.eq	403fb8 <ferror@plt+0x2358>  // b.none
  403f84:	mov	w0, #0x0                   	// #0
  403f88:	mov	x5, #0x7fff                	// #32767
  403f8c:	cmp	x8, x5
  403f90:	b.eq	40400c <ferror@plt+0x23ac>  // b.none
  403f94:	orr	x5, x1, x3
  403f98:	cbnz	x5, 403fd8 <ferror@plt+0x2378>
  403f9c:	orr	x1, x2, x12
  403fa0:	cbnz	x1, 404038 <ferror@plt+0x23d8>
  403fa4:	mov	x10, x4
  403fa8:	mov	x1, #0x7ffffffffffff       	// #2251799813685247
  403fac:	mov	x3, #0xfffffffffffffff8    	// #-8
  403fb0:	mov	w0, #0x1                   	// #1
  403fb4:	b	4043a8 <ferror@plt+0x2748>
  403fb8:	orr	x0, x1, x3
  403fbc:	cbz	x0, 4042b4 <ferror@plt+0x2654>
  403fc0:	lsr	x0, x1, #50
  403fc4:	eor	x0, x0, #0x1
  403fc8:	and	w0, w0, #0x1
  403fcc:	mov	x5, #0x7fff                	// #32767
  403fd0:	cmp	x8, x5
  403fd4:	b.eq	40400c <ferror@plt+0x23ac>  // b.none
  403fd8:	orr	x12, x2, x12
  403fdc:	mov	x9, #0x7fff                	// #32767
  403fe0:	cbz	x12, 404238 <ferror@plt+0x25d8>
  403fe4:	lsr	x3, x1, #3
  403fe8:	tbz	x1, #50, 40404c <ferror@plt+0x23ec>
  403fec:	lsr	x4, x2, #3
  403ff0:	tbnz	x2, #50, 40404c <ferror@plt+0x23ec>
  403ff4:	mov	x6, x7
  403ff8:	bfi	x6, x2, #61, #3
  403ffc:	mov	x3, x4
  404000:	mov	x10, x14
  404004:	b	404050 <ferror@plt+0x23f0>
  404008:	mov	w0, #0x0                   	// #0
  40400c:	orr	x5, x2, x12
  404010:	cbz	x5, 403f94 <ferror@plt+0x2334>
  404014:	tst	x2, #0x4000000000000
  404018:	csinc	w0, w0, wzr, ne  // ne = any
  40401c:	orr	x4, x1, x3
  404020:	cbnz	x4, 403fd8 <ferror@plt+0x2378>
  404024:	mov	x1, x2
  404028:	mov	x3, x12
  40402c:	mov	x10, x14
  404030:	mov	x9, #0x7fff                	// #32767
  404034:	b	404238 <ferror@plt+0x25d8>
  404038:	mov	x1, x2
  40403c:	mov	x3, x12
  404040:	mov	x10, x14
  404044:	mov	x9, #0x7fff                	// #32767
  404048:	b	404238 <ferror@plt+0x25d8>
  40404c:	bfi	x6, x1, #61, #3
  404050:	extr	x1, x3, x6, #61
  404054:	lsl	x3, x6, #3
  404058:	mov	x9, #0x7fff                	// #32767
  40405c:	b	404238 <ferror@plt+0x25d8>
  404060:	sub	x4, x3, x12
  404064:	cmp	x3, x4
  404068:	sbc	x5, x1, x2
  40406c:	tbnz	x5, #51, 40408c <ferror@plt+0x242c>
  404070:	orr	x1, x4, x5
  404074:	cbnz	x1, 403cd8 <ferror@plt+0x2078>
  404078:	and	x0, x11, #0xc00000
  40407c:	cmp	x0, #0x800, lsl #12
  404080:	cset	x10, eq  // eq = none
  404084:	mov	x4, x1
  404088:	b	404100 <ferror@plt+0x24a0>
  40408c:	sub	x4, x12, x3
  404090:	cmp	x12, x4
  404094:	sbc	x5, x2, x1
  404098:	mov	x10, x14
  40409c:	b	403cd8 <ferror@plt+0x2078>
  4040a0:	clz	x1, x4
  4040a4:	add	w0, w1, #0x34
  4040a8:	cmp	w0, #0x3f
  4040ac:	b.le	403ce4 <ferror@plt+0x2084>
  4040b0:	sub	w1, w1, #0xc
  4040b4:	lsl	x1, x4, x1
  4040b8:	b	403cf8 <ferror@plt+0x2098>
  4040bc:	sub	w9, w9, #0x3f
  4040c0:	lsr	x0, x1, x9
  4040c4:	mov	w2, #0x80                  	// #128
  4040c8:	sub	w2, w2, w6
  4040cc:	lsl	x1, x1, x2
  4040d0:	cmp	w6, #0x40
  4040d4:	csel	x2, x1, xzr, ne  // ne = any
  4040d8:	orr	x2, x5, x2
  4040dc:	cmp	x2, #0x0
  4040e0:	cset	x4, ne  // ne = any
  4040e4:	orr	x4, x0, x4
  4040e8:	mov	x1, #0x0                   	// #0
  4040ec:	b	404100 <ferror@plt+0x24a0>
  4040f0:	sub	x9, x9, x2
  4040f4:	and	x1, x1, #0xfff7ffffffffffff
  4040f8:	mov	x4, x5
  4040fc:	cbnz	x9, 404230 <ferror@plt+0x25d0>
  404100:	orr	x3, x4, x1
  404104:	cbnz	x3, 4043f0 <ferror@plt+0x2790>
  404108:	mov	x1, x3
  40410c:	mov	x9, #0x0                   	// #0
  404110:	mov	w0, #0x0                   	// #0
  404114:	b	404148 <ferror@plt+0x24e8>
  404118:	mov	x3, x4
  40411c:	mov	w4, #0x1                   	// #1
  404120:	mov	x9, #0x0                   	// #0
  404124:	mov	w0, #0x0                   	// #0
  404128:	b	404244 <ferror@plt+0x25e4>
  40412c:	and	x2, x3, #0xf
  404130:	cmp	x2, #0x4
  404134:	b.eq	404140 <ferror@plt+0x24e0>  // b.none
  404138:	adds	x3, x3, #0x4
  40413c:	cinc	x1, x1, cs  // cs = hs, nlast
  404140:	cbz	w4, 404148 <ferror@plt+0x24e8>
  404144:	orr	w0, w0, #0x8
  404148:	tbz	x1, #51, 4041f4 <ferror@plt+0x2594>
  40414c:	add	x9, x9, #0x1
  404150:	mov	x2, #0x7fff                	// #32767
  404154:	cmp	x9, x2
  404158:	b.eq	4041c0 <ferror@plt+0x2560>  // b.none
  40415c:	and	x2, x1, #0xfff7ffffffffffff
  404160:	extr	x4, x1, x3, #3
  404164:	lsr	x1, x2, #3
  404168:	mov	x3, #0x0                   	// #0
  40416c:	mov	x2, x4
  404170:	bfxil	x3, x1, #0, #48
  404174:	bfi	x3, x9, #48, #15
  404178:	bfi	x3, x10, #63, #1
  40417c:	stp	x2, x3, [sp, #16]
  404180:	cbnz	w0, 404228 <ferror@plt+0x25c8>
  404184:	ldr	q0, [sp, #16]
  404188:	ldp	x29, x30, [sp], #32
  40418c:	ret
  404190:	cbnz	x10, 404140 <ferror@plt+0x24e0>
  404194:	adds	x3, x3, #0x8
  404198:	cinc	x1, x1, cs  // cs = hs, nlast
  40419c:	b	404140 <ferror@plt+0x24e0>
  4041a0:	cbz	x10, 404140 <ferror@plt+0x24e0>
  4041a4:	adds	x3, x3, #0x8
  4041a8:	cinc	x1, x1, cs  // cs = hs, nlast
  4041ac:	b	404140 <ferror@plt+0x24e0>
  4041b0:	mov	x3, x4
  4041b4:	mov	x9, #0x0                   	// #0
  4041b8:	mov	w0, #0x0                   	// #0
  4041bc:	b	404144 <ferror@plt+0x24e4>
  4041c0:	ands	x3, x11, #0xc00000
  4041c4:	b.eq	4041e8 <ferror@plt+0x2588>  // b.none
  4041c8:	cmp	x3, #0x400, lsl #12
  4041cc:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  4041d0:	b.eq	404220 <ferror@plt+0x25c0>  // b.none
  4041d4:	cmp	x3, #0x800, lsl #12
  4041d8:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  4041dc:	csetm	x3, eq  // eq = none
  4041e0:	mov	x1, #0x7ffe                	// #32766
  4041e4:	csel	x9, x9, x1, ne  // ne = any
  4041e8:	mov	w1, #0x14                  	// #20
  4041ec:	orr	w0, w0, w1
  4041f0:	mov	x1, x3
  4041f4:	extr	x4, x1, x3, #3
  4041f8:	lsr	x1, x1, #3
  4041fc:	mov	x2, #0x7fff                	// #32767
  404200:	cmp	x9, x2
  404204:	b.ne	404168 <ferror@plt+0x2508>  // b.any
  404208:	orr	x2, x4, x1
  40420c:	orr	x1, x1, #0x800000000000
  404210:	cbnz	x2, 404168 <ferror@plt+0x2508>
  404214:	mov	x4, x2
  404218:	mov	x1, x2
  40421c:	b	404168 <ferror@plt+0x2508>
  404220:	mov	x3, #0x0                   	// #0
  404224:	b	4041e8 <ferror@plt+0x2588>
  404228:	bl	40577c <ferror@plt+0x3b1c>
  40422c:	b	404184 <ferror@plt+0x2524>
  404230:	mov	x3, x4
  404234:	mov	w0, #0x0                   	// #0
  404238:	mov	w4, #0x0                   	// #0
  40423c:	tst	x3, #0x7
  404240:	b.eq	404148 <ferror@plt+0x24e8>  // b.none
  404244:	orr	w0, w0, #0x10
  404248:	and	x2, x11, #0xc00000
  40424c:	cmp	x2, #0x400, lsl #12
  404250:	b.eq	404190 <ferror@plt+0x2530>  // b.none
  404254:	cmp	x2, #0x800, lsl #12
  404258:	b.eq	4041a0 <ferror@plt+0x2540>  // b.none
  40425c:	cbz	x2, 40412c <ferror@plt+0x24cc>
  404260:	cbnz	w4, 404144 <ferror@plt+0x24e4>
  404264:	b	404148 <ferror@plt+0x24e8>
  404268:	mov	x1, x2
  40426c:	mov	x3, x12
  404270:	mov	x9, #0x7fff                	// #32767
  404274:	b	404238 <ferror@plt+0x25d8>
  404278:	mov	x1, x2
  40427c:	mov	x4, x12
  404280:	b	404100 <ferror@plt+0x24a0>
  404284:	mov	x0, #0x0                   	// #0
  404288:	mov	x4, #0x1                   	// #1
  40428c:	b	4038e4 <ferror@plt+0x1c84>
  404290:	mov	x1, #0x0                   	// #0
  404294:	mov	x4, #0x1                   	// #1
  404298:	b	403a90 <ferror@plt+0x1e30>
  40429c:	mov	x0, #0x0                   	// #0
  4042a0:	mov	x4, #0x1                   	// #1
  4042a4:	b	403cc4 <ferror@plt+0x2064>
  4042a8:	mov	x1, #0x0                   	// #0
  4042ac:	mov	x4, #0x1                   	// #1
  4042b0:	b	403ecc <ferror@plt+0x226c>
  4042b4:	mov	x0, #0x7fff                	// #32767
  4042b8:	cmp	x8, x0
  4042bc:	b.eq	404008 <ferror@plt+0x23a8>  // b.none
  4042c0:	mov	w0, #0x0                   	// #0
  4042c4:	b	403f9c <ferror@plt+0x233c>
  4042c8:	mov	x1, x0
  4042cc:	mov	x3, x0
  4042d0:	mov	w0, #0x0                   	// #0
  4042d4:	b	4043a8 <ferror@plt+0x2748>
  4042d8:	mov	x1, x0
  4042dc:	mov	x3, x0
  4042e0:	mov	w0, #0x0                   	// #0
  4042e4:	b	4043a8 <ferror@plt+0x2748>
  4042e8:	mov	x1, x0
  4042ec:	mov	x3, x0
  4042f0:	mov	w0, #0x0                   	// #0
  4042f4:	b	4043a8 <ferror@plt+0x2748>
  4042f8:	mov	x1, x3
  4042fc:	mov	w0, #0x0                   	// #0
  404300:	b	4043a8 <ferror@plt+0x2748>
  404304:	mov	x1, x3
  404308:	mov	w0, #0x0                   	// #0
  40430c:	b	4043a8 <ferror@plt+0x2748>
  404310:	mov	x1, x3
  404314:	mov	w0, #0x0                   	// #0
  404318:	b	4043a8 <ferror@plt+0x2748>
  40431c:	mov	x1, x3
  404320:	mov	w0, #0x14                  	// #20
  404324:	b	4043a8 <ferror@plt+0x2748>
  404328:	mov	x1, #0x0                   	// #0
  40432c:	mov	x3, #0x0                   	// #0
  404330:	mov	x10, #0x0                   	// #0
  404334:	mov	w0, #0x14                  	// #20
  404338:	b	4043a8 <ferror@plt+0x2748>
  40433c:	mov	x1, #0x0                   	// #0
  404340:	mov	x3, #0x0                   	// #0
  404344:	mov	w0, #0x14                  	// #20
  404348:	b	4043a8 <ferror@plt+0x2748>
  40434c:	mov	x1, x3
  404350:	mov	w0, #0x14                  	// #20
  404354:	b	4043a8 <ferror@plt+0x2748>
  404358:	mov	x1, #0x0                   	// #0
  40435c:	mov	x3, #0x0                   	// #0
  404360:	mov	x10, #0x0                   	// #0
  404364:	mov	w0, #0x14                  	// #20
  404368:	b	4043a8 <ferror@plt+0x2748>
  40436c:	mov	x1, #0x0                   	// #0
  404370:	mov	x3, #0x0                   	// #0
  404374:	mov	w0, #0x14                  	// #20
  404378:	b	4043a8 <ferror@plt+0x2748>
  40437c:	mov	x1, x0
  404380:	mov	x3, x0
  404384:	mov	w0, #0x0                   	// #0
  404388:	b	4043a8 <ferror@plt+0x2748>
  40438c:	mov	x1, x0
  404390:	mov	x3, x0
  404394:	mov	w0, #0x0                   	// #0
  404398:	b	4043a8 <ferror@plt+0x2748>
  40439c:	mov	x1, x0
  4043a0:	mov	x3, x0
  4043a4:	mov	w0, #0x0                   	// #0
  4043a8:	mov	x9, #0x7fff                	// #32767
  4043ac:	b	404148 <ferror@plt+0x24e8>
  4043b0:	mov	x1, x3
  4043b4:	mov	x10, x14
  4043b8:	mov	w0, #0x0                   	// #0
  4043bc:	b	4043a8 <ferror@plt+0x2748>
  4043c0:	mov	x1, x3
  4043c4:	mov	x10, x14
  4043c8:	mov	w0, #0x0                   	// #0
  4043cc:	b	4043a8 <ferror@plt+0x2748>
  4043d0:	mov	x1, x3
  4043d4:	mov	x10, x14
  4043d8:	mov	w0, #0x0                   	// #0
  4043dc:	b	4043a8 <ferror@plt+0x2748>
  4043e0:	mov	x1, x2
  4043e4:	mov	x3, x12
  4043e8:	mov	x10, x14
  4043ec:	mov	x4, x3
  4043f0:	tst	x4, #0x7
  4043f4:	b.ne	404118 <ferror@plt+0x24b8>  // b.any
  4043f8:	tbnz	w11, #11, 4041b0 <ferror@plt+0x2550>
  4043fc:	mov	x3, x4
  404400:	mov	x9, #0x0                   	// #0
  404404:	mov	w0, #0x0                   	// #0
  404408:	b	404148 <ferror@plt+0x24e8>
  40440c:	mov	x1, x5
  404410:	mov	x3, x0
  404414:	b	4043ec <ferror@plt+0x278c>
  404418:	mov	x0, #0x7fff                	// #32767
  40441c:	cmp	x8, x0
  404420:	b.eq	403ba4 <ferror@plt+0x1f44>  // b.none
  404424:	mov	x1, x2
  404428:	mov	x3, x12
  40442c:	mov	w0, #0x0                   	// #0
  404430:	b	404238 <ferror@plt+0x25d8>
  404434:	stp	x29, x30, [sp, #-32]!
  404438:	mov	x29, sp
  40443c:	str	q0, [sp, #16]
  404440:	ldr	x2, [sp, #16]
  404444:	ldr	x0, [sp, #24]
  404448:	str	q1, [sp, #16]
  40444c:	ldr	x7, [sp, #16]
  404450:	ldr	x1, [sp, #24]
  404454:	mrs	x12, fpcr
  404458:	ubfx	x3, x0, #0, #48
  40445c:	ubfx	x6, x0, #48, #15
  404460:	lsr	x0, x0, #63
  404464:	and	w9, w0, #0xff
  404468:	cbz	w6, 40451c <ferror@plt+0x28bc>
  40446c:	mov	x10, x3
  404470:	mov	w5, #0x7fff                	// #32767
  404474:	cmp	w6, w5
  404478:	b.eq	404584 <ferror@plt+0x2924>  // b.none
  40447c:	extr	x3, x3, x2, #61
  404480:	orr	x10, x3, #0x8000000000000
  404484:	lsl	x13, x2, #3
  404488:	and	x6, x6, #0xffff
  40448c:	sub	x6, x6, #0x3, lsl #12
  404490:	sub	x6, x6, #0xfff
  404494:	mov	x14, #0x0                   	// #0
  404498:	mov	w3, #0x0                   	// #0
  40449c:	ubfx	x8, x1, #0, #48
  4044a0:	mov	x4, x8
  4044a4:	ubfx	x11, x1, #48, #15
  4044a8:	lsr	x2, x1, #63
  4044ac:	and	w1, w2, #0xff
  4044b0:	cbz	w11, 4045cc <ferror@plt+0x296c>
  4044b4:	mov	w15, #0x7fff                	// #32767
  4044b8:	cmp	w11, w15
  4044bc:	b.eq	40462c <ferror@plt+0x29cc>  // b.none
  4044c0:	extr	x4, x8, x7, #61
  4044c4:	orr	x4, x4, #0x8000000000000
  4044c8:	lsl	x5, x7, #3
  4044cc:	and	x11, x11, #0xffff
  4044d0:	sub	x11, x11, #0x3, lsl #12
  4044d4:	sub	x11, x11, #0xfff
  4044d8:	eor	w9, w9, w1
  4044dc:	and	x9, x9, #0xff
  4044e0:	sub	x6, x6, x11
  4044e4:	lsl	x1, x14, #2
  4044e8:	mov	x7, #0x0                   	// #0
  4044ec:	cmp	x1, #0x7
  4044f0:	b.le	404684 <ferror@plt+0x2a24>
  4044f4:	cmp	x1, #0xe
  4044f8:	b.gt	4049f0 <ferror@plt+0x2d90>
  4044fc:	cmp	x1, #0xb
  404500:	b.gt	404a14 <ferror@plt+0x2db4>
  404504:	cmp	x1, #0x9
  404508:	b.gt	404750 <ferror@plt+0x2af0>
  40450c:	mov	x4, #0x0                   	// #0
  404510:	mov	x5, #0x0                   	// #0
  404514:	mov	x6, #0x7fff                	// #32767
  404518:	b	404c80 <ferror@plt+0x3020>
  40451c:	orr	x13, x3, x2
  404520:	cbz	x13, 4045a4 <ferror@plt+0x2944>
  404524:	cbz	x3, 404560 <ferror@plt+0x2900>
  404528:	clz	x6, x3
  40452c:	sub	x10, x6, #0xf
  404530:	add	w13, w10, #0x3
  404534:	lsl	x3, x3, x13
  404538:	mov	w4, #0x3d                  	// #61
  40453c:	sub	w10, w4, w10
  404540:	lsr	x10, x2, x10
  404544:	orr	x10, x10, x3
  404548:	lsl	x13, x2, x13
  40454c:	mov	x2, #0xffffffffffffc011    	// #-16367
  404550:	sub	x6, x2, x6
  404554:	mov	x14, #0x0                   	// #0
  404558:	mov	w3, #0x0                   	// #0
  40455c:	b	40449c <ferror@plt+0x283c>
  404560:	clz	x10, x2
  404564:	add	x6, x10, #0x40
  404568:	add	x10, x10, #0x31
  40456c:	cmp	x10, #0x3c
  404570:	b.le	404530 <ferror@plt+0x28d0>
  404574:	sub	w10, w10, #0x3d
  404578:	mov	x13, x3
  40457c:	lsl	x10, x2, x10
  404580:	b	40454c <ferror@plt+0x28ec>
  404584:	orr	x13, x3, x2
  404588:	cbz	x13, 4045b8 <ferror@plt+0x2958>
  40458c:	lsr	x3, x3, #47
  404590:	eor	w3, w3, #0x1
  404594:	mov	x13, x2
  404598:	mov	x6, #0x7fff                	// #32767
  40459c:	mov	x14, #0x3                   	// #3
  4045a0:	b	40449c <ferror@plt+0x283c>
  4045a4:	mov	x10, x13
  4045a8:	mov	x6, #0x0                   	// #0
  4045ac:	mov	x14, #0x1                   	// #1
  4045b0:	mov	w3, #0x0                   	// #0
  4045b4:	b	40449c <ferror@plt+0x283c>
  4045b8:	mov	x10, x13
  4045bc:	mov	x6, #0x7fff                	// #32767
  4045c0:	mov	x14, #0x2                   	// #2
  4045c4:	mov	w3, #0x0                   	// #0
  4045c8:	b	40449c <ferror@plt+0x283c>
  4045cc:	orr	x5, x8, x7
  4045d0:	cbz	x5, 40464c <ferror@plt+0x29ec>
  4045d4:	cbz	x8, 404608 <ferror@plt+0x29a8>
  4045d8:	clz	x16, x8
  4045dc:	sub	x4, x16, #0xf
  4045e0:	add	w5, w4, #0x3
  4045e4:	lsl	x8, x8, x5
  4045e8:	mov	w15, #0x3d                  	// #61
  4045ec:	sub	w4, w15, w4
  4045f0:	lsr	x4, x7, x4
  4045f4:	orr	x4, x4, x8
  4045f8:	lsl	x5, x7, x5
  4045fc:	mov	x11, #0xffffffffffffc011    	// #-16367
  404600:	sub	x11, x11, x16
  404604:	b	4044d8 <ferror@plt+0x2878>
  404608:	clz	x4, x7
  40460c:	add	x16, x4, #0x40
  404610:	add	x4, x4, #0x31
  404614:	cmp	x4, #0x3c
  404618:	b.le	4045e0 <ferror@plt+0x2980>
  40461c:	sub	w4, w4, #0x3d
  404620:	mov	x5, x8
  404624:	lsl	x4, x7, x4
  404628:	b	4045fc <ferror@plt+0x299c>
  40462c:	orr	x5, x8, x7
  404630:	cbz	x5, 404674 <ferror@plt+0x2a14>
  404634:	mov	x5, x7
  404638:	mov	x11, #0x7fff                	// #32767
  40463c:	mov	x7, #0x3                   	// #3
  404640:	tst	x8, #0x800000000000
  404644:	csinc	w3, w3, wzr, ne  // ne = any
  404648:	b	404658 <ferror@plt+0x29f8>
  40464c:	mov	x4, x5
  404650:	mov	x11, #0x0                   	// #0
  404654:	mov	x7, #0x1                   	// #1
  404658:	eor	w9, w9, w1
  40465c:	and	x9, x9, #0xff
  404660:	sub	x6, x6, x11
  404664:	orr	x1, x7, x14, lsl #2
  404668:	cmp	x1, #0x7
  40466c:	b.ne	4044ec <ferror@plt+0x288c>  // b.any
  404670:	b	4046cc <ferror@plt+0x2a6c>
  404674:	mov	x4, x5
  404678:	mov	x11, #0x7fff                	// #32767
  40467c:	mov	x7, #0x2                   	// #2
  404680:	b	404658 <ferror@plt+0x29f8>
  404684:	cmp	x1, #0x1
  404688:	b.eq	404a0c <ferror@plt+0x2dac>  // b.none
  40468c:	b.le	40476c <ferror@plt+0x2b0c>
  404690:	cmp	x1, #0x4
  404694:	b.eq	404c64 <ferror@plt+0x3004>  // b.none
  404698:	b.le	4046c4 <ferror@plt+0x2a64>
  40469c:	cmp	x1, #0x5
  4046a0:	b.ne	404740 <ferror@plt+0x2ae0>  // b.any
  4046a4:	mov	x4, #0xffffffffffff        	// #281474976710655
  4046a8:	mov	x5, #0xffffffffffffffff    	// #-1
  4046ac:	mov	x2, #0x0                   	// #0
  4046b0:	mov	w3, #0x1                   	// #1
  4046b4:	orr	x4, x4, #0x800000000000
  4046b8:	mov	x9, x2
  4046bc:	mov	x6, #0x7fff                	// #32767
  4046c0:	b	404c80 <ferror@plt+0x3020>
  4046c4:	cmp	x1, #0x2
  4046c8:	b.eq	404c74 <ferror@plt+0x3014>  // b.none
  4046cc:	cmp	x7, #0x1
  4046d0:	b.eq	404ca8 <ferror@plt+0x3048>  // b.none
  4046d4:	b.gt	404a28 <ferror@plt+0x2dc8>
  4046d8:	mov	x9, x2
  4046dc:	cbnz	x7, 404c80 <ferror@plt+0x3020>
  4046e0:	add	x0, x6, #0x3, lsl #12
  4046e4:	add	x0, x0, #0xfff
  4046e8:	cmp	x0, #0x0
  4046ec:	b.le	404af4 <ferror@plt+0x2e94>
  4046f0:	tst	x5, #0x7
  4046f4:	b.eq	404714 <ferror@plt+0x2ab4>  // b.none
  4046f8:	orr	w3, w3, #0x10
  4046fc:	and	x1, x12, #0xc00000
  404700:	cmp	x1, #0x400, lsl #12
  404704:	b.eq	404a50 <ferror@plt+0x2df0>  // b.none
  404708:	cmp	x1, #0x800, lsl #12
  40470c:	b.eq	404a60 <ferror@plt+0x2e00>  // b.none
  404710:	cbz	x1, 404a38 <ferror@plt+0x2dd8>
  404714:	tbz	x4, #52, 404720 <ferror@plt+0x2ac0>
  404718:	and	x4, x4, #0xffefffffffffffff
  40471c:	add	x0, x6, #0x4, lsl #12
  404720:	mov	x1, #0x7ffe                	// #32766
  404724:	cmp	x0, x1
  404728:	b.gt	404a70 <ferror@plt+0x2e10>
  40472c:	extr	x5, x4, x5, #3
  404730:	lsr	x4, x4, #3
  404734:	mov	x9, x2
  404738:	mov	x6, x0
  40473c:	b	404c80 <ferror@plt+0x3020>
  404740:	mov	x4, #0x0                   	// #0
  404744:	mov	x5, #0x0                   	// #0
  404748:	mov	x6, #0x0                   	// #0
  40474c:	b	404c80 <ferror@plt+0x3020>
  404750:	cmp	x1, #0xa
  404754:	b.ne	4046cc <ferror@plt+0x2a6c>  // b.any
  404758:	mov	x4, #0xffffffffffff        	// #281474976710655
  40475c:	mov	x5, #0xffffffffffffffff    	// #-1
  404760:	mov	x2, #0x0                   	// #0
  404764:	mov	w3, #0x1                   	// #1
  404768:	b	4046b4 <ferror@plt+0x2a54>
  40476c:	cmp	x10, x4
  404770:	b.hi	40477c <ferror@plt+0x2b1c>  // b.pmore
  404774:	ccmp	x13, x5, #0x0, eq  // eq = none
  404778:	b.cc	4049a0 <ferror@plt+0x2d40>  // b.lo, b.ul, b.last
  40477c:	lsr	x2, x10, #1
  404780:	extr	x0, x10, x13, #1
  404784:	lsl	x13, x13, #63
  404788:	extr	x7, x4, x5, #52
  40478c:	lsl	x8, x5, #12
  404790:	ubfx	x10, x4, #20, #32
  404794:	and	x11, x7, #0xffffffff
  404798:	udiv	x4, x2, x10
  40479c:	mul	x5, x11, x4
  4047a0:	msub	x2, x4, x10, x2
  4047a4:	extr	x1, x2, x0, #32
  4047a8:	cmp	x5, x1
  4047ac:	b.ls	4047c4 <ferror@plt+0x2b64>  // b.plast
  4047b0:	add	x1, x1, x7
  4047b4:	cmp	x5, x1
  4047b8:	ccmp	x7, x1, #0x2, hi  // hi = pmore
  4047bc:	b.ls	4049b4 <ferror@plt+0x2d54>  // b.plast
  4047c0:	sub	x4, x4, #0x1
  4047c4:	sub	x1, x1, x5
  4047c8:	udiv	x15, x1, x10
  4047cc:	mul	x2, x11, x15
  4047d0:	msub	x1, x15, x10, x1
  4047d4:	bfi	x0, x1, #32, #32
  4047d8:	cmp	x2, x0
  4047dc:	b.ls	4047f4 <ferror@plt+0x2b94>  // b.plast
  4047e0:	add	x0, x0, x7
  4047e4:	cmp	x2, x0
  4047e8:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  4047ec:	b.ls	4049c0 <ferror@plt+0x2d60>  // b.plast
  4047f0:	sub	x15, x15, #0x1
  4047f4:	sub	x0, x0, x2
  4047f8:	orr	x15, x15, x4, lsl #32
  4047fc:	lsr	x1, x15, #32
  404800:	lsr	x14, x8, #32
  404804:	and	x2, x15, #0xffffffff
  404808:	and	x16, x8, #0xffffffff
  40480c:	mul	x4, x2, x16
  404810:	mul	x17, x1, x16
  404814:	mul	x1, x1, x14
  404818:	madd	x2, x14, x2, x17
  40481c:	add	x2, x2, x4, lsr #32
  404820:	mov	x5, #0x100000000           	// #4294967296
  404824:	add	x5, x1, x5
  404828:	cmp	x17, x2
  40482c:	csel	x1, x5, x1, hi  // hi = pmore
  404830:	add	x1, x1, x2, lsr #32
  404834:	and	x4, x4, #0xffffffff
  404838:	add	x2, x4, x2, lsl #32
  40483c:	cmp	x0, x1
  404840:	b.cc	404850 <ferror@plt+0x2bf0>  // b.lo, b.ul, b.last
  404844:	mov	x4, x15
  404848:	ccmp	x13, x2, #0x2, eq  // eq = none
  40484c:	b.cs	404888 <ferror@plt+0x2c28>  // b.hs, b.nlast
  404850:	sub	x4, x15, #0x1
  404854:	adds	x13, x13, x8
  404858:	adc	x0, x0, x7
  40485c:	cmp	x7, x0
  404860:	b.cc	40486c <ferror@plt+0x2c0c>  // b.lo, b.ul, b.last
  404864:	ccmp	x8, x13, #0x2, eq  // eq = none
  404868:	b.hi	404888 <ferror@plt+0x2c28>  // b.pmore
  40486c:	cmp	x1, x0
  404870:	b.hi	40487c <ferror@plt+0x2c1c>  // b.pmore
  404874:	ccmp	x2, x13, #0x0, eq  // eq = none
  404878:	b.ls	404888 <ferror@plt+0x2c28>  // b.plast
  40487c:	sub	x4, x15, #0x2
  404880:	adds	x13, x13, x8
  404884:	adc	x0, x0, x7
  404888:	sub	x2, x13, x2
  40488c:	cmp	x13, x2
  404890:	sbc	x0, x0, x1
  404894:	mov	x5, #0xffffffffffffffff    	// #-1
  404898:	cmp	x7, x0
  40489c:	b.eq	404998 <ferror@plt+0x2d38>  // b.none
  4048a0:	udiv	x1, x0, x10
  4048a4:	mul	x5, x11, x1
  4048a8:	msub	x0, x1, x10, x0
  4048ac:	extr	x0, x0, x2, #32
  4048b0:	cmp	x5, x0
  4048b4:	b.ls	4048cc <ferror@plt+0x2c6c>  // b.plast
  4048b8:	add	x0, x0, x7
  4048bc:	cmp	x5, x0
  4048c0:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  4048c4:	b.ls	4049cc <ferror@plt+0x2d6c>  // b.plast
  4048c8:	sub	x1, x1, #0x1
  4048cc:	sub	x0, x0, x5
  4048d0:	udiv	x5, x0, x10
  4048d4:	mul	x11, x11, x5
  4048d8:	msub	x0, x5, x10, x0
  4048dc:	bfi	x2, x0, #32, #32
  4048e0:	mov	x0, x2
  4048e4:	cmp	x11, x2
  4048e8:	b.ls	404900 <ferror@plt+0x2ca0>  // b.plast
  4048ec:	add	x0, x2, x7
  4048f0:	cmp	x11, x0
  4048f4:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  4048f8:	b.ls	4049d8 <ferror@plt+0x2d78>  // b.plast
  4048fc:	sub	x5, x5, #0x1
  404900:	sub	x0, x0, x11
  404904:	orr	x2, x5, x1, lsl #32
  404908:	lsr	x1, x2, #32
  40490c:	and	x10, x2, #0xffffffff
  404910:	mul	x5, x16, x10
  404914:	mul	x16, x1, x16
  404918:	mul	x1, x14, x1
  40491c:	madd	x14, x14, x10, x16
  404920:	add	x14, x14, x5, lsr #32
  404924:	mov	x10, #0x100000000           	// #4294967296
  404928:	add	x10, x1, x10
  40492c:	cmp	x16, x14
  404930:	csel	x1, x10, x1, hi  // hi = pmore
  404934:	add	x1, x1, x14, lsr #32
  404938:	and	x5, x5, #0xffffffff
  40493c:	add	x14, x5, x14, lsl #32
  404940:	cmp	x0, x1
  404944:	b.cc	404954 <ferror@plt+0x2cf4>  // b.lo, b.ul, b.last
  404948:	cmp	x14, #0x0
  40494c:	ccmp	x0, x1, #0x0, ne  // ne = any
  404950:	b.ne	4049e4 <ferror@plt+0x2d84>  // b.any
  404954:	sub	x5, x2, #0x1
  404958:	adds	x0, x0, x7
  40495c:	b.cs	404988 <ferror@plt+0x2d28>  // b.hs, b.nlast
  404960:	cmp	x0, x1
  404964:	b.cc	404970 <ferror@plt+0x2d10>  // b.lo, b.ul, b.last
  404968:	ccmp	x8, x14, #0x2, eq  // eq = none
  40496c:	b.cs	404988 <ferror@plt+0x2d28>  // b.hs, b.nlast
  404970:	sub	x5, x2, #0x2
  404974:	lsl	x2, x8, #1
  404978:	cmp	x8, x2
  40497c:	cinc	x7, x7, hi  // hi = pmore
  404980:	add	x0, x0, x7
  404984:	mov	x8, x2
  404988:	cmp	x0, x1
  40498c:	orr	x0, x5, #0x1
  404990:	ccmp	x8, x14, #0x0, eq  // eq = none
  404994:	csel	x5, x0, x5, ne  // ne = any
  404998:	mov	x2, x9
  40499c:	b	4046e0 <ferror@plt+0x2a80>
  4049a0:	sub	x6, x6, #0x1
  4049a4:	mov	x0, x13
  4049a8:	mov	x2, x10
  4049ac:	mov	x13, #0x0                   	// #0
  4049b0:	b	404788 <ferror@plt+0x2b28>
  4049b4:	sub	x4, x4, #0x2
  4049b8:	add	x1, x1, x7
  4049bc:	b	4047c4 <ferror@plt+0x2b64>
  4049c0:	sub	x15, x15, #0x2
  4049c4:	add	x0, x0, x7
  4049c8:	b	4047f4 <ferror@plt+0x2b94>
  4049cc:	sub	x1, x1, #0x2
  4049d0:	add	x0, x0, x7
  4049d4:	b	4048cc <ferror@plt+0x2c6c>
  4049d8:	sub	x5, x5, #0x2
  4049dc:	add	x0, x0, x7
  4049e0:	b	404900 <ferror@plt+0x2ca0>
  4049e4:	mov	x5, x2
  4049e8:	mov	x8, #0x0                   	// #0
  4049ec:	b	404988 <ferror@plt+0x2d28>
  4049f0:	tbz	x10, #47, 404cc8 <ferror@plt+0x3068>
  4049f4:	ands	x1, x4, #0x800000000000
  4049f8:	csel	x4, x10, x4, ne  // ne = any
  4049fc:	cmp	x1, #0x0
  404a00:	csel	x5, x13, x5, ne  // ne = any
  404a04:	csel	x2, x0, x2, ne  // ne = any
  404a08:	b	4046b4 <ferror@plt+0x2a54>
  404a0c:	orr	w3, w3, #0x2
  404a10:	b	40450c <ferror@plt+0x28ac>
  404a14:	mov	x4, x10
  404a18:	mov	x5, x13
  404a1c:	mov	x2, x0
  404a20:	mov	x7, x14
  404a24:	b	4046cc <ferror@plt+0x2a6c>
  404a28:	cmp	x7, #0x2
  404a2c:	b.ne	4046b4 <ferror@plt+0x2a54>  // b.any
  404a30:	mov	x9, x2
  404a34:	b	40450c <ferror@plt+0x28ac>
  404a38:	and	x1, x5, #0xf
  404a3c:	cmp	x1, #0x4
  404a40:	b.eq	404714 <ferror@plt+0x2ab4>  // b.none
  404a44:	adds	x5, x5, #0x4
  404a48:	cinc	x4, x4, cs  // cs = hs, nlast
  404a4c:	b	404714 <ferror@plt+0x2ab4>
  404a50:	cbnz	x2, 404714 <ferror@plt+0x2ab4>
  404a54:	adds	x5, x5, #0x8
  404a58:	cinc	x4, x4, cs  // cs = hs, nlast
  404a5c:	b	404714 <ferror@plt+0x2ab4>
  404a60:	cbz	x2, 404714 <ferror@plt+0x2ab4>
  404a64:	adds	x5, x5, #0x8
  404a68:	cinc	x4, x4, cs  // cs = hs, nlast
  404a6c:	b	404714 <ferror@plt+0x2ab4>
  404a70:	and	x5, x12, #0xc00000
  404a74:	cmp	x5, #0x400, lsl #12
  404a78:	b.eq	404ac4 <ferror@plt+0x2e64>  // b.none
  404a7c:	cmp	x5, #0x800, lsl #12
  404a80:	b.eq	404adc <ferror@plt+0x2e7c>  // b.none
  404a84:	mov	x6, #0x7fff                	// #32767
  404a88:	cbz	x5, 404a94 <ferror@plt+0x2e34>
  404a8c:	mov	x5, #0xffffffffffffffff    	// #-1
  404a90:	mov	x6, #0x7ffe                	// #32766
  404a94:	mov	w0, #0x14                  	// #20
  404a98:	orr	w3, w3, w0
  404a9c:	mov	x4, x5
  404aa0:	mov	x1, #0x0                   	// #0
  404aa4:	mov	x0, x5
  404aa8:	bfxil	x1, x4, #0, #48
  404aac:	bfi	x1, x6, #48, #15
  404ab0:	bfi	x1, x2, #63, #1
  404ab4:	stp	x0, x1, [sp, #16]
  404ab8:	mov	w0, w3
  404abc:	bl	40577c <ferror@plt+0x3b1c>
  404ac0:	b	404c9c <ferror@plt+0x303c>
  404ac4:	cmp	x2, #0x0
  404ac8:	csetm	x5, ne  // ne = any
  404acc:	mov	x6, #0x7ffe                	// #32766
  404ad0:	mov	x0, #0x7fff                	// #32767
  404ad4:	csel	x6, x6, x0, ne  // ne = any
  404ad8:	b	404a94 <ferror@plt+0x2e34>
  404adc:	cmp	x2, #0x0
  404ae0:	csetm	x5, eq  // eq = none
  404ae4:	mov	x6, #0x7ffe                	// #32766
  404ae8:	mov	x0, #0x7fff                	// #32767
  404aec:	csel	x6, x6, x0, eq  // eq = none
  404af0:	b	404a94 <ferror@plt+0x2e34>
  404af4:	mov	x1, #0x1                   	// #1
  404af8:	sub	x0, x1, x0
  404afc:	cmp	x0, #0x74
  404b00:	b.gt	404c04 <ferror@plt+0x2fa4>
  404b04:	cmp	x0, #0x3f
  404b08:	b.gt	404b4c <ferror@plt+0x2eec>
  404b0c:	mov	w6, #0x40                  	// #64
  404b10:	sub	w6, w6, w0
  404b14:	lsl	x1, x4, x6
  404b18:	lsr	x7, x5, x0
  404b1c:	orr	x1, x1, x7
  404b20:	lsl	x5, x5, x6
  404b24:	cmp	x5, #0x0
  404b28:	cset	x5, ne  // ne = any
  404b2c:	orr	x1, x1, x5
  404b30:	lsr	x0, x4, x0
  404b34:	tst	x1, #0x7
  404b38:	b.ne	404b94 <ferror@plt+0x2f34>  // b.any
  404b3c:	tbnz	x0, #51, 404bb4 <ferror@plt+0x2f54>
  404b40:	extr	x5, x0, x1, #3
  404b44:	lsr	x4, x0, #3
  404b48:	b	404b84 <ferror@plt+0x2f24>
  404b4c:	sub	w6, w0, #0x40
  404b50:	lsr	x6, x4, x6
  404b54:	mov	w1, #0x80                  	// #128
  404b58:	sub	w1, w1, w0
  404b5c:	lsl	x4, x4, x1
  404b60:	cmp	x0, #0x40
  404b64:	csel	x0, x4, xzr, ne  // ne = any
  404b68:	orr	x5, x0, x5
  404b6c:	cmp	x5, #0x0
  404b70:	cset	x1, ne  // ne = any
  404b74:	orr	x1, x6, x1
  404b78:	lsr	x5, x6, #3
  404b7c:	ands	x4, x1, #0x7
  404b80:	b.ne	404b90 <ferror@plt+0x2f30>  // b.any
  404b84:	tbz	w12, #11, 404cbc <ferror@plt+0x305c>
  404b88:	mov	x6, #0x0                   	// #0
  404b8c:	b	404bc4 <ferror@plt+0x2f64>
  404b90:	mov	x0, #0x0                   	// #0
  404b94:	orr	w3, w3, #0x10
  404b98:	and	x12, x12, #0xc00000
  404b9c:	cmp	x12, #0x400, lsl #12
  404ba0:	b.eq	404be4 <ferror@plt+0x2f84>  // b.none
  404ba4:	cmp	x12, #0x800, lsl #12
  404ba8:	b.eq	404bf4 <ferror@plt+0x2f94>  // b.none
  404bac:	cbz	x12, 404bcc <ferror@plt+0x2f6c>
  404bb0:	tbz	x0, #51, 404cd8 <ferror@plt+0x3078>
  404bb4:	orr	w3, w3, #0x10
  404bb8:	mov	x4, #0x0                   	// #0
  404bbc:	mov	x5, #0x0                   	// #0
  404bc0:	mov	x6, #0x1                   	// #1
  404bc4:	orr	w3, w3, #0x8
  404bc8:	b	404aa0 <ferror@plt+0x2e40>
  404bcc:	and	x4, x1, #0xf
  404bd0:	cmp	x4, #0x4
  404bd4:	b.eq	404bb0 <ferror@plt+0x2f50>  // b.none
  404bd8:	adds	x1, x1, #0x4
  404bdc:	cinc	x0, x0, cs  // cs = hs, nlast
  404be0:	b	404bb0 <ferror@plt+0x2f50>
  404be4:	cbnz	x2, 404bb0 <ferror@plt+0x2f50>
  404be8:	adds	x1, x1, #0x8
  404bec:	cinc	x0, x0, cs  // cs = hs, nlast
  404bf0:	b	404bb0 <ferror@plt+0x2f50>
  404bf4:	cbz	x2, 404bb0 <ferror@plt+0x2f50>
  404bf8:	adds	x1, x1, #0x8
  404bfc:	cinc	x0, x0, cs  // cs = hs, nlast
  404c00:	b	404bb0 <ferror@plt+0x2f50>
  404c04:	orr	x5, x5, x4
  404c08:	cbz	x5, 404c34 <ferror@plt+0x2fd4>
  404c0c:	orr	w3, w3, #0x10
  404c10:	and	x12, x12, #0xc00000
  404c14:	cmp	x12, #0x400, lsl #12
  404c18:	b.eq	404c44 <ferror@plt+0x2fe4>  // b.none
  404c1c:	cmp	x12, #0x800, lsl #12
  404c20:	b.eq	404c54 <ferror@plt+0x2ff4>  // b.none
  404c24:	cmp	x12, #0x0
  404c28:	mov	x5, #0x5                   	// #5
  404c2c:	csinc	x5, x5, xzr, eq  // eq = none
  404c30:	lsr	x5, x5, #3
  404c34:	orr	w3, w3, #0x8
  404c38:	mov	x4, #0x0                   	// #0
  404c3c:	mov	x6, #0x0                   	// #0
  404c40:	b	404aa0 <ferror@plt+0x2e40>
  404c44:	cmp	x2, #0x0
  404c48:	mov	x5, #0x9                   	// #9
  404c4c:	csinc	x5, x5, xzr, eq  // eq = none
  404c50:	b	404c30 <ferror@plt+0x2fd0>
  404c54:	cmp	x2, #0x0
  404c58:	mov	x5, #0x9                   	// #9
  404c5c:	csinc	x5, x5, xzr, ne  // ne = any
  404c60:	b	404c30 <ferror@plt+0x2fd0>
  404c64:	mov	x4, #0x0                   	// #0
  404c68:	mov	x5, #0x0                   	// #0
  404c6c:	mov	x6, #0x0                   	// #0
  404c70:	b	404c80 <ferror@plt+0x3020>
  404c74:	mov	x4, #0x0                   	// #0
  404c78:	mov	x5, #0x0                   	// #0
  404c7c:	mov	x6, #0x0                   	// #0
  404c80:	mov	x1, #0x0                   	// #0
  404c84:	mov	x0, x5
  404c88:	bfxil	x1, x4, #0, #48
  404c8c:	bfi	x1, x6, #48, #15
  404c90:	bfi	x1, x9, #63, #1
  404c94:	stp	x0, x1, [sp, #16]
  404c98:	cbnz	w3, 404ab8 <ferror@plt+0x2e58>
  404c9c:	ldr	q0, [sp, #16]
  404ca0:	ldp	x29, x30, [sp], #32
  404ca4:	ret
  404ca8:	mov	x9, x2
  404cac:	mov	x4, #0x0                   	// #0
  404cb0:	mov	x5, #0x0                   	// #0
  404cb4:	mov	x6, #0x0                   	// #0
  404cb8:	b	404c80 <ferror@plt+0x3020>
  404cbc:	mov	x9, x2
  404cc0:	mov	x6, #0x0                   	// #0
  404cc4:	b	404c80 <ferror@plt+0x3020>
  404cc8:	mov	x4, x10
  404ccc:	mov	x5, x13
  404cd0:	mov	x2, x0
  404cd4:	b	4046b4 <ferror@plt+0x2a54>
  404cd8:	extr	x5, x0, x1, #3
  404cdc:	lsr	x4, x0, #3
  404ce0:	mov	x6, #0x0                   	// #0
  404ce4:	b	404bc4 <ferror@plt+0x2f64>
  404ce8:	stp	x29, x30, [sp, #-32]!
  404cec:	mov	x29, sp
  404cf0:	str	q0, [sp, #16]
  404cf4:	ldr	x2, [sp, #16]
  404cf8:	ldr	x0, [sp, #24]
  404cfc:	str	q1, [sp, #16]
  404d00:	ldr	x7, [sp, #16]
  404d04:	ldr	x1, [sp, #24]
  404d08:	mrs	x13, fpcr
  404d0c:	ubfx	x8, x0, #0, #48
  404d10:	ubfx	x9, x0, #48, #15
  404d14:	lsr	x0, x0, #63
  404d18:	and	w11, w0, #0xff
  404d1c:	cbz	w9, 404e04 <ferror@plt+0x31a4>
  404d20:	mov	x4, x8
  404d24:	mov	w5, #0x7fff                	// #32767
  404d28:	cmp	w9, w5
  404d2c:	b.eq	404e6c <ferror@plt+0x320c>  // b.none
  404d30:	extr	x4, x8, x2, #61
  404d34:	orr	x4, x4, #0x8000000000000
  404d38:	lsl	x5, x2, #3
  404d3c:	and	x9, x9, #0xffff
  404d40:	sub	x9, x9, #0x3, lsl #12
  404d44:	sub	x9, x9, #0xfff
  404d48:	mov	x6, #0x0                   	// #0
  404d4c:	mov	w8, #0x0                   	// #0
  404d50:	ubfx	x14, x1, #0, #48
  404d54:	ubfx	x12, x1, #48, #15
  404d58:	lsr	x1, x1, #63
  404d5c:	and	w3, w1, #0xff
  404d60:	cbz	w12, 404eb4 <ferror@plt+0x3254>
  404d64:	mov	w10, #0x7fff                	// #32767
  404d68:	cmp	w12, w10
  404d6c:	b.eq	404f18 <ferror@plt+0x32b8>  // b.none
  404d70:	extr	x10, x14, x7, #61
  404d74:	orr	x10, x10, #0x8000000000000
  404d78:	lsl	x7, x7, #3
  404d7c:	and	x12, x12, #0xffff
  404d80:	sub	x12, x12, #0x3, lsl #12
  404d84:	sub	x12, x12, #0xfff
  404d88:	mov	x14, #0x0                   	// #0
  404d8c:	eor	w11, w11, w3
  404d90:	and	x11, x11, #0xff
  404d94:	add	x12, x9, x12
  404d98:	add	x9, x12, #0x1
  404d9c:	orr	x3, x14, x6, lsl #2
  404da0:	cmp	x3, #0xa
  404da4:	b.le	404fb8 <ferror@plt+0x3358>
  404da8:	cmp	x3, #0xc
  404dac:	csel	x1, x1, x0, lt  // lt = tstop
  404db0:	csel	x4, x10, x4, lt  // lt = tstop
  404db4:	csel	x5, x7, x5, lt  // lt = tstop
  404db8:	csel	x6, x14, x6, lt  // lt = tstop
  404dbc:	cmp	x6, #0x2
  404dc0:	b.eq	4053a0 <ferror@plt+0x3740>  // b.none
  404dc4:	b.gt	405004 <ferror@plt+0x33a4>
  404dc8:	cbz	x6, 4053c0 <ferror@plt+0x3760>
  404dcc:	cmp	x6, #0x1
  404dd0:	csel	x4, x4, xzr, ne  // ne = any
  404dd4:	csel	x5, x5, xzr, ne  // ne = any
  404dd8:	csel	x9, x9, xzr, ne  // ne = any
  404ddc:	mov	x3, #0x0                   	// #0
  404de0:	mov	x2, x5
  404de4:	bfxil	x3, x4, #0, #48
  404de8:	bfi	x3, x9, #48, #15
  404dec:	bfi	x3, x1, #63, #1
  404df0:	stp	x2, x3, [sp, #16]
  404df4:	cbnz	w8, 4051f4 <ferror@plt+0x3594>
  404df8:	ldr	q0, [sp, #16]
  404dfc:	ldp	x29, x30, [sp], #32
  404e00:	ret
  404e04:	orr	x5, x8, x2
  404e08:	cbz	x5, 404e8c <ferror@plt+0x322c>
  404e0c:	cbz	x8, 404e48 <ferror@plt+0x31e8>
  404e10:	clz	x6, x8
  404e14:	sub	x4, x6, #0xf
  404e18:	add	w5, w4, #0x3
  404e1c:	lsl	x8, x8, x5
  404e20:	mov	w3, #0x3d                  	// #61
  404e24:	sub	w4, w3, w4
  404e28:	lsr	x4, x2, x4
  404e2c:	orr	x4, x4, x8
  404e30:	lsl	x5, x2, x5
  404e34:	mov	x9, #0xffffffffffffc011    	// #-16367
  404e38:	sub	x9, x9, x6
  404e3c:	mov	x6, #0x0                   	// #0
  404e40:	mov	w8, #0x0                   	// #0
  404e44:	b	404d50 <ferror@plt+0x30f0>
  404e48:	clz	x4, x2
  404e4c:	add	x6, x4, #0x40
  404e50:	add	x4, x4, #0x31
  404e54:	cmp	x4, #0x3c
  404e58:	b.le	404e18 <ferror@plt+0x31b8>
  404e5c:	sub	w4, w4, #0x3d
  404e60:	mov	x5, x8
  404e64:	lsl	x4, x2, x4
  404e68:	b	404e34 <ferror@plt+0x31d4>
  404e6c:	orr	x5, x8, x2
  404e70:	cbz	x5, 404ea0 <ferror@plt+0x3240>
  404e74:	lsr	x8, x8, #47
  404e78:	eor	w8, w8, #0x1
  404e7c:	mov	x5, x2
  404e80:	mov	x9, #0x7fff                	// #32767
  404e84:	mov	x6, #0x3                   	// #3
  404e88:	b	404d50 <ferror@plt+0x30f0>
  404e8c:	mov	x4, x5
  404e90:	mov	x9, #0x0                   	// #0
  404e94:	mov	x6, #0x1                   	// #1
  404e98:	mov	w8, #0x0                   	// #0
  404e9c:	b	404d50 <ferror@plt+0x30f0>
  404ea0:	mov	x4, x5
  404ea4:	mov	x9, #0x7fff                	// #32767
  404ea8:	mov	x6, #0x2                   	// #2
  404eac:	mov	w8, #0x0                   	// #0
  404eb0:	b	404d50 <ferror@plt+0x30f0>
  404eb4:	orr	x10, x14, x7
  404eb8:	cbz	x10, 40542c <ferror@plt+0x37cc>
  404ebc:	cbz	x14, 404ef4 <ferror@plt+0x3294>
  404ec0:	clz	x15, x14
  404ec4:	sub	x10, x15, #0xf
  404ec8:	add	w12, w10, #0x3
  404ecc:	lsl	x14, x14, x12
  404ed0:	mov	w2, #0x3d                  	// #61
  404ed4:	sub	w10, w2, w10
  404ed8:	lsr	x10, x7, x10
  404edc:	orr	x10, x10, x14
  404ee0:	lsl	x7, x7, x12
  404ee4:	mov	x12, #0xffffffffffffc011    	// #-16367
  404ee8:	sub	x12, x12, x15
  404eec:	mov	x14, #0x0                   	// #0
  404ef0:	b	404d8c <ferror@plt+0x312c>
  404ef4:	clz	x10, x7
  404ef8:	add	x15, x10, #0x40
  404efc:	add	x10, x10, #0x31
  404f00:	cmp	x10, #0x3c
  404f04:	b.le	404ec8 <ferror@plt+0x3268>
  404f08:	sub	w10, w10, #0x3d
  404f0c:	lsl	x10, x7, x10
  404f10:	mov	x7, x14
  404f14:	b	404ee4 <ferror@plt+0x3284>
  404f18:	orr	x10, x14, x7
  404f1c:	cbz	x10, 404f8c <ferror@plt+0x332c>
  404f20:	tst	x14, #0x800000000000
  404f24:	csinc	w8, w8, wzr, ne  // ne = any
  404f28:	eor	w11, w11, w3
  404f2c:	and	x11, x11, #0xff
  404f30:	add	x9, x9, #0x8, lsl #12
  404f34:	lsl	x2, x6, #2
  404f38:	orr	x3, x2, #0x3
  404f3c:	cmp	x3, #0xa
  404f40:	b.gt	405010 <ferror@plt+0x33b0>
  404f44:	mov	x10, x14
  404f48:	mov	x14, #0x3                   	// #3
  404f4c:	mov	x2, #0x1                   	// #1
  404f50:	lsl	x2, x2, x3
  404f54:	mov	x0, #0x530                 	// #1328
  404f58:	tst	x2, x0
  404f5c:	b.ne	40516c <ferror@plt+0x350c>  // b.any
  404f60:	mov	x0, #0x240                 	// #576
  404f64:	ands	x2, x2, x0
  404f68:	mov	x4, #0xffffffffffff        	// #281474976710655
  404f6c:	csel	x4, x10, x4, eq  // eq = none
  404f70:	cmp	x2, #0x0
  404f74:	csinv	x5, x7, xzr, eq  // eq = none
  404f78:	csel	x1, x1, xzr, eq  // eq = none
  404f7c:	mov	x6, #0x3                   	// #3
  404f80:	csel	x6, x14, x6, eq  // eq = none
  404f84:	csinc	w8, w8, wzr, eq  // eq = none
  404f88:	b	404dbc <ferror@plt+0x315c>
  404f8c:	eor	w11, w11, w3
  404f90:	and	x11, x11, #0xff
  404f94:	add	x12, x9, #0x7, lsl #12
  404f98:	add	x12, x12, #0xfff
  404f9c:	add	x9, x9, #0x8, lsl #12
  404fa0:	lsl	x2, x6, #2
  404fa4:	orr	x3, x2, #0x2
  404fa8:	cmp	x3, #0xa
  404fac:	b.gt	404fd8 <ferror@plt+0x3378>
  404fb0:	mov	x7, x10
  404fb4:	mov	x14, #0x2                   	// #2
  404fb8:	cmp	x3, #0x2
  404fbc:	b.gt	404f4c <ferror@plt+0x32ec>
  404fc0:	cbz	x3, 40501c <ferror@plt+0x33bc>
  404fc4:	mov	x4, x10
  404fc8:	mov	x5, x7
  404fcc:	mov	x1, x11
  404fd0:	mov	x6, x14
  404fd4:	b	404dbc <ferror@plt+0x315c>
  404fd8:	mov	x7, x10
  404fdc:	mov	x14, #0x2                   	// #2
  404fe0:	cmp	x3, #0xe
  404fe4:	b.le	404da8 <ferror@plt+0x3148>
  404fe8:	tbz	x4, #47, 405000 <ferror@plt+0x33a0>
  404fec:	ands	x2, x10, #0x800000000000
  404ff0:	csel	x4, x4, x10, ne  // ne = any
  404ff4:	cmp	x2, #0x0
  404ff8:	csel	x5, x5, x7, ne  // ne = any
  404ffc:	csel	x0, x0, x1, ne  // ne = any
  405000:	mov	x1, x0
  405004:	orr	x4, x4, #0x800000000000
  405008:	mov	x9, #0x7fff                	// #32767
  40500c:	b	404ddc <ferror@plt+0x317c>
  405010:	mov	x10, x14
  405014:	mov	x14, #0x3                   	// #3
  405018:	b	404fe0 <ferror@plt+0x3380>
  40501c:	lsr	x6, x5, #32
  405020:	lsr	x1, x7, #32
  405024:	and	x2, x5, #0xffffffff
  405028:	and	x7, x7, #0xffffffff
  40502c:	mul	x14, x7, x2
  405030:	mul	x3, x6, x7
  405034:	mul	x5, x6, x1
  405038:	madd	x16, x1, x2, x3
  40503c:	add	x16, x16, x14, lsr #32
  405040:	mov	x0, #0x100000000           	// #4294967296
  405044:	add	x0, x5, x0
  405048:	cmp	x3, x16
  40504c:	csel	x5, x0, x5, hi  // hi = pmore
  405050:	and	x14, x14, #0xffffffff
  405054:	add	x14, x14, x16, lsl #32
  405058:	lsr	x0, x10, #32
  40505c:	and	x10, x10, #0xffffffff
  405060:	mul	x3, x2, x10
  405064:	mul	x17, x6, x10
  405068:	mul	x6, x6, x0
  40506c:	madd	x2, x0, x2, x17
  405070:	add	x2, x2, x3, lsr #32
  405074:	mov	x15, #0x100000000           	// #4294967296
  405078:	add	x15, x6, x15
  40507c:	cmp	x17, x2
  405080:	csel	x6, x15, x6, hi  // hi = pmore
  405084:	add	x15, x6, x2, lsr #32
  405088:	and	x3, x3, #0xffffffff
  40508c:	add	x3, x3, x2, lsl #32
  405090:	add	x16, x3, x16, lsr #32
  405094:	lsr	x2, x4, #32
  405098:	and	x4, x4, #0xffffffff
  40509c:	mul	x6, x7, x4
  4050a0:	mul	x7, x2, x7
  4050a4:	mul	x17, x1, x2
  4050a8:	madd	x1, x1, x4, x7
  4050ac:	add	x1, x1, x6, lsr #32
  4050b0:	mov	x18, #0x100000000           	// #4294967296
  4050b4:	add	x18, x17, x18
  4050b8:	cmp	x7, x1
  4050bc:	csel	x17, x18, x17, hi  // hi = pmore
  4050c0:	add	x7, x17, x1, lsr #32
  4050c4:	and	x6, x6, #0xffffffff
  4050c8:	add	x1, x6, x1, lsl #32
  4050cc:	mul	x6, x4, x10
  4050d0:	mul	x10, x2, x10
  4050d4:	mul	x2, x0, x2
  4050d8:	madd	x0, x0, x4, x10
  4050dc:	add	x0, x0, x6, lsr #32
  4050e0:	mov	x4, #0x100000000           	// #4294967296
  4050e4:	add	x4, x2, x4
  4050e8:	cmp	x10, x0
  4050ec:	csel	x2, x4, x2, hi  // hi = pmore
  4050f0:	add	x5, x5, x16
  4050f4:	cmp	x5, x3
  4050f8:	cset	x16, cc  // cc = lo, ul, last
  4050fc:	and	x3, x6, #0xffffffff
  405100:	add	x3, x3, x0, lsl #32
  405104:	add	x3, x3, x15
  405108:	cinc	x10, x3, cc  // cc = lo, ul, last
  40510c:	adds	x1, x5, x1
  405110:	cset	x5, cs  // cs = hs, nlast
  405114:	add	x4, x10, x7
  405118:	cinc	x6, x4, cs  // cs = hs, nlast
  40511c:	cmp	x3, x15
  405120:	ccmp	x10, x16, #0x0, cs  // cs = hs, nlast
  405124:	lsr	x0, x0, #32
  405128:	cinc	x0, x0, cc  // cc = lo, ul, last
  40512c:	cmp	x4, x7
  405130:	ccmp	x6, x5, #0x0, cs  // cs = hs, nlast
  405134:	cinc	x2, x2, cc  // cc = lo, ul, last
  405138:	add	x0, x0, x2
  40513c:	extr	x4, x0, x6, #51
  405140:	orr	x14, x14, x1, lsl #13
  405144:	cmp	x14, #0x0
  405148:	cset	x5, ne  // ne = any
  40514c:	extr	x1, x6, x1, #51
  405150:	orr	x5, x5, x1
  405154:	tbz	x0, #39, 4053b8 <ferror@plt+0x3758>
  405158:	and	x0, x5, #0x1
  40515c:	orr	x5, x0, x5, lsr #1
  405160:	orr	x5, x5, x4, lsl #63
  405164:	lsr	x4, x4, #1
  405168:	b	4053bc <ferror@plt+0x375c>
  40516c:	mov	x1, x11
  405170:	b	404dbc <ferror@plt+0x315c>
  405174:	and	x2, x5, #0xf
  405178:	cmp	x2, #0x4
  40517c:	b.eq	4053f4 <ferror@plt+0x3794>  // b.none
  405180:	adds	x5, x5, #0x4
  405184:	cinc	x4, x4, cs  // cs = hs, nlast
  405188:	b	4053f4 <ferror@plt+0x3794>
  40518c:	cbnz	x1, 4053f4 <ferror@plt+0x3794>
  405190:	adds	x5, x5, #0x8
  405194:	cinc	x4, x4, cs  // cs = hs, nlast
  405198:	b	4053f4 <ferror@plt+0x3794>
  40519c:	cbz	x1, 4053f4 <ferror@plt+0x3794>
  4051a0:	adds	x5, x5, #0x8
  4051a4:	cinc	x4, x4, cs  // cs = hs, nlast
  4051a8:	b	4053f4 <ferror@plt+0x3794>
  4051ac:	and	x5, x13, #0xc00000
  4051b0:	cmp	x5, #0x400, lsl #12
  4051b4:	b.eq	405200 <ferror@plt+0x35a0>  // b.none
  4051b8:	cmp	x5, #0x800, lsl #12
  4051bc:	b.eq	405218 <ferror@plt+0x35b8>  // b.none
  4051c0:	mov	x0, #0x7fff                	// #32767
  4051c4:	cbz	x5, 4051d0 <ferror@plt+0x3570>
  4051c8:	mov	x5, #0xffffffffffffffff    	// #-1
  4051cc:	mov	x0, #0x7ffe                	// #32766
  4051d0:	mov	w2, #0x14                  	// #20
  4051d4:	orr	w8, w8, w2
  4051d8:	mov	x4, x5
  4051dc:	mov	x3, #0x0                   	// #0
  4051e0:	mov	x2, x5
  4051e4:	bfxil	x3, x4, #0, #48
  4051e8:	bfi	x3, x0, #48, #15
  4051ec:	bfi	x3, x1, #63, #1
  4051f0:	stp	x2, x3, [sp, #16]
  4051f4:	mov	w0, w8
  4051f8:	bl	40577c <ferror@plt+0x3b1c>
  4051fc:	b	404df8 <ferror@plt+0x3198>
  405200:	cmp	x1, #0x0
  405204:	csetm	x5, ne  // ne = any
  405208:	mov	x0, #0x7ffe                	// #32766
  40520c:	mov	x2, #0x7fff                	// #32767
  405210:	csel	x0, x0, x2, ne  // ne = any
  405214:	b	4051d0 <ferror@plt+0x3570>
  405218:	cmp	x1, #0x0
  40521c:	csetm	x5, eq  // eq = none
  405220:	mov	x0, #0x7ffe                	// #32766
  405224:	mov	x2, #0x7fff                	// #32767
  405228:	csel	x0, x0, x2, eq  // eq = none
  40522c:	b	4051d0 <ferror@plt+0x3570>
  405230:	mov	x2, #0x1                   	// #1
  405234:	sub	x0, x2, x0
  405238:	cmp	x0, #0x74
  40523c:	b.gt	405340 <ferror@plt+0x36e0>
  405240:	cmp	x0, #0x3f
  405244:	b.gt	405288 <ferror@plt+0x3628>
  405248:	mov	w3, #0x40                  	// #64
  40524c:	sub	w3, w3, w0
  405250:	lsl	x2, x4, x3
  405254:	lsr	x6, x5, x0
  405258:	orr	x2, x2, x6
  40525c:	lsl	x3, x5, x3
  405260:	cmp	x3, #0x0
  405264:	cset	x3, ne  // ne = any
  405268:	orr	x2, x2, x3
  40526c:	lsr	x0, x4, x0
  405270:	tst	x2, #0x7
  405274:	b.ne	4052d0 <ferror@plt+0x3670>  // b.any
  405278:	tbnz	x0, #51, 4052f0 <ferror@plt+0x3690>
  40527c:	extr	x5, x0, x2, #3
  405280:	lsr	x4, x0, #3
  405284:	b	4052c0 <ferror@plt+0x3660>
  405288:	sub	w3, w0, #0x40
  40528c:	lsr	x3, x4, x3
  405290:	mov	w2, #0x80                  	// #128
  405294:	sub	w2, w2, w0
  405298:	lsl	x4, x4, x2
  40529c:	cmp	x0, #0x40
  4052a0:	csel	x0, x4, xzr, ne  // ne = any
  4052a4:	orr	x5, x0, x5
  4052a8:	cmp	x5, #0x0
  4052ac:	cset	x2, ne  // ne = any
  4052b0:	orr	x2, x3, x2
  4052b4:	lsr	x5, x3, #3
  4052b8:	ands	x4, x2, #0x7
  4052bc:	b.ne	4052cc <ferror@plt+0x366c>  // b.any
  4052c0:	tbz	w13, #11, 4053b0 <ferror@plt+0x3750>
  4052c4:	mov	x0, #0x0                   	// #0
  4052c8:	b	405300 <ferror@plt+0x36a0>
  4052cc:	mov	x0, #0x0                   	// #0
  4052d0:	orr	w8, w8, #0x10
  4052d4:	and	x13, x13, #0xc00000
  4052d8:	cmp	x13, #0x400, lsl #12
  4052dc:	b.eq	405320 <ferror@plt+0x36c0>  // b.none
  4052e0:	cmp	x13, #0x800, lsl #12
  4052e4:	b.eq	405330 <ferror@plt+0x36d0>  // b.none
  4052e8:	cbz	x13, 405308 <ferror@plt+0x36a8>
  4052ec:	tbz	x0, #51, 40541c <ferror@plt+0x37bc>
  4052f0:	orr	w8, w8, #0x10
  4052f4:	mov	x4, #0x0                   	// #0
  4052f8:	mov	x5, #0x0                   	// #0
  4052fc:	mov	x0, #0x1                   	// #1
  405300:	orr	w8, w8, #0x8
  405304:	b	4051dc <ferror@plt+0x357c>
  405308:	and	x3, x2, #0xf
  40530c:	cmp	x3, #0x4
  405310:	b.eq	4052ec <ferror@plt+0x368c>  // b.none
  405314:	adds	x2, x2, #0x4
  405318:	cinc	x0, x0, cs  // cs = hs, nlast
  40531c:	b	4052ec <ferror@plt+0x368c>
  405320:	cbnz	x1, 4052ec <ferror@plt+0x368c>
  405324:	adds	x2, x2, #0x8
  405328:	cinc	x0, x0, cs  // cs = hs, nlast
  40532c:	b	4052ec <ferror@plt+0x368c>
  405330:	cbz	x1, 4052ec <ferror@plt+0x368c>
  405334:	adds	x2, x2, #0x8
  405338:	cinc	x0, x0, cs  // cs = hs, nlast
  40533c:	b	4052ec <ferror@plt+0x368c>
  405340:	orr	x5, x5, x4
  405344:	cbz	x5, 405370 <ferror@plt+0x3710>
  405348:	orr	w8, w8, #0x10
  40534c:	and	x13, x13, #0xc00000
  405350:	cmp	x13, #0x400, lsl #12
  405354:	b.eq	405380 <ferror@plt+0x3720>  // b.none
  405358:	cmp	x13, #0x800, lsl #12
  40535c:	b.eq	405390 <ferror@plt+0x3730>  // b.none
  405360:	cmp	x13, #0x0
  405364:	mov	x5, #0x5                   	// #5
  405368:	csinc	x5, x5, xzr, eq  // eq = none
  40536c:	lsr	x5, x5, #3
  405370:	orr	w8, w8, #0x8
  405374:	mov	x4, #0x0                   	// #0
  405378:	mov	x0, #0x0                   	// #0
  40537c:	b	4051dc <ferror@plt+0x357c>
  405380:	cmp	x1, #0x0
  405384:	mov	x5, #0x9                   	// #9
  405388:	csinc	x5, x5, xzr, eq  // eq = none
  40538c:	b	40536c <ferror@plt+0x370c>
  405390:	cmp	x1, #0x0
  405394:	mov	x5, #0x9                   	// #9
  405398:	csinc	x5, x5, xzr, ne  // ne = any
  40539c:	b	40536c <ferror@plt+0x370c>
  4053a0:	mov	x4, #0x0                   	// #0
  4053a4:	mov	x5, #0x0                   	// #0
  4053a8:	mov	x9, #0x7fff                	// #32767
  4053ac:	b	404ddc <ferror@plt+0x317c>
  4053b0:	mov	x9, #0x0                   	// #0
  4053b4:	b	404ddc <ferror@plt+0x317c>
  4053b8:	mov	x9, x12
  4053bc:	mov	x1, x11
  4053c0:	add	x0, x9, #0x3, lsl #12
  4053c4:	add	x0, x0, #0xfff
  4053c8:	cmp	x0, #0x0
  4053cc:	b.le	405230 <ferror@plt+0x35d0>
  4053d0:	tst	x5, #0x7
  4053d4:	b.eq	4053f4 <ferror@plt+0x3794>  // b.none
  4053d8:	orr	w8, w8, #0x10
  4053dc:	and	x2, x13, #0xc00000
  4053e0:	cmp	x2, #0x400, lsl #12
  4053e4:	b.eq	40518c <ferror@plt+0x352c>  // b.none
  4053e8:	cmp	x2, #0x800, lsl #12
  4053ec:	b.eq	40519c <ferror@plt+0x353c>  // b.none
  4053f0:	cbz	x2, 405174 <ferror@plt+0x3514>
  4053f4:	tbz	x4, #52, 405400 <ferror@plt+0x37a0>
  4053f8:	and	x4, x4, #0xffefffffffffffff
  4053fc:	add	x0, x9, #0x4, lsl #12
  405400:	mov	x2, #0x7ffe                	// #32766
  405404:	cmp	x0, x2
  405408:	b.gt	4051ac <ferror@plt+0x354c>
  40540c:	extr	x5, x4, x5, #3
  405410:	lsr	x4, x4, #3
  405414:	mov	x9, x0
  405418:	b	404ddc <ferror@plt+0x317c>
  40541c:	extr	x5, x0, x2, #3
  405420:	lsr	x4, x0, #3
  405424:	mov	x0, #0x0                   	// #0
  405428:	b	405300 <ferror@plt+0x36a0>
  40542c:	mov	x7, x10
  405430:	mov	x12, #0x0                   	// #0
  405434:	mov	x14, #0x1                   	// #1
  405438:	b	404d8c <ferror@plt+0x312c>
  40543c:	cbz	w0, 405488 <ferror@plt+0x3828>
  405440:	lsr	w4, w0, #31
  405444:	cmp	w0, #0x0
  405448:	cneg	w0, w0, lt  // lt = tstop
  40544c:	clz	x2, x0
  405450:	mov	w1, #0x403e                	// #16446
  405454:	sub	w1, w1, w2
  405458:	sxtw	x5, w1
  40545c:	mov	w2, #0x402f                	// #16431
  405460:	sub	w1, w2, w1
  405464:	lsl	x0, x0, x1
  405468:	mov	x2, #0x0                   	// #0
  40546c:	mov	x3, #0x0                   	// #0
  405470:	bfxil	x3, x0, #0, #48
  405474:	bfi	x3, x5, #48, #15
  405478:	bfi	x3, x4, #63, #1
  40547c:	fmov	d0, x2
  405480:	fmov	v0.d[1], x3
  405484:	ret
  405488:	mov	x0, #0x0                   	// #0
  40548c:	mov	x5, #0x0                   	// #0
  405490:	mov	x4, #0x0                   	// #0
  405494:	b	405468 <ferror@plt+0x3808>
  405498:	stp	x29, x30, [sp, #-48]!
  40549c:	mov	x29, sp
  4054a0:	str	d8, [sp, #16]
  4054a4:	str	q0, [sp, #32]
  4054a8:	ldr	x0, [sp, #32]
  4054ac:	ldr	x1, [sp, #40]
  4054b0:	mrs	x3, fpcr
  4054b4:	ubfx	x2, x1, #48, #15
  4054b8:	lsr	x4, x1, #63
  4054bc:	and	w4, w4, #0xff
  4054c0:	ubfiz	x1, x1, #3, #48
  4054c4:	orr	x1, x1, x0, lsr #61
  4054c8:	lsl	x5, x0, #3
  4054cc:	add	x6, x2, #0x1
  4054d0:	tst	x6, #0x7ffe
  4054d4:	b.eq	4055c8 <ferror@plt+0x3968>  // b.none
  4054d8:	sub	x2, x2, #0x3, lsl #12
  4054dc:	sub	x2, x2, #0xc00
  4054e0:	cmp	x2, #0x7fe
  4054e4:	b.le	405520 <ferror@plt+0x38c0>
  4054e8:	ands	x0, x3, #0xc00000
  4054ec:	b.eq	405724 <ferror@plt+0x3ac4>  // b.none
  4054f0:	cmp	x0, #0x400, lsl #12
  4054f4:	csinc	w1, w4, wzr, eq  // eq = none
  4054f8:	cbz	w1, 405734 <ferror@plt+0x3ad4>
  4054fc:	cmp	x0, #0x800, lsl #12
  405500:	csel	w0, w4, wzr, eq  // eq = none
  405504:	cbnz	w0, 40573c <ferror@plt+0x3adc>
  405508:	mov	x1, #0xffffffffffffffff    	// #-1
  40550c:	mov	x2, #0x7fe                 	// #2046
  405510:	mov	w0, #0x14                  	// #20
  405514:	cmp	x2, #0x0
  405518:	cset	w6, eq  // eq = none
  40551c:	b	4055f0 <ferror@plt+0x3990>
  405520:	cmp	x2, #0x0
  405524:	b.le	405550 <ferror@plt+0x38f0>
  405528:	cmp	xzr, x0, lsl #7
  40552c:	cset	x0, ne  // ne = any
  405530:	orr	x0, x0, x5, lsr #60
  405534:	orr	x1, x0, x1, lsl #4
  405538:	mov	w0, #0x0                   	// #0
  40553c:	tst	x1, #0x7
  405540:	b.eq	4056d8 <ferror@plt+0x3a78>  // b.none
  405544:	cmp	x2, #0x0
  405548:	cset	w6, eq  // eq = none
  40554c:	b	4055f0 <ferror@plt+0x3990>
  405550:	cmn	x2, #0x34
  405554:	b.lt	40574c <ferror@plt+0x3aec>  // b.tstop
  405558:	orr	x0, x1, #0x8000000000000
  40555c:	mov	x1, #0x3d                  	// #61
  405560:	sub	x1, x1, x2
  405564:	cmp	x1, #0x3f
  405568:	b.gt	405598 <ferror@plt+0x3938>
  40556c:	add	w6, w2, #0x3
  405570:	mov	w1, #0x3d                  	// #61
  405574:	sub	w2, w1, w2
  405578:	lsr	x2, x5, x2
  40557c:	lsl	x1, x5, x6
  405580:	cmp	x1, #0x0
  405584:	cset	x1, ne  // ne = any
  405588:	orr	x2, x2, x1
  40558c:	lsl	x1, x0, x6
  405590:	orr	x1, x1, x2
  405594:	b	4055d8 <ferror@plt+0x3978>
  405598:	mov	w6, #0xfffffffd            	// #-3
  40559c:	sub	w6, w6, w2
  4055a0:	lsr	x6, x0, x6
  4055a4:	add	w2, w2, #0x43
  4055a8:	lsl	x0, x0, x2
  4055ac:	cmp	x1, #0x40
  4055b0:	csel	x0, x0, xzr, ne  // ne = any
  4055b4:	orr	x0, x0, x5
  4055b8:	cmp	x0, #0x0
  4055bc:	cset	x1, ne  // ne = any
  4055c0:	orr	x1, x6, x1
  4055c4:	b	4055d8 <ferror@plt+0x3978>
  4055c8:	cbnz	x2, 405614 <ferror@plt+0x39b4>
  4055cc:	orr	x1, x1, x5
  4055d0:	cmp	x1, #0x0
  4055d4:	cset	x1, ne  // ne = any
  4055d8:	cmp	x1, #0x0
  4055dc:	cset	w6, ne  // ne = any
  4055e0:	tst	x1, #0x7
  4055e4:	b.eq	40576c <ferror@plt+0x3b0c>  // b.none
  4055e8:	mov	w0, #0x0                   	// #0
  4055ec:	mov	x2, #0x0                   	// #0
  4055f0:	orr	w0, w0, #0x10
  4055f4:	and	x5, x3, #0xc00000
  4055f8:	cmp	x5, #0x400, lsl #12
  4055fc:	b.eq	405678 <ferror@plt+0x3a18>  // b.none
  405600:	cmp	x5, #0x800, lsl #12
  405604:	b.eq	405688 <ferror@plt+0x3a28>  // b.none
  405608:	cbz	x5, 405644 <ferror@plt+0x39e4>
  40560c:	cbnz	w6, 405658 <ferror@plt+0x39f8>
  405610:	b	40565c <ferror@plt+0x39fc>
  405614:	orr	x0, x1, x5
  405618:	cbz	x0, 405744 <ferror@plt+0x3ae4>
  40561c:	lsr	x0, x1, #50
  405620:	eor	w0, w0, #0x1
  405624:	mov	x6, #0x7fff                	// #32767
  405628:	cmp	x2, x6
  40562c:	csel	w0, w0, wzr, eq  // eq = none
  405630:	extr	x1, x1, x5, #60
  405634:	and	x1, x1, #0xfffffffffffffff8
  405638:	orr	x1, x1, #0x40000000000000
  40563c:	mov	x2, #0x7ff                 	// #2047
  405640:	b	40553c <ferror@plt+0x38dc>
  405644:	and	x7, x1, #0xf
  405648:	add	x5, x1, #0x4
  40564c:	cmp	x7, #0x4
  405650:	csel	x1, x5, x1, ne  // ne = any
  405654:	cbz	w6, 40565c <ferror@plt+0x39fc>
  405658:	orr	w0, w0, #0x8
  40565c:	tbz	x1, #55, 4056d8 <ferror@plt+0x3a78>
  405660:	add	x2, x2, #0x1
  405664:	cmp	x2, #0x7ff
  405668:	b.eq	4056a4 <ferror@plt+0x3a44>  // b.none
  40566c:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  405670:	and	x1, x3, x1, lsr #3
  405674:	b	4056ec <ferror@plt+0x3a8c>
  405678:	add	x5, x1, #0x8
  40567c:	cmp	w4, #0x0
  405680:	csel	x1, x5, x1, eq  // eq = none
  405684:	b	405654 <ferror@plt+0x39f4>
  405688:	add	x5, x1, #0x8
  40568c:	cmp	w4, #0x0
  405690:	csel	x1, x5, x1, ne  // ne = any
  405694:	b	405654 <ferror@plt+0x39f4>
  405698:	mov	w0, #0x0                   	// #0
  40569c:	mov	x2, #0x0                   	// #0
  4056a0:	b	405658 <ferror@plt+0x39f8>
  4056a4:	ands	x1, x3, #0xc00000
  4056a8:	b.eq	4056d0 <ferror@plt+0x3a70>  // b.none
  4056ac:	cmp	x1, #0x400, lsl #12
  4056b0:	csinc	w3, w4, wzr, eq  // eq = none
  4056b4:	cbz	w3, 405714 <ferror@plt+0x3ab4>
  4056b8:	cmp	x1, #0x800, lsl #12
  4056bc:	csel	w3, w4, wzr, eq  // eq = none
  4056c0:	cmp	w3, #0x0
  4056c4:	csetm	x1, eq  // eq = none
  4056c8:	mov	x3, #0x7fe                 	// #2046
  4056cc:	csel	x2, x2, x3, ne  // ne = any
  4056d0:	mov	w3, #0x14                  	// #20
  4056d4:	orr	w0, w0, w3
  4056d8:	lsr	x1, x1, #3
  4056dc:	cmp	x2, #0x7ff
  4056e0:	orr	x3, x1, #0x8000000000000
  4056e4:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  4056e8:	csel	x1, x3, x1, ne  // ne = any
  4056ec:	mov	x3, #0x0                   	// #0
  4056f0:	bfxil	x3, x1, #0, #52
  4056f4:	bfi	x3, x2, #52, #11
  4056f8:	bfi	x3, x4, #63, #1
  4056fc:	fmov	d8, x3
  405700:	cbnz	w0, 40571c <ferror@plt+0x3abc>
  405704:	fmov	d0, d8
  405708:	ldr	d8, [sp, #16]
  40570c:	ldp	x29, x30, [sp], #48
  405710:	ret
  405714:	mov	x1, #0x0                   	// #0
  405718:	b	4056d0 <ferror@plt+0x3a70>
  40571c:	bl	40577c <ferror@plt+0x3b1c>
  405720:	b	405704 <ferror@plt+0x3aa4>
  405724:	mov	w0, #0x14                  	// #20
  405728:	mov	x2, #0x7ff                 	// #2047
  40572c:	mov	x1, #0x0                   	// #0
  405730:	b	40565c <ferror@plt+0x39fc>
  405734:	mov	w0, #0x14                  	// #20
  405738:	b	405728 <ferror@plt+0x3ac8>
  40573c:	mov	w0, #0x14                  	// #20
  405740:	b	405728 <ferror@plt+0x3ac8>
  405744:	mov	w0, #0x0                   	// #0
  405748:	b	405728 <ferror@plt+0x3ac8>
  40574c:	mov	x1, #0x1                   	// #1
  405750:	mov	x2, #0x0                   	// #0
  405754:	mov	w0, #0x0                   	// #0
  405758:	b	405514 <ferror@plt+0x38b4>
  40575c:	tbnz	w3, #11, 405698 <ferror@plt+0x3a38>
  405760:	mov	x2, #0x0                   	// #0
  405764:	mov	w0, #0x0                   	// #0
  405768:	b	40565c <ferror@plt+0x39fc>
  40576c:	cbnz	x1, 40575c <ferror@plt+0x3afc>
  405770:	mov	x2, #0x0                   	// #0
  405774:	mov	w0, #0x0                   	// #0
  405778:	b	40565c <ferror@plt+0x39fc>
  40577c:	tbz	w0, #0, 40578c <ferror@plt+0x3b2c>
  405780:	movi	v1.2s, #0x0
  405784:	fdiv	s0, s1, s1
  405788:	mrs	x1, fpsr
  40578c:	tbz	w0, #1, 4057a0 <ferror@plt+0x3b40>
  405790:	fmov	s1, #1.000000000000000000e+00
  405794:	movi	v2.2s, #0x0
  405798:	fdiv	s0, s1, s2
  40579c:	mrs	x1, fpsr
  4057a0:	tbz	w0, #2, 4057c0 <ferror@plt+0x3b60>
  4057a4:	mov	w1, #0x7f7fffff            	// #2139095039
  4057a8:	fmov	s1, w1
  4057ac:	mov	w1, #0xc5ae                	// #50606
  4057b0:	movk	w1, #0x749d, lsl #16
  4057b4:	fmov	s2, w1
  4057b8:	fadd	s0, s1, s2
  4057bc:	mrs	x1, fpsr
  4057c0:	tbz	w0, #3, 4057d0 <ferror@plt+0x3b70>
  4057c4:	movi	v1.2s, #0x80, lsl #16
  4057c8:	fmul	s0, s1, s1
  4057cc:	mrs	x1, fpsr
  4057d0:	tbz	w0, #4, 4057e8 <ferror@plt+0x3b88>
  4057d4:	mov	w0, #0x7f7fffff            	// #2139095039
  4057d8:	fmov	s1, w0
  4057dc:	fmov	s2, #1.000000000000000000e+00
  4057e0:	fsub	s0, s1, s2
  4057e4:	mrs	x0, fpsr
  4057e8:	ret
  4057ec:	nop
  4057f0:	stp	x29, x30, [sp, #-64]!
  4057f4:	mov	x29, sp
  4057f8:	stp	x19, x20, [sp, #16]
  4057fc:	adrp	x20, 416000 <ferror@plt+0x143a0>
  405800:	add	x20, x20, #0xdd0
  405804:	stp	x21, x22, [sp, #32]
  405808:	adrp	x21, 416000 <ferror@plt+0x143a0>
  40580c:	add	x21, x21, #0xdc8
  405810:	sub	x20, x20, x21
  405814:	mov	w22, w0
  405818:	stp	x23, x24, [sp, #48]
  40581c:	mov	x23, x1
  405820:	mov	x24, x2
  405824:	bl	4017e0 <memcpy@plt-0x40>
  405828:	cmp	xzr, x20, asr #3
  40582c:	b.eq	405858 <ferror@plt+0x3bf8>  // b.none
  405830:	asr	x20, x20, #3
  405834:	mov	x19, #0x0                   	// #0
  405838:	ldr	x3, [x21, x19, lsl #3]
  40583c:	mov	x2, x24
  405840:	add	x19, x19, #0x1
  405844:	mov	x1, x23
  405848:	mov	w0, w22
  40584c:	blr	x3
  405850:	cmp	x20, x19
  405854:	b.ne	405838 <ferror@plt+0x3bd8>  // b.any
  405858:	ldp	x19, x20, [sp, #16]
  40585c:	ldp	x21, x22, [sp, #32]
  405860:	ldp	x23, x24, [sp, #48]
  405864:	ldp	x29, x30, [sp], #64
  405868:	ret
  40586c:	nop
  405870:	ret
  405874:	nop
  405878:	adrp	x2, 417000 <ferror@plt+0x153a0>
  40587c:	mov	x1, #0x0                   	// #0
  405880:	ldr	x2, [x2, #560]
  405884:	b	4018d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405888 <.fini>:
  405888:	stp	x29, x30, [sp, #-16]!
  40588c:	mov	x29, sp
  405890:	ldp	x29, x30, [sp], #16
  405894:	ret
