<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>LPC1700CMSIS Standard Peripheral Firmware Library Manual: UART Private Macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<script type="text/javascript">
<!--
function changeDisplayState (e){
  var num=this.id.replace(/[^[0-9]/g,'');
  var button=this.firstChild;
  var sectionDiv=document.getElementById('dynsection'+num);
  if (sectionDiv.style.display=='none'||sectionDiv.style.display==''){
    sectionDiv.style.display='block';
    button.src='open.gif';
  }else{
    sectionDiv.style.display='none';
    button.src='closed.gif';
  }
}
function initDynSections(){
  var divs=document.getElementsByTagName('div');
  var sectionCounter=1;
  for(var i=0;i<divs.length-1;i++){
    if(divs[i].className=='dynheader'&&divs[i+1].className=='dynsection'){
      var header=divs[i];
      var section=divs[i+1];
      var button=header.firstChild;
      if (button!='IMG'){
        divs[i].insertBefore(document.createTextNode(' '),divs[i].firstChild);
        button=document.createElement('img');
        divs[i].insertBefore(button,divs[i].firstChild);
      }
      header.style.cursor='pointer';
      header.onclick=changeDisplayState;
      header.id='dynheader'+sectionCounter;
      button.src='closed.gif';
      section.id='dynsection'+sectionCounter;
      section.style.display='none';
      section.style.marginLeft='14px';
      sectionCounter++;
    }
  }
}
window.onload = initDynSections;
-->
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>UART Private Macros<br>
<small>
[<a class="el" href="group___u_a_r_t.html">UART</a>]</small>
</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g3b318954fbe283fa5da4dad6990b0b20">UART_ACCEPTED_BAUDRATE_ERROR</a>&nbsp;&nbsp;&nbsp;(3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g06774e65c2ca095c4373122ed9a390b8">UART_RBR_MASKBIT</a>&nbsp;&nbsp;&nbsp;((uint8_t)0xFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g1592b78e87967ae6a06756679cfc855e">UART_THR_MASKBIT</a>&nbsp;&nbsp;&nbsp;((uint8_t)0xFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g55a89461d99a43769772276e51a6710a">UART_LOAD_DLL</a>(div)&nbsp;&nbsp;&nbsp;((div) &amp; 0xFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g85050a24048ffc2de997cd60ea67f9df">UART_DLL_MASKBIT</a>&nbsp;&nbsp;&nbsp;((uint8_t)0xFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gf4d480e07f82896893e45b572adeffcd">UART_DLM_MASKBIT</a>&nbsp;&nbsp;&nbsp;((uint8_t)0xFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gc53f4cc36f13edd3fdf7fd9bab1360e2">UART_LOAD_DLM</a>(div)&nbsp;&nbsp;&nbsp;(((div) &gt;&gt; 8) &amp; 0xFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gd6400102a6ec4fa634656b7ef18d1eba">UART_IER_RBRINT_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g6ad0b05af9d9599e6ce9dd5521c2aa74">UART_IER_THREINT_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g11515e64ac0353023a4b62a9ca5ad0ae">UART_IER_RLSINT_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g8c0039a611efc20fc28d344406d3e2cc">UART1_IER_MSINT_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g3e1fdb6a9caf561de81d24821cb51f17">UART1_IER_CTSINT_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g370755782fbd47ad2c33ad281462bf45">UART_IER_ABEOINT_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gc6579cde413efce70ee1103ef278368f">UART_IER_ABTOINT_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;9))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g101e57e41855d1262e9d9b747854542f">UART_IER_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x307))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g145046fd9bd1d318acffd4770a7432ec">UART1_IER_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x38F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gb5fadcd32fca709aece83c05f8be1901">UART_IIR_INTSTAT_PEND</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g4441660d2a99f6b17a79eafbfb0424dd">UART_IIR_INTID_RLS</a>&nbsp;&nbsp;&nbsp;((uint32_t)(3&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gc646d8f797f3e71e01f4361997fc581b">UART_IIR_INTID_RDA</a>&nbsp;&nbsp;&nbsp;((uint32_t)(2&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g965ba229214955385f11277549b7ecce">UART_IIR_INTID_CTI</a>&nbsp;&nbsp;&nbsp;((uint32_t)(6&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gfb93160677afbc9c90f7a0baa917a435">UART_IIR_INTID_THRE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g0496801d1096f782e06e6d394836db91">UART1_IIR_INTID_MODEM</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g6f78952aec5835ac753718323b681910">UART_IIR_INTID_MASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(7&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g29b20e73585acb416f112502d29554d7">UART_IIR_FIFO_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(3&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g6ce7f02b02e196d84ef8f6066dd2b9d4">UART_IIR_ABEO_INT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g29486c78b0afdb4b3943defe36d5404c">UART_IIR_ABTO_INT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;9))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gd443b74131fa7b7aecf0f1c581172faa">UART_IIR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x3CF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gdec12ecfc7ae1198cee68f2cad982bcb">UART_FCR_FIFO_EN</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g246b37ccd6137c0bb51eb32760cb228e">UART_FCR_RX_RS</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g1c1a83fcacf333309330eea460d8a6a6">UART_FCR_TX_RS</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g996e144f7d08cb36aa729f28d74b5801">UART_FCR_DMAMODE_SEL</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gba4b4e15936a075bf5054776fbd59676">UART_FCR_TRG_LEV0</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g264238c2dde9248a73d679c32a74004b">UART_FCR_TRG_LEV1</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g7b655aba90b695210e7ce9f7b00cea89">UART_FCR_TRG_LEV2</a>&nbsp;&nbsp;&nbsp;((uint8_t)(2&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g9e6ef12c7a1f3514d6e30d7548ed3e46">UART_FCR_TRG_LEV3</a>&nbsp;&nbsp;&nbsp;((uint8_t)(3&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g2dd6b12c7c237b0a52c6a82698f85b04">UART_FCR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0xCF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g94b76465adbb4fb96c821ef0866cbd0f">UART_TX_FIFO_SIZE</a>&nbsp;&nbsp;&nbsp;(16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g2c64fd92092b8ac1e64b6b1204927682">UART_LCR_WLEN5</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g916fcefe6db8651be1cb1c066726381d">UART_LCR_WLEN6</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g7746eb5a2aac4b9f86e97ee82e5e2a10">UART_LCR_WLEN7</a>&nbsp;&nbsp;&nbsp;((uint8_t)(2&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g71ecde192fb0c9facb9ef9c6b77cc687">UART_LCR_WLEN8</a>&nbsp;&nbsp;&nbsp;((uint8_t)(3&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#ge18d2dcf0d93727fc4ac3fae1960b1df">UART_LCR_STOPBIT_SEL</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g4fba4b3d639bdfa713d12466d411f57c">UART_LCR_PARITY_EN</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g5ef9bdb85d3f5c3823d667190b19bb40">UART_LCR_PARITY_ODD</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g48df31af63d9e3a65b13a32880bb0b36">UART_LCR_PARITY_EVEN</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g17566959150e60563687a91817ddf844">UART_LCR_PARITY_F_1</a>&nbsp;&nbsp;&nbsp;((uint8_t)(2&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#ga5d9db8e53dae40ddaa70204fa1b60a3">UART_LCR_PARITY_F_0</a>&nbsp;&nbsp;&nbsp;((uint8_t)(3&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g2f83aa82aecd63cf457ea423be643d57">UART_LCR_BREAK_EN</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gae9c53e30321d4cac13137c66b022e9e">UART_LCR_DLAB_EN</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g28e31fe85eeeb124ff6a471978155356">UART_LCR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g8ca301061bda466b0e62ff182938a19e">UART1_MCR_DTR_CTRL</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g2e84ce056119e87adccff0b8cec560b1">UART1_MCR_RTS_CTRL</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g2c22f6069fc2d3d621cd8b2e578d69a3">UART1_MCR_LOOPB_EN</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gfe3631c1413e045686f07f3716e0baed">UART1_MCR_AUTO_RTS_EN</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gc7f7f4cc9428e643c0bb4058e7fcb022">UART1_MCR_AUTO_CTS_EN</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gfa1c3230af66a8c33f1febd18a1bf320">UART1_MCR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0x0F3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g3d83de31d722cd373ee69a2a38aaed43">UART_LSR_RDR</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g85c4312a700f6033bf0a075ae41de57c">UART_LSR_OE</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g3ae0ee26be22b855aa08d68a2801d3d2">UART_LSR_PE</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g18b1661d7c37ab40c9310311dd4f647d">UART_LSR_FE</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gaca4bb43e62c7085534b67576e1ddbeb">UART_LSR_BI</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#ge05118527ef8873b9d7b1b0be0153019">UART_LSR_THRE</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;5))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gdb3f8bb82f0a253700fdb88d8c609710">UART_LSR_TEMT</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g5972ac77db6249142b482356427dcf7c">UART_LSR_RXFE</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g3643d58e12f1d3bf342d140a5e3cb1ae">UART_LSR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g2bb22876f02e34aa21bcd162cea55efb">UART1_MSR_DELTA_CTS</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gc3d680cc21ada710ed81abb0ed9a1a4f">UART1_MSR_DELTA_DSR</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g36bbd609452b3c026fa804fcd13a86c0">UART1_MSR_LO2HI_RI</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g8fb22a29caf2b5ca74022ea9f0a90185">UART1_MSR_DELTA_DCD</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#ge33cbb3bfc95dfa93e011c08057aa58c">UART1_MSR_CTS</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g30f158b6d377a4ce3720d4ce6864abd3">UART1_MSR_DSR</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;5))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gd2a5a9572d8e00d40add31ca00264d74">UART1_MSR_RI</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gd420620d318c71094a74ba44b1ce3483">UART1_MSR_DCD</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#ga25ca1b2a81d8ee9d9aad9cafdd04668">UART1_MSR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g055f27dcd4a5664ffec09bf024e19120">UART_SCR_BIMASK</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gf6a6a4cb65edff2871ba48d3f2b445dc">UART_ACR_START</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g706e927ee7abf7027eb88b1e13dd2a92">UART_ACR_MODE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g20674ae8e687d2161ef3fd88f2649036">UART_ACR_AUTO_RESTART</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g77450ebf0f86b6b7ea363927f0cd40c2">UART_ACR_ABEOINT_CLR</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g2e12222f359d7a5a41668cd729b0731d">UART_ACR_ABTOINT_CLR</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;9))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#ge83190d58b42771ee951dfe88aada715">UART_ACR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x307))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g716e4830450b44e4f290e6c99879ba99">UART_ICR_IRDAEN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gbee5ba619dd3c8f28a7d2ec488614f06">UART_ICR_IRDAINV</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#ge022dc3e5ad94f95d2805294d97594cd">UART_ICR_FIXPULSE_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g2c4fd2b4e5050b400349138942bfb307">UART_ICR_PULSEDIV</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)((n&amp;0x07)&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g822d618fad4a8a146fd8113f827b5d09">UART_ICR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x3F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g08ae53568f606c894a5ffd764cef6171">UART_FDR_DIVADDVAL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0x0F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g728a262cba31ffd0d7b4fb172f6dead7">UART_FDR_MULVAL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)((n&lt;&lt;4)&amp;0xF0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g61a8f74c3fc22574793c6218b90fec50">UART_FDR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#ga6e9b1099b787bb65c64d2e07d2fc3cf">UART_TER_TXEN</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g65bbbe4fecd3da46942b07267bf5cd32">UART_TER_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0x80))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g17e0186d392ae4cab45b95b94b325af9">UART1_RS485CTRL_NMM_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gd46c85dd9ed07459a63a886052e53404">UART1_RS485CTRL_RX_DIS</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gcf6b20c310ad50b23669afbc56f0f005">UART1_RS485CTRL_AADEN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gcb179ac97fb8aacbea2cf116bc671477">UART1_RS485CTRL_SEL_DTR</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g4fc9e8ce0ea18bc5ae717d3d00ec02eb">UART1_RS485CTRL_DCTRL_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g576582c10c8fc016f90b548a45e565a7">UART1_RS485CTRL_OINV_1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;5))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g0ac8cbd1ed106b8867caf9d127d0eca2">UART1_RS485CTRL_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x3F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g11af35ea993b841f116337dde36aeaa9">UART1_RS485ADRMATCH_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g0c75389e18ebd47c99cac42f7b6bee09">UART1_RS485DLY_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gbe06893620e5b031b884dbe67d7d5f81">UART_FIFOLVL_RXFIFOLVL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0x0F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#ga992b8fb5dd2279886a116d571de775b">UART_FIFOLVL_TXFIFOLVL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)((n&gt;&gt;8)&amp;0x0F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g82a3ea474232bf0d4f9811099ab6e236">UART_FIFOLVL_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x0F0F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gf3456a08eb7cbd06216265a805cae090">PARAM_UART_DATABIT</a>(databit)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g0448a1a38aed57e9b342fe7eb0a89481">PARAM_UART_STOPBIT</a>(stopbit)&nbsp;&nbsp;&nbsp;((stopbit==UART_STOPBIT_1) || (stopbit==UART_STOPBIT_2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g052c31e5a11be94eb1e28c8e412844ff">PARAM_UART_PARITY</a>(parity)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g212c4e823ceaed608a539aeca01bda80">PARAM_UART_FIFO_LEVEL</a>(fifo)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g171daae3e093db803ef00fd83e55e63a">PARAM_UART_INTCFG</a>(IntCfg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g00e007ced7dcc7c6181fef60a9b95a35">PARAM_UART1_INTCFG</a>(IntCfg)&nbsp;&nbsp;&nbsp;((IntCfg==UART1_INTCFG_MS) || (IntCfg==UART1_INTCFG_CTS))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g2ba8ac2c0035f47baf190443096478aa">PARAM_UART_AUTOBAUD_MODE</a>(ABmode)&nbsp;&nbsp;&nbsp;((ABmode==UART_AUTOBAUD_MODE0) || (ABmode==UART_AUTOBAUD_MODE1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g7ef8955bcb3b2f1afc20d1962f85c290">PARAM_UART_AUTOBAUD_INTSTAT</a>(ABIntStat)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g7e6f9366830e7a44be2008e1f2e03399">PARAM_UART_IrDA_PULSEDIV</a>(PulseDiv)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g3d9adf3640fa108cc794e5edf140e95f">PARAM_UART1_SIGNALSTATE</a>(x)&nbsp;&nbsp;&nbsp;((x==INACTIVE) || (x==ACTIVE))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#ge46654a5c2b0b2b3022c2633c4d12fc2">PARAM_UART1_MODEM_PIN</a>(x)&nbsp;&nbsp;&nbsp;((x==UART1_MODEM_PIN_DTR) || (x==UART1_MODEM_PIN_RTS))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g0e22549db0a3e5945249b23ae87eebbf">PARAM_UART1_MODEM_MODE</a>(x)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g32e9aa7d2b33ee9fe74da664e2359b64">PARAM_UART_RS485_DIRCTRL_PIN</a>(x)&nbsp;&nbsp;&nbsp;((x==UART1_RS485_DIRCTRL_RTS) || (x==UART1_RS485_DIRCTRL_DTR))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g154a081172d66e30febec60c3833ca54">PARAM_UARTx</a>(x)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g8af9d466136018be41f1d1280c11197a">PARAM_UART_IrDA</a>(x)&nbsp;&nbsp;&nbsp;(((uint32_t *)x)==((uint32_t *)LPC_UART3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g498a6ee60a8998e7d7c70951b599c520">PARAM_UART1_MODEM</a>(x)&nbsp;&nbsp;&nbsp;(((uint32_t *)x)==((uint32_t *)LPC_UART1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g3d303c3150afe21e6b740f0a06c5d689">PARAM_UART1_RS485_CFG_MATCHADDRVALUE</a>(x)&nbsp;&nbsp;&nbsp;((x&lt;0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g412ed900bb9130582236c4402ef5b501">PARAM_UART1_RS485_CFG_DELAYVALUE</a>(x)&nbsp;&nbsp;&nbsp;((x&lt;0xFF))</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="g00e007ced7dcc7c6181fef60a9b95a35"></a><!-- doxytag: member="lpc17xx_uart.h::PARAM_UART1_INTCFG" ref="g00e007ced7dcc7c6181fef60a9b95a35" args="(IntCfg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_UART1_INTCFG          </td>
          <td>(</td>
          <td class="paramtype">IntCfg&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((IntCfg==UART1_INTCFG_MS) || (IntCfg==UART1_INTCFG_CTS))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro to check the input UART1_INTCFG parameters - expansion input parameter for UART1 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00283">283</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g498a6ee60a8998e7d7c70951b599c520"></a><!-- doxytag: member="lpc17xx_uart.h::PARAM_UART1_MODEM" ref="g498a6ee60a8998e7d7c70951b599c520" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_UART1_MODEM          </td>
          <td>(</td>
          <td class="paramtype">x&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(((uint32_t *)x)==((uint32_t *)LPC_UART1))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00317">317</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0e22549db0a3e5945249b23ae87eebbf"></a><!-- doxytag: member="lpc17xx_uart.h::PARAM_UART1_MODEM_MODE" ref="g0e22549db0a3e5945249b23ae87eebbf" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_UART1_MODEM_MODE          </td>
          <td>(</td>
          <td class="paramtype">x&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((x==<a class="code" href="group___u_a_r_t___public___types.html#gg55fc73bec4c58ad15d24b05095c4523a0c1c7817a58775f439acb102614f350b">UART1_MODEM_MODE_LOOPBACK</a>) || (x==<a class="code" href="group___u_a_r_t___public___types.html#gg55fc73bec4c58ad15d24b05095c4523a7e6608f4e3b1a68f463d3dfbfbf2f09d">UART1_MODEM_MODE_AUTO_RTS</a>) \
|| (x==<a class="code" href="group___u_a_r_t___public___types.html#gg55fc73bec4c58ad15d24b05095c4523aa290490ac4ee52b4fd0d2a89b038ac0e">UART1_MODEM_MODE_AUTO_CTS</a>))
</pre></div>Macro to check the input PARAM_UART1_MODEM_MODE parameters 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00305">305</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge46654a5c2b0b2b3022c2633c4d12fc2"></a><!-- doxytag: member="lpc17xx_uart.h::PARAM_UART1_MODEM_PIN" ref="ge46654a5c2b0b2b3022c2633c4d12fc2" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_UART1_MODEM_PIN          </td>
          <td>(</td>
          <td class="paramtype">x&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((x==UART1_MODEM_PIN_DTR) || (x==UART1_MODEM_PIN_RTS))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro to check the input PARAM_UART1_MODEM_PIN parameters 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00302">302</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g412ed900bb9130582236c4402ef5b501"></a><!-- doxytag: member="lpc17xx_uart.h::PARAM_UART1_RS485_CFG_DELAYVALUE" ref="g412ed900bb9130582236c4402ef5b501" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_UART1_RS485_CFG_DELAYVALUE          </td>
          <td>(</td>
          <td class="paramtype">x&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((x&lt;0xFF))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro to check the input value for UART1_RS485_CFG_DELAYVALUE parameter 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00323">323</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3d303c3150afe21e6b740f0a06c5d689"></a><!-- doxytag: member="lpc17xx_uart.h::PARAM_UART1_RS485_CFG_MATCHADDRVALUE" ref="g3d303c3150afe21e6b740f0a06c5d689" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_UART1_RS485_CFG_MATCHADDRVALUE          </td>
          <td>(</td>
          <td class="paramtype">x&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((x&lt;0xFF))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro to check the input value for UART1_RS485_CFG_MATCHADDRVALUE parameter 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00320">320</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3d9adf3640fa108cc794e5edf140e95f"></a><!-- doxytag: member="lpc17xx_uart.h::PARAM_UART1_SIGNALSTATE" ref="g3d9adf3640fa108cc794e5edf140e95f" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_UART1_SIGNALSTATE          </td>
          <td>(</td>
          <td class="paramtype">x&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((x==INACTIVE) || (x==ACTIVE))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00299">299</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7ef8955bcb3b2f1afc20d1962f85c290"></a><!-- doxytag: member="lpc17xx_uart.h::PARAM_UART_AUTOBAUD_INTSTAT" ref="g7ef8955bcb3b2f1afc20d1962f85c290" args="(ABIntStat)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_UART_AUTOBAUD_INTSTAT          </td>
          <td>(</td>
          <td class="paramtype">ABIntStat&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((ABIntStat==<a class="code" href="group___u_a_r_t___public___types.html#gg85f8df03cce76ca8e9404364a3b684877e069f3443610ab3ea485eeb60927541">UART_AUTOBAUD_INTSTAT_ABEO</a>) || \
                (ABIntStat==<a class="code" href="group___u_a_r_t___public___types.html#gg85f8df03cce76ca8e9404364a3b6848722d6547b0202ba587cea84a30ad41668">UART_AUTOBAUD_INTSTAT_ABTO</a>))
</pre></div>Macro to check the input UART_AUTOBAUD_INTSTAT parameters 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00289">289</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2ba8ac2c0035f47baf190443096478aa"></a><!-- doxytag: member="lpc17xx_uart.h::PARAM_UART_AUTOBAUD_MODE" ref="g2ba8ac2c0035f47baf190443096478aa" args="(ABmode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_UART_AUTOBAUD_MODE          </td>
          <td>(</td>
          <td class="paramtype">ABmode&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((ABmode==UART_AUTOBAUD_MODE0) || (ABmode==UART_AUTOBAUD_MODE1))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro to check the input UART_AUTOBAUD_MODE parameters 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00286">286</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf3456a08eb7cbd06216265a805cae090"></a><!-- doxytag: member="lpc17xx_uart.h::PARAM_UART_DATABIT" ref="gf3456a08eb7cbd06216265a805cae090" args="(databit)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_UART_DATABIT          </td>
          <td>(</td>
          <td class="paramtype">databit&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((databit==<a class="code" href="group___u_a_r_t___public___types.html#gg2b8c6f7ae8c1ff3557b3c9b67be69648b8edf3c4ac9cd19a77a78046c8d7c21d">UART_DATABIT_5</a>) || (databit==<a class="code" href="group___u_a_r_t___public___types.html#gg2b8c6f7ae8c1ff3557b3c9b67be6964828d637fedc642319e85aa69ee7460143">UART_DATABIT_6</a>)\
|| (databit==<a class="code" href="group___u_a_r_t___public___types.html#gg2b8c6f7ae8c1ff3557b3c9b67be6964864eeea6c1646790ebd4acc2557aaf393">UART_DATABIT_7</a>) || (databit==<a class="code" href="group___u_a_r_t___public___types.html#gg2b8c6f7ae8c1ff3557b3c9b67be696485a1857edfe041a41ef5e7f098be8ead2">UART_DATABIT_8</a>))
</pre></div>Macro to check the input UART_DATABIT parameters 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00261">261</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g212c4e823ceaed608a539aeca01bda80"></a><!-- doxytag: member="lpc17xx_uart.h::PARAM_UART_FIFO_LEVEL" ref="g212c4e823ceaed608a539aeca01bda80" args="(fifo)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_UART_FIFO_LEVEL          </td>
          <td>(</td>
          <td class="paramtype">fifo&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((fifo==<a class="code" href="group___u_a_r_t___public___types.html#ggd85d4333c1c346b3078d4abe95d4b2f731c04a9c2880b330633c41a16014a9d5">UART_FIFO_TRGLEV0</a>) \
|| (fifo==<a class="code" href="group___u_a_r_t___public___types.html#ggd85d4333c1c346b3078d4abe95d4b2f7ea4c7e4f74b82f0bd9b442d8c1d03809">UART_FIFO_TRGLEV1</a>) || (fifo==<a class="code" href="group___u_a_r_t___public___types.html#ggd85d4333c1c346b3078d4abe95d4b2f7365bdb7edeb70b948cd269807e564999">UART_FIFO_TRGLEV2</a>) \
|| (fifo==<a class="code" href="group___u_a_r_t___public___types.html#ggd85d4333c1c346b3078d4abe95d4b2f7bbfb98226ee6b9a20b5b91ffc8d46f1a">UART_FIFO_TRGLEV3</a>))
</pre></div>Macro to check the input UART_FIFO parameters 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00273">273</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g171daae3e093db803ef00fd83e55e63a"></a><!-- doxytag: member="lpc17xx_uart.h::PARAM_UART_INTCFG" ref="g171daae3e093db803ef00fd83e55e63a" args="(IntCfg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_UART_INTCFG          </td>
          <td>(</td>
          <td class="paramtype">IntCfg&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((IntCfg==<a class="code" href="group___u_a_r_t___public___types.html#gg7ee4c5ddc0e165158d0d9f1f03e1b66ccc310a6b8547b644e07e769df4fde8fa">UART_INTCFG_RBR</a>) || (IntCfg==<a class="code" href="group___u_a_r_t___public___types.html#gg7ee4c5ddc0e165158d0d9f1f03e1b66c67b291fd89766fa19cb89288b25af35b">UART_INTCFG_THRE</a>) \
|| (IntCfg==<a class="code" href="group___u_a_r_t___public___types.html#gg7ee4c5ddc0e165158d0d9f1f03e1b66c77a61936f15e2a4069cdf45d71b140c9">UART_INTCFG_RLS</a>) || (IntCfg==<a class="code" href="group___u_a_r_t___public___types.html#gg7ee4c5ddc0e165158d0d9f1f03e1b66cc0a7b0a2b1bf47b4ea548a1a6a53e174">UART_INTCFG_ABEO</a>) \
|| (IntCfg==<a class="code" href="group___u_a_r_t___public___types.html#gg7ee4c5ddc0e165158d0d9f1f03e1b66c773e56dd8db09799644143cf91cda057">UART_INTCFG_ABTO</a>))
</pre></div>Macro to check the input UART_INTCFG parameters 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00278">278</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8af9d466136018be41f1d1280c11197a"></a><!-- doxytag: member="lpc17xx_uart.h::PARAM_UART_IrDA" ref="g8af9d466136018be41f1d1280c11197a" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_UART_IrDA          </td>
          <td>(</td>
          <td class="paramtype">x&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(((uint32_t *)x)==((uint32_t *)LPC_UART3))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00316">316</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7e6f9366830e7a44be2008e1f2e03399"></a><!-- doxytag: member="lpc17xx_uart.h::PARAM_UART_IrDA_PULSEDIV" ref="g7e6f9366830e7a44be2008e1f2e03399" args="(PulseDiv)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_UART_IrDA_PULSEDIV          </td>
          <td>(</td>
          <td class="paramtype">PulseDiv&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((PulseDiv==<a class="code" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d92d0cefa4f2f3e4573e123c3f3479bb139">UART_IrDA_PULSEDIV2</a>) || (PulseDiv==<a class="code" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d9271f627b0056af2048e3c2b58c8de5910">UART_IrDA_PULSEDIV4</a>) \
|| (PulseDiv==<a class="code" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d92dfbe55864dea0b5a610ba59f014148f7">UART_IrDA_PULSEDIV8</a>) || (PulseDiv==<a class="code" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d929570093dfc702f7d3c3338b90b538d31">UART_IrDA_PULSEDIV16</a>) \
|| (PulseDiv==<a class="code" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d92ba3be4c61ed87bf2b393d09fd7dd9381">UART_IrDA_PULSEDIV32</a>) || (PulseDiv==<a class="code" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d92a0deb7fa71b2f633cf22fda359725b61">UART_IrDA_PULSEDIV64</a>) \
|| (PulseDiv==<a class="code" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d92d848bb16f1e1a6761fe8258dd0185cdc">UART_IrDA_PULSEDIV128</a>) || (PulseDiv==<a class="code" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d92f4bd935127cbea2dc71b580e3103b976">UART_IrDA_PULSEDIV256</a>))
</pre></div>Macro to check the input UART_IrDA_PULSEDIV parameters 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00293">293</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g052c31e5a11be94eb1e28c8e412844ff"></a><!-- doxytag: member="lpc17xx_uart.h::PARAM_UART_PARITY" ref="g052c31e5a11be94eb1e28c8e412844ff" args="(parity)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_UART_PARITY          </td>
          <td>(</td>
          <td class="paramtype">parity&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((parity==<a class="code" href="group___u_a_r_t___public___types.html#gg66fa9d836eb6f7035939427e6f8cc318a80d2d8ea61454045ebe71d155e85b3d">UART_PARITY_NONE</a>) || (parity==<a class="code" href="group___u_a_r_t___public___types.html#gg66fa9d836eb6f7035939427e6f8cc318d90cc425f5ba447773a44a75be6593e2">UART_PARITY_ODD</a>) \
|| (parity==<a class="code" href="group___u_a_r_t___public___types.html#gg66fa9d836eb6f7035939427e6f8cc318d908a637b1dd23f93b149dd2d8bdfdb8">UART_PARITY_EVEN</a>) || (parity==<a class="code" href="group___u_a_r_t___public___types.html#gg66fa9d836eb6f7035939427e6f8cc318e9f804cb1d440a3a890fd7617450d2a1">UART_PARITY_SP_1</a>) \
|| (parity==<a class="code" href="group___u_a_r_t___public___types.html#gg66fa9d836eb6f7035939427e6f8cc3187b7ef44908952b2188985f07f81420f6">UART_PARITY_SP_0</a>))
</pre></div>Macro to check the input UART_PARITY parameters 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00268">268</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g32e9aa7d2b33ee9fe74da664e2359b64"></a><!-- doxytag: member="lpc17xx_uart.h::PARAM_UART_RS485_DIRCTRL_PIN" ref="g32e9aa7d2b33ee9fe74da664e2359b64" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_UART_RS485_DIRCTRL_PIN          </td>
          <td>(</td>
          <td class="paramtype">x&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((x==UART1_RS485_DIRCTRL_RTS) || (x==UART1_RS485_DIRCTRL_DTR))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro to check the direction control pin type 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00309">309</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0448a1a38aed57e9b342fe7eb0a89481"></a><!-- doxytag: member="lpc17xx_uart.h::PARAM_UART_STOPBIT" ref="g0448a1a38aed57e9b342fe7eb0a89481" args="(stopbit)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_UART_STOPBIT          </td>
          <td>(</td>
          <td class="paramtype">stopbit&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((stopbit==UART_STOPBIT_1) || (stopbit==UART_STOPBIT_2))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro to check the input UART_STOPBIT parameters 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00265">265</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g154a081172d66e30febec60c3833ca54"></a><!-- doxytag: member="lpc17xx_uart.h::PARAM_UARTx" ref="g154a081172d66e30febec60c3833ca54" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_UARTx          </td>
          <td>(</td>
          <td class="paramtype">x&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((((uint32_t *)x)==((uint32_t *)<a class="code" href="group___l_p_c17xx___system.html#g6ba29f0f9b8af2f72e303533185bcc82">LPC_UART0</a>)) \
|| (((uint32_t *)x)==((uint32_t *)<a class="code" href="group___l_p_c17xx___system.html#g83ea0dab4dcb7411c2e1de20050a4d2d">LPC_UART1</a>)) \
|| (((uint32_t *)x)==((uint32_t *)<a class="code" href="group___l_p_c17xx___system.html#gc8badf231948fc9216d416c71a34e924">LPC_UART2</a>)) \
|| (((uint32_t *)x)==((uint32_t *)<a class="code" href="group___l_p_c17xx___system.html#g61c2bf57d66b50108cdec6878f9e8ee5">LPC_UART3</a>)))
</pre></div>
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00312">312</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g145046fd9bd1d318acffd4770a7432ec"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_IER_BITMASK" ref="g145046fd9bd1d318acffd4770a7432ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_IER_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x38F))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART1 interrupt enable register bit mask 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00103">103</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3e1fdb6a9caf561de81d24821cb51f17"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_IER_CTSINT_EN" ref="g3e1fdb6a9caf561de81d24821cb51f17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_IER_CTSINT_EN&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;7))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CTS1 signal transition interrupt enable 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00099">99</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8c0039a611efc20fc28d344406d3e2cc"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_IER_MSINT_EN" ref="g8c0039a611efc20fc28d344406d3e2cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_IER_MSINT_EN&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Modem status interrupt enable 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00098">98</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0496801d1096f782e06e6d394836db91"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_IIR_INTID_MODEM" ref="g0496801d1096f782e06e6d394836db91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_IIR_INTID_MODEM&nbsp;&nbsp;&nbsp;((uint32_t)(0&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt identification: Modem interrupt 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00113">113</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc7f7f4cc9428e643c0bb4058e7fcb022"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_MCR_AUTO_CTS_EN" ref="gc7f7f4cc9428e643c0bb4058e7fcb022" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MCR_AUTO_CTS_EN&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;7))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable Auto CTS flow-control 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00158">158</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfe3631c1413e045686f07f3716e0baed"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_MCR_AUTO_RTS_EN" ref="gfe3631c1413e045686f07f3716e0baed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MCR_AUTO_RTS_EN&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;6))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable Auto RTS flow-control 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00157">157</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfa1c3230af66a8c33f1febd18a1bf320"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_MCR_BITMASK" ref="gfa1c3230af66a8c33f1febd18a1bf320" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MCR_BITMASK&nbsp;&nbsp;&nbsp;((uint8_t)(0x0F3))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART1 bit mask value 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00159">159</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8ca301061bda466b0e62ff182938a19e"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_MCR_DTR_CTRL" ref="g8ca301061bda466b0e62ff182938a19e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MCR_DTR_CTRL&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Macro defines for UART1 Modem Control Register Source for modem output pin DTR 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00154">154</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2c22f6069fc2d3d621cd8b2e578d69a3"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_MCR_LOOPB_EN" ref="g2c22f6069fc2d3d621cd8b2e578d69a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MCR_LOOPB_EN&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;4))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Loop back mode select 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00156">156</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2e84ce056119e87adccff0b8cec560b1"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_MCR_RTS_CTRL" ref="g2e84ce056119e87adccff0b8cec560b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MCR_RTS_CTRL&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Source for modem output pin RTS 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00155">155</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga25ca1b2a81d8ee9d9aad9cafdd04668"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_MSR_BITMASK" ref="ga25ca1b2a81d8ee9d9aad9cafdd04668" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MSR_BITMASK&nbsp;&nbsp;&nbsp;((uint8_t)(0xFF))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
MSR register bit-mask value 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00185">185</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge33cbb3bfc95dfa93e011c08057aa58c"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_MSR_CTS" ref="ge33cbb3bfc95dfa93e011c08057aa58c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MSR_CTS&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;4))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear To Send State 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00181">181</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd420620d318c71094a74ba44b1ce3483"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_MSR_DCD" ref="gd420620d318c71094a74ba44b1ce3483" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MSR_DCD&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;7))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data Carrier Detect State 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00184">184</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2bb22876f02e34aa21bcd162cea55efb"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_MSR_DELTA_CTS" ref="g2bb22876f02e34aa21bcd162cea55efb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MSR_DELTA_CTS&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Macro defines for UART Modem (UART1 only) status register Set upon state change of input CTS 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00177">177</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8fb22a29caf2b5ca74022ea9f0a90185"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_MSR_DELTA_DCD" ref="g8fb22a29caf2b5ca74022ea9f0a90185" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MSR_DELTA_DCD&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;3))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set upon state change of input DCD 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00180">180</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc3d680cc21ada710ed81abb0ed9a1a4f"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_MSR_DELTA_DSR" ref="gc3d680cc21ada710ed81abb0ed9a1a4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MSR_DELTA_DSR&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set upon state change of input DSR 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00178">178</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g30f158b6d377a4ce3720d4ce6864abd3"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_MSR_DSR" ref="g30f158b6d377a4ce3720d4ce6864abd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MSR_DSR&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;5))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data Set Ready State 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00182">182</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g36bbd609452b3c026fa804fcd13a86c0"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_MSR_LO2HI_RI" ref="g36bbd609452b3c026fa804fcd13a86c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MSR_LO2HI_RI&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;2))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set upon low to high transition of input RI 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00179">179</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd2a5a9572d8e00d40add31ca00264d74"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_MSR_RI" ref="gd2a5a9572d8e00d40add31ca00264d74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MSR_RI&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;6))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Ring Indicator State 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00183">183</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g11af35ea993b841f116337dde36aeaa9"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_RS485ADRMATCH_BITMASK" ref="g11af35ea993b841f116337dde36aeaa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RS485ADRMATCH_BITMASK&nbsp;&nbsp;&nbsp;((uint8_t)(0xFF))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Macro defines for UART1 RS-485 Address Match register Bit mask value 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00242">242</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcf6b20c310ad50b23669afbc56f0f005"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_RS485CTRL_AADEN" ref="gcf6b20c310ad50b23669afbc56f0f005" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RS485CTRL_AADEN&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Auto Address Detect (AAD) is enabled 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00230">230</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0ac8cbd1ed106b8867caf9d127d0eca2"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_RS485CTRL_BITMASK" ref="g0ac8cbd1ed106b8867caf9d127d0eca2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RS485CTRL_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x3F))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RS485 control bit-mask value 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00237">237</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4fc9e8ce0ea18bc5ae717d3d00ec02eb"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_RS485CTRL_DCTRL_EN" ref="g4fc9e8ce0ea18bc5ae717d3d00ec02eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RS485CTRL_DCTRL_EN&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable Auto Direction Control 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00233">233</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g17e0186d392ae4cab45b95b94b325af9"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_RS485CTRL_NMM_EN" ref="g17e0186d392ae4cab45b95b94b325af9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RS485CTRL_NMM_EN&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Macro defines for UART1 RS485 Control register RS-485/EIA-485 Normal Multi-drop Mode (NMM) is disabled 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00227">227</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g576582c10c8fc016f90b548a45e565a7"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_RS485CTRL_OINV_1" ref="g576582c10c8fc016f90b548a45e565a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RS485CTRL_OINV_1&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;5))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This bit reverses the polarity of the direction control signal on the RTS (or DTR) pin. The direction control pin will be driven to logic "1" when the transmitter has data to be sent 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00234">234</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd46c85dd9ed07459a63a886052e53404"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_RS485CTRL_RX_DIS" ref="gd46c85dd9ed07459a63a886052e53404" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RS485CTRL_RX_DIS&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The receiver is disabled 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00229">229</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcb179ac97fb8aacbea2cf116bc671477"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_RS485CTRL_SEL_DTR" ref="gcb179ac97fb8aacbea2cf116bc671477" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RS485CTRL_SEL_DTR&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
If direction control is enabled (bit DCTRL = 1), pin DTR is used for direction control 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00231">231</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0c75389e18ebd47c99cac42f7b6bee09"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_RS485DLY_BITMASK" ref="g0c75389e18ebd47c99cac42f7b6bee09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_RS485DLY_BITMASK&nbsp;&nbsp;&nbsp;((uint8_t)(0xFF))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Macro defines for UART1 RS-485 Delay value register 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00248">248</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3b318954fbe283fa5da4dad6990b0b20"></a><!-- doxytag: member="lpc17xx_uart.h::UART_ACCEPTED_BAUDRATE_ERROR" ref="g3b318954fbe283fa5da4dad6990b0b20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACCEPTED_BAUDRATE_ERROR&nbsp;&nbsp;&nbsp;(3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Acceptable UART baudrate error 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00066">66</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g77450ebf0f86b6b7ea363927f0cd40c2"></a><!-- doxytag: member="lpc17xx_uart.h::UART_ACR_ABEOINT_CLR" ref="g77450ebf0f86b6b7ea363927f0cd40c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACR_ABEOINT_CLR&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;8))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART End of auto-baud interrupt clear 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00198">198</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2e12222f359d7a5a41668cd729b0731d"></a><!-- doxytag: member="lpc17xx_uart.h::UART_ACR_ABTOINT_CLR" ref="g2e12222f359d7a5a41668cd729b0731d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACR_ABTOINT_CLR&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;9))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART Auto-baud time-out interrupt clear 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00199">199</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g20674ae8e687d2161ef3fd88f2649036"></a><!-- doxytag: member="lpc17xx_uart.h::UART_ACR_AUTO_RESTART" ref="g20674ae8e687d2161ef3fd88f2649036" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACR_AUTO_RESTART&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART Auto baudrate restart 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00197">197</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge83190d58b42771ee951dfe88aada715"></a><!-- doxytag: member="lpc17xx_uart.h::UART_ACR_BITMASK" ref="ge83190d58b42771ee951dfe88aada715" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACR_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x307))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART Auto Baudrate register bit mask 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00200">200</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g706e927ee7abf7027eb88b1e13dd2a92"></a><!-- doxytag: member="lpc17xx_uart.h::UART_ACR_MODE" ref="g706e927ee7abf7027eb88b1e13dd2a92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACR_MODE&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART Auto baudrate Mode 1 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00196">196</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf6a6a4cb65edff2871ba48d3f2b445dc"></a><!-- doxytag: member="lpc17xx_uart.h::UART_ACR_START" ref="gf6a6a4cb65edff2871ba48d3f2b445dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ACR_START&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Macro defines for UART Auto baudrate control register UART Auto-baud start 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00195">195</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g85050a24048ffc2de997cd60ea67f9df"></a><!-- doxytag: member="lpc17xx_uart.h::UART_DLL_MASKBIT" ref="g85050a24048ffc2de997cd60ea67f9df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DLL_MASKBIT&nbsp;&nbsp;&nbsp;((uint8_t)0xFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Divisor latch LSB bit mask 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00084">84</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf4d480e07f82896893e45b572adeffcd"></a><!-- doxytag: member="lpc17xx_uart.h::UART_DLM_MASKBIT" ref="gf4d480e07f82896893e45b572adeffcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DLM_MASKBIT&nbsp;&nbsp;&nbsp;((uint8_t)0xFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Macro defines for UARTn Divisor Latch MSB register Divisor latch MSB bit mask 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00089">89</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2dd6b12c7c237b0a52c6a82698f85b04"></a><!-- doxytag: member="lpc17xx_uart.h::UART_FCR_BITMASK" ref="g2dd6b12c7c237b0a52c6a82698f85b04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_BITMASK&nbsp;&nbsp;&nbsp;((uint8_t)(0xCF))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART FIFO control bit mask 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00131">131</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g996e144f7d08cb36aa729f28d74b5801"></a><!-- doxytag: member="lpc17xx_uart.h::UART_FCR_DMAMODE_SEL" ref="g996e144f7d08cb36aa729f28d74b5801" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_DMAMODE_SEL&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;3))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART DMA mode selection 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00126">126</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdec12ecfc7ae1198cee68f2cad982bcb"></a><!-- doxytag: member="lpc17xx_uart.h::UART_FCR_FIFO_EN" ref="gdec12ecfc7ae1198cee68f2cad982bcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_FIFO_EN&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Macro defines for UART FIFO control register UART FIFO enable 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00123">123</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g246b37ccd6137c0bb51eb32760cb228e"></a><!-- doxytag: member="lpc17xx_uart.h::UART_FCR_RX_RS" ref="g246b37ccd6137c0bb51eb32760cb228e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_RX_RS&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART FIFO RX reset 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00124">124</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gba4b4e15936a075bf5054776fbd59676"></a><!-- doxytag: member="lpc17xx_uart.h::UART_FCR_TRG_LEV0" ref="gba4b4e15936a075bf5054776fbd59676" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TRG_LEV0&nbsp;&nbsp;&nbsp;((uint8_t)(0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART FIFO trigger level 0: 1 character 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00127">127</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g264238c2dde9248a73d679c32a74004b"></a><!-- doxytag: member="lpc17xx_uart.h::UART_FCR_TRG_LEV1" ref="g264238c2dde9248a73d679c32a74004b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TRG_LEV1&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;6))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART FIFO trigger level 1: 4 character 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00128">128</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7b655aba90b695210e7ce9f7b00cea89"></a><!-- doxytag: member="lpc17xx_uart.h::UART_FCR_TRG_LEV2" ref="g7b655aba90b695210e7ce9f7b00cea89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TRG_LEV2&nbsp;&nbsp;&nbsp;((uint8_t)(2&lt;&lt;6))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART FIFO trigger level 2: 8 character 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00129">129</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9e6ef12c7a1f3514d6e30d7548ed3e46"></a><!-- doxytag: member="lpc17xx_uart.h::UART_FCR_TRG_LEV3" ref="g9e6ef12c7a1f3514d6e30d7548ed3e46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TRG_LEV3&nbsp;&nbsp;&nbsp;((uint8_t)(3&lt;&lt;6))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART FIFO trigger level 3: 14 character 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00130">130</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1c1a83fcacf333309330eea460d8a6a6"></a><!-- doxytag: member="lpc17xx_uart.h::UART_FCR_TX_RS" ref="g1c1a83fcacf333309330eea460d8a6a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TX_RS&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;2))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART FIFO TX reset 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00125">125</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g61a8f74c3fc22574793c6218b90fec50"></a><!-- doxytag: member="lpc17xx_uart.h::UART_FDR_BITMASK" ref="g61a8f74c3fc22574793c6218b90fec50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FDR_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0xFF))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART Fractional Divider register bit mask 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00216">216</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g08ae53568f606c894a5ffd764cef6171"></a><!-- doxytag: member="lpc17xx_uart.h::UART_FDR_DIVADDVAL" ref="g08ae53568f606c894a5ffd764cef6171" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FDR_DIVADDVAL          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0x0F))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Macro defines for UART Fractional divider register Baud-rate generation pre-scaler divisor 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00214">214</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g728a262cba31ffd0d7b4fb172f6dead7"></a><!-- doxytag: member="lpc17xx_uart.h::UART_FDR_MULVAL" ref="g728a262cba31ffd0d7b4fb172f6dead7" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FDR_MULVAL          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((uint32_t)((n&lt;&lt;4)&amp;0xF0))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Baud-rate pre-scaler multiplier value 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00215">215</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g82a3ea474232bf0d4f9811099ab6e236"></a><!-- doxytag: member="lpc17xx_uart.h::UART_FIFOLVL_BITMASK" ref="g82a3ea474232bf0d4f9811099ab6e236" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FIFOLVL_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x0F0F))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART FIFO Level Register bit mask 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00255">255</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbe06893620e5b031b884dbe67d7d5f81"></a><!-- doxytag: member="lpc17xx_uart.h::UART_FIFOLVL_RXFIFOLVL" ref="gbe06893620e5b031b884dbe67d7d5f81" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FIFOLVL_RXFIFOLVL          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0x0F))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Macro defines for UART FIFO Level register Reflects the current level of the UART receiver FIFO 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00253">253</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga992b8fb5dd2279886a116d571de775b"></a><!-- doxytag: member="lpc17xx_uart.h::UART_FIFOLVL_TXFIFOLVL" ref="ga992b8fb5dd2279886a116d571de775b" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FIFOLVL_TXFIFOLVL          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((uint32_t)((n&gt;&gt;8)&amp;0x0F))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reflects the current level of the UART transmitter FIFO 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00254">254</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g822d618fad4a8a146fd8113f827b5d09"></a><!-- doxytag: member="lpc17xx_uart.h::UART_ICR_BITMASK" ref="g822d618fad4a8a146fd8113f827b5d09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ICR_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x3F))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART IRDA bit mask 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00209">209</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge022dc3e5ad94f95d2805294d97594cd"></a><!-- doxytag: member="lpc17xx_uart.h::UART_ICR_FIXPULSE_EN" ref="ge022dc3e5ad94f95d2805294d97594cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ICR_FIXPULSE_EN&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
IrDA fixed pulse width mode 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00207">207</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g716e4830450b44e4f290e6c99879ba99"></a><!-- doxytag: member="lpc17xx_uart.h::UART_ICR_IRDAEN" ref="g716e4830450b44e4f290e6c99879ba99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ICR_IRDAEN&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Macro defines for UART IrDA control register IrDA mode enable 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00205">205</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbee5ba619dd3c8f28a7d2ec488614f06"></a><!-- doxytag: member="lpc17xx_uart.h::UART_ICR_IRDAINV" ref="gbee5ba619dd3c8f28a7d2ec488614f06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ICR_IRDAINV&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
IrDA serial input inverted 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00206">206</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2c4fd2b4e5050b400349138942bfb307"></a><!-- doxytag: member="lpc17xx_uart.h::UART_ICR_PULSEDIV" ref="g2c4fd2b4e5050b400349138942bfb307" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ICR_PULSEDIV          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((uint32_t)((n&amp;0x07)&lt;&lt;3))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PulseDiv - Configures the pulse when FixPulseEn = 1 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00208">208</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g370755782fbd47ad2c33ad281462bf45"></a><!-- doxytag: member="lpc17xx_uart.h::UART_IER_ABEOINT_EN" ref="g370755782fbd47ad2c33ad281462bf45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_ABEOINT_EN&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;8))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enables the end of auto-baud interrupt 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00100">100</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc6579cde413efce70ee1103ef278368f"></a><!-- doxytag: member="lpc17xx_uart.h::UART_IER_ABTOINT_EN" ref="gc6579cde413efce70ee1103ef278368f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_ABTOINT_EN&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;9))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enables the auto-baud time-out interrupt 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00101">101</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g101e57e41855d1262e9d9b747854542f"></a><!-- doxytag: member="lpc17xx_uart.h::UART_IER_BITMASK" ref="g101e57e41855d1262e9d9b747854542f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x307))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART interrupt enable register bit mask 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00102">102</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd6400102a6ec4fa634656b7ef18d1eba"></a><!-- doxytag: member="lpc17xx_uart.h::UART_IER_RBRINT_EN" ref="gd6400102a6ec4fa634656b7ef18d1eba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_RBRINT_EN&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Macro defines for UART interrupt enable register RBR Interrupt enable 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00095">95</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g11515e64ac0353023a4b62a9ca5ad0ae"></a><!-- doxytag: member="lpc17xx_uart.h::UART_IER_RLSINT_EN" ref="g11515e64ac0353023a4b62a9ca5ad0ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_RLSINT_EN&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX line status interrupt enable 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00097">97</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6ad0b05af9d9599e6ce9dd5521c2aa74"></a><!-- doxytag: member="lpc17xx_uart.h::UART_IER_THREINT_EN" ref="g6ad0b05af9d9599e6ce9dd5521c2aa74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_THREINT_EN&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
THR Interrupt enable 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00096">96</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6ce7f02b02e196d84ef8f6066dd2b9d4"></a><!-- doxytag: member="lpc17xx_uart.h::UART_IIR_ABEO_INT" ref="g6ce7f02b02e196d84ef8f6066dd2b9d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_ABEO_INT&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;8))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
End of auto-baud interrupt 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00116">116</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g29486c78b0afdb4b3943defe36d5404c"></a><!-- doxytag: member="lpc17xx_uart.h::UART_IIR_ABTO_INT" ref="g29486c78b0afdb4b3943defe36d5404c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_ABTO_INT&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;9))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Auto-baud time-out interrupt 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00117">117</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd443b74131fa7b7aecf0f1c581172faa"></a><!-- doxytag: member="lpc17xx_uart.h::UART_IIR_BITMASK" ref="gd443b74131fa7b7aecf0f1c581172faa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x3CF))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART interrupt identification register bit mask 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00118">118</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g29b20e73585acb416f112502d29554d7"></a><!-- doxytag: member="lpc17xx_uart.h::UART_IIR_FIFO_EN" ref="g29b20e73585acb416f112502d29554d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_FIFO_EN&nbsp;&nbsp;&nbsp;((uint32_t)(3&lt;&lt;6))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
These bits are equivalent to UnFCR[0] 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00115">115</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g965ba229214955385f11277549b7ecce"></a><!-- doxytag: member="lpc17xx_uart.h::UART_IIR_INTID_CTI" ref="g965ba229214955385f11277549b7ecce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INTID_CTI&nbsp;&nbsp;&nbsp;((uint32_t)(6&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt identification: Character time-out indicator 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00111">111</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6f78952aec5835ac753718323b681910"></a><!-- doxytag: member="lpc17xx_uart.h::UART_IIR_INTID_MASK" ref="g6f78952aec5835ac753718323b681910" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INTID_MASK&nbsp;&nbsp;&nbsp;((uint32_t)(7&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt identification: Interrupt ID mask 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00114">114</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc646d8f797f3e71e01f4361997fc581b"></a><!-- doxytag: member="lpc17xx_uart.h::UART_IIR_INTID_RDA" ref="gc646d8f797f3e71e01f4361997fc581b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INTID_RDA&nbsp;&nbsp;&nbsp;((uint32_t)(2&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt identification: Receive data available 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00110">110</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4441660d2a99f6b17a79eafbfb0424dd"></a><!-- doxytag: member="lpc17xx_uart.h::UART_IIR_INTID_RLS" ref="g4441660d2a99f6b17a79eafbfb0424dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INTID_RLS&nbsp;&nbsp;&nbsp;((uint32_t)(3&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt identification: Receive line status 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00109">109</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfb93160677afbc9c90f7a0baa917a435"></a><!-- doxytag: member="lpc17xx_uart.h::UART_IIR_INTID_THRE" ref="gfb93160677afbc9c90f7a0baa917a435" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INTID_THRE&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt identification: THRE interrupt 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00112">112</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb5fadcd32fca709aece83c05f8be1901"></a><!-- doxytag: member="lpc17xx_uart.h::UART_IIR_INTSTAT_PEND" ref="gb5fadcd32fca709aece83c05f8be1901" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_INTSTAT_PEND&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Macro defines for UART interrupt identification registerInterrupt Status - Active low 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00108">108</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g28e31fe85eeeb124ff6a471978155356"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LCR_BITMASK" ref="g28e31fe85eeeb124ff6a471978155356" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_BITMASK&nbsp;&nbsp;&nbsp;((uint8_t)(0xFF))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART line control bit mask 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00149">149</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2f83aa82aecd63cf457ea423be643d57"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LCR_BREAK_EN" ref="g2f83aa82aecd63cf457ea423be643d57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_BREAK_EN&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;6))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART Transmission Break enable 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00147">147</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gae9c53e30321d4cac13137c66b022e9e"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LCR_DLAB_EN" ref="gae9c53e30321d4cac13137c66b022e9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_DLAB_EN&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;7))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART Divisor Latches Access bit enable 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00148">148</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4fba4b3d639bdfa713d12466d411f57c"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LCR_PARITY_EN" ref="g4fba4b3d639bdfa713d12466d411f57c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARITY_EN&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;3))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART Parity Enable 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00142">142</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g48df31af63d9e3a65b13a32880bb0b36"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LCR_PARITY_EVEN" ref="g48df31af63d9e3a65b13a32880bb0b36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARITY_EVEN&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;4))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART Even Parity Select 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00144">144</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga5d9db8e53dae40ddaa70204fa1b60a3"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LCR_PARITY_F_0" ref="ga5d9db8e53dae40ddaa70204fa1b60a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARITY_F_0&nbsp;&nbsp;&nbsp;((uint8_t)(3&lt;&lt;4))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART force 0 stick parity 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00146">146</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g17566959150e60563687a91817ddf844"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LCR_PARITY_F_1" ref="g17566959150e60563687a91817ddf844" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARITY_F_1&nbsp;&nbsp;&nbsp;((uint8_t)(2&lt;&lt;4))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART force 1 stick parity 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00145">145</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5ef9bdb85d3f5c3823d667190b19bb40"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LCR_PARITY_ODD" ref="g5ef9bdb85d3f5c3823d667190b19bb40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_PARITY_ODD&nbsp;&nbsp;&nbsp;((uint8_t)(0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART Odd Parity Select 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00143">143</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge18d2dcf0d93727fc4ac3fae1960b1df"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LCR_STOPBIT_SEL" ref="ge18d2dcf0d93727fc4ac3fae1960b1df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_STOPBIT_SEL&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;2))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART Two Stop Bits Select 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00141">141</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2c64fd92092b8ac1e64b6b1204927682"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LCR_WLEN5" ref="g2c64fd92092b8ac1e64b6b1204927682" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_WLEN5&nbsp;&nbsp;&nbsp;((uint8_t)(0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Macro defines for UART line control register UART 5 bit data mode 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00137">137</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g916fcefe6db8651be1cb1c066726381d"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LCR_WLEN6" ref="g916fcefe6db8651be1cb1c066726381d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_WLEN6&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART 6 bit data mode 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00138">138</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7746eb5a2aac4b9f86e97ee82e5e2a10"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LCR_WLEN7" ref="g7746eb5a2aac4b9f86e97ee82e5e2a10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_WLEN7&nbsp;&nbsp;&nbsp;((uint8_t)(2&lt;&lt;0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART 7 bit data mode 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00139">139</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g71ecde192fb0c9facb9ef9c6b77cc687"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LCR_WLEN8" ref="g71ecde192fb0c9facb9ef9c6b77cc687" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_WLEN8&nbsp;&nbsp;&nbsp;((uint8_t)(3&lt;&lt;0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART 8 bit data mode 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00140">140</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g55a89461d99a43769772276e51a6710a"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LOAD_DLL" ref="g55a89461d99a43769772276e51a6710a" args="(div)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LOAD_DLL          </td>
          <td>(</td>
          <td class="paramtype">div&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((div) &amp; 0xFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Macro defines for UARTn Divisor Latch LSB register Macro for loading least significant halfs of divisors 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00083">83</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc53f4cc36f13edd3fdf7fd9bab1360e2"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LOAD_DLM" ref="gc53f4cc36f13edd3fdf7fd9bab1360e2" args="(div)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LOAD_DLM          </td>
          <td>(</td>
          <td class="paramtype">div&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(((div) &gt;&gt; 8) &amp; 0xFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro for loading most significant halfs of divisors 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00090">90</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gaca4bb43e62c7085534b67576e1ddbeb"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LSR_BI" ref="gaca4bb43e62c7085534b67576e1ddbeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_BI&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;4))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Line status register: Break interrupt 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00168">168</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3643d58e12f1d3bf342d140a5e3cb1ae"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LSR_BITMASK" ref="g3643d58e12f1d3bf342d140a5e3cb1ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_BITMASK&nbsp;&nbsp;&nbsp;((uint8_t)(0xFF))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART Line status bit mask 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00172">172</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g18b1661d7c37ab40c9310311dd4f647d"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LSR_FE" ref="g18b1661d7c37ab40c9310311dd4f647d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_FE&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;3))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Line status register: Framing error 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00167">167</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g85c4312a700f6033bf0a075ae41de57c"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LSR_OE" ref="g85c4312a700f6033bf0a075ae41de57c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_OE&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Line status register: Overrun error 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00165">165</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3ae0ee26be22b855aa08d68a2801d3d2"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LSR_PE" ref="g3ae0ee26be22b855aa08d68a2801d3d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_PE&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;2))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Line status register: Parity error 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00166">166</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3d83de31d722cd373ee69a2a38aaed43"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LSR_RDR" ref="g3d83de31d722cd373ee69a2a38aaed43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_RDR&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Macro defines for UART line status registerLine status register: Receive data ready 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00164">164</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5972ac77db6249142b482356427dcf7c"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LSR_RXFE" ref="g5972ac77db6249142b482356427dcf7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_RXFE&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;7))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Error in RX FIFO 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00171">171</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdb3f8bb82f0a253700fdb88d8c609710"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LSR_TEMT" ref="gdb3f8bb82f0a253700fdb88d8c609710" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_TEMT&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;6))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Line status register: Transmitter empty 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00170">170</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge05118527ef8873b9d7b1b0be0153019"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LSR_THRE" ref="ge05118527ef8873b9d7b1b0be0153019" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_THRE&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;5))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Line status register: Transmit holding register empty 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00169">169</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g06774e65c2ca095c4373122ed9a390b8"></a><!-- doxytag: member="lpc17xx_uart.h::UART_RBR_MASKBIT" ref="g06774e65c2ca095c4373122ed9a390b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RBR_MASKBIT&nbsp;&nbsp;&nbsp;((uint8_t)0xFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Macro defines for UARTn Receiver Buffer Register UART Received Buffer mask bit (8 bits) 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00073">73</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g055f27dcd4a5664ffec09bf024e19120"></a><!-- doxytag: member="lpc17xx_uart.h::UART_SCR_BIMASK" ref="g055f27dcd4a5664ffec09bf024e19120" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SCR_BIMASK&nbsp;&nbsp;&nbsp;((uint8_t)(0xFF))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Macro defines for UART Scratch Pad Register UART Scratch Pad bit mask 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00190">190</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g65bbbe4fecd3da46942b07267bf5cd32"></a><!-- doxytag: member="lpc17xx_uart.h::UART_TER_BITMASK" ref="g65bbbe4fecd3da46942b07267bf5cd32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TER_BITMASK&nbsp;&nbsp;&nbsp;((uint8_t)(0x80))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART Transmit Enable Register bit mask 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00222">222</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga6e9b1099b787bb65c64d2e07d2fc3cf"></a><!-- doxytag: member="lpc17xx_uart.h::UART_TER_TXEN" ref="ga6e9b1099b787bb65c64d2e07d2fc3cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TER_TXEN&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;7))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Macro defines for UART Tx Enable register Transmit enable bit 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00221">221</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1592b78e87967ae6a06756679cfc855e"></a><!-- doxytag: member="lpc17xx_uart.h::UART_THR_MASKBIT" ref="g1592b78e87967ae6a06756679cfc855e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_THR_MASKBIT&nbsp;&nbsp;&nbsp;((uint8_t)0xFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Macro defines for UARTn Transmit Holding Register UART Transmit Holding mask bit (8 bits) 
<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00078">78</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g94b76465adbb4fb96c821ef0866cbd0f"></a><!-- doxytag: member="lpc17xx_uart.h::UART_TX_FIFO_SIZE" ref="g94b76465adbb4fb96c821ef0866cbd0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TX_FIFO_SIZE&nbsp;&nbsp;&nbsp;(16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00132">132</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jun 7 14:59:41 2011 for LPC1700CMSIS Standard Peripheral Firmware Library Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
