set(SOURCE
   ${SOURCE}
   ${CMAKE_CURRENT_SOURCE_DIR}/cells_test.cpp
   ${CMAKE_CURRENT_SOURCE_DIR}/pins_test.cpp
   ${CMAKE_CURRENT_SOURCE_DIR}/nets_test.cpp
   ${CMAKE_CURRENT_SOURCE_DIR}/netlist_test.cpp
   ${CMAKE_CURRENT_SOURCE_DIR}/verilog_test.cpp   
   PARENT_SCOPE
)
