<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>DSD-3.2- verilog | Chilh</title><meta name="author" content="chilh"><meta name="copyright" content="chilh"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="DSD verilog 的笔记">
<meta property="og:type" content="article">
<meta property="og:title" content="DSD-3.2- verilog">
<meta property="og:url" content="https://chilh.top/post/DSD-3.2-%20verilog.html">
<meta property="og:site_name" content="Chilh">
<meta property="og:description" content="DSD verilog 的笔记">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671556706915-d687f95b77c6">
<meta property="article:published_time" content="2022-12-27T11:24:52.000Z">
<meta property="article:modified_time" content="2023-07-21T06:07:40.847Z">
<meta property="article:author" content="chilh">
<meta property="article:tag" content="BUPT">
<meta property="article:tag" content="大三上课程笔记">
<meta property="article:tag" content="DSD">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671556706915-d687f95b77c6"><link rel="shortcut icon" href="/"><link rel="canonical" href="https://chilh.top/post/DSD-3.2-%20verilog.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"prismjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: true,
    post: true
  },
  runtime: '',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"limitCount":50,"languages":{"author":"作者: chilh","link":"链接: ","source":"来源: Chilh","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。"}},
  lightbox: 'fancybox',
  Snackbar: {"chs_to_cht":"你已切换为繁体","cht_to_chs":"你已切换为简体","day_to_night":"你已切换为深色模式","night_to_day":"你已切换为浅色模式","bgLight":"#49b1f5","bgDark":"#1f1f1f","position":"bottom-left"},
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  }
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'DSD-3.2- verilog',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-07-21 14:07:40'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><script charset="UTF-8" id="LA_COLLECT" src="//sdk.51.la/js-sdk-pro.min.js"></script><script>LA.init({id:"Jz34H84gllFAWP2o",ck:"Jz34H84gllFAWP2o"})</script><script src="https://sdk.51.la/perf/js-sdk-perf.min.js" crossorigin="anonymous"></script><script> new LingQue.Monitor().init({id:"Jz365mPYN13QqIwT"});</script><script src="https://npm.elemecdn.com/echarts@4.9.0/dist/echarts.min.js"></script><script src="https://npm.elemecdn.com/echarts@4.9.0/map/js/china.js"></script><script src="https://npm.elemecdn.com/echarts@4.9.0/dist/echarts.min.js"></script><meta name="generator" content="Hexo 6.1.0">
<style>.github-emoji { position: relative; display: inline-block; width: 1.2em; min-height: 1.2em; overflow: hidden; vertical-align: top; color: transparent; }  .github-emoji > span { position: relative; z-index: 10; }  .github-emoji img, .github-emoji .fancybox { margin: 0 !important; padding: 0 !important; border: none !important; outline: none !important; text-decoration: none !important; user-select: none !important; cursor: auto !important; }  .github-emoji img { height: 1.2em !important; width: 1.2em !important; position: absolute !important; left: 50% !important; top: 50% !important; transform: translate(-50%, -50%) !important; user-select: none !important; cursor: auto !important; } .github-emoji-fallback { color: inherit; } .github-emoji-fallback img { opacity: 0 !important; }</style>
</head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">加载中...</div></div></div><script>const preloader = {
  endLoading: () => {
    document.body.style.overflow = 'auto';
    document.getElementById('loading-box').classList.add("loaded")
  },
  initLoading: () => {
    document.body.style.overflow = '';
    document.getElementById('loading-box').classList.remove("loaded")

  }
}
window.addEventListener('load',()=> { preloader.endLoading() })

if (false) {
  document.addEventListener('pjax:send', () => { preloader.initLoading() })
  document.addEventListener('pjax:complete', () => { preloader.endLoading() })
}</script><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/%E5%A4%B4%E5%83%8F.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">66</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">17</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">5</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/gallery/"><i class="fa-fw fas fa-camera-retro"></i><span> 图库</span></a></div><div class="menus_item"><a class="site-page" href="/charts/"><i class="fa-fw fa fa-heartbeat"></i><span> 统计</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671556706915-d687f95b77c6')"><nav id="nav"><span id="blog-info"><a href="/" title="Chilh"><span class="site-name">Chilh</span></a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/gallery/"><i class="fa-fw fas fa-camera-retro"></i><span> 图库</span></a></div><div class="menus_item"><a class="site-page" href="/charts/"><i class="fa-fw fa fa-heartbeat"></i><span> 统计</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">DSD-3.2- verilog</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2022-12-27T11:24:52.000Z" title="发表于 2022-12-27 19:24:52">2022-12-27</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-07-21T06:07:40.847Z" title="更新于 2023-07-21 14:07:40">2023-07-21</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E5%A4%A7%E5%AD%A6%E7%AC%94%E8%AE%B0/">大学笔记</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">1.3k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>7分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="DSD-3.2- verilog"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="Verilog"><a href="#Verilog" class="headerlink" title="Verilog"></a>Verilog</h1><h2 id="difference-between-VHDL-and-Verilog"><a href="#difference-between-VHDL-and-Verilog" class="headerlink" title="difference between VHDL and Verilog"></a>difference between VHDL and Verilog</h2><p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/image-20221115172940312.png" alt="image-20221115172940312"></p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/image-20221115172947328.png" alt="image-20221115172947328"></p>
<p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/image-20221115172954153.png" alt="image-20221115172954153"></p>
<h4 id="数据类型"><a href="#数据类型" class="headerlink" title="数据类型"></a>数据类型</h4><p>Verilog中2 种数据类型就是线网（wire）与寄存器（reg）</p>
<h5 id="线网（wire）"><a href="#线网（wire）" class="headerlink" title="线网（wire）"></a>线网（wire）</h5><p>带有延时的线网：</p>
<p><code>wire #3 x2;</code> #3：对x2的所有赋值操作都会延时三个单位</p>
<p><code>wire #(3,5) x2;</code> 对x2赋值1时时延3，赋值0时时延5</p>
<h5 id="寄存器（reg）"><a href="#寄存器（reg）" class="headerlink" title="寄存器（reg）"></a>寄存器（reg）</h5><p>寄存器（reg）用来表示存储单元，它会保持数据原有的值，直到被改写。声明举例如下：</p>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">reg</span>   clk_temp<span class="token punctuation">;</span>
<span class="token keyword">reg</span>  flag1<span class="token punctuation">,</span> flag2 <span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span></span></code></pre>



<h3 id="Logical-Gate"><a href="#Logical-Gate" class="headerlink" title="Logical Gate"></a>Logical Gate</h3><h5 id="vhdl"><a href="#vhdl" class="headerlink" title="vhdl"></a>vhdl</h5><pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">entity</span> andGate <span class="token keyword">is</span>
<span class="token keyword">port</span><span class="token punctuation">(</span>A <span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span> <span class="token comment">-- AND gate input</span>
B <span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span> <span class="token comment">-- AND gate input</span>
Y <span class="token punctuation">:</span> <span class="token keyword">out</span> std_logic<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">-- AND gate output</span>
<span class="token keyword">end</span> andGate<span class="token punctuation">;</span>
<span class="token keyword">architecture</span> andLogic <span class="token keyword">of</span> andGate <span class="token keyword">is</span>
<span class="token keyword">begin</span>
Y <span class="token operator">&lt;=</span> A <span class="token operator">AND</span> B<span class="token punctuation">;</span>
<span class="token keyword">end</span> andLogic<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<h5 id="Verilog-1"><a href="#Verilog-1" class="headerlink" title="Verilog"></a><strong>Verilog</strong></h5><pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">AND_2</span><span class="token punctuation">(</span><span class="token keyword">output</span> Y<span class="token punctuation">,</span> <span class="token keyword">input</span> A<span class="token punctuation">,</span> B<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token function">and</span><span class="token punctuation">(</span>Y<span class="token punctuation">,</span> A<span class="token punctuation">,</span> B<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span></span></code></pre>

<h5 id="Comparison"><a href="#Comparison" class="headerlink" title="Comparison"></a><strong>Comparison</strong></h5><p>Verilog 是区分大小写的。</p>
<p>必须以 module开始以endmodule结束</p>
<h3 id="Comparator"><a href="#Comparator" class="headerlink" title="Comparator"></a>Comparator</h3><h5 id="vhdl-1"><a href="#vhdl-1" class="headerlink" title="vhdl"></a>vhdl</h5><pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">architecture</span> dataflow <span class="token keyword">of</span> comp_4 <span class="token keyword">is</span>
<span class="token keyword">begin</span>
<span class="token keyword">process</span><span class="token punctuation">(</span>A<span class="token punctuation">,</span> B<span class="token punctuation">)</span>
<span class="token keyword">begin</span>
<span class="token keyword">if</span> <span class="token punctuation">(</span>A <span class="token operator">=</span> B<span class="token punctuation">)</span> <span class="token keyword">then</span>
output <span class="token operator">&lt;=</span> <span class="token vhdl-vectors number">"0011"</span><span class="token punctuation">;</span>
<span class="token keyword">elsif</span> <span class="token punctuation">(</span>A <span class="token operator">&gt;</span> B<span class="token punctuation">)</span> <span class="token keyword">then</span>
output <span class="token operator">&lt;=</span> <span class="token vhdl-vectors number">"1111"</span><span class="token punctuation">;</span>
<span class="token keyword">else</span>
output <span class="token operator">&lt;=</span> <span class="token vhdl-vectors number">"0000"</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> <span class="token keyword">if</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> <span class="token keyword">process</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> dataflow<span class="token punctuation">;</span>
<span class="token number">12</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<h5 id="Verilog-2"><a href="#Verilog-2" class="headerlink" title="Verilog"></a>Verilog</h5><pre class="line-numbers language-Verilog" data-language="Verilog"><code class="language-Verilog">module mag_comp (A, B, ALTB, AGTB, AEQB);
input [3:0] A, B;
output ALTB, AGTB, AEQB;
assign ALTB = (A &lt; B),
AGTB = (A &gt; B),
AEQB = (A == B);
endmodule<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p>if A&lt;B is true, we assign a “1” to ALTB</p>
<p>连续赋值语句是 Verilog 数据流建模的基本语句，用于对 wire 型变量进行赋值。：</p>
<p>格式如下</p>
<pre class="line-numbers language-Verilog" data-language="Verilog"><code class="language-Verilog">assign     LHS_target = RHS_expression  ；<span aria-hidden="true" class="line-numbers-rows"><span></span></span></code></pre>

<ul>
<li>LHS_target 必须是一个标量或者线型向量，而不能是寄存器类型。</li>
<li>RHS_expression 的类型没有要求，可以是标量或线型或存器向量，也可以是函数调用</li>
</ul>
<h3 id="Half-adder"><a href="#Half-adder" class="headerlink" title="Half adder"></a>Half adder</h3><h5 id="vhdl-2"><a href="#vhdl-2" class="headerlink" title="vhdl"></a>vhdl</h5><pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">entity</span> half_adder <span class="token keyword">is</span>
<span class="token keyword">port</span> <span class="token punctuation">(</span>
i_bit1 <span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
i_bit2 <span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
<span class="token operator">-</span><span class="token operator">-</span>
o_sum <span class="token punctuation">:</span> <span class="token keyword">out</span> std_logic<span class="token punctuation">;</span>
o_carry <span class="token punctuation">:</span> <span class="token keyword">out</span> std_logic
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> half_adder<span class="token punctuation">;</span>
    <span class="token keyword">architecture</span> half_add_arch <span class="token keyword">of</span> half_adder <span class="token keyword">is</span>
<span class="token keyword">begin</span>
o_sum <span class="token operator">&lt;=</span> i_bit1 <span class="token operator">xor</span> i_bit2<span class="token punctuation">;</span>
o_carry <span class="token operator">&lt;=</span> i_bit1 <span class="token operator">and</span> i_bit2<span class="token punctuation">;</span>
<span class="token keyword">end</span> half_add_arch<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<h5 id="Verilog-3"><a href="#Verilog-3" class="headerlink" title="Verilog"></a>Verilog</h5><pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">module</span> half_adder
<span class="token punctuation">(</span>
i_bit1<span class="token punctuation">,</span>
i_bit2<span class="token punctuation">,</span>
o_sum<span class="token punctuation">,</span>
o_carry
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">input</span> i_bit1<span class="token punctuation">;</span>
<span class="token keyword">input</span> i_bit2<span class="token punctuation">;</span>
<span class="token keyword">output</span> o_sum<span class="token punctuation">;</span>
<span class="token keyword">output</span> o_carry<span class="token punctuation">;</span>
<span class="token keyword">assign</span> o_sum <span class="token operator">=</span> i_bit1 <span class="token operator">^</span> i_bit2<span class="token punctuation">;</span> <span class="token comment">// bitwise xor</span>
<span class="token keyword">assign</span> o_carry <span class="token operator">=</span> i_bit1 <span class="token operator">&amp;</span> i_bit2<span class="token punctuation">;</span> <span class="token comment">// bitwise and</span>
<span class="token keyword">endmodule</span> <span class="token comment">// half_adder</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p>取反（<del>），与（&amp;），或（|），异或（^），同或（</del>^）</p>
<h3 id="D-Latch-in-Verilog"><a href="#D-Latch-in-Verilog" class="headerlink" title="D-Latch in Verilog"></a>D-Latch in Verilog</h3><h5 id="vhdl-3"><a href="#vhdl-3" class="headerlink" title="vhdl"></a>vhdl</h5><pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">entity</span> mydlatch1 <span class="token keyword">is</span> <span class="token keyword">port</span> <span class="token punctuation">(</span>
<span class="token keyword">signal</span> data<span class="token punctuation">,</span> enable<span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
<span class="token keyword">signal</span> q<span class="token punctuation">:</span> <span class="token keyword">out</span> std_logic
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> mydlatch1<span class="token punctuation">;</span>
<span class="token keyword">architecture</span> behavior <span class="token keyword">of</span> mydlatch1 <span class="token keyword">is</span>
<span class="token comment">-- rising edge triggered DFF</span>
state<span class="token punctuation">:</span> <span class="token keyword">process</span> <span class="token punctuation">(</span>enable<span class="token punctuation">,</span> data<span class="token punctuation">)</span>
<span class="token keyword">if</span> <span class="token punctuation">(</span>enable <span class="token operator">=</span> <span class="token number">'1'</span><span class="token punctuation">)</span> <span class="token keyword">then</span>
q <span class="token operator">&lt;</span> <span class="token operator">=</span> data<span class="token punctuation">;</span>
<span class="token keyword">end</span> <span class="token keyword">if</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> <span class="token keyword">process</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> behavior<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<h5 id="Verilog-4"><a href="#Verilog-4" class="headerlink" title="Verilog"></a><strong>Verilog</strong></h5><pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">module</span> latchinf <span class="token punctuation">(</span>enable<span class="token punctuation">,</span> data<span class="token punctuation">,</span> q<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">input</span> enable<span class="token punctuation">,</span> data<span class="token punctuation">;</span>
<span class="token keyword">output</span> q<span class="token punctuation">;</span>
<span class="token keyword">reg</span> q<span class="token punctuation">;</span>
<span class="token important">always @</span> <span class="token punctuation">(</span>enable <span class="token keyword">or</span> data<span class="token punctuation">)</span>
<span class="token keyword">if</span> <span class="token punctuation">(</span>enable<span class="token punctuation">)</span>
q <span class="token operator">&lt;=</span> data<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<p>always 语句是重复执行的。always 语句块从 0 时刻开始执行其中的行为语句；当执行完最后一条语句后，便再次执行语句块中的第一条语句，如此循环反复。</p>
<p>由于循环执行的特点，always 语句多用于仿真时钟的产生，信号行为的检测等。</p>
<p>@(敏感列表)</p>
<p>always里面用&lt;=赋值</p>
<p>The always block is executed when a particular event occurs</p>
<p><strong>The process statement, in VHDL is equivalent to the always statement, in Verilog</strong></p>
<h3 id="D-flip-flop"><a href="#D-flip-flop" class="headerlink" title="D flip-flop"></a>D flip-flop</h3><h5 id="VHDL"><a href="#VHDL" class="headerlink" title="VHDL"></a><strong>VHDL</strong></h5><pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">entity</span> D_flip_flop <span class="token keyword">is</span>
<span class="token keyword">port</span> <span class="token punctuation">(</span>clk<span class="token punctuation">,</span> Din <span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
Q<span class="token punctuation">:</span> <span class="token keyword">out</span> std_logic<span class="token punctuation">;</span>
Qnot <span class="token punctuation">:</span> <span class="token keyword">out</span> std_logic<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> D_flip_flop<span class="token punctuation">;</span>
<span class="token keyword">architecture</span> DFF_arch <span class="token keyword">of</span> D_flip_flop <span class="token keyword">is</span>
<span class="token keyword">begin</span>
<span class="token keyword">process</span> <span class="token punctuation">(</span>clk<span class="token punctuation">,</span> Din<span class="token punctuation">)</span>
<span class="token keyword">begin</span>
<span class="token keyword">if</span><span class="token punctuation">(</span>clk’event <span class="token operator">and</span> clk<span class="token operator">=</span>’<span class="token number">1</span>′<span class="token punctuation">)</span> <span class="token keyword">then</span>
Q <span class="token operator">&lt;=</span> Din<span class="token punctuation">;</span>
Qnot <span class="token operator">&lt;=</span> <span class="token punctuation">(</span><span class="token operator">not</span> Din<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> <span class="token keyword">if</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> <span class="token keyword">process</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> DFF_arch<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<h5 id="Verilog-5"><a href="#Verilog-5" class="headerlink" title="Verilog"></a><strong>Verilog</strong></h5><p>不同的边沿触发</p>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> Clock<span class="token punctuation">)</span> 
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">negedge</span> Clock<span class="token punctuation">)</span> 
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> Clock <span class="token keyword">or</span> <span class="token keyword">posedge</span> Reset<span class="token punctuation">)</span> 
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> Clock <span class="token keyword">or</span> <span class="token keyword">negedge</span> Reset<span class="token punctuation">)</span> 
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">negedge</span> Clock <span class="token keyword">or</span> <span class="token keyword">posedge</span> Reset<span class="token punctuation">)</span> 
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">negedge</span> Clock <span class="token keyword">or</span> <span class="token keyword">negedge</span> Reset<span class="token punctuation">)</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<pre class="line-numbers language-Verilog" data-language="Verilog"><code class="language-Verilog">module dff (input d, 
input rstn, 
input clk, 
output reg q); 
always @ (posedge clk or negedge rstn) 
if (!rstn) // if rstn is low
q &lt;= 0; // reset q
else 
q &lt;= d;
endmodule<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<h3 id="Shift-register"><a href="#Shift-register" class="headerlink" title="Shift register"></a>Shift register</h3><h5 id="VHDL-1"><a href="#VHDL-1" class="headerlink" title="VHDL"></a><strong>VHDL</strong></h5><pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">entity</span> shift_register <span class="token keyword">is</span>
<span class="token keyword">port</span> <span class="token punctuation">(</span>
i_clk <span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
i_rstb <span class="token punctuation">:</span> <span class="token keyword">in</span> std_logic<span class="token punctuation">;</span>
i_data <span class="token punctuation">:</span> <span class="token keyword">in</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">1</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
o_data <span class="token punctuation">:</span> <span class="token keyword">out</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">1</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> shift_register<span class="token punctuation">;</span>
<span class="token keyword">architecture</span> rtl <span class="token keyword">of</span> shift_register <span class="token keyword">is</span>
<span class="token keyword">signal</span> r0_data <span class="token punctuation">:</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">1</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">signal</span> r1_data <span class="token punctuation">:</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">1</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">signal</span> r2_data <span class="token punctuation">:</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">1</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">signal</span> r3_data <span class="token punctuation">:</span> <span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">1</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">begin</span>
o_data <span class="token operator">&lt;=</span> r3_data<span class="token punctuation">;</span>
p_sreg <span class="token punctuation">:</span> <span class="token keyword">process</span><span class="token punctuation">(</span>i_clk<span class="token punctuation">,</span> i_rstb<span class="token punctuation">)</span>
<span class="token keyword">begin</span>
<span class="token keyword">if</span><span class="token punctuation">(</span>i_rstb<span class="token operator">=</span><span class="token number">'0'</span><span class="token punctuation">)</span> <span class="token keyword">then</span> <span class="token operator">/</span><span class="token operator">/</span> <span class="token keyword">if</span> reset <span class="token operator">=</span> <span class="token number">0</span> <span class="token keyword">then</span> perform the reset
r0_data <span class="token operator">&lt;=</span> <span class="token punctuation">(</span><span class="token keyword">others</span><span class="token operator">=</span><span class="token operator">&gt;</span><span class="token number">'0'</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
r1_data <span class="token operator">&lt;=</span> <span class="token punctuation">(</span><span class="token keyword">others</span><span class="token operator">=</span><span class="token operator">&gt;</span><span class="token number">'0'</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
r2_data <span class="token operator">&lt;=</span> <span class="token punctuation">(</span><span class="token keyword">others</span><span class="token operator">=</span><span class="token operator">&gt;</span><span class="token number">'0'</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
r3_data <span class="token operator">&lt;=</span> <span class="token punctuation">(</span><span class="token keyword">others</span><span class="token operator">=</span><span class="token operator">&gt;</span><span class="token number">'0'</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">elsif</span><span class="token punctuation">(</span><span class="token function">rising_edge</span><span class="token punctuation">(</span>i_clk<span class="token punctuation">)</span><span class="token punctuation">)</span> <span class="token keyword">then</span> <span class="token operator">/</span><span class="token operator">/</span> <span class="token keyword">if</span> there <span class="token keyword">is</span> a rising edge <span class="token keyword">on</span> i_clk <span class="token keyword">then</span> shift right
r0_data <span class="token operator">&lt;=</span> i_data<span class="token punctuation">;</span>
r1_data <span class="token operator">&lt;=</span> r0_data <span class="token punctuation">;</span>
r2_data <span class="token operator">&lt;=</span> r1_data <span class="token punctuation">;</span>
r3_data <span class="token operator">&lt;=</span> r2_data <span class="token punctuation">;</span>
<span class="token keyword">end</span> <span class="token keyword">if</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> <span class="token keyword">process</span> p_sreg<span class="token punctuation">;</span>
<span class="token keyword">end</span> rtl<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<h5 id="Verilog-6"><a href="#Verilog-6" class="headerlink" title="Verilog"></a><strong>Verilog</strong></h5><pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">module</span> sreg4 <span class="token punctuation">(</span>data_out<span class="token punctuation">,</span> data_in<span class="token punctuation">,</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">output</span> data_out<span class="token punctuation">;</span> <span class="token comment">// serial data output</span>
<span class="token keyword">input</span> data_in<span class="token punctuation">;</span> <span class="token comment">// serial data input</span>
<span class="token keyword">input</span> clk<span class="token punctuation">;</span> <span class="token comment">// clock input</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">4</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> sreg<span class="token punctuation">;</span> <span class="token comment">// 4 stage D-FF for this shift</span>
<span class="token keyword">initial</span> sreg <span class="token operator">=</span> <span class="token number">4'b0</span><span class="token punctuation">;</span> <span class="token comment">// set the 4 most significant bits of sreg to 0</span>
<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token comment">// if there is a positive edge on clk then shift the data right</span>
<span class="token keyword">begin</span>
sreg<span class="token punctuation">[</span><span class="token number">4</span><span class="token punctuation">]</span> <span class="token operator">&lt;=</span> sreg<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
sreg<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">&lt;=</span> sreg<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
sreg<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token operator">&lt;=</span> sreg<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
sreg<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">&lt;=</span> data_in<span class="token punctuation">;</span>
<span class="token keyword">end</span>
<span class="token keyword">wire</span> data_out<span class="token punctuation">;</span>
<span class="token keyword">assign</span> data_out <span class="token operator">=</span> sreg<span class="token punctuation">[</span><span class="token number">4</span><span class="token punctuation">]</span><span class="token punctuation">;</span> <span class="token comment">// sreg will become the serial output</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token comment">//用下面这个表示拼接数据</span>
sreg <span class="token operator">&lt;=</span> <span class="token operator">{</span>sreg<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> data_in<span class="token operator">}</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span></span></code></pre>

<h3 id="Counter"><a href="#Counter" class="headerlink" title="Counter"></a>Counter</h3><h5 id="vhdl-4"><a href="#vhdl-4" class="headerlink" title="vhdl"></a>vhdl</h5><pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl"><span class="token keyword">entity</span> updown_count <span class="token keyword">is</span>
<span class="token keyword">Port</span> <span class="token punctuation">(</span> clk<span class="token punctuation">,</span> rst<span class="token punctuation">,</span> updown <span class="token punctuation">:</span> <span class="token keyword">in</span> STD_LOGIC<span class="token punctuation">;</span>
count <span class="token punctuation">:</span> <span class="token keyword">out</span> STD_LOGIC_VECTOR <span class="token punctuation">(</span><span class="token number">3</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> updown_count<span class="token punctuation">;</span>
<span class="token keyword">architecture</span> Behavioral <span class="token keyword">of</span> updown_count <span class="token keyword">is</span>
<span class="token keyword">signal</span> temp<span class="token punctuation">:</span><span class="token function">std_logic_vector</span><span class="token punctuation">(</span><span class="token number">3</span> <span class="token keyword">downto</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token operator">:=</span><span class="token vhdl-vectors number">"0000"</span><span class="token punctuation">;</span>
<span class="token keyword">begin</span>
<span class="token keyword">process</span><span class="token punctuation">(</span>clk<span class="token punctuation">,</span> rst<span class="token punctuation">)</span>
<span class="token keyword">begin</span>
<span class="token keyword">if</span><span class="token punctuation">(</span>rst <span class="token operator">=</span> ‘<span class="token number">1</span>'<span class="token punctuation">)</span><span class="token keyword">then</span>
temp <span class="token operator">&lt;=</span> <span class="token vhdl-vectors number">"0000"</span><span class="token punctuation">;</span>
<span class="token keyword">elsif</span><span class="token punctuation">(</span><span class="token function">rising_edge</span><span class="token punctuation">(</span>clk<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token keyword">then</span>
<span class="token keyword">if</span><span class="token punctuation">(</span>updown <span class="token operator">=</span> <span class="token number">'0'</span><span class="token punctuation">)</span><span class="token keyword">then</span>
temp <span class="token operator">&lt;=</span> temp <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>
<span class="token keyword">else</span>
temp <span class="token operator">&lt;=</span> temp <span class="token operator">-</span> <span class="token number">1</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> <span class="token keyword">if</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> <span class="token keyword">if</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> <span class="token keyword">process</span><span class="token punctuation">;</span>
count <span class="token operator">&lt;=</span> temp<span class="token punctuation">;</span>
<span class="token keyword">end</span> Behavioral<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<h5 id="verilog"><a href="#verilog" class="headerlink" title="verilog"></a>verilog</h5><pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">counter</span><span class="token punctuation">(</span>clk<span class="token punctuation">,</span> reset<span class="token punctuation">,</span> up_down<span class="token punctuation">,</span> load<span class="token punctuation">,</span> data<span class="token punctuation">,</span> count<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token comment">//define input and output ports</span>
<span class="token keyword">input</span> clk<span class="token punctuation">,</span> reset<span class="token punctuation">,</span> load<span class="token punctuation">,</span> up_down<span class="token punctuation">;</span>
<span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data<span class="token punctuation">;</span>
<span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> count<span class="token punctuation">;</span>
    <span class="token comment">//always block will be executed at each and every positive edge of the clock</span>
<span class="token important">always@</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> 
<span class="token keyword">begin</span>
<span class="token function">if</span><span class="token punctuation">(</span>reset<span class="token punctuation">)</span> <span class="token comment">//Set Counter to Zero</span>
count <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
<span class="token keyword">else</span> <span class="token function">if</span><span class="token punctuation">(</span>load<span class="token punctuation">)</span> <span class="token comment">//load the counter with data value</span>
count <span class="token operator">&lt;=</span> data<span class="token punctuation">;</span>
<span class="token keyword">else</span> <span class="token function">if</span><span class="token punctuation">(</span>up_down<span class="token punctuation">)</span> <span class="token comment">//count up</span>
count <span class="token operator">&lt;=</span> count <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>
<span class="token keyword">else</span> <span class="token comment">//count down</span>
count <span class="token operator">&lt;=</span> count <span class="token operator">-</span> <span class="token number">1</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
<span class="token keyword">endmodule</span> <span class="token punctuation">:</span>counter<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

<pre class="line-numbers language-Verilog" data-language="Verilog"><code class="language-Verilog">input [net_type] [range] list of names<span aria-hidden="true" class="line-numbers-rows"><span></span></span></code></pre>

<h3 id="FSM"><a href="#FSM" class="headerlink" title="FSM"></a>FSM</h3><p>case statement </p>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">case</span> <span class="token punctuation">(</span>state<span class="token punctuation">)</span>
STATE_0<span class="token punctuation">:</span> <span class="token comment">// Code for State 0</span>
STATE_1<span class="token punctuation">:</span> <span class="token comment">// Code for State 1</span>
<span class="token comment">// ...</span>
STATE_N<span class="token punctuation">:</span> <span class="token comment">// Code for State N</span>
<span class="token keyword">endcase</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>



<h5 id="Verilog-7"><a href="#Verilog-7" class="headerlink" title="Verilog"></a>Verilog</h5><p><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/image-20221115180111458.png" alt="image-20221115180111458"></p>
<pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog"><span class="token keyword">module</span> edgeDetector
<span class="token punctuation">(</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> clk<span class="token punctuation">,</span> reset<span class="token punctuation">,</span> 
<span class="token keyword">input</span> <span class="token keyword">wire</span> level<span class="token punctuation">,</span> 
<span class="token keyword">output</span> <span class="token keyword">reg</span> flag
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">localparam</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token comment">// define three enumerated states</span>
zeroMoore <span class="token operator">=</span> <span class="token number">2'b00</span><span class="token punctuation">,</span>
edgeMoore <span class="token operator">=</span> <span class="token number">2'b01</span><span class="token punctuation">,</span> 
oneMoore <span class="token operator">=</span> <span class="token number">2'b10</span><span class="token punctuation">;</span>
<span class="token keyword">reg</span><span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> stateMoore_reg<span class="token punctuation">,</span> stateMoore_next<span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">,</span> <span class="token keyword">posedge</span> reset<span class="token punctuation">)</span>
<span class="token keyword">begin</span>
   <span class="token function">if</span><span class="token punctuation">(</span>reset<span class="token punctuation">)</span> <span class="token comment">// if reset is high then set the state of the FSM to zero</span>
   <span class="token keyword">begin</span>
    stateMoore_reg <span class="token operator">&lt;=</span> zeroMoore<span class="token punctuation">;</span>
   <span class="token keyword">end</span>
   <span class="token keyword">else</span> <span class="token comment">// otherwise update the state</span>
   <span class="token keyword">begin</span>
    stateMoore_reg <span class="token operator">&lt;=</span> stateMoore_next<span class="token punctuation">;</span>
   <span class="token keyword">end</span>
<span class="token keyword">end</span>
    
<span class="token important">always @</span><span class="token punctuation">(</span>stateMoore_reg<span class="token punctuation">,</span> level<span class="token punctuation">)</span>
<span class="token keyword">begin</span>
  <span class="token comment">// the following line stores current state as the next state. This ensures that the next </span>
  state is specified
  stateMoore_next <span class="token operator">=</span> stateMoore_reg<span class="token punctuation">;</span>
  flag<span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span> <span class="token comment">// set flag to zero</span>
<span class="token function">case</span><span class="token punctuation">(</span>stateMoore_reg<span class="token punctuation">)</span>
 zeroMoore<span class="token punctuation">:</span> <span class="token comment">// if state is zero</span>
  <span class="token function">if</span><span class="token punctuation">(</span>level<span class="token punctuation">)</span> <span class="token comment">// and level is 1</span>
    stateMoore_next <span class="token operator">=</span> edgeMoore<span class="token punctuation">;</span> <span class="token comment">// then set the state to edge</span>
 edgeMoore<span class="token punctuation">:</span>
   flag <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span> <span class="token comment">// set flag to 1</span>
   <span class="token function">if</span><span class="token punctuation">(</span>level<span class="token punctuation">)</span> <span class="token comment">// if level is 1</span>
     stateMoore_next <span class="token operator">=</span> oneMoore<span class="token punctuation">;</span> <span class="token comment">// then set the state to edge</span>
   <span class="token keyword">else</span> 
     stateMoore_next <span class="token operator">=</span> zeroMoore<span class="token punctuation">;</span> <span class="token comment">// else go to state zero</span>
   <span class="token keyword">end</span>
oneMoore<span class="token punctuation">:</span> 
   <span class="token function">if</span><span class="token punctuation">(</span><span class="token operator">~</span>level<span class="token punctuation">)</span> <span class="token comment">// if level is 0,</span>
     stateMoore_next <span class="token operator">=</span> zeroMoore<span class="token punctuation">;</span> <span class="token comment">// then go to state zero. </span>
 <span class="token keyword">endcase</span>
<span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>

</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="https://chilh.top">chilh</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="https://chilh.top/post/DSD-3.2-%20verilog.html">https://chilh.top/post/DSD-3.2-%20verilog.html</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="https://chilh.top" target="_blank">Chilh</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/BUPT/">BUPT</a><a class="post-meta__tags" href="/tags/%E5%A4%A7%E4%B8%89%E4%B8%8A%E8%AF%BE%E7%A8%8B%E7%AC%94%E8%AE%B0/">大三上课程笔记</a><a class="post-meta__tags" href="/tags/DSD/">DSD</a></div><div class="post_share"><div class="social-share" data-image="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671556706915-d687f95b77c6" data-sites="twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/post/DSD-4.1%20memory.html" title="DSD-4.1-memory"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671894424993-8817822db456" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">DSD-4.1-memory</div></div></a></div><div class="next-post pull-right"><a href="/post/DSD-3.3-datapathcontrol.html" title="DSD-3.3-datapathcontrol"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671713682331-98086e7b9804" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">DSD-3.3-datapathcontrol</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/post/DSD-2.1-2's%20Complement%20Representations.html" title="DSD-2&#39;s Complement Representations"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671371322375-d0ceee3b0eb3" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-12-26</div><div class="title">DSD-2&#39;s Complement Representations</div></div></a></div><div><a href="/post/DSD-1.1-Design%20Process.html" title="DSD-1.1-Design Process"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/premium_photo-1670772729425-6c2292735d63" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-12-26</div><div class="title">DSD-1.1-Design Process</div></div></a></div><div><a href="/post/DSD-2.2-VHDL%E7%AE%80%E4%BB%8B.html" title="DSD-2.2-VHDL简介"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671379827325-2fa2dc475840" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-12-26</div><div class="title">DSD-2.2-VHDL简介</div></div></a></div><div><a href="/post/DSD-2.4-Sequential%20Building%20Blocks.html" title="DSD-2.4-Sequential Building Blocks"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1670969548019-18ec1aae8abe" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-12-26</div><div class="title">DSD-2.4-Sequential Building Blocks</div></div></a></div><div><a href="/post/DSD-2.5-FIFO%20and%20LIFO%20Buffers.html" title="DSD-2.5-FIFO and LIFO Buffers"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671514187753-fce32cc8b3ec" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-12-26</div><div class="title">DSD-2.5-FIFO and LIFO Buffers</div></div></a></div><div><a href="/post/DSD-2.3-Combinational%20Blocks.html" title="DSD-2.3-Combinational Blocks"><img class="cover" src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1667210211132-c607f81a2459" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-12-26</div><div class="title">DSD-2.3-Combinational Blocks</div></div></a></div></div></div><hr/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div></div><div class="comment-wrap"><div><div id="waline-wrap"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/%E5%A4%B4%E5%83%8F.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">chilh</div><div class="author-info__description">记录学习笔记，学艺不精，大家多多评论指教</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">66</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">17</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">5</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="mailto:1547405085@qq.com" target="_blank" title="Email"><i class="fas fa-envelope"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">This is my Blog</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#Verilog"><span class="toc-number">1.</span> <span class="toc-text">Verilog</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#difference-between-VHDL-and-Verilog"><span class="toc-number">1.1.</span> <span class="toc-text">difference between VHDL and Verilog</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B"><span class="toc-number">1.1.0.1.</span> <span class="toc-text">数据类型</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E7%BA%BF%E7%BD%91%EF%BC%88wire%EF%BC%89"><span class="toc-number">1.1.0.1.1.</span> <span class="toc-text">线网（wire）</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#%E5%AF%84%E5%AD%98%E5%99%A8%EF%BC%88reg%EF%BC%89"><span class="toc-number">1.1.0.1.2.</span> <span class="toc-text">寄存器（reg）</span></a></li></ol></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Logical-Gate"><span class="toc-number">1.1.1.</span> <span class="toc-text">Logical Gate</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#vhdl"><span class="toc-number">1.1.1.0.1.</span> <span class="toc-text">vhdl</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#Verilog-1"><span class="toc-number">1.1.1.0.2.</span> <span class="toc-text">Verilog</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#Comparison"><span class="toc-number">1.1.1.0.3.</span> <span class="toc-text">Comparison</span></a></li></ol></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Comparator"><span class="toc-number">1.1.2.</span> <span class="toc-text">Comparator</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#vhdl-1"><span class="toc-number">1.1.2.0.1.</span> <span class="toc-text">vhdl</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#Verilog-2"><span class="toc-number">1.1.2.0.2.</span> <span class="toc-text">Verilog</span></a></li></ol></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Half-adder"><span class="toc-number">1.1.3.</span> <span class="toc-text">Half adder</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#vhdl-2"><span class="toc-number">1.1.3.0.1.</span> <span class="toc-text">vhdl</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#Verilog-3"><span class="toc-number">1.1.3.0.2.</span> <span class="toc-text">Verilog</span></a></li></ol></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#D-Latch-in-Verilog"><span class="toc-number">1.1.4.</span> <span class="toc-text">D-Latch in Verilog</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#vhdl-3"><span class="toc-number">1.1.4.0.1.</span> <span class="toc-text">vhdl</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#Verilog-4"><span class="toc-number">1.1.4.0.2.</span> <span class="toc-text">Verilog</span></a></li></ol></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#D-flip-flop"><span class="toc-number">1.1.5.</span> <span class="toc-text">D flip-flop</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#VHDL"><span class="toc-number">1.1.5.0.1.</span> <span class="toc-text">VHDL</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#Verilog-5"><span class="toc-number">1.1.5.0.2.</span> <span class="toc-text">Verilog</span></a></li></ol></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Shift-register"><span class="toc-number">1.1.6.</span> <span class="toc-text">Shift register</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#VHDL-1"><span class="toc-number">1.1.6.0.1.</span> <span class="toc-text">VHDL</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#Verilog-6"><span class="toc-number">1.1.6.0.2.</span> <span class="toc-text">Verilog</span></a></li></ol></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Counter"><span class="toc-number">1.1.7.</span> <span class="toc-text">Counter</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#vhdl-4"><span class="toc-number">1.1.7.0.1.</span> <span class="toc-text">vhdl</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#verilog"><span class="toc-number">1.1.7.0.2.</span> <span class="toc-text">verilog</span></a></li></ol></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#FSM"><span class="toc-number">1.1.8.</span> <span class="toc-text">FSM</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#Verilog-7"><span class="toc-number">1.1.8.0.1.</span> <span class="toc-text">Verilog</span></a></li></ol></li></ol></li></ol></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/post/2023%E6%9C%80%E5%90%8E%E4%B8%80%E5%A4%A9%E7%9A%84%E7%95%99%E8%A8%80.html" title="2023最后一天的留言"><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/202312312339644.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="2023最后一天的留言"/></a><div class="content"><a class="title" href="/post/2023%E6%9C%80%E5%90%8E%E4%B8%80%E5%A4%A9%E7%9A%84%E7%95%99%E8%A8%80.html" title="2023最后一天的留言">2023最后一天的留言</a><time datetime="2023-12-31T14:59:00.000Z" title="发表于 2023-12-31 22:59:00">2023-12-31</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/post/%E6%B5%B7%E8%B4%BC%E7%8E%8B%E7%9C%9F%E4%BA%BA%E7%89%88%E8%A7%82%E6%84%9F.html" title="海贼王真人版观感">海贼王真人版观感</a><time datetime="2023-09-07T02:16:37.000Z" title="发表于 2023-09-07 10:16:37">2023-09-07</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/post/ysyx%E9%A2%84%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95-pa1.html" title="ysyx预学习记录--pa1"><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/202308101531521.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="ysyx预学习记录--pa1"/></a><div class="content"><a class="title" href="/post/ysyx%E9%A2%84%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95-pa1.html" title="ysyx预学习记录--pa1">ysyx预学习记录--pa1</a><time datetime="2023-08-10T07:27:15.000Z" title="发表于 2023-08-10 15:27:15">2023-08-10</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/post/DFT-S-OFDM.html" title="DFT-S-OFDM"><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/202307211649897.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="DFT-S-OFDM"/></a><div class="content"><a class="title" href="/post/DFT-S-OFDM.html" title="DFT-S-OFDM">DFT-S-OFDM</a><time datetime="2023-07-21T08:45:03.000Z" title="发表于 2023-07-21 16:45:03">2023-07-21</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/post/%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E5%92%8C%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E7%9A%84%E5%BA%94%E7%94%A8%E5%9C%BA%E6%99%AF.html" title="阻塞赋值和非阻塞赋值的应用场景"><img src="https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/202307121444978.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="阻塞赋值和非阻塞赋值的应用场景"/></a><div class="content"><a class="title" href="/post/%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E5%92%8C%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E7%9A%84%E5%BA%94%E7%94%A8%E5%9C%BA%E6%99%AF.html" title="阻塞赋值和非阻塞赋值的应用场景">阻塞赋值和非阻塞赋值的应用场景</a><time datetime="2023-07-12T06:43:44.000Z" title="发表于 2023-07-12 14:43:44">2023-07-12</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url('https://chilh-1311344212.cos.ap-beijing.myqcloud.com/picture/photo-1671556706915-d687f95b77c6')"><div id="footer-wrap"><div class="copyright">&copy;2021 - 2024 By chilh</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div></div></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><script src="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.js"></script><script src="/js/search/local-search.js"></script><div class="js-pjax"><script>function loadWaline () {
  function insertCSS () {
    const link = document.createElement("link")
    link.rel = "stylesheet"
    link.href = "https://cdn.jsdelivr.net/npm/@waline/client/dist/waline.min.css"
    document.head.appendChild(link)
  }

  function initWaline () {
    const waline = Waline.init(Object.assign({
      el: '#waline-wrap',
      serverURL: 'https://chilh-comment-nwkfkyqk8-zhanzghouhe.vercel.app',
      pageview: false,
      dark: 'html[data-theme="dark"]',
      path: window.location.pathname,
      comment: false,
    }, null))
  }

  if (typeof Waline === 'function') initWaline()
  else {
    insertCSS()
    getScript('https://cdn.jsdelivr.net/npm/@waline/client/dist/waline.min.js').then(initWaline)
  }
}

if ('Waline' === 'Waline' || !true) {
  if (true) btf.loadComment(document.getElementById('waline-wrap'),loadWaline)
  else setTimeout(loadWaline, 0)
} else {
  function loadOtherComment () {
    loadWaline()
  }
}</script></div><script id="canvas_nest" defer="defer" color="0,0,255" opacity="0.7" zIndex="-1" count="99" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-nest.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div><script src="/live2dw/lib/L2Dwidget.min.js?094cbace49a39548bed64abff5988b05"></script><script>L2Dwidget.init({"model":{"jsonPath":"/live2dw/assets/wanko.model.json"},"display":{"position":"right","width":85,"height":400,"hOffset":-18,"vOffset":25},"mobile":{"show":true},"react":{"opacity":0.7},"log":false,"pluginJsPath":"lib/","pluginModelPath":"assets/","pluginRootPath":"live2dw/","tagMode":false});</script></body></html>