#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Apr  4 14:18:04 2025
# Process ID: 69879
# Current directory: /home/johncrespo/FPGA/RISC_V_SC/src
# Command line: vivado
# Log file: /home/johncrespo/FPGA/RISC_V_SC/src/vivado.log
# Journal file: /home/johncrespo/FPGA/RISC_V_SC/src/vivado.jou
# Running On: fedora, OS: Linux, CPU Frequency: 2099.961 MHz, CPU Physical cores: 4, Host memory: 7951 MB
#-----------------------------------------------------------
start_gui
create_project RISC_V_SC /home/johncrespo/FPGA/RISC_V_SC/fpga -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
add_files -norecurse /home/johncrespo/FPGA/RISC_V_SC/src/ALU/ALU.svh
add_files -norecurse {/home/johncrespo/FPGA/RISC_V_SC/src/ALU/ALU.sv /home/johncrespo/FPGA/RISC_V_SC/sim/ALU_tb.sv}
update_compile_order -fileset sources_1
launch_simulation
source tb_ALU.tcl
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
add_files -norecurse /home/johncrespo/FPGA/RISC_V_SC/src/REG_FILE/regfile.sv
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/johncrespo/FPGA/RISC_V_SC/sim/REG_FILE_tb.sv
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_regfile [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
set_property is_enabled false [get_files  /home/johncrespo/FPGA/RISC_V_SC/sim/ALU_tb.sv]
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top regfile [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source tb_regfile.tcl
current_wave_config {Untitled 2}
add_wave {{/tb_regfile/uut/registers}} 
relaunch_sim
relaunch_sim
close_sim
close_project
open_project /home/johncrespo/FPGA/UART_FPGA/UART_vivado/UART_vivado.xpr
close_project
open_project /home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.xpr
update_compile_order -fileset sources_1
add_files -norecurse {/home/johncrespo/FPGA/RISC_V_SC/src/INSTR_MEM/buff_filler.sv /home/johncrespo/FPGA/RISC_V_SC/src/INSTR_MEM/instr_mem.sv}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {/home/johncrespo/FPGA/RISC_V_SC/sim/BUFFER_FILLER_tb.sv /home/johncrespo/FPGA/RISC_V_SC/sim/INSTR_MEM_tb.sv}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_buffer_filler [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_buffer_filler.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_instr_mem [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_instr_mem.tcl
relaunch_sim
run all
relaunch_sim
run all
restart
run all
restart
run all
relaunch_sim
relaunch_sim
run all
