{"sections":[],"metadata":{"fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"concurrentGeneratorFor"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":")"}],"extendedModule":"VHDLParsing","modules":[{"relatedModules":["VHDLParsing"],"name":"VHDLGenerator"}],"role":"symbol","title":"init(concurrentGeneratorFor:)","symbolKind":"init","roleHeading":"Initializer","externalID":"s:11VHDLParsing8VHDLFileV13VHDLGeneratorE22concurrentGeneratorForACSgx_tc12VHDLMachines24MachineVHDLRepresentableRzlufc"},"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"init"},{"kind":"text","text":"?<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"concurrentGeneratorFor"},{"kind":"text","text":" "},{"kind":"internalParam","text":"representation"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":") "},{"kind":"keyword","text":"where"},{"kind":"text","text":" "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":" : "},{"kind":"typeIdentifier","text":"MachineVHDLRepresentable","preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP"}],"platforms":["Linux"],"languages":["swift"]}],"kind":"declarations"}],"schemaVersion":{"major":0,"patch":0,"minor":3},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(concurrentGeneratorFor:)"},"kind":"symbol","hierarchy":{"paths":[["doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile"]]},"variants":[{"paths":["\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile\/init(concurrentgeneratorfor:)"],"traits":[{"interfaceLanguage":"swift"}]}],"references":{"doc://VHDLGenerator/documentation/VHDLGenerator":{"title":"VHDLGenerator","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator","type":"topic","kind":"symbol","role":"collection","abstract":[],"url":"\/documentation\/vhdlgenerator"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile/init(concurrentGeneratorFor:)":{"role":"symbol","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(concurrentGeneratorFor:)","title":"init(concurrentGeneratorFor:)","url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile\/init(concurrentgeneratorfor:)","kind":"symbol","abstract":[],"fragments":[{"text":"init","kind":"identifier"},{"text":"?<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"concurrentGeneratorFor","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":")","kind":"text"}],"type":"topic"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing":{"title":"VHDLParsing","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing","type":"topic","kind":"symbol","role":"collection","abstract":[],"url":"\/documentation\/vhdlgenerator\/vhdlparsing"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile":{"title":"VHDLFile","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile","type":"topic","kind":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VHDLFile","preciseIdentifier":"s:11VHDLParsing8VHDLFileV","kind":"identifier"}],"navigatorTitle":[{"text":"VHDLFile","kind":"identifier"}],"role":"symbol","abstract":[{"text":"Add verifiable initialisers.","type":"text"}],"url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile"}}}